<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: ADC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__STM32F1xx__adc__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ADC Defines</div>  </div>
<div class="ingroups"><a class="el" href="group__STM32F1xx__defines.html">STM32F1xx Defines</a></div></div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32F1xx Analog to Digital Converters</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ADC Defines:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__STM32F1xx__adc__defines.png" border="0" alt="" usemap="#group____STM32F1xx____adc____defines"/>
<map name="group____STM32F1xx____adc____defines" id="group____STM32F1xx____adc____defines">
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__adc__reg__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__reg__base.html">ADC register base addresses</a></td></tr>
<tr class="memitem:group__adc__channel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__channel.html">ADC Channel Numbers</a></td></tr>
<tr class="memitem:group__adc__cr1__dualmod"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__cr1__dualmod.html">ADC Mode Selection</a></td></tr>
<tr class="memitem:group__adc__cr1__discnum"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__cr1__discnum.html">ADC Number of channels in discontinuous mode.</a></td></tr>
<tr class="memitem:group__adc__watchdog__channel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__watchdog__channel.html">ADC watchdog channel</a></td></tr>
<tr class="memitem:group__adc__trigger__regular__12"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__trigger__regular__12.html">ADC Trigger Identifier for ADC1 and ADC2</a></td></tr>
<tr class="memitem:group__adc__trigger__regular__3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__trigger__regular__3.html">ADC Trigger Identifier for ADC3</a></td></tr>
<tr class="memitem:group__adc__trigger__injected__12"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__trigger__injected__12.html">ADC Injected Trigger Identifier for ADC1 and ADC2</a></td></tr>
<tr class="memitem:group__adc__trigger__injected__3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__trigger__injected__3.html">ADC Injected Trigger Identifier for ADC3</a></td></tr>
<tr class="memitem:group__adc__sample__r1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__sample__r1.html">ADC Sample Time Selection for ADC1</a></td></tr>
<tr class="memitem:group__adc__sample__r2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__sample__r2.html">ADC Sample Time Selection for ADC2</a></td></tr>
<tr class="memitem:group__adc__sample__rg"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__sample__rg.html">ADC Sample Time Selection for All Channels</a></td></tr>
<tr class="memitem:group__adc__jsqr__jl"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__jsqr__jl.html">ADC Number of channels in discontinuous mode fro injected channels.</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa80fdd25bb1f30fb64ba99a47628fcb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa80fdd25bb1f30fb64ba99a47628fcb1">ADC_SR</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x00)</td></tr>
<tr class="memitem:gabcff75a3a7cb3bd72832317aac2daa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabcff75a3a7cb3bd72832317aac2daa44">ADC1_SR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa80fdd25bb1f30fb64ba99a47628fcb1">ADC_SR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:gab0ab8a275dc37da4b712c0ca0c646200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gab0ab8a275dc37da4b712c0ca0c646200">ADC2_SR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa80fdd25bb1f30fb64ba99a47628fcb1">ADC_SR</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gaca9a6b402852cfe9353a787e226d0568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaca9a6b402852cfe9353a787e226d0568">ADC3_SR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa80fdd25bb1f30fb64ba99a47628fcb1">ADC_SR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga88ba3b646afe631e6d5eeb8ec579d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga88ba3b646afe631e6d5eeb8ec579d25a">ADC_CR1</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x04)</td></tr>
<tr class="memitem:ga2f6aa6e282b5100ef29e7894f40ae352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga2f6aa6e282b5100ef29e7894f40ae352">ADC1_CR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga88ba3b646afe631e6d5eeb8ec579d25a">ADC_CR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:gaf493618743bd5832e67ff56bc3c4393f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf493618743bd5832e67ff56bc3c4393f">ADC2_CR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga88ba3b646afe631e6d5eeb8ec579d25a">ADC_CR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gaeab6fea28cc48ecd3d5f474c033d4b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaeab6fea28cc48ecd3d5f474c033d4b0c">ADC3_CR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga88ba3b646afe631e6d5eeb8ec579d25a">ADC_CR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga7015caf0db482a0772aadbcdb5a29b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga7015caf0db482a0772aadbcdb5a29b98">ADC_CR2</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x08)</td></tr>
<tr class="memitem:ga819a037dbe86c4b403ec7de246f3fdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga819a037dbe86c4b403ec7de246f3fdba">ADC1_CR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga7015caf0db482a0772aadbcdb5a29b98">ADC_CR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga5141590d16f9145187393d7b71ca9da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5141590d16f9145187393d7b71ca9da0">ADC2_CR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga7015caf0db482a0772aadbcdb5a29b98">ADC_CR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gaa85d3ec2f322f06fa8850f14bf2255ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa85d3ec2f322f06fa8850f14bf2255ce">ADC3_CR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga7015caf0db482a0772aadbcdb5a29b98">ADC_CR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga5e60a406a0a614680824c2e060a27761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5e60a406a0a614680824c2e060a27761">ADC_SMPR1</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x0c)</td></tr>
<tr class="memitem:ga8088f1d2624782aeb0252f8d1f38e749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8088f1d2624782aeb0252f8d1f38e749">ADC1_SMPR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga5e60a406a0a614680824c2e060a27761">ADC_SMPR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga7e6f23aff15cdb078053be188d568a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga7e6f23aff15cdb078053be188d568a8e">ADC2_SMPR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga5e60a406a0a614680824c2e060a27761">ADC_SMPR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga88ea81f2324c3c353f2bbbcb4175e54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga88ea81f2324c3c353f2bbbcb4175e54d">ADC3_SMPR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga5e60a406a0a614680824c2e060a27761">ADC_SMPR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:gadc1e8be3bafa939274574732734e2534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gadc1e8be3bafa939274574732734e2534">ADC_SMPR2</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x10)</td></tr>
<tr class="memitem:ga388899f782f348c4f4913fa88e1a9041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga388899f782f348c4f4913fa88e1a9041">ADC1_SMPR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gadc1e8be3bafa939274574732734e2534">ADC_SMPR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga0cb187fd6d8b3867ddfcbc52d3d1127b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga0cb187fd6d8b3867ddfcbc52d3d1127b">ADC2_SMPR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gadc1e8be3bafa939274574732734e2534">ADC_SMPR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gafcbe155627ca47a5cbcd762bb35fde1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gafcbe155627ca47a5cbcd762bb35fde1e">ADC3_SMPR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gadc1e8be3bafa939274574732734e2534">ADC_SMPR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:gaa57a02e716c27e7ec39a7255afba442a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa57a02e716c27e7ec39a7255afba442a">ADC_JOFR1</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x14)</td></tr>
<tr class="memitem:ga8259dffc9717312c93a22af0dcc0f4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8259dffc9717312c93a22af0dcc0f4d6">ADC_JOFR2</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x18)</td></tr>
<tr class="memitem:ga8599bd9c323e9e012e24a2f60ca74996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8599bd9c323e9e012e24a2f60ca74996">ADC_JOFR3</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x1c)</td></tr>
<tr class="memitem:gac34f58a9ae9f3b02328618880ef02668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac34f58a9ae9f3b02328618880ef02668">ADC_JOFR4</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x20)</td></tr>
<tr class="memitem:gabd8f277084841e1dafdf424875028bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabd8f277084841e1dafdf424875028bbf">ADC1_JOFR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa57a02e716c27e7ec39a7255afba442a">ADC_JOFR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga0183fbbc640673449c5a8ef87276a365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga0183fbbc640673449c5a8ef87276a365">ADC2_JOFR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa57a02e716c27e7ec39a7255afba442a">ADC_JOFR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga5d57c81476533aa9dfccd23dd9606f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5d57c81476533aa9dfccd23dd9606f7d">ADC3_JOFR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa57a02e716c27e7ec39a7255afba442a">ADC_JOFR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga98bf61bf8a9287d1669ff0fd7c2419c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga98bf61bf8a9287d1669ff0fd7c2419c0">ADC1_JOFR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8259dffc9717312c93a22af0dcc0f4d6">ADC_JOFR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga697b70ff2da1e7c5a24a9ce5c4625804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga697b70ff2da1e7c5a24a9ce5c4625804">ADC2_JOFR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8259dffc9717312c93a22af0dcc0f4d6">ADC_JOFR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga1cad58d11aed35a21f6e1e92aad1f2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga1cad58d11aed35a21f6e1e92aad1f2fc">ADC3_JOFR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8259dffc9717312c93a22af0dcc0f4d6">ADC_JOFR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga8cf986f2c50e6afa247a9bab63ae9cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8cf986f2c50e6afa247a9bab63ae9cc6">ADC1_JOFR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8599bd9c323e9e012e24a2f60ca74996">ADC_JOFR3</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga227a1761161651b1af395b7f455fd88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga227a1761161651b1af395b7f455fd88e">ADC2_JOFR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8599bd9c323e9e012e24a2f60ca74996">ADC_JOFR3</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga5b63a04aff42971561fdbc311b0b5317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5b63a04aff42971561fdbc311b0b5317">ADC3_JOFR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8599bd9c323e9e012e24a2f60ca74996">ADC_JOFR3</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga27e7e930905112fba97dbb699e9f073f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga27e7e930905112fba97dbb699e9f073f">ADC1_JOFR4</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac34f58a9ae9f3b02328618880ef02668">ADC_JOFR4</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga8c20e4f29e60222672f6c812ec684858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8c20e4f29e60222672f6c812ec684858">ADC2_JOFR4</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac34f58a9ae9f3b02328618880ef02668">ADC_JOFR4</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gaa2570cb73bc1579c34c802b7ab62aaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa2570cb73bc1579c34c802b7ab62aaef">ADC3_JOFR4</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac34f58a9ae9f3b02328618880ef02668">ADC_JOFR4</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga465972d5343177b3cf1654f0c262f798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga465972d5343177b3cf1654f0c262f798">ADC_HTR</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x24)</td></tr>
<tr class="memitem:ga9c1916f61455513af72977119faebb52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga9c1916f61455513af72977119faebb52">ADC1_HTR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga465972d5343177b3cf1654f0c262f798">ADC_HTR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga2a7e4b9cf83c7d653b8190a8815b4b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga2a7e4b9cf83c7d653b8190a8815b4b50">ADC2_HTR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga465972d5343177b3cf1654f0c262f798">ADC_HTR</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga2079dcc2c54bf078929991ce11c5416b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga2079dcc2c54bf078929991ce11c5416b">ADC3_HTR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga465972d5343177b3cf1654f0c262f798">ADC_HTR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga34fbae24f12816c8fd9ae2fc3e4d22be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga34fbae24f12816c8fd9ae2fc3e4d22be">ADC_LTR</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x28)</td></tr>
<tr class="memitem:gac9bda35bd5cf43dc3793bf21f5613729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac9bda35bd5cf43dc3793bf21f5613729">ADC1_LTR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga34fbae24f12816c8fd9ae2fc3e4d22be">ADC_LTR</a>(<a class="el" href="memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="memitem:gae819241387285a7b38c65e7314ade849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae819241387285a7b38c65e7314ade849">ADC2_LTR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga34fbae24f12816c8fd9ae2fc3e4d22be">ADC_LTR</a>(<a class="el" href="memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="memitem:ga6709d7fdfc10cb28ff61c31a4e161eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga6709d7fdfc10cb28ff61c31a4e161eff">ADC3_LTR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga34fbae24f12816c8fd9ae2fc3e4d22be">ADC_LTR</a>(<a class="el" href="memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="memitem:ga95b12a20d804a1925f5678be1d8d6afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga95b12a20d804a1925f5678be1d8d6afa">ADC_SQR1</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x2c)</td></tr>
<tr class="memitem:ga04b6f31a8ec80c8bdb29c147d570b7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga04b6f31a8ec80c8bdb29c147d570b7ab">ADC1_SQR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga95b12a20d804a1925f5678be1d8d6afa">ADC_SQR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga61da70a3c2c4b3104a2fe60e273c2a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga61da70a3c2c4b3104a2fe60e273c2a41">ADC2_SQR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga95b12a20d804a1925f5678be1d8d6afa">ADC_SQR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gac2b6b522d23c29e6f9fc9a65334e3fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac2b6b522d23c29e6f9fc9a65334e3fe6">ADC3_SQR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga95b12a20d804a1925f5678be1d8d6afa">ADC_SQR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:gab02f7bc7ef2574f1849d78941866bbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gab02f7bc7ef2574f1849d78941866bbd4">ADC_SQR2</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x30)</td></tr>
<tr class="memitem:gad0231e0c9235e2432d58e2ab91b44707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gad0231e0c9235e2432d58e2ab91b44707">ADC1_SQR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gab02f7bc7ef2574f1849d78941866bbd4">ADC_SQR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga524c8de6b21c2562ab013de528216567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga524c8de6b21c2562ab013de528216567">ADC2_SQR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gab02f7bc7ef2574f1849d78941866bbd4">ADC_SQR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gaf4399f311f1158685dbb10f4fe0aaf09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf4399f311f1158685dbb10f4fe0aaf09">ADC3_SQR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gab02f7bc7ef2574f1849d78941866bbd4">ADC_SQR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga97aedacbc0d896ff73dc6259b2d18644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga97aedacbc0d896ff73dc6259b2d18644">ADC_SQR3</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x34)</td></tr>
<tr class="memitem:ga14e17724ce810625e8bc8e3eb3c8b389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga14e17724ce810625e8bc8e3eb3c8b389">ADC1_SQR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga97aedacbc0d896ff73dc6259b2d18644">ADC_SQR3</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga075eb8ef85f55de5c741259420e63fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga075eb8ef85f55de5c741259420e63fad">ADC2_SQR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga97aedacbc0d896ff73dc6259b2d18644">ADC_SQR3</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga25dd8c0ec876d84aa7bbc430ad3600b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga25dd8c0ec876d84aa7bbc430ad3600b1">ADC3_SQR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga97aedacbc0d896ff73dc6259b2d18644">ADC_SQR3</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga03a476b537d729858ea3bc324f27b506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga03a476b537d729858ea3bc324f27b506">ADC_JSQR</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x38)</td></tr>
<tr class="memitem:ga7ae457e7eebea2a92f45d2f5427aba26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga7ae457e7eebea2a92f45d2f5427aba26">ADC1_JSQR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga03a476b537d729858ea3bc324f27b506">ADC_JSQR</a>(<a class="el" href="memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="memitem:ga20b99361d22391a4272e1ec750aea40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga20b99361d22391a4272e1ec750aea40d">ADC2_JSQR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga03a476b537d729858ea3bc324f27b506">ADC_JSQR</a>(<a class="el" href="memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="memitem:ga5cddc3452f88339115f36cc855ee2066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5cddc3452f88339115f36cc855ee2066">ADC3_JSQR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga03a476b537d729858ea3bc324f27b506">ADC_JSQR</a>(<a class="el" href="memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="memitem:gac8b976d9ac593e2c747c02d9a4728ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac8b976d9ac593e2c747c02d9a4728ae2">ADC_JDR1</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x3c)</td></tr>
<tr class="memitem:ga1a4bd5be51660aed7629022d7978c22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga1a4bd5be51660aed7629022d7978c22a">ADC_JDR2</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x40)</td></tr>
<tr class="memitem:ga69a199c19bfc7d4e086a972dd003372f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga69a199c19bfc7d4e086a972dd003372f">ADC_JDR3</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x44)</td></tr>
<tr class="memitem:gae916fe033fdd6a0342f312d67960b171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae916fe033fdd6a0342f312d67960b171">ADC_JDR4</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x48)</td></tr>
<tr class="memitem:ga71b99498b7f0454bc9f930512d490099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga71b99498b7f0454bc9f930512d490099">ADC1_JDR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac8b976d9ac593e2c747c02d9a4728ae2">ADC_JDR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga07635869f7d20fa258fbe09d479a896a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga07635869f7d20fa258fbe09d479a896a">ADC2_JDR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac8b976d9ac593e2c747c02d9a4728ae2">ADC_JDR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga0af9af98c416bf4a0fb5f47d3c4f063f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga0af9af98c416bf4a0fb5f47d3c4f063f">ADC3_JDR1</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac8b976d9ac593e2c747c02d9a4728ae2">ADC_JDR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:gaa3c7518d66e4f67500ccf91157e4b790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa3c7518d66e4f67500ccf91157e4b790">ADC1_JDR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga1a4bd5be51660aed7629022d7978c22a">ADC_JDR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:ga8ddc139242a58a6ee98a7064efae8477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8ddc139242a58a6ee98a7064efae8477">ADC2_JDR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga1a4bd5be51660aed7629022d7978c22a">ADC_JDR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga6483a0171bc3c9bdb297dba97d6f2659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga6483a0171bc3c9bdb297dba97d6f2659">ADC3_JDR2</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga1a4bd5be51660aed7629022d7978c22a">ADC_JDR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga9cdf39f718d3062ed466a1bdb13e14f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga9cdf39f718d3062ed466a1bdb13e14f5">ADC1_JDR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga69a199c19bfc7d4e086a972dd003372f">ADC_JDR3</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:gaae6bb5dc0b2457233525dd3957a7074b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaae6bb5dc0b2457233525dd3957a7074b">ADC2_JDR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga69a199c19bfc7d4e086a972dd003372f">ADC_JDR3</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gada45aa28b1f60a814bf359ad56e1241b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gada45aa28b1f60a814bf359ad56e1241b">ADC3_JDR3</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga69a199c19bfc7d4e086a972dd003372f">ADC_JDR3</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga477e0ea8e64c6d795af5db339958803d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga477e0ea8e64c6d795af5db339958803d">ADC1_JDR4</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gae916fe033fdd6a0342f312d67960b171">ADC_JDR4</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:gaa85c9daea797bf35a4d3b4df6ad44771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa85c9daea797bf35a4d3b4df6ad44771">ADC2_JDR4</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gae916fe033fdd6a0342f312d67960b171">ADC_JDR4</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:ga94debec90a7cd554f7542878031b7148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga94debec90a7cd554f7542878031b7148">ADC3_JDR4</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gae916fe033fdd6a0342f312d67960b171">ADC_JDR4</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga75a42466bd689031808050d4b4264a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga75a42466bd689031808050d4b4264a06">ADC_DR</a>(block)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x4c)</td></tr>
<tr class="memitem:ga851f62156cf9d539d12693259f93500b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga851f62156cf9d539d12693259f93500b">ADC1_DR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga75a42466bd689031808050d4b4264a06">ADC_DR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="memitem:gad4259caf01f8f67fa8410c9dd9f2a8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gad4259caf01f8f67fa8410c9dd9f2a8fc">ADC2_DR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga75a42466bd689031808050d4b4264a06">ADC_DR</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td></tr>
<tr class="memitem:gaea93f25eb21346ee47f8b43769fd582e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaea93f25eb21346ee47f8b43769fd582e">ADC3_DR</a>&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga75a42466bd689031808050d4b4264a06">ADC_DR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td></tr>
<tr class="memitem:ga3416b39e4841b9e27bb2e8e490cecf5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga3416b39e4841b9e27bb2e8e490cecf5b">ADC_MASK</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memitem:gabeb6d44733377a02098dff42d1b6977f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabeb6d44733377a02098dff42d1b6977f">ADC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:gac78ef1c5c32a20f9059af58f33b6b83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac78ef1c5c32a20f9059af58f33b6b83c">ADC_CR1_DUALMOD_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; 16)</td></tr>
<tr class="memitem:ga83c1f1a6091cb9a422a53b1e0f77003c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga83c1f1a6091cb9a422a53b1e0f77003c">ADC_CR1_DUALMOD_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:ga1727991cac68d4ef02b162a671d90a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga1727991cac68d4ef02b162a671d90a77">ADC_CR1_DISCNUM_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; 13)</td></tr>
<tr class="memitem:ga117c2cf0428216dae7e16d546479c415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga117c2cf0428216dae7e16d546479c415">ADC_CR1_DISCNUM_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gacd06a2840346bf45ff335707db0b6e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Discontinuous mode on injected channels.  <a href="#gacd06a2840346bf45ff335707db0b6e30"></a><br/></td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:gabd690297fc73fca40d797f4c90800b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Discontinuous mode on regular channels.  <a href="#gabd690297fc73fca40d797f4c90800b9a"></a><br/></td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga6353cb0d564410358b3a086dd0241f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic Injection Group conversion.  <a href="#ga6353cb0d564410358b3a086dd0241f8c"></a><br/></td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga5c9fc31f19c04033dfa98e982519c451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the watchdog on a single channel in scan mode.  <a href="#ga5c9fc31f19c04033dfa98e982519c451"></a><br/></td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scan mode.  <a href="#gaaeab75ece0c73dd97e8f21911ed22d06"></a><br/></td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable for injected channels.  <a href="#ga5c46fc1dc6c63acf88821f46a8f6d5e7"></a><br/></td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gacd44f86b189696d5a3780342516de722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog watchdog interrupt enable.  <a href="#gacd44f86b189696d5a3780342516de722"></a><br/></td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa39fee2e812a7ca45998cccf32e90aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable EOC.  <a href="#gaa39fee2e812a7ca45998cccf32e90aea"></a><br/></td></tr>
<tr class="memitem:ga4f54c32c22a663da6dc39dc12a3cabfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga4f54c32c22a663da6dc39dc12a3cabfd">ADC_CR1_AWDCH_MASK</a>&#160;&#160;&#160;(0x1F &lt;&lt; 0)</td></tr>
<tr class="memitem:gae7cd4a63e213f0c72c9d7fbfe5633718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae7cd4a63e213f0c72c9d7fbfe5633718">ADC_CR1_AWDCH_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gae97d1f61aa9d8c2279557f18e7303308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memdesc:gae97d1f61aa9d8c2279557f18e7303308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature sensor and V_REFINT enable.  <a href="#gae97d1f61aa9d8c2279557f18e7303308"></a><br/></td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga5eae65bad1a6c975e1911eb5ba117468"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start conversion of regular channels.  <a href="#ga5eae65bad1a6c975e1911eb5ba117468"></a><br/></td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memdesc:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start conversion of injected channels.  <a href="#gac12fe8a6cc24eef2ed2e1f1525855678"></a><br/></td></tr>
<tr class="memitem:ga1c0cfed2e6b3dfe7a8794b29822e314c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga1c0cfed2e6b3dfe7a8794b29822e314c">ADC_CR2_EXTTRIG</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga1c0cfed2e6b3dfe7a8794b29822e314c"><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger conversion mode for regular channels.  <a href="#ga1c0cfed2e6b3dfe7a8794b29822e314c"></a><br/></td></tr>
<tr class="memitem:gae5dd4b78a0e7beb8731bee7f17a752b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae5dd4b78a0e7beb8731bee7f17a752b9">ADC_CR2_EXTSEL_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga01976fd4e171a40744e11230a8b7cf57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga01976fd4e171a40744e11230a8b7cf57">ADC_CR2_EXTSEL_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="memitem:gaa17af96980f14bc008357812c13bc4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa17af96980f14bc008357812c13bc4b3">ADC_CR2_JEXTTRIG</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga53d366c241faccff9206efc4c0d306f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga53d366c241faccff9206efc4c0d306f0">ADC_CR2_JEXTSEL_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga9ca1e47c7fe2515edf4ab7b57e65f8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga9ca1e47c7fe2515edf4ab7b57e65f8dc">ADC_CR2_JEXTSEL_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memitem:ga62a03bfb8e5a9db5689f9b32cb96bea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga62a03bfb8e5a9db5689f9b32cb96bea4">ADC_CR2_ALIGN_RIGHT</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="memitem:gaf7b5368b592edef5f01793afdf897533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf7b5368b592edef5f01793afdf897533">ADC_CR2_ALIGN_LEFT</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:ga76a91ece4a71450541ef2637fdcdfdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga76a91ece4a71450541ef2637fdcdfdea">ADC_CR2_RSTCAL</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga2932a0004cf17558c1445f79baac54a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gaa3207cb1a9d4e29f782cd8d35239dbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa3207cb1a9d4e29f782cd8d35239dbf7">ADC_SMPR1_SMP17_LSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="memitem:ga7b66e3da1f8764a156061cff02a435a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga7b66e3da1f8764a156061cff02a435a1">ADC_SMPR1_SMP16_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="memitem:ga4899b8efa60e3970a92a924d32a6e462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga4899b8efa60e3970a92a924d32a6e462">ADC_SMPR1_SMP15_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:gaf17efcb85c0fe6aabfcd3fe2a63720dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf17efcb85c0fe6aabfcd3fe2a63720dc">ADC_SMPR1_SMP14_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="memitem:gaa6c0a7bfe53ae8c88bea85701d7ae251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa6c0a7bfe53ae8c88bea85701d7ae251">ADC_SMPR1_SMP13_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="memitem:ga32267b8de0b8980f5692756962882495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga32267b8de0b8980f5692756962882495">ADC_SMPR1_SMP12_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:ga9a05d631941e4e19b680fc91aa3bd3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga9a05d631941e4e19b680fc91aa3bd3a1">ADC_SMPR1_SMP11_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:gaa2205c570764f15bdfae875ab44f1822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa2205c570764f15bdfae875ab44f1822">ADC_SMPR1_SMP10_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gac53a196d96a9af508f6cc12b0dad958f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac53a196d96a9af508f6cc12b0dad958f">ADC_SMPR1_SMP17_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP17_LSB)</td></tr>
<tr class="memitem:gad7f18bf40cc4f162a732dd9546692efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gad7f18bf40cc4f162a732dd9546692efc">ADC_SMPR1_SMP16_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP16_LSB)</td></tr>
<tr class="memitem:gacfc6a099aa276233ad84c3b792aa0c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gacfc6a099aa276233ad84c3b792aa0c80">ADC_SMPR1_SMP15_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP15_LSB)</td></tr>
<tr class="memitem:ga44b54d4e69adcfb2a75088aa49ae8112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga44b54d4e69adcfb2a75088aa49ae8112">ADC_SMPR1_SMP14_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP14_LSB)</td></tr>
<tr class="memitem:ga2b319cfcf39f655ba3ffe87cd64caa46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga2b319cfcf39f655ba3ffe87cd64caa46">ADC_SMPR1_SMP13_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP13_LSB)</td></tr>
<tr class="memitem:gab68daa6c08a77d012977895bd115b701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gab68daa6c08a77d012977895bd115b701">ADC_SMPR1_SMP12_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP12_LSB)</td></tr>
<tr class="memitem:gafe0664efaed02f83b3ad6237527fa93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gafe0664efaed02f83b3ad6237527fa93b">ADC_SMPR1_SMP11_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP11_LSB)</td></tr>
<tr class="memitem:ga6532417f7eba2fc026409f24fbf6b777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga6532417f7eba2fc026409f24fbf6b777">ADC_SMPR1_SMP10_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP10_LSB)</td></tr>
<tr class="memitem:gabfaef5f0de2434d907ee0c5bac8f39b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabfaef5f0de2434d907ee0c5bac8f39b6">ADC_SMPR2_SMP9_LSB</a>&#160;&#160;&#160;27</td></tr>
<tr class="memitem:ga59f8eff58c4ac909b3e4fd847e7eb26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga59f8eff58c4ac909b3e4fd847e7eb26f">ADC_SMPR2_SMP8_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="memitem:ga663dc2fea8a5a79c24dfc5e3e40cb4cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga663dc2fea8a5a79c24dfc5e3e40cb4cb">ADC_SMPR2_SMP7_LSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="memitem:gae777a8b74abde8437fbd665ae658da1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae777a8b74abde8437fbd665ae658da1c">ADC_SMPR2_SMP6_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="memitem:gabfde4ea82865d87bbf027522eb6f7ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabfde4ea82865d87bbf027522eb6f7ed4">ADC_SMPR2_SMP5_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:ga61d044736b8af5c1eb5a8915dbfc0c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga61d044736b8af5c1eb5a8915dbfc0c79">ADC_SMPR2_SMP4_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="memitem:gaaef91c441f758e59b3e0456f215e4f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaaef91c441f758e59b3e0456f215e4f31">ADC_SMPR2_SMP3_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="memitem:gab99895f3a1c337bc34c5b5b7b60fce7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gab99895f3a1c337bc34c5b5b7b60fce7f">ADC_SMPR2_SMP2_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:ga5f33f0aad88ec9be4bf0f384609fbb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5f33f0aad88ec9be4bf0f384609fbb76">ADC_SMPR2_SMP1_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:gaab46ddcd209e15110d1887f0cabb446b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaab46ddcd209e15110d1887f0cabb446b">ADC_SMPR2_SMP0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga81ffe7b4a6968f7b4ac70c6a30651e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga81ffe7b4a6968f7b4ac70c6a30651e29">ADC_SMPR2_SMP9_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP9_LSB)</td></tr>
<tr class="memitem:gac63130ac37df7211d6a64955ba91bea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac63130ac37df7211d6a64955ba91bea0">ADC_SMPR2_SMP8_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP8_LSB)</td></tr>
<tr class="memitem:ga282ae851c797291dee744cac80d2692a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga282ae851c797291dee744cac80d2692a">ADC_SMPR2_SMP7_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP7_LSB)</td></tr>
<tr class="memitem:ga184d55b3891949987d2723cd734e9faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga184d55b3891949987d2723cd734e9faf">ADC_SMPR2_SMP6_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP6_LSB)</td></tr>
<tr class="memitem:gaed54090d8a4b455787af15126ac4011c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaed54090d8a4b455787af15126ac4011c">ADC_SMPR2_SMP5_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP5_LSB)</td></tr>
<tr class="memitem:gadad8177b43aaf007f4300489c95af9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gadad8177b43aaf007f4300489c95af9c1">ADC_SMPR2_SMP4_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP4_LSB)</td></tr>
<tr class="memitem:gaf324f7149edbc2b3531a94cc4de6e6b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf324f7149edbc2b3531a94cc4de6e6b4">ADC_SMPR2_SMP3_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP3_LSB)</td></tr>
<tr class="memitem:ga2f4d139d759da83d57bd4331c3873768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga2f4d139d759da83d57bd4331c3873768">ADC_SMPR2_SMP2_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP2_LSB)</td></tr>
<tr class="memitem:ga37a1fb30f9bcac721cb6af804979955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga37a1fb30f9bcac721cb6af804979955c">ADC_SMPR2_SMP1_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP1_LSB)</td></tr>
<tr class="memitem:ga3265b52dffe83ac199e8682bc4809032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga3265b52dffe83ac199e8682bc4809032">ADC_SMPR2_SMP0_MSK</a>&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP0_LSB)</td></tr>
<tr class="memitem:ga3e7342ed87a38bf56a4450da5fcf0535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga3e7342ed87a38bf56a4450da5fcf0535">ADC_JOFFSET_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gaaebe61b5b4917952871ddc1e0eb4ea6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaaebe61b5b4917952871ddc1e0eb4ea6c">ADC_JOFFSET_MSK</a>&#160;&#160;&#160;(0x7ff &lt;&lt; 0)</td></tr>
<tr class="memitem:ga007c214feb69891e97648a641a260cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga007c214feb69891e97648a641a260cb3">ADC_HT_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gaa6306d52698ea51e3d35474abb5a47fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa6306d52698ea51e3d35474abb5a47fe">ADC_HT_MSK</a>&#160;&#160;&#160;(0x7ff &lt;&lt; 0)</td></tr>
<tr class="memitem:ga294e5223072fb995b645f1ed730a1a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga294e5223072fb995b645f1ed730a1a4c">ADC_LT_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gaaddb1cd35d2bed152e80b1096e1b82b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaaddb1cd35d2bed152e80b1096e1b82b4">ADC_LT_MSK</a>&#160;&#160;&#160;(0x7ff &lt;&lt; 0)</td></tr>
<tr class="memitem:ga96ec1ebd69432213c0185124da3e9c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga96ec1ebd69432213c0185124da3e9c9d">ADC_SQR1_L_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="memitem:ga91e42102cb19291f40376b45ac1e66a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga91e42102cb19291f40376b45ac1e66a2">ADC_SQR1_SQ16_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:ga5f21de89a1552a79f9a48ad7363f9b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5f21de89a1552a79f9a48ad7363f9b8d">ADC_SQR1_SQ15_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="memitem:ga5fb19fdbbe1bc88deee770c254072cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5fb19fdbbe1bc88deee770c254072cd4">ADC_SQR1_SQ14_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:gaf9aaa7431970909275af4cafe4c521ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf9aaa7431970909275af4cafe4c521ba">ADC_SQR1_SQ13_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga796fd60244042f8b978839e62eda1ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga796fd60244042f8b978839e62eda1ef1">ADC_SQR1_L_MSK</a>&#160;&#160;&#160;(0xf &lt;&lt; ADC_SQR1_L_LSB)</td></tr>
<tr class="memitem:ga0e569878ea206211226cce36fe17697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga0e569878ea206211226cce36fe17697b">ADC_SQR1_SQ16_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR1_SQ16_LSB)</td></tr>
<tr class="memitem:ga3392d1eb494efa0313b477e04061aee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga3392d1eb494efa0313b477e04061aee1">ADC_SQR1_SQ15_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR1_SQ15_LSB)</td></tr>
<tr class="memitem:ga77712cc23a7c3fd4706353158016bcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga77712cc23a7c3fd4706353158016bcbd">ADC_SQR1_SQ14_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR1_SQ14_LSB)</td></tr>
<tr class="memitem:ga76b9cddcf861236d5fc56751592b596b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga76b9cddcf861236d5fc56751592b596b">ADC_SQR1_SQ13_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR1_SQ13_LSB)</td></tr>
<tr class="memitem:gaf684f7f079102f3c487213f499011a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf684f7f079102f3c487213f499011a89">ADC_SQR2_SQ12_LSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="memitem:gad293855e34b56a8f0e6b2d3a9dca4d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gad293855e34b56a8f0e6b2d3a9dca4d4c">ADC_SQR2_SQ11_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="memitem:ga94ff77ab977be2a6b7ee4f95d4acd912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga94ff77ab977be2a6b7ee4f95d4acd912">ADC_SQR2_SQ10_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:gaa24692f8ab46e53441f967a89719fda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa24692f8ab46e53441f967a89719fda2">ADC_SQR2_SQ9_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="memitem:ga221a676d6259575bf65d3b39124e78c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga221a676d6259575bf65d3b39124e78c0">ADC_SQR2_SQ8_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:gaa7f27c9d0fc16be2486118ee244db052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa7f27c9d0fc16be2486118ee244db052">ADC_SQR2_SQ7_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga03ab9df677136018a1a78bd2f9d3ebdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga03ab9df677136018a1a78bd2f9d3ebdf">ADC_SQR2_SQ12_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ12_LSB)</td></tr>
<tr class="memitem:ga96b2ae442b44cc839cb8c6bdf5abfbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga96b2ae442b44cc839cb8c6bdf5abfbe9">ADC_SQR2_SQ11_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ11_LSB)</td></tr>
<tr class="memitem:ga43f2d9b7f50decd7974ba1735a1a611b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga43f2d9b7f50decd7974ba1735a1a611b">ADC_SQR2_SQ10_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ10_LSB)</td></tr>
<tr class="memitem:gaea28f3ed7f53b9151e9b4c380fabe555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaea28f3ed7f53b9151e9b4c380fabe555">ADC_SQR2_SQ9_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ9_LSB)</td></tr>
<tr class="memitem:gaf6b4bec2424f22e48f807dbe36963cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf6b4bec2424f22e48f807dbe36963cae">ADC_SQR2_SQ8_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ8_LSB)</td></tr>
<tr class="memitem:gac6805070a80a5fe4633ed0e18e279f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac6805070a80a5fe4633ed0e18e279f42">ADC_SQR2_SQ7_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ7_LSB)</td></tr>
<tr class="memitem:gac93c4609a674c7c76af5f56556cce4d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac93c4609a674c7c76af5f56556cce4d5">ADC_SQR3_SQ6_LSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="memitem:gab632d8822368a841ee2c9ad70002de8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gab632d8822368a841ee2c9ad70002de8b">ADC_SQR3_SQ5_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="memitem:gab9b455a2cdac71a1ae7ceab977acb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gab9b455a2cdac71a1ae7ceab977acb203">ADC_SQR3_SQ4_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:gabbbcd4666de7a7646d797f1b727bc488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabbbcd4666de7a7646d797f1b727bc488">ADC_SQR3_SQ3_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="memitem:ga62c5f0f07d4239d95a5d43c229a5a75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga62c5f0f07d4239d95a5d43c229a5a75e">ADC_SQR3_SQ2_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:ga8a7680d0956c7c40f4fe2085c5253b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8a7680d0956c7c40f4fe2085c5253b14">ADC_SQR3_SQ1_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gae56f95e673bf14b5e39c834b1355f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae56f95e673bf14b5e39c834b1355f937">ADC_SQR3_SQ6_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ6_LSB)</td></tr>
<tr class="memitem:ga3e551ad90d8c0ab6dde6796e2d3e5a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga3e551ad90d8c0ab6dde6796e2d3e5a77">ADC_SQR3_SQ5_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ5_LSB)</td></tr>
<tr class="memitem:gae7692c8210a051bb810b8e5a4b876b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae7692c8210a051bb810b8e5a4b876b36">ADC_SQR3_SQ4_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ4_LSB)</td></tr>
<tr class="memitem:gacac486035c2443b7da44a1346a960bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gacac486035c2443b7da44a1346a960bad">ADC_SQR3_SQ3_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ3_LSB)</td></tr>
<tr class="memitem:gae9022100cd4e191b643a97b35701fb04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gae9022100cd4e191b643a97b35701fb04">ADC_SQR3_SQ2_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ2_LSB)</td></tr>
<tr class="memitem:gade1557009f6a5eed01f45fb93227722a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gade1557009f6a5eed01f45fb93227722a">ADC_SQR3_SQ1_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ1_LSB)</td></tr>
<tr class="memitem:ga5de6fc1832c959e4d6caff4991383752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5de6fc1832c959e4d6caff4991383752">ADC_JSQR_JL_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="memitem:ga381d087af319941eead086e683c2e54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga381d087af319941eead086e683c2e54f">ADC_JSQR_JSQ4_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:gaf54e4d83fd3e1adddfd673d09877f224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf54e4d83fd3e1adddfd673d09877f224">ADC_JSQR_JSQ3_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="memitem:ga0d0868797d7c295c9f780a0b035f12cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga0d0868797d7c295c9f780a0b035f12cb">ADC_JSQR_JSQ2_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:ga1cc573927f776cbad045bcbaa67cd85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga1cc573927f776cbad045bcbaa67cd85c">ADC_JSQR_JSQ1_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gad1220f2cb4f1a6ef9613c4e884b761e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gad1220f2cb4f1a6ef9613c4e884b761e0">ADC_JSQR_JL_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:ga879de268e46807ada83b9c9c1f04fd67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga879de268e46807ada83b9c9c1f04fd67">ADC_JSQR_JL_MSK</a>&#160;&#160;&#160;(0x2 &lt;&lt; ADC_JSQR_JL_LSB)</td></tr>
<tr class="memitem:ga74eaabc439c27e5aa25e15a7f559b280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga74eaabc439c27e5aa25e15a7f559b280">ADC_JSQR_JSQ4_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_JSQR_JSQ4_LSB)</td></tr>
<tr class="memitem:gaa523b506b309a5984206994e3e448ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa523b506b309a5984206994e3e448ff4">ADC_JSQR_JSQ3_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_JSQR_JSQ3_LSB)</td></tr>
<tr class="memitem:ga297737b887887820c507bd945e9b1865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga297737b887887820c507bd945e9b1865">ADC_JSQR_JSQ2_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_JSQR_JSQ2_LSB)</td></tr>
<tr class="memitem:gaa112893c55b5d2bb97781edf3fb77a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa112893c55b5d2bb97781edf3fb77a43">ADC_JSQR_JSQ1_MSK</a>&#160;&#160;&#160;(0x1f &lt;&lt; ADC_JSQR_JSQ1_LSB)</td></tr>
<tr class="memitem:gaa84f4af8cec075fee4e544254bd92893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa84f4af8cec075fee4e544254bd92893">ADC_JDATA_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga943ea8e493f7deb62e330c6a0cfa982a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga943ea8e493f7deb62e330c6a0cfa982a">ADC_DATA_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga71573fdbfb72fe9df505f18928810617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga71573fdbfb72fe9df505f18928810617">ADC_ADC2DATA_LSB</a>&#160;&#160;&#160;16 /* <a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a> only (dual mode) */</td></tr>
<tr class="memitem:ga650f06c9916c038b1cb7fa52f3f13bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga650f06c9916c038b1cb7fa52f3f13bb2">ADC_JDATA_MSK</a>&#160;&#160;&#160;(0xffff &lt;&lt; ADC_JDATA_LSB)</td></tr>
<tr class="memitem:ga27b4a7439cd73e12fab501551b117a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga27b4a7439cd73e12fab501551b117a2d">ADC_DATA_MSK</a>&#160;&#160;&#160;(0xffff &lt;&lt; ADC_DA)</td></tr>
<tr class="memitem:gadcd73e7b938addf1b7755061dbd496aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gadcd73e7b938addf1b7755061dbd496aa">ADC_ADC2DATA_MSK</a>&#160;&#160;&#160;(0xffff &lt;&lt; ADC_ADC2DATA_LSB)</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga85c7730e97e8faff833ad787087aaea3"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga85c7730e97e8faff833ad787087aaea3">adc_power_on</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga85c7730e97e8faff833ad787087aaea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Power On.  <a href="#ga85c7730e97e8faff833ad787087aaea3"></a><br/></td></tr>
<tr class="memitem:gafc55f4769af43526e77edc11907be438"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gafc55f4769af43526e77edc11907be438">adc_start_conversion_direct</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gafc55f4769af43526e77edc11907be438"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Start a Conversion Without Trigger.  <a href="#gafc55f4769af43526e77edc11907be438"></a><br/></td></tr>
<tr class="memitem:gaddc132cf4636ce45eb772c62d6167794"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaddc132cf4636ce45eb772c62d6167794">adc_set_single_channel</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memitem:gadc06dcc9c3e6f652f18dc7280feb2c11"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gadc06dcc9c3e6f652f18dc7280feb2c11">adc_set_dual_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mode)</td></tr>
<tr class="memdesc:gadc06dcc9c3e6f652f18dc7280feb2c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Dual A/D Mode.  <a href="#gadc06dcc9c3e6f652f18dc7280feb2c11"></a><br/></td></tr>
<tr class="memitem:ga830b0fc9370508bf04dc1b01cc09badb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga830b0fc9370508bf04dc1b01cc09badb">adc_eoc</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga830b0fc9370508bf04dc1b01cc09badb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the End-of-Conversion Flag.  <a href="#ga830b0fc9370508bf04dc1b01cc09badb"></a><br/></td></tr>
<tr class="memitem:ga186bfcb2659dfafb0c342c1975472f25"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga186bfcb2659dfafb0c342c1975472f25">adc_eoc_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga186bfcb2659dfafb0c342c1975472f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read the End-of-Conversion Flag for Injected Conversion.  <a href="#ga186bfcb2659dfafb0c342c1975472f25"></a><br/></td></tr>
<tr class="memitem:ga0cb788d1d9e54f4ccf9fc8b3b95656ff"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga0cb788d1d9e54f4ccf9fc8b3b95656ff">adc_read_regular</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga0cb788d1d9e54f4ccf9fc8b3b95656ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read from the Regular Conversion Result Register.  <a href="#ga0cb788d1d9e54f4ccf9fc8b3b95656ff"></a><br/></td></tr>
<tr class="memitem:gafdcca79192331fc42e3241caddd6f7ef"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gafdcca79192331fc42e3241caddd6f7ef">adc_read_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> reg)</td></tr>
<tr class="memdesc:gafdcca79192331fc42e3241caddd6f7ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Read from an Injected Conversion Result Register.  <a href="#gafdcca79192331fc42e3241caddd6f7ef"></a><br/></td></tr>
<tr class="memitem:ga43bffb4e87049a19ea8ed264a6004285"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga43bffb4e87049a19ea8ed264a6004285">adc_set_injected_offset</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> offset)</td></tr>
<tr class="memdesc:ga43bffb4e87049a19ea8ed264a6004285"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Injected Channel Data Offset.  <a href="#ga43bffb4e87049a19ea8ed264a6004285"></a><br/></td></tr>
<tr class="memitem:ga5a1319d5fcfa28d0c5d616bb34636c44"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga5a1319d5fcfa28d0c5d616bb34636c44">adc_enable_analog_watchdog_regular</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga5a1319d5fcfa28d0c5d616bb34636c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for Regular Conversions.  <a href="#ga5a1319d5fcfa28d0c5d616bb34636c44"></a><br/></td></tr>
<tr class="memitem:ga6232c6b32e8f6c761e6297ba40f7c067"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga6232c6b32e8f6c761e6297ba40f7c067">adc_disable_analog_watchdog_regular</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga6232c6b32e8f6c761e6297ba40f7c067"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Analog Watchdog for Regular Conversions.  <a href="#ga6232c6b32e8f6c761e6297ba40f7c067"></a><br/></td></tr>
<tr class="memitem:ga46ea7596440e650c5640012aa74f2d21"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga46ea7596440e650c5640012aa74f2d21">adc_enable_analog_watchdog_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga46ea7596440e650c5640012aa74f2d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for Injected Conversions.  <a href="#ga46ea7596440e650c5640012aa74f2d21"></a><br/></td></tr>
<tr class="memitem:ga2e0ddcf0afcfaa7a818db8ea6ea66690"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga2e0ddcf0afcfaa7a818db8ea6ea66690">adc_disable_analog_watchdog_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga2e0ddcf0afcfaa7a818db8ea6ea66690"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Analog Watchdog for Injected Conversions.  <a href="#ga2e0ddcf0afcfaa7a818db8ea6ea66690"></a><br/></td></tr>
<tr class="memitem:ga8071fcf08d687582e7c8c5621588fc5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8071fcf08d687582e7c8c5621588fc5a">adc_enable_discontinuous_mode_regular</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> length)</td></tr>
<tr class="memdesc:ga8071fcf08d687582e7c8c5621588fc5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Discontinuous Mode for Regular Conversions.  <a href="#ga8071fcf08d687582e7c8c5621588fc5a"></a><br/></td></tr>
<tr class="memitem:ga2a4e78f6f0fb2f4d0a442946662079f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga2a4e78f6f0fb2f4d0a442946662079f2">adc_disable_discontinuous_mode_regular</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga2a4e78f6f0fb2f4d0a442946662079f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Discontinuous Mode for Regular Conversions.  <a href="#ga2a4e78f6f0fb2f4d0a442946662079f2"></a><br/></td></tr>
<tr class="memitem:ga71c6f47f070add23253af4bf8e84820e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga71c6f47f070add23253af4bf8e84820e">adc_enable_discontinuous_mode_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga71c6f47f070add23253af4bf8e84820e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Discontinuous Mode for Injected Conversions.  <a href="#ga71c6f47f070add23253af4bf8e84820e"></a><br/></td></tr>
<tr class="memitem:ga78164c7d8ab5f99ca93ed52e913bf6e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga78164c7d8ab5f99ca93ed52e913bf6e8">adc_disable_discontinuous_mode_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga78164c7d8ab5f99ca93ed52e913bf6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Discontinuous Mode for Injected Conversions.  <a href="#ga78164c7d8ab5f99ca93ed52e913bf6e8"></a><br/></td></tr>
<tr class="memitem:gaa55d33a50412f243f9dd50aa22e93e13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa55d33a50412f243f9dd50aa22e93e13">adc_enable_automatic_injected_group_conversion</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gaa55d33a50412f243f9dd50aa22e93e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Automatic Injected Conversions.  <a href="#gaa55d33a50412f243f9dd50aa22e93e13"></a><br/></td></tr>
<tr class="memitem:gad60e8cc425daf6901d82100b2c3c5cd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gad60e8cc425daf6901d82100b2c3c5cd9">adc_disable_automatic_injected_group_conversion</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gad60e8cc425daf6901d82100b2c3c5cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Automatic Injected Conversions.  <a href="#gad60e8cc425daf6901d82100b2c3c5cd9"></a><br/></td></tr>
<tr class="memitem:ga4887c1c1739ade1c0554df5f2f67dd42"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga4887c1c1739ade1c0554df5f2f67dd42">adc_enable_analog_watchdog_on_all_channels</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga4887c1c1739ade1c0554df5f2f67dd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for All Regular and/or Injected Channels.  <a href="#ga4887c1c1739ade1c0554df5f2f67dd42"></a><br/></td></tr>
<tr class="memitem:ga4ce1e75e61f656032b89484bf26c1889"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga4ce1e75e61f656032b89484bf26c1889">adc_enable_analog_watchdog_on_selected_channel</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:ga4ce1e75e61f656032b89484bf26c1889"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog for a Selected Channel.  <a href="#ga4ce1e75e61f656032b89484bf26c1889"></a><br/></td></tr>
<tr class="memitem:gac3658741ed79f6d6ec561d790f0c3531"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac3658741ed79f6d6ec561d790f0c3531">adc_enable_scan_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gac3658741ed79f6d6ec561d790f0c3531"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Scan Mode.  <a href="#gac3658741ed79f6d6ec561d790f0c3531"></a><br/></td></tr>
<tr class="memitem:ga75e4b403cc6932aef35b4b84b56c8080"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga75e4b403cc6932aef35b4b84b56c8080">adc_disable_scan_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga75e4b403cc6932aef35b4b84b56c8080"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Scan Mode.  <a href="#ga75e4b403cc6932aef35b4b84b56c8080"></a><br/></td></tr>
<tr class="memitem:ga93bf810a8a531d5772d443c252364016"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga93bf810a8a531d5772d443c252364016">adc_enable_eoc_interrupt_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga93bf810a8a531d5772d443c252364016"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Injected End-Of-Conversion Interrupt.  <a href="#ga93bf810a8a531d5772d443c252364016"></a><br/></td></tr>
<tr class="memitem:gaccc28c17498079897b5f80ae63af2921"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaccc28c17498079897b5f80ae63af2921">adc_disable_eoc_interrupt_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gaccc28c17498079897b5f80ae63af2921"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Injected End-Of-Conversion Interrupt.  <a href="#gaccc28c17498079897b5f80ae63af2921"></a><br/></td></tr>
<tr class="memitem:ga0669ecb2cc0f1b4a54b4e049443ba709"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga0669ecb2cc0f1b4a54b4e049443ba709">adc_enable_awd_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga0669ecb2cc0f1b4a54b4e049443ba709"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Analog Watchdog Interrupt.  <a href="#ga0669ecb2cc0f1b4a54b4e049443ba709"></a><br/></td></tr>
<tr class="memitem:ga15cf1ba5c9d252b083fd2ac1b7190991"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga15cf1ba5c9d252b083fd2ac1b7190991">adc_disable_awd_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga15cf1ba5c9d252b083fd2ac1b7190991"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Analog Watchdog Interrupt.  <a href="#ga15cf1ba5c9d252b083fd2ac1b7190991"></a><br/></td></tr>
<tr class="memitem:ga9d5cfe916560d5a3c0a91064c19cddb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga9d5cfe916560d5a3c0a91064c19cddb2">adc_enable_eoc_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga9d5cfe916560d5a3c0a91064c19cddb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Regular End-Of-Conversion Interrupt.  <a href="#ga9d5cfe916560d5a3c0a91064c19cddb2"></a><br/></td></tr>
<tr class="memitem:gac8bdb409a1c15b7570b5c9cebbf516b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac8bdb409a1c15b7570b5c9cebbf516b8">adc_disable_eoc_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gac8bdb409a1c15b7570b5c9cebbf516b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable Regular End-Of-Conversion Interrupt.  <a href="#gac8bdb409a1c15b7570b5c9cebbf516b8"></a><br/></td></tr>
<tr class="memitem:ga39433b5b817fc20cdfa72d0a965a38a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga39433b5b817fc20cdfa72d0a965a38a6">adc_enable_temperature_sensor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga39433b5b817fc20cdfa72d0a965a38a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable The Temperature Sensor.  <a href="#ga39433b5b817fc20cdfa72d0a965a38a6"></a><br/></td></tr>
<tr class="memitem:gadcfe29104bbb44d42c4121d8faacfc0c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gadcfe29104bbb44d42c4121d8faacfc0c">adc_disable_temperature_sensor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gadcfe29104bbb44d42c4121d8faacfc0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable The Temperature Sensor.  <a href="#gadcfe29104bbb44d42c4121d8faacfc0c"></a><br/></td></tr>
<tr class="memitem:gaf8822481db78523a0d252dde571c17db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf8822481db78523a0d252dde571c17db">adc_start_conversion_regular</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gaf8822481db78523a0d252dde571c17db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Software Triggered Conversion on Regular Channels.  <a href="#gaf8822481db78523a0d252dde571c17db"></a><br/></td></tr>
<tr class="memitem:ga162cfe07991774853c1dd30770c282f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga162cfe07991774853c1dd30770c282f9">adc_start_conversion_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga162cfe07991774853c1dd30770c282f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Software Triggered Conversion on Injected Channels.  <a href="#ga162cfe07991774853c1dd30770c282f9"></a><br/></td></tr>
<tr class="memitem:ga368ee92a908a3fd3ec8a1331c32df351"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga368ee92a908a3fd3ec8a1331c32df351">adc_enable_external_trigger_regular</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> trigger)</td></tr>
<tr class="memdesc:ga368ee92a908a3fd3ec8a1331c32df351"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable an External Trigger for Regular Channels.  <a href="#ga368ee92a908a3fd3ec8a1331c32df351"></a><br/></td></tr>
<tr class="memitem:gac9f171c3dd499f03899ead80449d3325"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gac9f171c3dd499f03899ead80449d3325">adc_disable_external_trigger_regular</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gac9f171c3dd499f03899ead80449d3325"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable an External Trigger for Regular Channels.  <a href="#gac9f171c3dd499f03899ead80449d3325"></a><br/></td></tr>
<tr class="memitem:ga664f706e3ad9bdfe41d8697e011f4afa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga664f706e3ad9bdfe41d8697e011f4afa">adc_enable_external_trigger_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> trigger)</td></tr>
<tr class="memdesc:ga664f706e3ad9bdfe41d8697e011f4afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable an External Trigger for Injected Channels.  <a href="#ga664f706e3ad9bdfe41d8697e011f4afa"></a><br/></td></tr>
<tr class="memitem:ga15dac30e511736f67112db9997329c60"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga15dac30e511736f67112db9997329c60">adc_disable_external_trigger_injected</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga15dac30e511736f67112db9997329c60"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable an External Trigger for Injected Channels.  <a href="#ga15dac30e511736f67112db9997329c60"></a><br/></td></tr>
<tr class="memitem:gabcc9f948ac15e47f1b8d0084018fbbaa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gabcc9f948ac15e47f1b8d0084018fbbaa">adc_set_left_aligned</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gabcc9f948ac15e47f1b8d0084018fbbaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Data as Left Aligned.  <a href="#gabcc9f948ac15e47f1b8d0084018fbbaa"></a><br/></td></tr>
<tr class="memitem:ga0990e90f5815264493f75ff61b771477"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga0990e90f5815264493f75ff61b771477">adc_set_right_aligned</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga0990e90f5815264493f75ff61b771477"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Data as Right Aligned.  <a href="#ga0990e90f5815264493f75ff61b771477"></a><br/></td></tr>
<tr class="memitem:gaddcab138dd47a4b6dc9357837c9f3604"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaddcab138dd47a4b6dc9357837c9f3604">adc_enable_dma</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:gaddcab138dd47a4b6dc9357837c9f3604"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable DMA Transfers.  <a href="#gaddcab138dd47a4b6dc9357837c9f3604"></a><br/></td></tr>
<tr class="memitem:ga8c4e2c4b6c4ff8bbc00c6e53f277892f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga8c4e2c4b6c4ff8bbc00c6e53f277892f">adc_disable_dma</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga8c4e2c4b6c4ff8bbc00c6e53f277892f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Disable DMA Transfers.  <a href="#ga8c4e2c4b6c4ff8bbc00c6e53f277892f"></a><br/></td></tr>
<tr class="memitem:ga4f4b72567aa568d180688708b4df9d48"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga4f4b72567aa568d180688708b4df9d48">adc_reset_calibration</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga4f4b72567aa568d180688708b4df9d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Initialize Calibration Registers.  <a href="#ga4f4b72567aa568d180688708b4df9d48"></a><br/></td></tr>
<tr class="memitem:ga1d52e753fbe82fff9dce9347b6c1482b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga1d52e753fbe82fff9dce9347b6c1482b">adc_calibration</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga1d52e753fbe82fff9dce9347b6c1482b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Calibration.  <a href="#ga1d52e753fbe82fff9dce9347b6c1482b"></a><br/></td></tr>
<tr class="memitem:ga187af0456ee41251a4ccb9de164eb077"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga187af0456ee41251a4ccb9de164eb077">adc_set_continuous_conversion_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga187af0456ee41251a4ccb9de164eb077"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Continuous Conversion Mode.  <a href="#ga187af0456ee41251a4ccb9de164eb077"></a><br/></td></tr>
<tr class="memitem:ga037cddef7f977288dde6a2a9bfe9ab69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga037cddef7f977288dde6a2a9bfe9ab69">adc_set_single_conversion_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga037cddef7f977288dde6a2a9bfe9ab69"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Enable Single Conversion Mode.  <a href="#ga037cddef7f977288dde6a2a9bfe9ab69"></a><br/></td></tr>
<tr class="memitem:gafcf149e9d9e029b384330deb30722cca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gafcf149e9d9e029b384330deb30722cca">adc_on</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc) <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ac323d74304fff7c24906846e6b079642">LIBOPENCM3_DEPRECATED</a>(&quot;will be removed in the first release&quot;)</td></tr>
<tr class="memdesc:gafcf149e9d9e029b384330deb30722cca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Power On.  <a href="#gafcf149e9d9e029b384330deb30722cca"></a><br/></td></tr>
<tr class="memitem:ga81d7963a320361ba7343eb3d094faaba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga81d7963a320361ba7343eb3d094faaba">adc_off</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc)</td></tr>
<tr class="memdesc:ga81d7963a320361ba7343eb3d094faaba"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Off.  <a href="#ga81d7963a320361ba7343eb3d094faaba"></a><br/></td></tr>
<tr class="memitem:ga9d08047fceee749485a72be74764db5c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga9d08047fceee749485a72be74764db5c">adc_set_sample_time</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> time)</td></tr>
<tr class="memdesc:ga9d08047fceee749485a72be74764db5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Sample Time for a Single Channel.  <a href="#ga9d08047fceee749485a72be74764db5c"></a><br/></td></tr>
<tr class="memitem:gaa6db4d6f3d5102470bb1ea84928f7713"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa6db4d6f3d5102470bb1ea84928f7713">adc_set_sample_time_on_all_channels</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> time)</td></tr>
<tr class="memdesc:gaa6db4d6f3d5102470bb1ea84928f7713"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set the Sample Time for All Channels.  <a href="#gaa6db4d6f3d5102470bb1ea84928f7713"></a><br/></td></tr>
<tr class="memitem:gaa2eac9de2e231fe46adaba9d81f82b08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa2eac9de2e231fe46adaba9d81f82b08">adc_set_watchdog_high_threshold</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a> threshold)</td></tr>
<tr class="memdesc:gaa2eac9de2e231fe46adaba9d81f82b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Analog Watchdog Upper Threshold.  <a href="#gaa2eac9de2e231fe46adaba9d81f82b08"></a><br/></td></tr>
<tr class="memitem:gab12fb7ddc1517f1d06990daf82c04a70"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gab12fb7ddc1517f1d06990daf82c04a70">adc_set_watchdog_low_threshold</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a> threshold)</td></tr>
<tr class="memdesc:gab12fb7ddc1517f1d06990daf82c04a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set Analog Watchdog Lower Threshold.  <a href="#gab12fb7ddc1517f1d06990daf82c04a70"></a><br/></td></tr>
<tr class="memitem:gaaf0c33fdbed4e8ea63b6c0ee3030d9ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaaf0c33fdbed4e8ea63b6c0ee3030d9ea">adc_set_regular_sequence</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> length, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel[])</td></tr>
<tr class="memdesc:gaaf0c33fdbed4e8ea63b6c0ee3030d9ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set a Regular Channel Conversion Sequence.  <a href="#gaaf0c33fdbed4e8ea63b6c0ee3030d9ea"></a><br/></td></tr>
<tr class="memitem:ga1a7f811f45a7affd09aef0bce17fd213"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga1a7f811f45a7affd09aef0bce17fd213">adc_set_injected_sequence</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> length, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel[])</td></tr>
<tr class="memdesc:ga1a7f811f45a7affd09aef0bce17fd213"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Set an Injected Channel Conversion Sequence.  <a href="#ga1a7f811f45a7affd09aef0bce17fd213"></a><br/></td></tr>
<tr class="memitem:gaddfdf8bb682d12648252c8d1d1ff25db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaddfdf8bb682d12648252c8d1d1ff25db">adc_set_continous_conversion_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc) <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ac323d74304fff7c24906846e6b079642">LIBOPENCM3_DEPRECATED</a>(&quot;change to <a class="el" href="group__STM32F1xx__adc__file.html#ga187af0456ee41251a4ccb9de164eb077">adc_set_continuous_conversion_mode</a>&quot;)</td></tr>
<tr class="memitem:gad2725e57f017905c1aff942d1861a7a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gad2725e57f017905c1aff942d1861a7a8">adc_set_conversion_time</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> time) <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ac323d74304fff7c24906846e6b079642">LIBOPENCM3_DEPRECATED</a>(&quot;change to <a class="el" href="group__STM32F1xx__adc__file.html#ga9d08047fceee749485a72be74764db5c">adc_set_sample_time</a>&quot;)</td></tr>
<tr class="memitem:gaa7e414a11da4f3215f4125fabf518564"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaa7e414a11da4f3215f4125fabf518564">adc_set_conversion_time_on_all_channels</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> time) <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ac323d74304fff7c24906846e6b079642">LIBOPENCM3_DEPRECATED</a>(&quot;change to <a class="el" href="group__STM32F1xx__adc__file.html#gaa6db4d6f3d5102470bb1ea84928f7713">adc_set_sample_time_on_all_channels</a>&quot;)</td></tr>
<tr class="memitem:gaf8e7daa0eede413f3cfab0d2b2be3633"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#gaf8e7daa0eede413f3cfab0d2b2be3633">adc_enable_jeoc_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc) <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ac323d74304fff7c24906846e6b079642">LIBOPENCM3_DEPRECATED</a>(&quot;change to <a class="el" href="group__STM32F1xx__adc__file.html#ga93bf810a8a531d5772d443c252364016">adc_enable_eoc_interrupt_injected</a>&quot;)</td></tr>
<tr class="memitem:ga9eee5deedf4ed18c0202fceff8bbb77d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__adc__defines.html#ga9eee5deedf4ed18c0202fceff8bbb77d">adc_disable_jeoc_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc) <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ac323d74304fff7c24906846e6b079642">LIBOPENCM3_DEPRECATED</a>(&quot;change to <a class="el" href="group__STM32F1xx__adc__file.html#gaccc28c17498079897b5f80ae63af2921">adc_disable_eoc_interrupt_injected</a>&quot;)</td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<p><b>Defined Constants and Types for the STM32F1xx Analog to Digital Converters</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Edward Cheeseman <a href="#" onclick="location.href='mai'+'lto:'+'evb'+'ui'+'lde'+'r@'+'use'+'rs'+'.so'+'ur'+'cef'+'or'+'ge.'+'ne'+'t'; return false;">evbui<span style="display: none;">.nosp@m.</span>lder<span style="display: none;">.nosp@m.</span>@user<span style="display: none;">.nosp@m.</span>s.so<span style="display: none;">.nosp@m.</span>urcef<span style="display: none;">.nosp@m.</span>orge<span style="display: none;">.nosp@m.</span>.net</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/lgpl_license.html">libopencm3 License</a> </p>
<h2>Macro Definition Documentation</h2>
<a class="anchor" id="ga2f6aa6e282b5100ef29e7894f40ae352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_CR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga88ba3b646afe631e6d5eeb8ec579d25a">ADC_CR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00065">65</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00179">adc_set_dual_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga819a037dbe86c4b403ec7de246f3fdba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_CR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga7015caf0db482a0772aadbcdb5a29b98">ADC_CR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00071">71</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga851f62156cf9d539d12693259f93500b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_DR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga75a42466bd689031808050d4b4264a06">ADC_DR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00161">161</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c1916f61455513af72977119faebb52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_HTR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga465972d5343177b3cf1654f0c262f798">ADC_HTR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00107">107</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71b99498b7f0454bc9f930512d490099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JDR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac8b976d9ac593e2c747c02d9a4728ae2">ADC_JDR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00146">146</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3c7518d66e4f67500ccf91157e4b790"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JDR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga1a4bd5be51660aed7629022d7978c22a">ADC_JDR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00149">149</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cdf39f718d3062ed466a1bdb13e14f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JDR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga69a199c19bfc7d4e086a972dd003372f">ADC_JDR3</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00152">152</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga477e0ea8e64c6d795af5db339958803d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JDR4&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gae916fe033fdd6a0342f312d67960b171">ADC_JDR4</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00155">155</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd8f277084841e1dafdf424875028bbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JOFR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa57a02e716c27e7ec39a7255afba442a">ADC_JOFR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00092">92</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98bf61bf8a9287d1669ff0fd7c2419c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JOFR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8259dffc9717312c93a22af0dcc0f4d6">ADC_JOFR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00095">95</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cf986f2c50e6afa247a9bab63ae9cc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JOFR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8599bd9c323e9e012e24a2f60ca74996">ADC_JOFR3</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00098">98</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27e7e930905112fba97dbb699e9f073f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JOFR4&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac34f58a9ae9f3b02328618880ef02668">ADC_JOFR4</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00101">101</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ae457e7eebea2a92f45d2f5427aba26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_JSQR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga03a476b537d729858ea3bc324f27b506">ADC_JSQR</a>(<a class="el" href="memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00137">137</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9bda35bd5cf43dc3793bf21f5613729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_LTR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga34fbae24f12816c8fd9ae2fc3e4d22be">ADC_LTR</a>(<a class="el" href="memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00113">113</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8088f1d2624782aeb0252f8d1f38e749"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SMPR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga5e60a406a0a614680824c2e060a27761">ADC_SMPR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00077">77</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga388899f782f348c4f4913fa88e1a9041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SMPR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gadc1e8be3bafa939274574732734e2534">ADC_SMPR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00083">83</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04b6f31a8ec80c8bdb29c147d570b7ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SQR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga95b12a20d804a1925f5678be1d8d6afa">ADC_SQR1</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00119">119</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0231e0c9235e2432d58e2ab91b44707"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SQR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gab02f7bc7ef2574f1849d78941866bbd4">ADC_SQR2</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00125">125</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14e17724ce810625e8bc8e3eb3c8b389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SQR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga97aedacbc0d896ff73dc6259b2d18644">ADC_SQR3</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00131">131</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabcff75a3a7cb3bd72832317aac2daa44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_SR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa80fdd25bb1f30fb64ba99a47628fcb1">ADC_SR</a>(<a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00059">59</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf493618743bd5832e67ff56bc3c4393f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_CR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga88ba3b646afe631e6d5eeb8ec579d25a">ADC_CR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00066">66</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5141590d16f9145187393d7b71ca9da0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_CR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga7015caf0db482a0772aadbcdb5a29b98">ADC_CR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00072">72</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4259caf01f8f67fa8410c9dd9f2a8fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_DR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga75a42466bd689031808050d4b4264a06">ADC_DR</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00162">162</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a7e4b9cf83c7d653b8190a8815b4b50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_HTR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga465972d5343177b3cf1654f0c262f798">ADC_HTR</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00108">108</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07635869f7d20fa258fbe09d479a896a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JDR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac8b976d9ac593e2c747c02d9a4728ae2">ADC_JDR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00147">147</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ddc139242a58a6ee98a7064efae8477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JDR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga1a4bd5be51660aed7629022d7978c22a">ADC_JDR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00150">150</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae6bb5dc0b2457233525dd3957a7074b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JDR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga69a199c19bfc7d4e086a972dd003372f">ADC_JDR3</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00153">153</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa85c9daea797bf35a4d3b4df6ad44771"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JDR4&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gae916fe033fdd6a0342f312d67960b171">ADC_JDR4</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00156">156</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0183fbbc640673449c5a8ef87276a365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JOFR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa57a02e716c27e7ec39a7255afba442a">ADC_JOFR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00093">93</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga697b70ff2da1e7c5a24a9ce5c4625804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JOFR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8259dffc9717312c93a22af0dcc0f4d6">ADC_JOFR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00096">96</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga227a1761161651b1af395b7f455fd88e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JOFR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8599bd9c323e9e012e24a2f60ca74996">ADC_JOFR3</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00099">99</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c20e4f29e60222672f6c812ec684858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JOFR4&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac34f58a9ae9f3b02328618880ef02668">ADC_JOFR4</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00102">102</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20b99361d22391a4272e1ec750aea40d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_JSQR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga03a476b537d729858ea3bc324f27b506">ADC_JSQR</a>(<a class="el" href="memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00138">138</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae819241387285a7b38c65e7314ade849"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_LTR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga34fbae24f12816c8fd9ae2fc3e4d22be">ADC_LTR</a>(<a class="el" href="memorymap_8h.html#a6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00114">114</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e6f23aff15cdb078053be188d568a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SMPR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga5e60a406a0a614680824c2e060a27761">ADC_SMPR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00078">78</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cb187fd6d8b3867ddfcbc52d3d1127b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SMPR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gadc1e8be3bafa939274574732734e2534">ADC_SMPR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00084">84</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61da70a3c2c4b3104a2fe60e273c2a41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SQR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga95b12a20d804a1925f5678be1d8d6afa">ADC_SQR1</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00120">120</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga524c8de6b21c2562ab013de528216567"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SQR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gab02f7bc7ef2574f1849d78941866bbd4">ADC_SQR2</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00126">126</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga075eb8ef85f55de5c741259420e63fad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SQR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga97aedacbc0d896ff73dc6259b2d18644">ADC_SQR3</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00132">132</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0ab8a275dc37da4b712c0ca0c646200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_SR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa80fdd25bb1f30fb64ba99a47628fcb1">ADC_SR</a>(<a class="el" href="group__adc__reg__base.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00060">60</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeab6fea28cc48ecd3d5f474c033d4b0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_CR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga88ba3b646afe631e6d5eeb8ec579d25a">ADC_CR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00067">67</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa85d3ec2f322f06fa8850f14bf2255ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_CR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga7015caf0db482a0772aadbcdb5a29b98">ADC_CR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00073">73</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea93f25eb21346ee47f8b43769fd582e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_DR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga75a42466bd689031808050d4b4264a06">ADC_DR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00163">163</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2079dcc2c54bf078929991ce11c5416b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_HTR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga465972d5343177b3cf1654f0c262f798">ADC_HTR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00109">109</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0af9af98c416bf4a0fb5f47d3c4f063f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JDR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac8b976d9ac593e2c747c02d9a4728ae2">ADC_JDR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00148">148</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6483a0171bc3c9bdb297dba97d6f2659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JDR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga1a4bd5be51660aed7629022d7978c22a">ADC_JDR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00151">151</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada45aa28b1f60a814bf359ad56e1241b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JDR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga69a199c19bfc7d4e086a972dd003372f">ADC_JDR3</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00154">154</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94debec90a7cd554f7542878031b7148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JDR4&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gae916fe033fdd6a0342f312d67960b171">ADC_JDR4</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00157">157</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d57c81476533aa9dfccd23dd9606f7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JOFR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa57a02e716c27e7ec39a7255afba442a">ADC_JOFR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00094">94</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1cad58d11aed35a21f6e1e92aad1f2fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JOFR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8259dffc9717312c93a22af0dcc0f4d6">ADC_JOFR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00097">97</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b63a04aff42971561fdbc311b0b5317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JOFR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga8599bd9c323e9e012e24a2f60ca74996">ADC_JOFR3</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00100">100</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2570cb73bc1579c34c802b7ab62aaef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JOFR4&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gac34f58a9ae9f3b02328618880ef02668">ADC_JOFR4</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00103">103</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cddc3452f88339115f36cc855ee2066"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_JSQR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga03a476b537d729858ea3bc324f27b506">ADC_JSQR</a>(<a class="el" href="memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00139">139</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6709d7fdfc10cb28ff61c31a4e161eff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_LTR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga34fbae24f12816c8fd9ae2fc3e4d22be">ADC_LTR</a>(<a class="el" href="memorymap_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00115">115</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88ea81f2324c3c353f2bbbcb4175e54d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SMPR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga5e60a406a0a614680824c2e060a27761">ADC_SMPR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00079">79</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcbe155627ca47a5cbcd762bb35fde1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SMPR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gadc1e8be3bafa939274574732734e2534">ADC_SMPR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00085">85</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2b6b522d23c29e6f9fc9a65334e3fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SQR1&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga95b12a20d804a1925f5678be1d8d6afa">ADC_SQR1</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00121">121</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4399f311f1158685dbb10f4fe0aaf09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SQR2&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gab02f7bc7ef2574f1849d78941866bbd4">ADC_SQR2</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00127">127</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25dd8c0ec876d84aa7bbc430ad3600b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SQR3&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#ga97aedacbc0d896ff73dc6259b2d18644">ADC_SQR3</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00133">133</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca9a6b402852cfe9353a787e226d0568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_SR&#160;&#160;&#160;<a class="el" href="group__STM32F1xx__adc__defines.html#gaa80fdd25bb1f30fb64ba99a47628fcb1">ADC_SR</a>(<a class="el" href="group__adc__reg__base.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00061">61</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71573fdbfb72fe9df505f18928810617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ADC2DATA_LSB&#160;&#160;&#160;16 /* <a class="el" href="group__adc__reg__base.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a> only (dual mode) */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00655">655</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcd73e7b938addf1b7755061dbd496aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ADC2DATA_MSK&#160;&#160;&#160;(0xffff &lt;&lt; ADC_ADC2DATA_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00658">658</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88ba3b646afe631e6d5eeb8ec579d25a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00064">64</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00333">adc_disable_analog_watchdog_injected()</a>, <a class="el" href="adc_8c_source.html#l00307">adc_disable_analog_watchdog_regular()</a>, <a class="el" href="adc_8c_source.html#l00419">adc_disable_automatic_injected_group_conversion()</a>, <a class="el" href="adc_8c_source.html#l00536">adc_disable_awd_interrupt()</a>, <a class="el" href="adc_8c_source.html#l00392">adc_disable_discontinuous_mode_injected()</a>, <a class="el" href="adc_8c_source.html#l00366">adc_disable_discontinuous_mode_regular()</a>, <a class="el" href="adc_8c_source.html#l00558">adc_disable_eoc_interrupt()</a>, <a class="el" href="adc_8c_source.html#l00514">adc_disable_eoc_interrupt_injected()</a>, <a class="el" href="adc_8c_source.html#l00492">adc_disable_scan_mode()</a>, <a class="el" href="adc_8c_source.html#l00322">adc_enable_analog_watchdog_injected()</a>, <a class="el" href="adc_8c_source.html#l00439">adc_enable_analog_watchdog_on_all_channels()</a>, <a class="el" href="adc_8c_source.html#l00460">adc_enable_analog_watchdog_on_selected_channel()</a>, <a class="el" href="adc_8c_source.html#l00296">adc_enable_analog_watchdog_regular()</a>, <a class="el" href="adc_8c_source.html#l00407">adc_enable_automatic_injected_group_conversion()</a>, <a class="el" href="adc_8c_source.html#l00525">adc_enable_awd_interrupt()</a>, <a class="el" href="adc_8c_source.html#l00381">adc_enable_discontinuous_mode_injected()</a>, <a class="el" href="adc_8c_source.html#l00353">adc_enable_discontinuous_mode_regular()</a>, <a class="el" href="adc_8c_source.html#l00547">adc_enable_eoc_interrupt()</a>, <a class="el" href="adc_8c_source.html#l00503">adc_enable_eoc_interrupt_injected()</a>, and <a class="el" href="adc_8c_source.html#l00481">adc_enable_scan_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f54c32c22a663da6dc39dc12a3cabfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_MASK&#160;&#160;&#160;(0x1F &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00329">329</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7cd4a63e213f0c72c9d7fbfe5633718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00330">330</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e006d43fcb9fe1306745c95a1bdd651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDEN&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00205">205</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00307">adc_disable_analog_watchdog_regular()</a>, and <a class="el" href="adc_8c_source.html#l00296">adc_enable_analog_watchdog_regular()</a>.</p>

</div>
</div>
<a class="anchor" id="gacd44f86b189696d5a3780342516de722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDIE&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog watchdog interrupt enable. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00292">292</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00536">adc_disable_awd_interrupt()</a>, and <a class="el" href="adc_8c_source.html#l00525">adc_enable_awd_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c9fc31f19c04033dfa98e982519c451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDSGL&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the watchdog on a single channel in scan mode. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00283">283</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00439">adc_enable_analog_watchdog_on_all_channels()</a>, and <a class="el" href="adc_8c_source.html#l00460">adc_enable_analog_watchdog_on_selected_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="gabd690297fc73fca40d797f4c90800b9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCEN&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Discontinuous mode on regular channels. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00277">277</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00366">adc_disable_discontinuous_mode_regular()</a>, and <a class="el" href="adc_8c_source.html#l00353">adc_enable_discontinuous_mode_regular()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1727991cac68d4ef02b162a671d90a77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM_MASK&#160;&#160;&#160;(0x7 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00270">270</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga117c2cf0428216dae7e16d546479c415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00271">271</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00353">adc_enable_discontinuous_mode_regular()</a>.</p>

</div>
</div>
<a class="anchor" id="gac78ef1c5c32a20f9059af58f33b6b83c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DUALMOD_MASK&#160;&#160;&#160;(0xF &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00252">252</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83c1f1a6091cb9a422a53b1e0f77003c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DUALMOD_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00253">253</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa39fee2e812a7ca45998cccf32e90aea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_EOCIE&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt enable EOC. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00295">295</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00558">adc_disable_eoc_interrupt()</a>, and <a class="el" href="adc_8c_source.html#l00547">adc_enable_eoc_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6353cb0d564410358b3a086dd0241f8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JAUTO&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Automatic Injection Group conversion. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00280">280</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00419">adc_disable_automatic_injected_group_conversion()</a>, and <a class="el" href="adc_8c_source.html#l00407">adc_enable_automatic_injected_group_conversion()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4886de74bcd3a1e545094089f76fd0b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JAWDEN&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00208">208</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00333">adc_disable_analog_watchdog_injected()</a>, and <a class="el" href="adc_8c_source.html#l00322">adc_enable_analog_watchdog_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="gacd06a2840346bf45ff335707db0b6e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JDISCEN&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Discontinuous mode on injected channels. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00274">274</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00392">adc_disable_discontinuous_mode_injected()</a>, and <a class="el" href="adc_8c_source.html#l00381">adc_enable_discontinuous_mode_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c46fc1dc6c63acf88821f46a8f6d5e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JEOCIE&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt enable for injected channels. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00289">289</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00514">adc_disable_eoc_interrupt_injected()</a>, and <a class="el" href="adc_8c_source.html#l00503">adc_enable_eoc_interrupt_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaeab75ece0c73dd97e8f21911ed22d06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_SCAN&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scan mode. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00286">286</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00492">adc_disable_scan_mode()</a>, and <a class="el" href="adc_8c_source.html#l00481">adc_enable_scan_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7015caf0db482a0772aadbcdb5a29b98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00070">70</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00816">adc_calibration()</a>, <a class="el" href="adc_8c_source.html#l00782">adc_disable_dma()</a>, <a class="el" href="adc_8c_source.html#l00733">adc_disable_external_trigger_injected()</a>, <a class="el" href="adc_8c_source.html#l00683">adc_disable_external_trigger_regular()</a>, <a class="el" href="adc_8c_source.html#l00586">adc_disable_temperature_sensor()</a>, <a class="el" href="adc_8c_source.html#l00353">adc_enable_discontinuous_mode_regular()</a>, <a class="el" href="adc_8c_source.html#l00770">adc_enable_dma()</a>, <a class="el" href="adc_8c_source.html#l00717">adc_enable_external_trigger_injected()</a>, <a class="el" href="adc_8c_source.html#l00667">adc_enable_external_trigger_regular()</a>, <a class="el" href="adc_8c_source.html#l00572">adc_enable_temperature_sensor()</a>, <a class="el" href="adc_8c_source.html#l00875">adc_off()</a>, <a class="el" href="adc_8c_source.html#l00862">adc_on()</a>, <a class="el" href="adc_8c_source.html#l00119">adc_power_on()</a>, <a class="el" href="adc_8c_source.html#l00797">adc_reset_calibration()</a>, <a class="el" href="adc_8c_source.html#l00831">adc_set_continuous_conversion_mode()</a>, <a class="el" href="adc_8c_source.html#l00744">adc_set_left_aligned()</a>, <a class="el" href="adc_8c_source.html#l00755">adc_set_right_aligned()</a>, <a class="el" href="adc_8c_source.html#l00845">adc_set_single_conversion_mode()</a>, <a class="el" href="adc_8c_source.html#l00137">adc_start_conversion_direct()</a>, <a class="el" href="adc_8c_source.html#l00628">adc_start_conversion_injected()</a>, and <a class="el" href="adc_8c_source.html#l00605">adc_start_conversion_regular()</a>.</p>

</div>
</div>
<a class="anchor" id="ga89b646f092b052d8488d2016f6290f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ADON&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00484">484</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00875">adc_off()</a>, <a class="el" href="adc_8c_source.html#l00862">adc_on()</a>, <a class="el" href="adc_8c_source.html#l00119">adc_power_on()</a>, and <a class="el" href="adc_8c_source.html#l00137">adc_start_conversion_direct()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5950b5a7438a447584f6dd86c343362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ALIGN&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00460">460</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00744">adc_set_left_aligned()</a>, and <a class="el" href="adc_8c_source.html#l00755">adc_set_right_aligned()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7b5368b592edef5f01793afdf897533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ALIGN_LEFT&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00459">459</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62a03bfb8e5a9db5689f9b32cb96bea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ALIGN_RIGHT&#160;&#160;&#160;(0 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00458">458</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2932a0004cf17558c1445f79baac54a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_CAL&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00473">473</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00816">adc_calibration()</a>.</p>

</div>
</div>
<a class="anchor" id="ga49bb71a868c9d88a0f7bbe48918b2140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_CONT&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00476">476</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00831">adc_set_continuous_conversion_mode()</a>, and <a class="el" href="adc_8c_source.html#l00845">adc_set_single_conversion_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga017309ac4b532bc8c607388f4e2cbbec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DMA&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00465">465</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00782">adc_disable_dma()</a>, and <a class="el" href="adc_8c_source.html#l00770">adc_enable_dma()</a>.</p>

</div>
</div>
<a class="anchor" id="gae5dd4b78a0e7beb8731bee7f17a752b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_MASK&#160;&#160;&#160;(0x7 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00395">395</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00667">adc_enable_external_trigger_regular()</a>.</p>

</div>
</div>
<a class="anchor" id="ga01976fd4e171a40744e11230a8b7cf57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL_SHIFT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00396">396</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c0cfed2e6b3dfe7a8794b29822e314c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTTRIG&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External trigger conversion mode for regular channels. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00344">344</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00683">adc_disable_external_trigger_regular()</a>, and <a class="el" href="adc_8c_source.html#l00667">adc_enable_external_trigger_regular()</a>.</p>

</div>
</div>
<a class="anchor" id="ga53d366c241faccff9206efc4c0d306f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_MASK&#160;&#160;&#160;(0x7 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00454">454</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00717">adc_enable_external_trigger_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ca1e47c7fe2515edf4ab7b57e65f8dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00455">455</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa17af96980f14bc008357812c13bc4b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTTRIG&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00401">401</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00733">adc_disable_external_trigger_injected()</a>, and <a class="el" href="adc_8c_source.html#l00717">adc_enable_external_trigger_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="gac12fe8a6cc24eef2ed2e1f1525855678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JSWSTART&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start conversion of injected channels. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00341">341</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00628">adc_start_conversion_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="ga76a91ece4a71450541ef2637fdcdfdea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_RSTCAL&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00470">470</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00797">adc_reset_calibration()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5eae65bad1a6c975e1911eb5ba117468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_SWSTART&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start conversion of regular channels. </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00338">338</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00605">adc_start_conversion_regular()</a>.</p>

</div>
</div>
<a class="anchor" id="gae97d1f61aa9d8c2279557f18e7303308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_TSVREFE&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temperature sensor and V_REFINT enable. </p>
<p>(ADC1 only!) </p>

<p>Definition at line <a class="el" href="adc_8h_source.html#l00335">335</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00586">adc_disable_temperature_sensor()</a>, and <a class="el" href="adc_8c_source.html#l00572">adc_enable_temperature_sensor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga943ea8e493f7deb62e330c6a0cfa982a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DATA_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00654">654</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27b4a7439cd73e12fab501551b117a2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DATA_MSK&#160;&#160;&#160;(0xffff &lt;&lt; ADC_DA)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00657">657</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75a42466bd689031808050d4b4264a06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x4c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00160">160</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00224">adc_read_regular()</a>.</p>

</div>
</div>
<a class="anchor" id="ga007c214feb69891e97648a641a260cb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_HT_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00578">578</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6306d52698ea51e3d35474abb5a47fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_HT_MSK&#160;&#160;&#160;(0x7ff &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00579">579</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga465972d5343177b3cf1654f0c262f798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_HTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00106">106</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00938">adc_set_watchdog_high_threshold()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa84f4af8cec075fee4e544254bd92893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDATA_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00653">653</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga650f06c9916c038b1cb7fa52f3f13bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDATA_MSK&#160;&#160;&#160;(0xffff &lt;&lt; ADC_JDATA_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00656">656</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8b976d9ac593e2c747c02d9a4728ae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00142">142</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00241">adc_read_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a4bd5be51660aed7629022d7978c22a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00143">143</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00241">adc_read_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="ga69a199c19bfc7d4e086a972dd003372f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00144">144</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00241">adc_read_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="gae916fe033fdd6a0342f312d67960b171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDR4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00145">145</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00241">adc_read_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e7342ed87a38bf56a4450da5fcf0535"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFFSET_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00576">576</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaebe61b5b4917952871ddc1e0eb4ea6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFFSET_MSK&#160;&#160;&#160;(0x7ff &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00577">577</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa57a02e716c27e7ec39a7255afba442a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00088">88</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00268">adc_set_injected_offset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8259dffc9717312c93a22af0dcc0f4d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00089">89</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00268">adc_set_injected_offset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8599bd9c323e9e012e24a2f60ca74996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00090">90</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00268">adc_set_injected_offset()</a>.</p>

</div>
</div>
<a class="anchor" id="gac34f58a9ae9f3b02328618880ef02668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JOFR4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00091">91</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00268">adc_set_injected_offset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga03a476b537d729858ea3bc324f27b506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00136">136</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l01011">adc_set_injected_sequence()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5de6fc1832c959e4d6caff4991383752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00627">627</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l01011">adc_set_injected_sequence()</a>.</p>

</div>
</div>
<a class="anchor" id="ga879de268e46807ada83b9c9c1f04fd67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_MSK&#160;&#160;&#160;(0x2 &lt;&lt; ADC_JSQR_JL_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00645">645</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1220f2cb4f1a6ef9613c4e884b761e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00644">644</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1cc573927f776cbad045bcbaa67cd85c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00631">631</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa112893c55b5d2bb97781edf3fb77a43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_JSQR_JSQ1_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00649">649</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d0868797d7c295c9f780a0b035f12cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00630">630</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga297737b887887820c507bd945e9b1865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_JSQR_JSQ2_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00648">648</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf54e4d83fd3e1adddfd673d09877f224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00629">629</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa523b506b309a5984206994e3e448ff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_JSQR_JSQ3_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00647">647</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga381d087af319941eead086e683c2e54f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00628">628</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74eaabc439c27e5aa25e15a7f559b280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_JSQR_JSQ4_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00646">646</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga294e5223072fb995b645f1ed730a1a4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LT_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00580">580</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaddb1cd35d2bed152e80b1096e1b82b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LT_MSK&#160;&#160;&#160;(0x7ff &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00581">581</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34fbae24f12816c8fd9ae2fc3e4d22be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00112">112</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00954">adc_set_watchdog_low_threshold()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3416b39e4841b9e27bb2e8e490cecf5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MASK&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00191">191</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabeb6d44733377a02098dff42d1b6977f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00192">192</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e60a406a0a614680824c2e060a27761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00076">76</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00890">adc_set_sample_time()</a>, and <a class="el" href="adc_8c_source.html#l00917">adc_set_sample_time_on_all_channels()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2205c570764f15bdfae875ab44f1822"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP10_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00494">494</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6532417f7eba2fc026409f24fbf6b777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP10_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP10_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00502">502</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a05d631941e4e19b680fc91aa3bd3a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP11_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00493">493</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe0664efaed02f83b3ad6237527fa93b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP11_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP11_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00501">501</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32267b8de0b8980f5692756962882495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP12_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00492">492</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab68daa6c08a77d012977895bd115b701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP12_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP12_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00500">500</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6c0a7bfe53ae8c88bea85701d7ae251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP13_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00491">491</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b319cfcf39f655ba3ffe87cd64caa46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP13_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP13_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00499">499</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf17efcb85c0fe6aabfcd3fe2a63720dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP14_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00490">490</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44b54d4e69adcfb2a75088aa49ae8112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP14_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP14_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00498">498</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4899b8efa60e3970a92a924d32a6e462"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP15_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00489">489</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacfc6a099aa276233ad84c3b792aa0c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP15_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP15_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00497">497</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b66e3da1f8764a156061cff02a435a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP16_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00488">488</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7f18bf40cc4f162a732dd9546692efc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP16_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP16_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00496">496</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3207cb1a9d4e29f782cd8d35239dbf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP17_LSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00487">487</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac53a196d96a9af508f6cc12b0dad958f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP17_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP17_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00495">495</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc1e8be3bafa939274574732734e2534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00082">82</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00890">adc_set_sample_time()</a>, and <a class="el" href="adc_8c_source.html#l00917">adc_set_sample_time_on_all_channels()</a>.</p>

</div>
</div>
<a class="anchor" id="gaab46ddcd209e15110d1887f0cabb446b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00530">530</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3265b52dffe83ac199e8682bc4809032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP0_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP0_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00540">540</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f33f0aad88ec9be4bf0f384609fbb76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP1_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00529">529</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37a1fb30f9bcac721cb6af804979955c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP1_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP1_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00539">539</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab99895f3a1c337bc34c5b5b7b60fce7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP2_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00528">528</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f4d139d759da83d57bd4331c3873768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP2_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP2_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00538">538</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaef91c441f758e59b3e0456f215e4f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP3_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00527">527</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf324f7149edbc2b3531a94cc4de6e6b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP3_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP3_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00537">537</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61d044736b8af5c1eb5a8915dbfc0c79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP4_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00526">526</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadad8177b43aaf007f4300489c95af9c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP4_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP4_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00536">536</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabfde4ea82865d87bbf027522eb6f7ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP5_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00525">525</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed54090d8a4b455787af15126ac4011c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP5_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP5_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00535">535</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae777a8b74abde8437fbd665ae658da1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP6_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00524">524</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga184d55b3891949987d2723cd734e9faf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP6_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP6_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00534">534</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga663dc2fea8a5a79c24dfc5e3e40cb4cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP7_LSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00523">523</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga282ae851c797291dee744cac80d2692a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP7_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP7_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00533">533</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59f8eff58c4ac909b3e4fd847e7eb26f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP8_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00522">522</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac63130ac37df7211d6a64955ba91bea0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP8_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP8_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00532">532</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabfaef5f0de2434d907ee0c5bac8f39b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP9_LSB&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00521">521</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81ffe7b4a6968f7b4ac70c6a30651e29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP9_MSK&#160;&#160;&#160;(0x7 &lt;&lt; ADC_SMP9_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00531">531</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95b12a20d804a1925f5678be1d8d6afa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x2c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00118">118</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00975">adc_set_regular_sequence()</a>.</p>

</div>
</div>
<a class="anchor" id="ga96ec1ebd69432213c0185124da3e9c9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00585">585</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00975">adc_set_regular_sequence()</a>.</p>

</div>
</div>
<a class="anchor" id="ga796fd60244042f8b978839e62eda1ef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L_MSK&#160;&#160;&#160;(0xf &lt;&lt; ADC_SQR1_L_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00590">590</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9aaa7431970909275af4cafe4c521ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00589">589</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76b9cddcf861236d5fc56751592b596b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR1_SQ13_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00594">594</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fb19fdbbe1bc88deee770c254072cd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00588">588</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77712cc23a7c3fd4706353158016bcbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR1_SQ14_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00593">593</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f21de89a1552a79f9a48ad7363f9b8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00587">587</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3392d1eb494efa0313b477e04061aee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR1_SQ15_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00592">592</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91e42102cb19291f40376b45ac1e66a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00586">586</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e569878ea206211226cce36fe17697b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR1_SQ16_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00591">591</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab02f7bc7ef2574f1849d78941866bbd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00124">124</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00975">adc_set_regular_sequence()</a>.</p>

</div>
</div>
<a class="anchor" id="ga94ff77ab977be2a6b7ee4f95d4acd912"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00600">600</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43f2d9b7f50decd7974ba1735a1a611b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ10_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00606">606</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad293855e34b56a8f0e6b2d3a9dca4d4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00599">599</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96b2ae442b44cc839cb8c6bdf5abfbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ11_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00605">605</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf684f7f079102f3c487213f499011a89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12_LSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00598">598</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03ab9df677136018a1a78bd2f9d3ebdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ12_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00604">604</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7f27c9d0fc16be2486118ee244db052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00603">603</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6805070a80a5fe4633ed0e18e279f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ7_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00609">609</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga221a676d6259575bf65d3b39124e78c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00602">602</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6b4bec2424f22e48f807dbe36963cae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ8_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00608">608</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa24692f8ab46e53441f967a89719fda2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00601">601</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea28f3ed7f53b9151e9b4c380fabe555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR2_SQ9_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00607">607</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97aedacbc0d896ff73dc6259b2d18644"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00130">130</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00975">adc_set_regular_sequence()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a7680d0956c7c40f4fe2085c5253b14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00618">618</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade1557009f6a5eed01f45fb93227722a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ1_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00624">624</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62c5f0f07d4239d95a5d43c229a5a75e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00617">617</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9022100cd4e191b643a97b35701fb04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ2_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00623">623</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabbbcd4666de7a7646d797f1b727bc488"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00616">616</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacac486035c2443b7da44a1346a960bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ3_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00622">622</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9b455a2cdac71a1ae7ceab977acb203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00615">615</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7692c8210a051bb810b8e5a4b876b36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ4_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00621">621</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab632d8822368a841ee2c9ad70002de8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00614">614</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e551ad90d8c0ab6dde6796e2d3e5a77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ5_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00620">620</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac93c4609a674c7c76af5f56556cce4d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6_LSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00613">613</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae56f95e673bf14b5e39c834b1355f937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6_MSK&#160;&#160;&#160;(0x1f &lt;&lt; ADC_SQR3_SQ6_LSB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00619">619</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa80fdd25bb1f30fb64ba99a47628fcb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">block</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(block + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00058">58</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00194">adc_eoc()</a>, and <a class="el" href="adc_8c_source.html#l00208">adc_eoc_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b7f27694281e4cad956da567e5583b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_AWD&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00200">200</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3dc295c5253743aeb2cda582953b7b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_EOC&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00199">199</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00194">adc_eoc()</a>.</p>

</div>
</div>
<a class="anchor" id="gabc9f07589bb1a4e398781df372389b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JEOC&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00198">198</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00208">adc_eoc_injected()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7340a01ffec051c06e80a037eee58a14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JSTRT&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00197">197</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45eb11ad986d8220cde9fa47a91ed222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_STRT&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="adc_8h_source.html#l00196">196</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<h2>Function Documentation</h2>
<a class="anchor" id="ga1d52e753fbe82fff9dce9347b6c1482b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_calibration </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Calibration. </p>
<p>The calibration data for the ADC is recomputed. The hardware clears the calibration status flag when calibration is complete. This function does not return until this happens and the ADC is ready for use.</p>
<p>The ADC must have been powered down for at least 2 ADC clock cycles, then powered on. before calibration starts</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00816">816</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00473">ADC_CR2_CAL</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e0ddcf0afcfaa7a818db8ea6ea66690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_analog_watchdog_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Analog Watchdog for Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00333">333</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00208">ADC_CR1_JAWDEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga6232c6b32e8f6c761e6297ba40f7c067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_analog_watchdog_regular </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Analog Watchdog for Regular Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00307">307</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00205">ADC_CR1_AWDEN</a>.</p>

</div>
</div>
<a class="anchor" id="gad60e8cc425daf6901d82100b2c3c5cd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_automatic_injected_group_conversion </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Automatic Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00419">419</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00280">ADC_CR1_JAUTO</a>.</p>

</div>
</div>
<a class="anchor" id="ga15cf1ba5c9d252b083fd2ac1b7190991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_awd_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Analog Watchdog Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00536">536</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00292">ADC_CR1_AWDIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga78164c7d8ab5f99ca93ed52e913bf6e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_discontinuous_mode_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Discontinuous Mode for Injected Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00392">392</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00274">ADC_CR1_JDISCEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a4e78f6f0fb2f4d0a442946662079f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_discontinuous_mode_regular </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Discontinuous Mode for Regular Conversions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00366">366</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00277">ADC_CR1_DISCEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c4e2c4b6c4ff8bbc00c6e53f277892f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_dma </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable DMA Transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00782">782</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00050">ADC1</a>, <a class="el" href="adc_8h_source.html#l00052">ADC3</a>, <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00465">ADC_CR2_DMA</a>.</p>

</div>
</div>
<a class="anchor" id="gac8bdb409a1c15b7570b5c9cebbf516b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_eoc_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Regular End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00558">558</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00295">ADC_CR1_EOCIE</a>.</p>

</div>
</div>
<a class="anchor" id="gaccc28c17498079897b5f80ae63af2921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_eoc_interrupt_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Injected End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00514">514</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00289">ADC_CR1_JEOCIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga15dac30e511736f67112db9997329c60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_external_trigger_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable an External Trigger for Injected Channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00733">733</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00401">ADC_CR2_JEXTTRIG</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00407">adc_enable_automatic_injected_group_conversion()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__adc__defines_ga15dac30e511736f67112db9997329c60_icgraph.png" border="0" usemap="#group__STM32F1xx__adc__defines_ga15dac30e511736f67112db9997329c60_icgraph" alt=""/></div>
<map name="group__STM32F1xx__adc__defines_ga15dac30e511736f67112db9997329c60_icgraph" id="group__STM32F1xx__adc__defines_ga15dac30e511736f67112db9997329c60_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac9f171c3dd499f03899ead80449d3325"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_external_trigger_regular </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable an External Trigger for Regular Channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00683">683</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00344">ADC_CR2_EXTTRIG</a>.</p>

</div>
</div>
<a class="anchor" id="ga9eee5deedf4ed18c0202fceff8bbb77d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_jeoc_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga75e4b403cc6932aef35b4b84b56c8080"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_scan_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable Scan Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00492">492</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00286">ADC_CR1_SCAN</a>.</p>

</div>
</div>
<a class="anchor" id="gadcfe29104bbb44d42c4121d8faacfc0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_disable_temperature_sensor </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Disable The Temperature Sensor. </p>
<p>Disabling this will reduce power consumption from the sensor and the reference voltage measurements.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00586">586</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00335">ADC_CR2_TSVREFE</a>.</p>

</div>
</div>
<a class="anchor" id="ga46ea7596440e650c5640012aa74f2d21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for Injected Conversions. </p>
<p>The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00322">322</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00208">ADC_CR1_JAWDEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga4887c1c1739ade1c0554df5f2f67dd42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_on_all_channels </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for All Regular and/or Injected Channels. </p>
<p>The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="section note"><dt>Note</dt><dd>The analog watchdog must be enabled for either or both of the regular or injected channels. If neither are enabled, the analog watchdog feature will be disabled. <a class="el" href="group__STM32F1xx__adc__file.html#ga46ea7596440e650c5640012aa74f2d21">adc_enable_analog_watchdog_injected</a>, <a class="el" href="group__STM32F1xx__adc__file.html#ga5a1319d5fcfa28d0c5d616bb34636c44">adc_enable_analog_watchdog_regular</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00439">439</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00283">ADC_CR1_AWDSGL</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ce1e75e61f656032b89484bf26c1889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_on_selected_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for a Selected Channel. </p>
<p>The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="section note"><dt>Note</dt><dd>The analog watchdog must be enabled for either or both of the regular or injected channels. If neither are enabled, the analog watchdog feature will be disabled. If both are enabled, the same channel number is monitored. <a class="el" href="group__STM32F1xx__adc__file.html#ga46ea7596440e650c5640012aa74f2d21">adc_enable_analog_watchdog_injected</a>, <a class="el" href="group__STM32F1xx__adc__file.html#ga5a1319d5fcfa28d0c5d616bb34636c44">adc_enable_analog_watchdog_regular</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8. ADC channel number <a class="el" href="group__adc__watchdog__channel.html">ADC watchdog channel</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00460">460</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00283">ADC_CR1_AWDSGL</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a1319d5fcfa28d0c5d616bb34636c44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_analog_watchdog_regular </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog for Regular Conversions. </p>
<p>The analog watchdog allows the monitoring of an analog signal between two threshold levels. The thresholds must be preset. Comparison is done before data alignment takes place, so the thresholds are left-aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00296">296</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00205">ADC_CR1_AWDEN</a>.</p>

</div>
</div>
<a class="anchor" id="gaa55d33a50412f243f9dd50aa22e93e13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_automatic_injected_group_conversion </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Automatic Injected Conversions. </p>
<p>The ADC converts a defined injected group of channels immediately after the regular channels have been converted. The external trigger on the injected channels is disabled as required.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00407">407</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, <a class="el" href="adc_8h_source.html#l00280">ADC_CR1_JAUTO</a>, and <a class="el" href="adc_8c_source.html#l00733">adc_disable_external_trigger_injected()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx__adc__defines_gaa55d33a50412f243f9dd50aa22e93e13_cgraph.png" border="0" usemap="#group__STM32F1xx__adc__defines_gaa55d33a50412f243f9dd50aa22e93e13_cgraph" alt=""/></div>
<map name="group__STM32F1xx__adc__defines_gaa55d33a50412f243f9dd50aa22e93e13_cgraph" id="group__STM32F1xx__adc__defines_gaa55d33a50412f243f9dd50aa22e93e13_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga0669ecb2cc0f1b4a54b4e049443ba709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_awd_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Analog Watchdog Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00525">525</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00292">ADC_CR1_AWDIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga71c6f47f070add23253af4bf8e84820e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_discontinuous_mode_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Discontinuous Mode for Injected Conversions. </p>
<p>In this mode the ADC converts sequentially one channel of the defined group of injected channels, cycling back to the first channel in the group once the entire group has been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00381">381</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00274">ADC_CR1_JDISCEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga8071fcf08d687582e7c8c5621588fc5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_discontinuous_mode_regular </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Discontinuous Mode for Regular Conversions. </p>
<p>In this mode the ADC converts, on each trigger, a subgroup of up to 8 of the defined regular channel group. The subgroup is defined by the number of consecutive channels to be converted. After a subgroup has been converted the next trigger will start conversion of the immediately following subgroup of the same length or until the whole group has all been converted. When the the whole group has been converted, the next trigger will restart conversion of the subgroup at the beginning of the whole group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Unsigned int8. Number of channels in the group <a class="el" href="group__adc__cr1__discnum.html">ADC Number of channels in discontinuous mode.</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00353">353</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, <a class="el" href="adc_8h_source.html#l00277">ADC_CR1_DISCEN</a>, <a class="el" href="adc_8h_source.html#l00271">ADC_CR1_DISCNUM_SHIFT</a>, and <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>.</p>

</div>
</div>
<a class="anchor" id="gaddcab138dd47a4b6dc9357837c9f3604"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_dma </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable DMA Transfers. </p>
<p>Only available for ADC1 through DMA1 channel1, and ADC3 through DMA2 channel5. ADC2 will use DMA if it is set as slave in dual mode with ADC1 in DMA transfer mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00770">770</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00050">ADC1</a>, <a class="el" href="adc_8h_source.html#l00052">ADC3</a>, <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00465">ADC_CR2_DMA</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d5cfe916560d5a3c0a91064c19cddb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_eoc_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Regular End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00547">547</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00295">ADC_CR1_EOCIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga93bf810a8a531d5772d443c252364016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_eoc_interrupt_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Injected End-Of-Conversion Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00503">503</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00289">ADC_CR1_JEOCIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga664f706e3ad9bdfe41d8697e011f4afa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_external_trigger_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable an External Trigger for Injected Channels. </p>
<p>This enables an external trigger for set of defined injected channels.</p>
<p>For ADC1 and ADC2 </p>
<ul>
<li>Timer 1 TRGO event </li>
<li>Timer 1 CC4 event </li>
<li>Timer 2 TRGO event </li>
<li>Timer 2 CC1 event </li>
<li>Timer 3 CC4 event </li>
<li>Timer 4 TRGO event </li>
<li>EXTI (TIM8 CC4 is also possible on some devices, see datasheet) </li>
<li>Software Start</li>
</ul>
<p>For ADC3 </p>
<ul>
<li>Timer 1 TRGO event </li>
<li>Timer 1 CC4 event </li>
<li>Timer 4 CC3 event </li>
<li>Timer 8 CC2 event </li>
<li>Timer 8 CC4 event </li>
<li>Timer 5 TRGO event </li>
<li>Timer 5 CC4 event </li>
<li>Software Start</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trigger</td><td>Unsigned int8. Trigger identifier <a class="el" href="group__adc__trigger__injected__12.html">ADC Injected Trigger Identifier for ADC1 and ADC2</a> for ADC1 and ADC2, or <a class="el" href="group__adc__trigger__injected__3.html">ADC Injected Trigger Identifier for ADC3</a> for ADC3. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00717">717</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, <a class="el" href="adc_8h_source.html#l00454">ADC_CR2_JEXTSEL_MASK</a>, and <a class="el" href="adc_8h_source.html#l00401">ADC_CR2_JEXTTRIG</a>.</p>

</div>
</div>
<a class="anchor" id="ga368ee92a908a3fd3ec8a1331c32df351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_external_trigger_regular </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable an External Trigger for Regular Channels. </p>
<p>This enables an external trigger for set of defined regular channels.</p>
<p>For ADC1 and ADC2 </p>
<ul>
<li>Timer 1 CC1 event </li>
<li>Timer 1 CC2 event </li>
<li>Timer 1 CC3 event </li>
<li>Timer 2 CC2 event </li>
<li>Timer 3 TRGO event </li>
<li>Timer 4 CC4 event </li>
<li>EXTI (TIM8_TRGO is also possible on some devices, see datasheet) </li>
<li>Software Start</li>
</ul>
<p>For ADC3 </p>
<ul>
<li>Timer 3 CC1 event </li>
<li>Timer 2 CC3 event </li>
<li>Timer 1 CC3 event </li>
<li>Timer 8 CC1 event </li>
<li>Timer 8 TRGO event </li>
<li>Timer 5 CC1 event </li>
<li>Timer 5 CC3 event </li>
<li>Software Start</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trigger</td><td>Unsigned int8. Trigger identifier <a class="el" href="group__adc__trigger__regular__12.html">ADC Trigger Identifier for ADC1 and ADC2</a> for ADC1 and ADC2, or <a class="el" href="group__adc__trigger__regular__3.html">ADC Trigger Identifier for ADC3</a> for ADC3. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00667">667</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, <a class="el" href="adc_8h_source.html#l00395">ADC_CR2_EXTSEL_MASK</a>, and <a class="el" href="adc_8h_source.html#l00344">ADC_CR2_EXTTRIG</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8e7daa0eede413f3cfab0d2b2be3633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_jeoc_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac3658741ed79f6d6ec561d790f0c3531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_scan_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Scan Mode. </p>
<p>In this mode a conversion consists of a scan of the predefined set of channels, regular and injected, each channel conversion immediately following the previous one. It can use single, continuous or discontinuous mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00481">481</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00064">ADC_CR1</a>, and <a class="el" href="adc_8h_source.html#l00286">ADC_CR1_SCAN</a>.</p>

</div>
</div>
<a class="anchor" id="ga39433b5b817fc20cdfa72d0a965a38a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_enable_temperature_sensor </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable The Temperature Sensor. </p>
<p>This enables both the sensor and the reference voltage measurements on channels 16 and 17.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00572">572</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00335">ADC_CR2_TSVREFE</a>.</p>

</div>
</div>
<a class="anchor" id="ga830b0fc9370508bf04dc1b01cc09badb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_eoc </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the End-of-Conversion Flag. </p>
<p>This flag is set after all channels of a regular or injected group have been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. End of conversion flag. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00194">194</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00058">ADC_SR</a>, and <a class="el" href="adc_8h_source.html#l00199">ADC_SR_EOC</a>.</p>

</div>
</div>
<a class="anchor" id="ga186bfcb2659dfafb0c342c1975472f25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool adc_eoc_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read the End-of-Conversion Flag for Injected Conversion. </p>
<p>This flag is set after all channels of an injected group have been converted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool. End of conversion flag. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00208">208</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00058">ADC_SR</a>, and <a class="el" href="adc_8h_source.html#l00198">ADC_SR_JEOC</a>.</p>

</div>
</div>
<a class="anchor" id="ga81d7963a320361ba7343eb3d094faaba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_off </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Off. </p>
<p>Turn off the ADC to reduce power consumption to a few microamps.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00875">875</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00484">ADC_CR2_ADON</a>.</p>

</div>
</div>
<a class="anchor" id="gafcf149e9d9e029b384330deb30722cca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_on </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Power On. </p>
<p>If the ADC is in power-down mode then it is powered up. The application needs to wait a time of about 3 microseconds for stabilization before using the ADC. If the ADC is already on this function call will initiate a conversion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00862">862</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00484">ADC_CR2_ADON</a>.</p>

</div>
</div>
<a class="anchor" id="ga85c7730e97e8faff833ad787087aaea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void adc_power_on </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Power On. </p>
<p>If the ADC is in power-down mode then it is powered up. The application needs to wait a time of about 3 microseconds for stabilization before using the ADC. If the ADC is already on this function call has no effect.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00119">119</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00484">ADC_CR2_ADON</a>.</p>

</div>
</div>
<a class="anchor" id="gafdcca79192331fc42e3241caddd6f7ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc_read_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read from an Injected Conversion Result Register. </p>
<p>The result read back from the selected injected result register (one of four) is 12 bits, right or left aligned within the first 16 bits. The result can have a negative value if the injected channel offset has been set </p>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="group__STM32F1xx__adc__file.html#ga43bffb4e87049a19ea8ed264a6004285" title="ADC Set the Injected Channel Data Offset.">adc_set_injected_offset</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>Unsigned int8. Register number (1 ... 4). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32 conversion result. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00241">241</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00142">ADC_JDR1</a>, <a class="el" href="adc_8h_source.html#l00143">ADC_JDR2</a>, <a class="el" href="adc_8h_source.html#l00144">ADC_JDR3</a>, and <a class="el" href="adc_8h_source.html#l00145">ADC_JDR4</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cb788d1d9e54f4ccf9fc8b3b95656ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adc_read_regular </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Read from the Regular Conversion Result Register. </p>
<p>The result read back is 12 bits, right or left aligned within the first 16 bits. For ADC1 only, the higher 16 bits will hold the result from ADC2 if an appropriate dual mode has been set </p>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="group__STM32F1xx__adc__file.html#gadc06dcc9c3e6f652f18dc7280feb2c11" title="ADC Set Dual A/D Mode.">adc_set_dual_mode</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32 conversion result. </dd></dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00224">224</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00160">ADC_DR</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f4b72567aa568d180688708b4df9d48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_reset_calibration </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Initialize Calibration Registers. </p>
<p>This resets the calibration registers. It is not clear if this is required to be done before every calibration operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00797">797</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00470">ADC_CR2_RSTCAL</a>.</p>

</div>
</div>
<a class="anchor" id="gaddfdf8bb682d12648252c8d1d1ff25db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_continous_conversion_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga187af0456ee41251a4ccb9de164eb077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_continuous_conversion_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Continuous Conversion Mode. </p>
<p>In this mode the ADC starts a new conversion of a single channel or a channel group immediately following completion of the previous channel group conversion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00831">831</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00476">ADC_CR2_CONT</a>.</p>

</div>
</div>
<a class="anchor" id="gad2725e57f017905c1aff942d1861a7a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_conversion_time </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>time</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa7e414a11da4f3215f4125fabf518564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_conversion_time_on_all_channels </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>time</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gadc06dcc9c3e6f652f18dc7280feb2c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_dual_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Dual A/D Mode. </p>
<p>The dual mode uses ADC1 as master and ADC2 in a slave arrangement. This setting is applied to ADC1 only. Start of conversion when triggered can cause simultaneous conversion with ADC2, or alternate conversion. Regular and injected conversions can be configured, each one being separately simultaneous or alternate.</p>
<p>Fast interleaved mode starts ADC1 immediately on trigger, and ADC2 seven clock cycles later.</p>
<p>Slow interleaved mode starts ADC1 immediately on trigger, and ADC2 fourteen clock cycles later, followed by ADC1 fourteen cycles later again. This can only be used on a single channel.</p>
<p>Alternate trigger mode must occur on an injected channel group, and alternates between the ADCs on each trigger.</p>
<p>Note that sampling must not overlap between ADCs on the same channel.</p>
<p>Dual A/D converter modes possible:</p>
<ul>
<li>IND: Independent mode. </li>
<li>CRSISM: Combined regular simultaneous + injected simultaneous mode. </li>
<li>CRSATM: Combined regular simultaneous + alternate trigger mode. </li>
<li>CISFIM: Combined injected simultaneous + fast interleaved mode. </li>
<li>CISSIM: Combined injected simultaneous + slow interleaved mode. </li>
<li>ISM: Injected simultaneous mode only. </li>
<li>RSM: Regular simultaneous mode only. </li>
<li>FIM: Fast interleaved mode only. </li>
<li>SIM: Slow interleaved mode only. </li>
<li>ATM: Alternate trigger mode only.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Unsigned int32. Dual mode selection from <a class="el" href="group__adc__cr1__dualmod.html">ADC Mode Selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00179">179</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00065">ADC1_CR1</a>.</p>

</div>
</div>
<a class="anchor" id="ga43bffb4e87049a19ea8ed264a6004285"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_injected_offset </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Injected Channel Data Offset. </p>
<p>This value is subtracted from the injected channel results after conversion is complete, and can result in negative results. A separate value can be specified for each injected data register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>Unsigned int8. Register number (1 ... 4). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">offset</td><td>Unsigned int32. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00268">268</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00088">ADC_JOFR1</a>, <a class="el" href="adc_8h_source.html#l00089">ADC_JOFR2</a>, <a class="el" href="adc_8h_source.html#l00090">ADC_JOFR3</a>, and <a class="el" href="adc_8h_source.html#l00091">ADC_JOFR4</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a7f811f45a7affd09aef0bce17fd213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_injected_sequence </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set an Injected Channel Conversion Sequence. </p>
<p>Defines a sequence of channels to be converted as an injected group with a length from 1 to 4 channels. If this is called during conversion, the current conversion is reset and conversion begins again with the newly defined group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Unsigned int8. Number of channels in the group. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8[]. Set of channels in sequence, integers 0..18. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l01011">1011</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00136">ADC_JSQR</a>, and <a class="el" href="adc_8h_source.html#l00627">ADC_JSQR_JL_LSB</a>.</p>

</div>
</div>
<a class="anchor" id="gabcc9f948ac15e47f1b8d0084018fbbaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_left_aligned </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Data as Left Aligned. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00744">744</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00460">ADC_CR2_ALIGN</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf0c33fdbed4e8ea63b6c0ee3030d9ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_regular_sequence </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set a Regular Channel Conversion Sequence. </p>
<p>Define a sequence of channels to be converted as a regular group with a length from 1 to 16 channels. If this is called during conversion, the current conversion is reset and conversion begins again with the newly defined group.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Unsigned int8. Number of channels in the group. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8[]. Set of channels in sequence, integers 0..18. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00975">975</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00118">ADC_SQR1</a>, <a class="el" href="adc_8h_source.html#l00585">ADC_SQR1_L_LSB</a>, <a class="el" href="adc_8h_source.html#l00124">ADC_SQR2</a>, and <a class="el" href="adc_8h_source.html#l00130">ADC_SQR3</a>.</p>

</div>
</div>
<a class="anchor" id="ga0990e90f5815264493f75ff61b771477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_right_aligned </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Data as Right Aligned. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00755">755</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00460">ADC_CR2_ALIGN</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d08047fceee749485a72be74764db5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_sample_time </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>time</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Sample Time for a Single Channel. </p>
<p>The sampling time can be selected in ADC clock cycles from 1.5 to 239.5.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Unsigned int8. ADC Channel integer 0..18 or from <a class="el" href="group__adc__channel.html">ADC Channel Numbers</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">time</td><td>Unsigned int8. Sampling time selection from <a class="el" href="group__adc__sample__rg.html">ADC Sample Time Selection for All Channels</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00890">890</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00076">ADC_SMPR1</a>, and <a class="el" href="adc_8h_source.html#l00082">ADC_SMPR2</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6db4d6f3d5102470bb1ea84928f7713"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_sample_time_on_all_channels </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>time</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set the Sample Time for All Channels. </p>
<p>The sampling time can be selected in ADC clock cycles from 1.5 to 239.5, same for all channels.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">time</td><td>Unsigned int8. Sampling time selection from <a class="el" href="group__adc__sample__rg.html">ADC Sample Time Selection for All Channels</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00917">917</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00076">ADC_SMPR1</a>, and <a class="el" href="adc_8h_source.html#l00082">ADC_SMPR2</a>.</p>

</div>
</div>
<a class="anchor" id="gaddc132cf4636ce45eb772c62d6167794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_single_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga037cddef7f977288dde6a2a9bfe9ab69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_single_conversion_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Enable Single Conversion Mode. </p>
<p>In this mode the ADC performs a conversion of one channel or a channel group and stops.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00845">845</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00476">ADC_CR2_CONT</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2eac9de2e231fe46adaba9d81f82b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_watchdog_high_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a>&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Analog Watchdog Upper Threshold. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>Unsigned int8. Upper threshold value. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00938">938</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00106">ADC_HTR</a>.</p>

</div>
</div>
<a class="anchor" id="gab12fb7ddc1517f1d06990daf82c04a70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_set_watchdog_low_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a>&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Set Analog Watchdog Lower Threshold. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>Unsigned int8. Lower threshold value. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00954">954</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00112">ADC_LTR</a>.</p>

</div>
</div>
<a class="anchor" id="gafc55f4769af43526e77edc11907be438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_start_conversion_direct </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Start a Conversion Without Trigger. </p>
<p>This initiates a conversion by software without a trigger. The ADC needs to be powered on before this is called, otherwise this function has no effect.</p>
<p>Note that this is not available in other STM32F families. To ensure code compatibility, enable triggering and use a software trigger source </p>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="group__STM32F1xx__adc__file.html#gaf8822481db78523a0d252dde571c17db" title="ADC Software Triggered Conversion on Regular Channels.">adc_start_conversion_regular</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00137">137</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00484">ADC_CR2_ADON</a>.</p>

</div>
</div>
<a class="anchor" id="ga162cfe07991774853c1dd30770c282f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_start_conversion_injected </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Software Triggered Conversion on Injected Channels. </p>
<p>This starts conversion on a set of defined injected channels if the ADC trigger is set to be a software trigger. It is cleared by hardware once conversion starts.</p>
<p>Note this is a software trigger and requires triggering to be enabled and the trigger source to be set appropriately otherwise conversion will not start. This is not the same as the ADC start conversion operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00628">628</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00341">ADC_CR2_JSWSTART</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8822481db78523a0d252dde571c17db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void adc_start_conversion_regular </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>adc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Software Triggered Conversion on Regular Channels. </p>
<p>This starts conversion on a set of defined regular channels if the ADC trigger is set to be a software trigger. It is cleared by hardware once conversion starts.</p>
<p>Note this is a software trigger and requires triggering to be enabled and the trigger source to be set appropriately otherwise conversion will not start. This is not the same as the ADC start conversion operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adc</td><td>Unsigned int32. ADC block register address base <a class="el" href="group__adc__reg__base.html">ADC register base addresses</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="adc_8c_source.html#l00605">605</a> of file <a class="el" href="adc_8c_source.html">adc.c</a>.</p>

<p>References <a class="el" href="adc_8h_source.html#l00070">ADC_CR2</a>, and <a class="el" href="adc_8h_source.html#l00338">ADC_CR2_SWSTART</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Feb 20 2013 01:19:23 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
