# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/q_8_8_comparator {C:/Users/home/Downloads/digital_design/q_8_8_comparator/q_8_8_pkg.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:24 on Dec 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/q_8_8_comparator" C:/Users/home/Downloads/digital_design/q_8_8_comparator/q_8_8_pkg.sv 
# -- Compiling package q_8_8_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:12:24 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/q_8_8_comparator {C:/Users/home/Downloads/digital_design/q_8_8_comparator/q_8_8.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:24 on Dec 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/q_8_8_comparator" C:/Users/home/Downloads/digital_design/q_8_8_comparator/q_8_8.sv 
# -- Compiling package q_8_8_sv_unit
# -- Importing package q_8_8_pkg
# -- Compiling module q_8_8
# 
# Top level modules:
# 	q_8_8
# End time: 23:12:24 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/q_8_8_comparator/q_8_8_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:59 on Dec 12,2019
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/q_8_8_comparator/q_8_8_tb.sv 
# -- Compiling package q_8_8_tb_sv_unit
# -- Importing package q_8_8_pkg
# -- Compiling module q_8_8_tb
# 
# Top level modules:
# 	q_8_8_tb
# End time: 23:13:59 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_8_tb
# vsim work.q_8_8_tb 
# Start time: 23:14:04 on Dec 12,2019
# Loading sv_std.std
# Loading work.q_8_8_pkg
# Loading work.q_8_8_tb_sv_unit
# Loading work.q_8_8_tb
# Loading work.q_8_8_sv_unit
# Loading work.q_8_8
add wave -position insertpoint  \
sim:/q_8_8_tb/rst_b \
sim:/q_8_8_tb/clk \
sim:/q_8_8_tb/start \
sim:/q_8_8_tb/A \
sim:/q_8_8_tb/B \
sim:/q_8_8_tb/C \
sim:/q_8_8_tb/carry \
sim:/q_8_8_tb/rdy \
sim:/q_8_8_tb/RA \
sim:/q_8_8_tb/RB \
sim:/q_8_8_tb/RC \
sim:/q_8_8_tb/load_regs \
sim:/q_8_8_tb/div \
sim:/q_8_8_tb/mul \
sim:/q_8_8_tb/clr \
sim:/q_8_8_tb/RA_lt_0 \
sim:/q_8_8_tb/RA_gt_0 \
sim:/q_8_8_tb/RA_eq_0 \
sim:/q_8_8_tb/state
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/q_8_8_comparator/q_8_8_tb.sv(23)
#    Time: 500 ps  Iteration: 0  Instance: /q_8_8_tb
# 1
# Break in Module q_8_8_tb at C:/Users/home/Downloads/digital_design/q_8_8_comparator/q_8_8_tb.sv line 23
# End time: 23:15:05 on Dec 12,2019, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
