// Seed: 1913706855
module module_0;
  logic [7:0] id_2;
  wire id_3;
  final $display(1, id_2[1]);
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9
);
  reg id_11;
  module_0 modCall_1 ();
  wire id_12;
  always @(negedge id_11) begin : LABEL_0
    id_11 <= id_11;
  end
endmodule
