// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/01/2017 16:34:02"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LM_SM_Block (
	reset,
	clk,
	op_code,
	imm_ir_8,
	LM_address,
	SM_address,
	op2,
	en_IFID,
	en_PC);
input 	reset;
input 	clk;
input 	[3:0] op_code;
input 	[7:0] imm_ir_8;
output 	[2:0] LM_address;
output 	[2:0] SM_address;
output 	[2:0] op2;
output 	en_IFID;
output 	en_PC;

// Design Ports Information
// LM_address[0]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LM_address[1]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LM_address[2]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SM_address[0]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SM_address[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SM_address[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op2[0]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op2[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op2[2]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_IFID	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_PC	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[2]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[3]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_ir_8[6]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_ir_8[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_ir_8[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_ir_8[7]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_ir_8[2]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_ir_8[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_ir_8[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_ir_8[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \LM_address[0]~output_o ;
wire \LM_address[1]~output_o ;
wire \LM_address[2]~output_o ;
wire \SM_address[0]~output_o ;
wire \SM_address[1]~output_o ;
wire \SM_address[2]~output_o ;
wire \op2[0]~output_o ;
wire \op2[1]~output_o ;
wire \op2[2]~output_o ;
wire \en_IFID~output_o ;
wire \en_PC~output_o ;
wire \clk~input_o ;
wire \imm_ir_8[6]~input_o ;
wire \op_code[3]~input_o ;
wire \op_code[2]~input_o ;
wire \op_code[1]~input_o ;
wire \reset~input_o ;
wire \lsm_block|lm_sm_process~1_combout ;
wire \imm_ir_8[4]~input_o ;
wire \mux1|output[4]~1_combout ;
wire \lsm_block|ir8_in[4]~14_combout ;
wire \imm_ir_8[5]~input_o ;
wire \lsm_block|ir8_in[5]~18_combout ;
wire \lsm_block|ir8_in[4]~15_combout ;
wire \lsm_block|ir8_in[5]~19_combout ;
wire \mux1|output[5]~2_combout ;
wire \lsm_block|ir8_in[4]~16_combout ;
wire \lsm_block|ir8_in[4]~17_combout ;
wire \lsm_block|ir8_in[7]~22_combout ;
wire \imm_ir_8[1]~input_o ;
wire \lsm_block|ir8_in[0]~3_combout ;
wire \lsm_block|ir8_in[0]~25_combout ;
wire \lsm_block|ir8_in[0]~4_combout ;
wire \lsm_block|ir8_in[1]~8_combout ;
wire \lsm_block|ir8_in[0]~2_combout ;
wire \lsm_block|ir8_in[0]~6_combout ;
wire \lsm_block|ir8_in[1]~9_combout ;
wire \mux1|output[1]~6_combout ;
wire \imm_ir_8[3]~input_o ;
wire \lsm_block|ir8_in[3]~12_combout ;
wire \lsm_block|ir8_in[3]~13_combout ;
wire \mux1|output[3]~7_combout ;
wire \imm_ir_8[2]~input_o ;
wire \mux1|output[2]~4_combout ;
wire \imm_ir_8[0]~input_o ;
wire \lsm_block|ir8_in[0]~5_combout ;
wire \lsm_block|ir8_in[0]~7_combout ;
wire \mux1|output[0]~5_combout ;
wire \lsm_block|pe|y~8_combout ;
wire \lsm_block|pe|y[0]~3_combout ;
wire \lsm_block|pe|y[2]~9_combout ;
wire \lsm_block|ir8_in[7]~23_combout ;
wire \lsm_block|ir8_in[7]~24_combout ;
wire \lsm_block|lm_sm_process~3_combout ;
wire \lsm_block|lm_sm_process~4_combout ;
wire \lsm_block|start~0_combout ;
wire \lsm_block|start~combout ;
wire \lsm_block|lm_sm_process~0_combout ;
wire \lsm_block|ir8_in[6]~20_combout ;
wire \lsm_block|ir8_in[6]~21_combout ;
wire \mux1|output[6]~0_combout ;
wire \lsm_block|pe|y[1]~5_combout ;
wire \lsm_block|pe|y[1]~6_combout ;
wire \lsm_block|pe|y[1]~7_combout ;
wire \lsm_block|ir8_in[2]~10_combout ;
wire \lsm_block|ir8_in[2]~11_combout ;
wire \lsm_block|lm_sm_process~2_combout ;
wire \lsm_block|comb~4_combout ;
wire \lsm_block|comb~5_combout ;
wire \lsm_block|mux_select~combout ;
wire \imm_ir_8[7]~input_o ;
wire \mux1|output[7]~3_combout ;
wire \lsm_block|pe|y[0]~2_combout ;
wire \lsm_block|pe|y[0]~4_combout ;
wire \lsm_block|pe|y[0]~10_combout ;
wire \op_code[0]~input_o ;
wire \lsm_block|LM_address[2]~0_combout ;
wire \lsm_block|LM_address[2]~0clkctrl_outclk ;
wire \lsm_block|SM_address[2]~0_combout ;
wire \lsm_block|SM_address[2]~0clkctrl_outclk ;
wire \clk~inputclkctrl_outclk ;
wire \counter1|temp~0_combout ;
wire \lsm_block|counter_start~combout ;
wire \counter1|temp[0]~1_combout ;
wire \counter1|temp~2_combout ;
wire \counter1|temp~3_combout ;
wire \lsm_block|en_PC~combout ;
wire [2:0] \lsm_block|LM_address ;
wire [7:0] \ir8_reg|dout ;
wire [2:0] \counter1|temp ;
wire [2:0] \lsm_block|SM_address ;
wire [7:0] \lsm_block|dummy_ir8_in ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \LM_address[0]~output (
	.i(\lsm_block|LM_address [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LM_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LM_address[0]~output .bus_hold = "false";
defparam \LM_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \LM_address[1]~output (
	.i(\lsm_block|LM_address [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LM_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LM_address[1]~output .bus_hold = "false";
defparam \LM_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LM_address[2]~output (
	.i(\lsm_block|LM_address [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LM_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LM_address[2]~output .bus_hold = "false";
defparam \LM_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \SM_address[0]~output (
	.i(\lsm_block|SM_address [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SM_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SM_address[0]~output .bus_hold = "false";
defparam \SM_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \SM_address[1]~output (
	.i(\lsm_block|SM_address [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SM_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SM_address[1]~output .bus_hold = "false";
defparam \SM_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SM_address[2]~output (
	.i(\lsm_block|SM_address [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SM_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SM_address[2]~output .bus_hold = "false";
defparam \SM_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \op2[0]~output (
	.i(!\counter1|temp [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[0]~output .bus_hold = "false";
defparam \op2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \op2[1]~output (
	.i(!\counter1|temp [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[1]~output .bus_hold = "false";
defparam \op2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \op2[2]~output (
	.i(!\counter1|temp [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[2]~output .bus_hold = "false";
defparam \op2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \en_IFID~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\en_IFID~output_o ),
	.obar());
// synopsys translate_off
defparam \en_IFID~output .bus_hold = "false";
defparam \en_IFID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \en_PC~output (
	.i(\lsm_block|en_PC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\en_PC~output_o ),
	.obar());
// synopsys translate_off
defparam \en_PC~output .bus_hold = "false";
defparam \en_PC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \imm_ir_8[6]~input (
	.i(imm_ir_8[6]),
	.ibar(gnd),
	.o(\imm_ir_8[6]~input_o ));
// synopsys translate_off
defparam \imm_ir_8[6]~input .bus_hold = "false";
defparam \imm_ir_8[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \op_code[3]~input (
	.i(op_code[3]),
	.ibar(gnd),
	.o(\op_code[3]~input_o ));
// synopsys translate_off
defparam \op_code[3]~input .bus_hold = "false";
defparam \op_code[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \op_code[2]~input (
	.i(op_code[2]),
	.ibar(gnd),
	.o(\op_code[2]~input_o ));
// synopsys translate_off
defparam \op_code[2]~input .bus_hold = "false";
defparam \op_code[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \op_code[1]~input (
	.i(op_code[1]),
	.ibar(gnd),
	.o(\op_code[1]~input_o ));
// synopsys translate_off
defparam \op_code[1]~input .bus_hold = "false";
defparam \op_code[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N22
cycloneive_lcell_comb \lsm_block|lm_sm_process~1 (
// Equation(s):
// \lsm_block|lm_sm_process~1_combout  = (\op_code[2]~input_o  & (!\op_code[3]~input_o  & \op_code[1]~input_o ))

	.dataa(gnd),
	.datab(\op_code[2]~input_o ),
	.datac(\op_code[3]~input_o ),
	.datad(\op_code[1]~input_o ),
	.cin(gnd),
	.combout(\lsm_block|lm_sm_process~1_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|lm_sm_process~1 .lut_mask = 16'h0C00;
defparam \lsm_block|lm_sm_process~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \imm_ir_8[4]~input (
	.i(imm_ir_8[4]),
	.ibar(gnd),
	.o(\imm_ir_8[4]~input_o ));
// synopsys translate_off
defparam \imm_ir_8[4]~input .bus_hold = "false";
defparam \imm_ir_8[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneive_lcell_comb \mux1|output[4]~1 (
// Equation(s):
// \mux1|output[4]~1_combout  = (\lsm_block|mux_select~combout  & ((\lsm_block|dummy_ir8_in [4]))) # (!\lsm_block|mux_select~combout  & (\imm_ir_8[4]~input_o ))

	.dataa(\imm_ir_8[4]~input_o ),
	.datab(gnd),
	.datac(\lsm_block|mux_select~combout ),
	.datad(\lsm_block|dummy_ir8_in [4]),
	.cin(gnd),
	.combout(\mux1|output[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|output[4]~1 .lut_mask = 16'hFA0A;
defparam \mux1|output[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y16_N15
dffeas \ir8_reg|dout[4] (
	.clk(\clk~input_o ),
	.d(\mux1|output[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir8_reg|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir8_reg|dout[4] .is_wysiwyg = "true";
defparam \ir8_reg|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N8
cycloneive_lcell_comb \lsm_block|ir8_in[4]~14 (
// Equation(s):
// \lsm_block|ir8_in[4]~14_combout  = (\ir8_reg|dout [4] & (((!\lsm_block|pe|y[1]~7_combout ) # (!\lsm_block|pe|y[0]~10_combout )) # (!\lsm_block|lm_sm_process~0_combout )))

	.dataa(\ir8_reg|dout [4]),
	.datab(\lsm_block|lm_sm_process~0_combout ),
	.datac(\lsm_block|pe|y[0]~10_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[4]~14 .lut_mask = 16'h2AAA;
defparam \lsm_block|ir8_in[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \imm_ir_8[5]~input (
	.i(imm_ir_8[5]),
	.ibar(gnd),
	.o(\imm_ir_8[5]~input_o ));
// synopsys translate_off
defparam \imm_ir_8[5]~input .bus_hold = "false";
defparam \imm_ir_8[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N18
cycloneive_lcell_comb \lsm_block|ir8_in[5]~18 (
// Equation(s):
// \lsm_block|ir8_in[5]~18_combout  = (\ir8_reg|dout [5] & (((\lsm_block|pe|y[0]~10_combout ) # (!\lsm_block|pe|y[1]~7_combout )) # (!\lsm_block|lm_sm_process~0_combout )))

	.dataa(\ir8_reg|dout [5]),
	.datab(\lsm_block|lm_sm_process~0_combout ),
	.datac(\lsm_block|pe|y[0]~10_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[5]~18 .lut_mask = 16'hA2AA;
defparam \lsm_block|ir8_in[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneive_lcell_comb \lsm_block|ir8_in[4]~15 (
// Equation(s):
// \lsm_block|ir8_in[4]~15_combout  = (!\op_code[3]~input_o  & (\op_code[2]~input_o  & (\op_code[1]~input_o  & !\reset~input_o )))

	.dataa(\op_code[3]~input_o ),
	.datab(\op_code[2]~input_o ),
	.datac(\op_code[1]~input_o ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[4]~15 .lut_mask = 16'h0040;
defparam \lsm_block|ir8_in[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N24
cycloneive_lcell_comb \lsm_block|ir8_in[5]~19 (
// Equation(s):
// \lsm_block|ir8_in[5]~19_combout  = (\lsm_block|ir8_in[4]~15_combout  & (((\lsm_block|pe|y[1]~5_combout  & \ir8_reg|dout [5])) # (!\lsm_block|start~combout )))

	.dataa(\lsm_block|start~combout ),
	.datab(\lsm_block|ir8_in[4]~15_combout ),
	.datac(\lsm_block|pe|y[1]~5_combout ),
	.datad(\ir8_reg|dout [5]),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[5]~19 .lut_mask = 16'hC444;
defparam \lsm_block|ir8_in[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N28
cycloneive_lcell_comb \lsm_block|dummy_ir8_in[5] (
// Equation(s):
// \lsm_block|dummy_ir8_in [5] = (\lsm_block|ir8_in[5]~19_combout  & ((\lsm_block|ir8_in[5]~18_combout ))) # (!\lsm_block|ir8_in[5]~19_combout  & (\lsm_block|dummy_ir8_in [5]))

	.dataa(gnd),
	.datab(\lsm_block|dummy_ir8_in [5]),
	.datac(\lsm_block|ir8_in[5]~18_combout ),
	.datad(\lsm_block|ir8_in[5]~19_combout ),
	.cin(gnd),
	.combout(\lsm_block|dummy_ir8_in [5]),
	.cout());
// synopsys translate_off
defparam \lsm_block|dummy_ir8_in[5] .lut_mask = 16'hF0CC;
defparam \lsm_block|dummy_ir8_in[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N6
cycloneive_lcell_comb \mux1|output[5]~2 (
// Equation(s):
// \mux1|output[5]~2_combout  = (\lsm_block|mux_select~combout  & ((\lsm_block|dummy_ir8_in [5]))) # (!\lsm_block|mux_select~combout  & (\imm_ir_8[5]~input_o ))

	.dataa(gnd),
	.datab(\imm_ir_8[5]~input_o ),
	.datac(\lsm_block|mux_select~combout ),
	.datad(\lsm_block|dummy_ir8_in [5]),
	.cin(gnd),
	.combout(\mux1|output[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|output[5]~2 .lut_mask = 16'hFC0C;
defparam \mux1|output[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y16_N7
dffeas \ir8_reg|dout[5] (
	.clk(\clk~input_o ),
	.d(\mux1|output[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir8_reg|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir8_reg|dout[5] .is_wysiwyg = "true";
defparam \ir8_reg|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N4
cycloneive_lcell_comb \lsm_block|ir8_in[4]~16 (
// Equation(s):
// \lsm_block|ir8_in[4]~16_combout  = (!\ir8_reg|dout [6] & (\ir8_reg|dout [4] & (!\ir8_reg|dout [7] & !\ir8_reg|dout [5])))

	.dataa(\ir8_reg|dout [6]),
	.datab(\ir8_reg|dout [4]),
	.datac(\ir8_reg|dout [7]),
	.datad(\ir8_reg|dout [5]),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[4]~16 .lut_mask = 16'h0004;
defparam \lsm_block|ir8_in[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N2
cycloneive_lcell_comb \lsm_block|ir8_in[4]~17 (
// Equation(s):
// \lsm_block|ir8_in[4]~17_combout  = (\lsm_block|ir8_in[4]~15_combout  & ((\lsm_block|ir8_in[4]~16_combout ) # (!\lsm_block|start~combout )))

	.dataa(\lsm_block|start~combout ),
	.datab(gnd),
	.datac(\lsm_block|ir8_in[4]~16_combout ),
	.datad(\lsm_block|ir8_in[4]~15_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[4]~17 .lut_mask = 16'hF500;
defparam \lsm_block|ir8_in[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneive_lcell_comb \lsm_block|dummy_ir8_in[4] (
// Equation(s):
// \lsm_block|dummy_ir8_in [4] = (\lsm_block|ir8_in[4]~17_combout  & (\lsm_block|ir8_in[4]~14_combout )) # (!\lsm_block|ir8_in[4]~17_combout  & ((\lsm_block|dummy_ir8_in [4])))

	.dataa(\lsm_block|ir8_in[4]~14_combout ),
	.datab(gnd),
	.datac(\lsm_block|dummy_ir8_in [4]),
	.datad(\lsm_block|ir8_in[4]~17_combout ),
	.cin(gnd),
	.combout(\lsm_block|dummy_ir8_in [4]),
	.cout());
// synopsys translate_off
defparam \lsm_block|dummy_ir8_in[4] .lut_mask = 16'hAAF0;
defparam \lsm_block|dummy_ir8_in[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N12
cycloneive_lcell_comb \lsm_block|ir8_in[7]~22 (
// Equation(s):
// \lsm_block|ir8_in[7]~22_combout  = (!\lsm_block|lm_sm_process~0_combout  & \ir8_reg|dout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lsm_block|lm_sm_process~0_combout ),
	.datad(\ir8_reg|dout [7]),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[7]~22 .lut_mask = 16'h0F00;
defparam \lsm_block|ir8_in[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \imm_ir_8[1]~input (
	.i(imm_ir_8[1]),
	.ibar(gnd),
	.o(\imm_ir_8[1]~input_o ));
// synopsys translate_off
defparam \imm_ir_8[1]~input .bus_hold = "false";
defparam \imm_ir_8[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N2
cycloneive_lcell_comb \lsm_block|ir8_in[0]~3 (
// Equation(s):
// \lsm_block|ir8_in[0]~3_combout  = (\op_code[2]~input_o  & (!\op_code[3]~input_o  & (!\ir8_reg|dout [6] & !\ir8_reg|dout [4])))

	.dataa(\op_code[2]~input_o ),
	.datab(\op_code[3]~input_o ),
	.datac(\ir8_reg|dout [6]),
	.datad(\ir8_reg|dout [4]),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[0]~3 .lut_mask = 16'h0002;
defparam \lsm_block|ir8_in[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N12
cycloneive_lcell_comb \lsm_block|ir8_in[0]~25 (
// Equation(s):
// \lsm_block|ir8_in[0]~25_combout  = (!\ir8_reg|dout [7] & (!\ir8_reg|dout [5] & \lsm_block|ir8_in[0]~3_combout ))

	.dataa(gnd),
	.datab(\ir8_reg|dout [7]),
	.datac(\ir8_reg|dout [5]),
	.datad(\lsm_block|ir8_in[0]~3_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[0]~25 .lut_mask = 16'h0300;
defparam \lsm_block|ir8_in[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N16
cycloneive_lcell_comb \lsm_block|ir8_in[0]~4 (
// Equation(s):
// \lsm_block|ir8_in[0]~4_combout  = (\lsm_block|ir8_in[0]~25_combout  & (\op_code[1]~input_o  & (\lsm_block|start~combout  & \lsm_block|pe|y~8_combout )))

	.dataa(\lsm_block|ir8_in[0]~25_combout ),
	.datab(\op_code[1]~input_o ),
	.datac(\lsm_block|start~combout ),
	.datad(\lsm_block|pe|y~8_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[0]~4 .lut_mask = 16'h8000;
defparam \lsm_block|ir8_in[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N4
cycloneive_lcell_comb \lsm_block|ir8_in[1]~8 (
// Equation(s):
// \lsm_block|ir8_in[1]~8_combout  = (\ir8_reg|dout [1] & ((\lsm_block|pe|y[0]~10_combout ) # ((!\lsm_block|pe|y[1]~7_combout ) # (!\lsm_block|ir8_in[0]~4_combout ))))

	.dataa(\lsm_block|pe|y[0]~10_combout ),
	.datab(\ir8_reg|dout [1]),
	.datac(\lsm_block|ir8_in[0]~4_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[1]~8 .lut_mask = 16'h8CCC;
defparam \lsm_block|ir8_in[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N22
cycloneive_lcell_comb \lsm_block|ir8_in[0]~2 (
// Equation(s):
// \lsm_block|ir8_in[0]~2_combout  = (!\reset~input_o  & (!\lsm_block|start~combout  & \lsm_block|lm_sm_process~1_combout ))

	.dataa(\reset~input_o ),
	.datab(\lsm_block|start~combout ),
	.datac(gnd),
	.datad(\lsm_block|lm_sm_process~1_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[0]~2 .lut_mask = 16'h1100;
defparam \lsm_block|ir8_in[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N30
cycloneive_lcell_comb \lsm_block|ir8_in[0]~6 (
// Equation(s):
// \lsm_block|ir8_in[0]~6_combout  = (!\reset~input_o  & (\lsm_block|lm_sm_process~0_combout  & \lsm_block|pe|y[2]~9_combout ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\lsm_block|lm_sm_process~0_combout ),
	.datad(\lsm_block|pe|y[2]~9_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[0]~6 .lut_mask = 16'h5000;
defparam \lsm_block|ir8_in[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N2
cycloneive_lcell_comb \lsm_block|ir8_in[1]~9 (
// Equation(s):
// \lsm_block|ir8_in[1]~9_combout  = (\lsm_block|ir8_in[0]~2_combout ) # ((!\lsm_block|pe|y[0]~10_combout  & (\lsm_block|ir8_in[0]~6_combout  & \lsm_block|pe|y[1]~7_combout )))

	.dataa(\lsm_block|ir8_in[0]~2_combout ),
	.datab(\lsm_block|pe|y[0]~10_combout ),
	.datac(\lsm_block|ir8_in[0]~6_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[1]~9 .lut_mask = 16'hBAAA;
defparam \lsm_block|ir8_in[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N0
cycloneive_lcell_comb \lsm_block|dummy_ir8_in[1] (
// Equation(s):
// \lsm_block|dummy_ir8_in [1] = (\lsm_block|ir8_in[1]~9_combout  & (\lsm_block|ir8_in[1]~8_combout )) # (!\lsm_block|ir8_in[1]~9_combout  & ((\lsm_block|dummy_ir8_in [1])))

	.dataa(gnd),
	.datab(\lsm_block|ir8_in[1]~8_combout ),
	.datac(\lsm_block|dummy_ir8_in [1]),
	.datad(\lsm_block|ir8_in[1]~9_combout ),
	.cin(gnd),
	.combout(\lsm_block|dummy_ir8_in [1]),
	.cout());
// synopsys translate_off
defparam \lsm_block|dummy_ir8_in[1] .lut_mask = 16'hCCF0;
defparam \lsm_block|dummy_ir8_in[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N30
cycloneive_lcell_comb \mux1|output[1]~6 (
// Equation(s):
// \mux1|output[1]~6_combout  = (\lsm_block|mux_select~combout  & ((\lsm_block|dummy_ir8_in [1]))) # (!\lsm_block|mux_select~combout  & (\imm_ir_8[1]~input_o ))

	.dataa(\imm_ir_8[1]~input_o ),
	.datab(gnd),
	.datac(\lsm_block|mux_select~combout ),
	.datad(\lsm_block|dummy_ir8_in [1]),
	.cin(gnd),
	.combout(\mux1|output[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|output[1]~6 .lut_mask = 16'hFA0A;
defparam \mux1|output[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y16_N31
dffeas \ir8_reg|dout[1] (
	.clk(\clk~input_o ),
	.d(\mux1|output[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir8_reg|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir8_reg|dout[1] .is_wysiwyg = "true";
defparam \ir8_reg|dout[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \imm_ir_8[3]~input (
	.i(imm_ir_8[3]),
	.ibar(gnd),
	.o(\imm_ir_8[3]~input_o ));
// synopsys translate_off
defparam \imm_ir_8[3]~input .bus_hold = "false";
defparam \imm_ir_8[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N8
cycloneive_lcell_comb \lsm_block|ir8_in[3]~12 (
// Equation(s):
// \lsm_block|ir8_in[3]~12_combout  = (\ir8_reg|dout [3] & (((\lsm_block|pe|y[0]~10_combout ) # (\lsm_block|pe|y[1]~7_combout )) # (!\lsm_block|ir8_in[0]~4_combout )))

	.dataa(\lsm_block|ir8_in[0]~4_combout ),
	.datab(\ir8_reg|dout [3]),
	.datac(\lsm_block|pe|y[0]~10_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[3]~12 .lut_mask = 16'hCCC4;
defparam \lsm_block|ir8_in[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N0
cycloneive_lcell_comb \lsm_block|ir8_in[3]~13 (
// Equation(s):
// \lsm_block|ir8_in[3]~13_combout  = (\lsm_block|ir8_in[0]~2_combout ) # ((\lsm_block|ir8_in[0]~6_combout  & (!\lsm_block|pe|y[0]~10_combout  & !\lsm_block|pe|y[1]~7_combout )))

	.dataa(\lsm_block|ir8_in[0]~6_combout ),
	.datab(\lsm_block|pe|y[0]~10_combout ),
	.datac(\lsm_block|ir8_in[0]~2_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[3]~13 .lut_mask = 16'hF0F2;
defparam \lsm_block|ir8_in[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N18
cycloneive_lcell_comb \lsm_block|dummy_ir8_in[3] (
// Equation(s):
// \lsm_block|dummy_ir8_in [3] = (\lsm_block|ir8_in[3]~13_combout  & (\lsm_block|ir8_in[3]~12_combout )) # (!\lsm_block|ir8_in[3]~13_combout  & ((\lsm_block|dummy_ir8_in [3])))

	.dataa(\lsm_block|ir8_in[3]~12_combout ),
	.datab(\lsm_block|dummy_ir8_in [3]),
	.datac(gnd),
	.datad(\lsm_block|ir8_in[3]~13_combout ),
	.cin(gnd),
	.combout(\lsm_block|dummy_ir8_in [3]),
	.cout());
// synopsys translate_off
defparam \lsm_block|dummy_ir8_in[3] .lut_mask = 16'hAACC;
defparam \lsm_block|dummy_ir8_in[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N14
cycloneive_lcell_comb \mux1|output[3]~7 (
// Equation(s):
// \mux1|output[3]~7_combout  = (\lsm_block|mux_select~combout  & ((\lsm_block|dummy_ir8_in [3]))) # (!\lsm_block|mux_select~combout  & (\imm_ir_8[3]~input_o ))

	.dataa(\imm_ir_8[3]~input_o ),
	.datab(\lsm_block|mux_select~combout ),
	.datac(gnd),
	.datad(\lsm_block|dummy_ir8_in [3]),
	.cin(gnd),
	.combout(\mux1|output[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|output[3]~7 .lut_mask = 16'hEE22;
defparam \mux1|output[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y16_N15
dffeas \ir8_reg|dout[3] (
	.clk(\clk~input_o ),
	.d(\mux1|output[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir8_reg|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir8_reg|dout[3] .is_wysiwyg = "true";
defparam \ir8_reg|dout[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \imm_ir_8[2]~input (
	.i(imm_ir_8[2]),
	.ibar(gnd),
	.o(\imm_ir_8[2]~input_o ));
// synopsys translate_off
defparam \imm_ir_8[2]~input .bus_hold = "false";
defparam \imm_ir_8[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N22
cycloneive_lcell_comb \mux1|output[2]~4 (
// Equation(s):
// \mux1|output[2]~4_combout  = (\lsm_block|mux_select~combout  & ((\lsm_block|dummy_ir8_in [2]))) # (!\lsm_block|mux_select~combout  & (\imm_ir_8[2]~input_o ))

	.dataa(\imm_ir_8[2]~input_o ),
	.datab(gnd),
	.datac(\lsm_block|mux_select~combout ),
	.datad(\lsm_block|dummy_ir8_in [2]),
	.cin(gnd),
	.combout(\mux1|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|output[2]~4 .lut_mask = 16'hFA0A;
defparam \mux1|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y16_N23
dffeas \ir8_reg|dout[2] (
	.clk(\clk~input_o ),
	.d(\mux1|output[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir8_reg|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir8_reg|dout[2] .is_wysiwyg = "true";
defparam \ir8_reg|dout[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \imm_ir_8[0]~input (
	.i(imm_ir_8[0]),
	.ibar(gnd),
	.o(\imm_ir_8[0]~input_o ));
// synopsys translate_off
defparam \imm_ir_8[0]~input .bus_hold = "false";
defparam \imm_ir_8[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N20
cycloneive_lcell_comb \lsm_block|ir8_in[0]~5 (
// Equation(s):
// \lsm_block|ir8_in[0]~5_combout  = (\ir8_reg|dout [0] & (((!\lsm_block|pe|y[1]~7_combout ) # (!\lsm_block|pe|y[0]~10_combout )) # (!\lsm_block|ir8_in[0]~4_combout )))

	.dataa(\lsm_block|ir8_in[0]~4_combout ),
	.datab(\ir8_reg|dout [0]),
	.datac(\lsm_block|pe|y[0]~10_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[0]~5 .lut_mask = 16'h4CCC;
defparam \lsm_block|ir8_in[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N26
cycloneive_lcell_comb \lsm_block|ir8_in[0]~7 (
// Equation(s):
// \lsm_block|ir8_in[0]~7_combout  = (\lsm_block|ir8_in[0]~2_combout ) # ((\lsm_block|pe|y[0]~10_combout  & (\lsm_block|ir8_in[0]~6_combout  & \lsm_block|pe|y[1]~7_combout )))

	.dataa(\lsm_block|ir8_in[0]~2_combout ),
	.datab(\lsm_block|pe|y[0]~10_combout ),
	.datac(\lsm_block|ir8_in[0]~6_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[0]~7 .lut_mask = 16'hEAAA;
defparam \lsm_block|ir8_in[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N6
cycloneive_lcell_comb \lsm_block|dummy_ir8_in[0] (
// Equation(s):
// \lsm_block|dummy_ir8_in [0] = (\lsm_block|ir8_in[0]~7_combout  & (\lsm_block|ir8_in[0]~5_combout )) # (!\lsm_block|ir8_in[0]~7_combout  & ((\lsm_block|dummy_ir8_in [0])))

	.dataa(\lsm_block|ir8_in[0]~5_combout ),
	.datab(gnd),
	.datac(\lsm_block|ir8_in[0]~7_combout ),
	.datad(\lsm_block|dummy_ir8_in [0]),
	.cin(gnd),
	.combout(\lsm_block|dummy_ir8_in [0]),
	.cout());
// synopsys translate_off
defparam \lsm_block|dummy_ir8_in[0] .lut_mask = 16'hAFA0;
defparam \lsm_block|dummy_ir8_in[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N4
cycloneive_lcell_comb \mux1|output[0]~5 (
// Equation(s):
// \mux1|output[0]~5_combout  = (\lsm_block|mux_select~combout  & ((\lsm_block|dummy_ir8_in [0]))) # (!\lsm_block|mux_select~combout  & (\imm_ir_8[0]~input_o ))

	.dataa(gnd),
	.datab(\lsm_block|mux_select~combout ),
	.datac(\imm_ir_8[0]~input_o ),
	.datad(\lsm_block|dummy_ir8_in [0]),
	.cin(gnd),
	.combout(\mux1|output[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|output[0]~5 .lut_mask = 16'hFC30;
defparam \mux1|output[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y16_N5
dffeas \ir8_reg|dout[0] (
	.clk(\clk~input_o ),
	.d(\mux1|output[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir8_reg|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir8_reg|dout[0] .is_wysiwyg = "true";
defparam \ir8_reg|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N28
cycloneive_lcell_comb \lsm_block|pe|y~8 (
// Equation(s):
// \lsm_block|pe|y~8_combout  = (\ir8_reg|dout [1]) # ((\ir8_reg|dout [3]) # ((\ir8_reg|dout [2]) # (\ir8_reg|dout [0])))

	.dataa(\ir8_reg|dout [1]),
	.datab(\ir8_reg|dout [3]),
	.datac(\ir8_reg|dout [2]),
	.datad(\ir8_reg|dout [0]),
	.cin(gnd),
	.combout(\lsm_block|pe|y~8_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y~8 .lut_mask = 16'hFFFE;
defparam \lsm_block|pe|y~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N18
cycloneive_lcell_comb \lsm_block|pe|y[0]~3 (
// Equation(s):
// \lsm_block|pe|y[0]~3_combout  = (!\ir8_reg|dout [5] & !\ir8_reg|dout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir8_reg|dout [5]),
	.datad(\ir8_reg|dout [7]),
	.cin(gnd),
	.combout(\lsm_block|pe|y[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y[0]~3 .lut_mask = 16'h000F;
defparam \lsm_block|pe|y[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N14
cycloneive_lcell_comb \lsm_block|pe|y[2]~9 (
// Equation(s):
// \lsm_block|pe|y[2]~9_combout  = (!\ir8_reg|dout [4] & (\lsm_block|pe|y~8_combout  & (!\ir8_reg|dout [6] & \lsm_block|pe|y[0]~3_combout )))

	.dataa(\ir8_reg|dout [4]),
	.datab(\lsm_block|pe|y~8_combout ),
	.datac(\ir8_reg|dout [6]),
	.datad(\lsm_block|pe|y[0]~3_combout ),
	.cin(gnd),
	.combout(\lsm_block|pe|y[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y[2]~9 .lut_mask = 16'h0400;
defparam \lsm_block|pe|y[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N6
cycloneive_lcell_comb \lsm_block|ir8_in[7]~23 (
// Equation(s):
// \lsm_block|ir8_in[7]~23_combout  = (!\reset~input_o  & (!\lsm_block|pe|y[2]~9_combout  & \lsm_block|lm_sm_process~0_combout ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\lsm_block|pe|y[2]~9_combout ),
	.datad(\lsm_block|lm_sm_process~0_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[7]~23 .lut_mask = 16'h0500;
defparam \lsm_block|ir8_in[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N28
cycloneive_lcell_comb \lsm_block|ir8_in[7]~24 (
// Equation(s):
// \lsm_block|ir8_in[7]~24_combout  = (\lsm_block|ir8_in[0]~2_combout ) # ((!\lsm_block|pe|y[0]~10_combout  & (\lsm_block|ir8_in[7]~23_combout  & !\lsm_block|pe|y[1]~7_combout )))

	.dataa(\lsm_block|pe|y[0]~10_combout ),
	.datab(\lsm_block|ir8_in[7]~23_combout ),
	.datac(\lsm_block|ir8_in[0]~2_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[7]~24 .lut_mask = 16'hF0F4;
defparam \lsm_block|ir8_in[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N10
cycloneive_lcell_comb \lsm_block|dummy_ir8_in[7] (
// Equation(s):
// \lsm_block|dummy_ir8_in [7] = (\lsm_block|ir8_in[7]~24_combout  & ((\lsm_block|ir8_in[7]~22_combout ))) # (!\lsm_block|ir8_in[7]~24_combout  & (\lsm_block|dummy_ir8_in [7]))

	.dataa(\lsm_block|dummy_ir8_in [7]),
	.datab(\lsm_block|ir8_in[7]~22_combout ),
	.datac(gnd),
	.datad(\lsm_block|ir8_in[7]~24_combout ),
	.cin(gnd),
	.combout(\lsm_block|dummy_ir8_in [7]),
	.cout());
// synopsys translate_off
defparam \lsm_block|dummy_ir8_in[7] .lut_mask = 16'hCCAA;
defparam \lsm_block|dummy_ir8_in[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N8
cycloneive_lcell_comb \lsm_block|lm_sm_process~3 (
// Equation(s):
// \lsm_block|lm_sm_process~3_combout  = (\lsm_block|dummy_ir8_in [4]) # ((\lsm_block|dummy_ir8_in [6]) # ((\lsm_block|dummy_ir8_in [5]) # (\lsm_block|dummy_ir8_in [7])))

	.dataa(\lsm_block|dummy_ir8_in [4]),
	.datab(\lsm_block|dummy_ir8_in [6]),
	.datac(\lsm_block|dummy_ir8_in [5]),
	.datad(\lsm_block|dummy_ir8_in [7]),
	.cin(gnd),
	.combout(\lsm_block|lm_sm_process~3_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|lm_sm_process~3 .lut_mask = 16'hFFFE;
defparam \lsm_block|lm_sm_process~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N6
cycloneive_lcell_comb \lsm_block|lm_sm_process~4 (
// Equation(s):
// \lsm_block|lm_sm_process~4_combout  = ((\lsm_block|lm_sm_process~3_combout ) # (\lsm_block|lm_sm_process~2_combout )) # (!\lsm_block|start~combout )

	.dataa(gnd),
	.datab(\lsm_block|start~combout ),
	.datac(\lsm_block|lm_sm_process~3_combout ),
	.datad(\lsm_block|lm_sm_process~2_combout ),
	.cin(gnd),
	.combout(\lsm_block|lm_sm_process~4_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|lm_sm_process~4 .lut_mask = 16'hFFF3;
defparam \lsm_block|lm_sm_process~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N4
cycloneive_lcell_comb \lsm_block|start~0 (
// Equation(s):
// \lsm_block|start~0_combout  = (!\reset~input_o  & (((!\lsm_block|start~combout  & \lsm_block|lm_sm_process~1_combout )) # (!\lsm_block|lm_sm_process~4_combout )))

	.dataa(\reset~input_o ),
	.datab(\lsm_block|start~combout ),
	.datac(\lsm_block|lm_sm_process~1_combout ),
	.datad(\lsm_block|lm_sm_process~4_combout ),
	.cin(gnd),
	.combout(\lsm_block|start~0_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|start~0 .lut_mask = 16'h1055;
defparam \lsm_block|start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N28
cycloneive_lcell_comb \lsm_block|start (
// Equation(s):
// \lsm_block|start~combout  = (\lsm_block|start~0_combout  & ((\lsm_block|lm_sm_process~4_combout ))) # (!\lsm_block|start~0_combout  & (\lsm_block|start~combout ))

	.dataa(gnd),
	.datab(\lsm_block|start~combout ),
	.datac(\lsm_block|start~0_combout ),
	.datad(\lsm_block|lm_sm_process~4_combout ),
	.cin(gnd),
	.combout(\lsm_block|start~combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|start .lut_mask = 16'hFC0C;
defparam \lsm_block|start .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
cycloneive_lcell_comb \lsm_block|lm_sm_process~0 (
// Equation(s):
// \lsm_block|lm_sm_process~0_combout  = (!\op_code[3]~input_o  & (\op_code[2]~input_o  & (\op_code[1]~input_o  & \lsm_block|start~combout )))

	.dataa(\op_code[3]~input_o ),
	.datab(\op_code[2]~input_o ),
	.datac(\op_code[1]~input_o ),
	.datad(\lsm_block|start~combout ),
	.cin(gnd),
	.combout(\lsm_block|lm_sm_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|lm_sm_process~0 .lut_mask = 16'h4000;
defparam \lsm_block|lm_sm_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N26
cycloneive_lcell_comb \lsm_block|ir8_in[6]~20 (
// Equation(s):
// \lsm_block|ir8_in[6]~20_combout  = (\ir8_reg|dout [6] & ((!\lsm_block|pe|y[0]~10_combout ) # (!\lsm_block|lm_sm_process~0_combout )))

	.dataa(gnd),
	.datab(\lsm_block|lm_sm_process~0_combout ),
	.datac(\ir8_reg|dout [6]),
	.datad(\lsm_block|pe|y[0]~10_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[6]~20 .lut_mask = 16'h30F0;
defparam \lsm_block|ir8_in[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N26
cycloneive_lcell_comb \lsm_block|ir8_in[6]~21 (
// Equation(s):
// \lsm_block|ir8_in[6]~21_combout  = (\lsm_block|ir8_in[4]~15_combout  & (((\ir8_reg|dout [6] & !\ir8_reg|dout [7])) # (!\lsm_block|start~combout )))

	.dataa(\lsm_block|start~combout ),
	.datab(\lsm_block|ir8_in[4]~15_combout ),
	.datac(\ir8_reg|dout [6]),
	.datad(\ir8_reg|dout [7]),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[6]~21 .lut_mask = 16'h44C4;
defparam \lsm_block|ir8_in[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneive_lcell_comb \lsm_block|dummy_ir8_in[6] (
// Equation(s):
// \lsm_block|dummy_ir8_in [6] = (\lsm_block|ir8_in[6]~21_combout  & (\lsm_block|ir8_in[6]~20_combout )) # (!\lsm_block|ir8_in[6]~21_combout  & ((\lsm_block|dummy_ir8_in [6])))

	.dataa(gnd),
	.datab(\lsm_block|ir8_in[6]~20_combout ),
	.datac(\lsm_block|dummy_ir8_in [6]),
	.datad(\lsm_block|ir8_in[6]~21_combout ),
	.cin(gnd),
	.combout(\lsm_block|dummy_ir8_in [6]),
	.cout());
// synopsys translate_off
defparam \lsm_block|dummy_ir8_in[6] .lut_mask = 16'hCCF0;
defparam \lsm_block|dummy_ir8_in[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneive_lcell_comb \mux1|output[6]~0 (
// Equation(s):
// \mux1|output[6]~0_combout  = (\lsm_block|mux_select~combout  & ((\lsm_block|dummy_ir8_in [6]))) # (!\lsm_block|mux_select~combout  & (\imm_ir_8[6]~input_o ))

	.dataa(\imm_ir_8[6]~input_o ),
	.datab(gnd),
	.datac(\lsm_block|mux_select~combout ),
	.datad(\lsm_block|dummy_ir8_in [6]),
	.cin(gnd),
	.combout(\mux1|output[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|output[6]~0 .lut_mask = 16'hFA0A;
defparam \mux1|output[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y16_N17
dffeas \ir8_reg|dout[6] (
	.clk(\clk~input_o ),
	.d(\mux1|output[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir8_reg|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir8_reg|dout[6] .is_wysiwyg = "true";
defparam \ir8_reg|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N22
cycloneive_lcell_comb \lsm_block|pe|y[1]~5 (
// Equation(s):
// \lsm_block|pe|y[1]~5_combout  = (!\ir8_reg|dout [7] & !\ir8_reg|dout [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir8_reg|dout [7]),
	.datad(\ir8_reg|dout [6]),
	.cin(gnd),
	.combout(\lsm_block|pe|y[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y[1]~5 .lut_mask = 16'h000F;
defparam \lsm_block|pe|y[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N10
cycloneive_lcell_comb \lsm_block|pe|y[1]~6 (
// Equation(s):
// \lsm_block|pe|y[1]~6_combout  = (!\ir8_reg|dout [3] & (!\ir8_reg|dout [2] & ((\ir8_reg|dout [1]) # (\ir8_reg|dout [0]))))

	.dataa(\ir8_reg|dout [1]),
	.datab(\ir8_reg|dout [3]),
	.datac(\ir8_reg|dout [2]),
	.datad(\ir8_reg|dout [0]),
	.cin(gnd),
	.combout(\lsm_block|pe|y[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y[1]~6 .lut_mask = 16'h0302;
defparam \lsm_block|pe|y[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneive_lcell_comb \lsm_block|pe|y[1]~7 (
// Equation(s):
// \lsm_block|pe|y[1]~7_combout  = (\lsm_block|pe|y[1]~5_combout  & ((\lsm_block|pe|y[1]~6_combout ) # ((\ir8_reg|dout [4]) # (\ir8_reg|dout [5]))))

	.dataa(\lsm_block|pe|y[1]~5_combout ),
	.datab(\lsm_block|pe|y[1]~6_combout ),
	.datac(\ir8_reg|dout [4]),
	.datad(\ir8_reg|dout [5]),
	.cin(gnd),
	.combout(\lsm_block|pe|y[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y[1]~7 .lut_mask = 16'hAAA8;
defparam \lsm_block|pe|y[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N2
cycloneive_lcell_comb \lsm_block|ir8_in[2]~10 (
// Equation(s):
// \lsm_block|ir8_in[2]~10_combout  = (\ir8_reg|dout [2] & ((\lsm_block|pe|y[1]~7_combout ) # ((!\lsm_block|pe|y[0]~10_combout ) # (!\lsm_block|ir8_in[0]~4_combout ))))

	.dataa(\lsm_block|pe|y[1]~7_combout ),
	.datab(\lsm_block|ir8_in[0]~4_combout ),
	.datac(\lsm_block|pe|y[0]~10_combout ),
	.datad(\ir8_reg|dout [2]),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[2]~10 .lut_mask = 16'hBF00;
defparam \lsm_block|ir8_in[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N24
cycloneive_lcell_comb \lsm_block|ir8_in[2]~11 (
// Equation(s):
// \lsm_block|ir8_in[2]~11_combout  = (\lsm_block|ir8_in[0]~2_combout ) # ((\lsm_block|ir8_in[0]~6_combout  & (\lsm_block|pe|y[0]~10_combout  & !\lsm_block|pe|y[1]~7_combout )))

	.dataa(\lsm_block|ir8_in[0]~6_combout ),
	.datab(\lsm_block|pe|y[0]~10_combout ),
	.datac(\lsm_block|ir8_in[0]~2_combout ),
	.datad(\lsm_block|pe|y[1]~7_combout ),
	.cin(gnd),
	.combout(\lsm_block|ir8_in[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|ir8_in[2]~11 .lut_mask = 16'hF0F8;
defparam \lsm_block|ir8_in[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N26
cycloneive_lcell_comb \lsm_block|dummy_ir8_in[2] (
// Equation(s):
// \lsm_block|dummy_ir8_in [2] = (\lsm_block|ir8_in[2]~11_combout  & (\lsm_block|ir8_in[2]~10_combout )) # (!\lsm_block|ir8_in[2]~11_combout  & ((\lsm_block|dummy_ir8_in [2])))

	.dataa(\lsm_block|ir8_in[2]~10_combout ),
	.datab(gnd),
	.datac(\lsm_block|dummy_ir8_in [2]),
	.datad(\lsm_block|ir8_in[2]~11_combout ),
	.cin(gnd),
	.combout(\lsm_block|dummy_ir8_in [2]),
	.cout());
// synopsys translate_off
defparam \lsm_block|dummy_ir8_in[2] .lut_mask = 16'hAAF0;
defparam \lsm_block|dummy_ir8_in[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N24
cycloneive_lcell_comb \lsm_block|lm_sm_process~2 (
// Equation(s):
// \lsm_block|lm_sm_process~2_combout  = (\lsm_block|dummy_ir8_in [2]) # ((\lsm_block|dummy_ir8_in [1]) # ((\lsm_block|dummy_ir8_in [0]) # (\lsm_block|dummy_ir8_in [3])))

	.dataa(\lsm_block|dummy_ir8_in [2]),
	.datab(\lsm_block|dummy_ir8_in [1]),
	.datac(\lsm_block|dummy_ir8_in [0]),
	.datad(\lsm_block|dummy_ir8_in [3]),
	.cin(gnd),
	.combout(\lsm_block|lm_sm_process~2_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|lm_sm_process~2 .lut_mask = 16'hFFFE;
defparam \lsm_block|lm_sm_process~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N14
cycloneive_lcell_comb \lsm_block|comb~4 (
// Equation(s):
// \lsm_block|comb~4_combout  = (!\reset~input_o  & ((\lsm_block|lm_sm_process~2_combout ) # ((\lsm_block|lm_sm_process~3_combout ) # (!\lsm_block|start~combout ))))

	.dataa(\lsm_block|lm_sm_process~2_combout ),
	.datab(\lsm_block|lm_sm_process~3_combout ),
	.datac(\reset~input_o ),
	.datad(\lsm_block|start~combout ),
	.cin(gnd),
	.combout(\lsm_block|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|comb~4 .lut_mask = 16'h0E0F;
defparam \lsm_block|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N16
cycloneive_lcell_comb \lsm_block|comb~5 (
// Equation(s):
// \lsm_block|comb~5_combout  = ((\lsm_block|start~combout ) # ((\reset~input_o ) # (!\lsm_block|lm_sm_process~4_combout ))) # (!\lsm_block|lm_sm_process~1_combout )

	.dataa(\lsm_block|lm_sm_process~1_combout ),
	.datab(\lsm_block|start~combout ),
	.datac(\reset~input_o ),
	.datad(\lsm_block|lm_sm_process~4_combout ),
	.cin(gnd),
	.combout(\lsm_block|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|comb~5 .lut_mask = 16'hFDFF;
defparam \lsm_block|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N28
cycloneive_lcell_comb \lsm_block|mux_select (
// Equation(s):
// \lsm_block|mux_select~combout  = (\lsm_block|comb~4_combout  & ((\lsm_block|mux_select~combout ) # (!\lsm_block|comb~5_combout )))

	.dataa(\lsm_block|comb~4_combout ),
	.datab(gnd),
	.datac(\lsm_block|comb~5_combout ),
	.datad(\lsm_block|mux_select~combout ),
	.cin(gnd),
	.combout(\lsm_block|mux_select~combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|mux_select .lut_mask = 16'hAA0A;
defparam \lsm_block|mux_select .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \imm_ir_8[7]~input (
	.i(imm_ir_8[7]),
	.ibar(gnd),
	.o(\imm_ir_8[7]~input_o ));
// synopsys translate_off
defparam \imm_ir_8[7]~input .bus_hold = "false";
defparam \imm_ir_8[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N16
cycloneive_lcell_comb \mux1|output[7]~3 (
// Equation(s):
// \mux1|output[7]~3_combout  = (\lsm_block|mux_select~combout  & ((\lsm_block|dummy_ir8_in [7]))) # (!\lsm_block|mux_select~combout  & (\imm_ir_8[7]~input_o ))

	.dataa(gnd),
	.datab(\lsm_block|mux_select~combout ),
	.datac(\imm_ir_8[7]~input_o ),
	.datad(\lsm_block|dummy_ir8_in [7]),
	.cin(gnd),
	.combout(\mux1|output[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|output[7]~3 .lut_mask = 16'hFC30;
defparam \mux1|output[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y16_N17
dffeas \ir8_reg|dout[7] (
	.clk(\clk~input_o ),
	.d(\mux1|output[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir8_reg|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir8_reg|dout[7] .is_wysiwyg = "true";
defparam \ir8_reg|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N8
cycloneive_lcell_comb \lsm_block|pe|y[0]~2 (
// Equation(s):
// \lsm_block|pe|y[0]~2_combout  = (!\ir8_reg|dout [7] & ((\ir8_reg|dout [6]) # ((!\ir8_reg|dout [5] & \ir8_reg|dout [4]))))

	.dataa(\ir8_reg|dout [7]),
	.datab(\ir8_reg|dout [5]),
	.datac(\ir8_reg|dout [6]),
	.datad(\ir8_reg|dout [4]),
	.cin(gnd),
	.combout(\lsm_block|pe|y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y[0]~2 .lut_mask = 16'h5150;
defparam \lsm_block|pe|y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N24
cycloneive_lcell_comb \lsm_block|pe|y[0]~4 (
// Equation(s):
// \lsm_block|pe|y[0]~4_combout  = (!\ir8_reg|dout [3] & ((\ir8_reg|dout [2]) # ((!\ir8_reg|dout [1] & \ir8_reg|dout [0]))))

	.dataa(\ir8_reg|dout [1]),
	.datab(\ir8_reg|dout [3]),
	.datac(\ir8_reg|dout [2]),
	.datad(\ir8_reg|dout [0]),
	.cin(gnd),
	.combout(\lsm_block|pe|y[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y[0]~4 .lut_mask = 16'h3130;
defparam \lsm_block|pe|y[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y16_N20
cycloneive_lcell_comb \lsm_block|pe|y[0]~10 (
// Equation(s):
// \lsm_block|pe|y[0]~10_combout  = (\lsm_block|pe|y[0]~2_combout ) # ((!\ir8_reg|dout [7] & (!\ir8_reg|dout [5] & \lsm_block|pe|y[0]~4_combout )))

	.dataa(\ir8_reg|dout [7]),
	.datab(\ir8_reg|dout [5]),
	.datac(\lsm_block|pe|y[0]~2_combout ),
	.datad(\lsm_block|pe|y[0]~4_combout ),
	.cin(gnd),
	.combout(\lsm_block|pe|y[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|pe|y[0]~10 .lut_mask = 16'hF1F0;
defparam \lsm_block|pe|y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \op_code[0]~input (
	.i(op_code[0]),
	.ibar(gnd),
	.o(\op_code[0]~input_o ));
// synopsys translate_off
defparam \op_code[0]~input .bus_hold = "false";
defparam \op_code[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
cycloneive_lcell_comb \lsm_block|LM_address[2]~0 (
// Equation(s):
// \lsm_block|LM_address[2]~0_combout  = (!\op_code[0]~input_o  & (!\reset~input_o  & \lsm_block|lm_sm_process~0_combout ))

	.dataa(\op_code[0]~input_o ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\lsm_block|lm_sm_process~0_combout ),
	.cin(gnd),
	.combout(\lsm_block|LM_address[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|LM_address[2]~0 .lut_mask = 16'h0500;
defparam \lsm_block|LM_address[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \lsm_block|LM_address[2]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\lsm_block|LM_address[2]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\lsm_block|LM_address[2]~0clkctrl_outclk ));
// synopsys translate_off
defparam \lsm_block|LM_address[2]~0clkctrl .clock_type = "global clock";
defparam \lsm_block|LM_address[2]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \lsm_block|LM_address[0] (
// Equation(s):
// \lsm_block|LM_address [0] = (GLOBAL(\lsm_block|LM_address[2]~0clkctrl_outclk ) & (!\lsm_block|pe|y[0]~10_combout )) # (!GLOBAL(\lsm_block|LM_address[2]~0clkctrl_outclk ) & ((\lsm_block|LM_address [0])))

	.dataa(\lsm_block|pe|y[0]~10_combout ),
	.datab(\lsm_block|LM_address [0]),
	.datac(gnd),
	.datad(\lsm_block|LM_address[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\lsm_block|LM_address [0]),
	.cout());
// synopsys translate_off
defparam \lsm_block|LM_address[0] .lut_mask = 16'h55CC;
defparam \lsm_block|LM_address[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
cycloneive_lcell_comb \lsm_block|LM_address[1] (
// Equation(s):
// \lsm_block|LM_address [1] = (GLOBAL(\lsm_block|LM_address[2]~0clkctrl_outclk ) & (!\lsm_block|pe|y[1]~7_combout )) # (!GLOBAL(\lsm_block|LM_address[2]~0clkctrl_outclk ) & ((\lsm_block|LM_address [1])))

	.dataa(\lsm_block|pe|y[1]~7_combout ),
	.datab(gnd),
	.datac(\lsm_block|LM_address [1]),
	.datad(\lsm_block|LM_address[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\lsm_block|LM_address [1]),
	.cout());
// synopsys translate_off
defparam \lsm_block|LM_address[1] .lut_mask = 16'h55F0;
defparam \lsm_block|LM_address[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N4
cycloneive_lcell_comb \lsm_block|LM_address[2] (
// Equation(s):
// \lsm_block|LM_address [2] = (GLOBAL(\lsm_block|LM_address[2]~0clkctrl_outclk ) & (!\lsm_block|pe|y[2]~9_combout )) # (!GLOBAL(\lsm_block|LM_address[2]~0clkctrl_outclk ) & ((\lsm_block|LM_address [2])))

	.dataa(gnd),
	.datab(\lsm_block|pe|y[2]~9_combout ),
	.datac(\lsm_block|LM_address [2]),
	.datad(\lsm_block|LM_address[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\lsm_block|LM_address [2]),
	.cout());
// synopsys translate_off
defparam \lsm_block|LM_address[2] .lut_mask = 16'h33F0;
defparam \lsm_block|LM_address[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N26
cycloneive_lcell_comb \lsm_block|SM_address[2]~0 (
// Equation(s):
// \lsm_block|SM_address[2]~0_combout  = (\op_code[0]~input_o  & (!\reset~input_o  & \lsm_block|lm_sm_process~0_combout ))

	.dataa(\op_code[0]~input_o ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\lsm_block|lm_sm_process~0_combout ),
	.cin(gnd),
	.combout(\lsm_block|SM_address[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|SM_address[2]~0 .lut_mask = 16'h0A00;
defparam \lsm_block|SM_address[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \lsm_block|SM_address[2]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\lsm_block|SM_address[2]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\lsm_block|SM_address[2]~0clkctrl_outclk ));
// synopsys translate_off
defparam \lsm_block|SM_address[2]~0clkctrl .clock_type = "global clock";
defparam \lsm_block|SM_address[2]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneive_lcell_comb \lsm_block|SM_address[0] (
// Equation(s):
// \lsm_block|SM_address [0] = (GLOBAL(\lsm_block|SM_address[2]~0clkctrl_outclk ) & (!\lsm_block|pe|y[0]~10_combout )) # (!GLOBAL(\lsm_block|SM_address[2]~0clkctrl_outclk ) & ((\lsm_block|SM_address [0])))

	.dataa(gnd),
	.datab(\lsm_block|pe|y[0]~10_combout ),
	.datac(\lsm_block|SM_address [0]),
	.datad(\lsm_block|SM_address[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\lsm_block|SM_address [0]),
	.cout());
// synopsys translate_off
defparam \lsm_block|SM_address[0] .lut_mask = 16'h33F0;
defparam \lsm_block|SM_address[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneive_lcell_comb \lsm_block|SM_address[1] (
// Equation(s):
// \lsm_block|SM_address [1] = (GLOBAL(\lsm_block|SM_address[2]~0clkctrl_outclk ) & ((!\lsm_block|pe|y[1]~7_combout ))) # (!GLOBAL(\lsm_block|SM_address[2]~0clkctrl_outclk ) & (\lsm_block|SM_address [1]))

	.dataa(\lsm_block|SM_address [1]),
	.datab(gnd),
	.datac(\lsm_block|pe|y[1]~7_combout ),
	.datad(\lsm_block|SM_address[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\lsm_block|SM_address [1]),
	.cout());
// synopsys translate_off
defparam \lsm_block|SM_address[1] .lut_mask = 16'h0FAA;
defparam \lsm_block|SM_address[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N18
cycloneive_lcell_comb \lsm_block|SM_address[2] (
// Equation(s):
// \lsm_block|SM_address [2] = (GLOBAL(\lsm_block|SM_address[2]~0clkctrl_outclk ) & ((!\lsm_block|pe|y[2]~9_combout ))) # (!GLOBAL(\lsm_block|SM_address[2]~0clkctrl_outclk ) & (\lsm_block|SM_address [2]))

	.dataa(gnd),
	.datab(\lsm_block|SM_address [2]),
	.datac(\lsm_block|pe|y[2]~9_combout ),
	.datad(\lsm_block|SM_address[2]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\lsm_block|SM_address [2]),
	.cout());
// synopsys translate_off
defparam \lsm_block|SM_address[2] .lut_mask = 16'h0FCC;
defparam \lsm_block|SM_address[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N0
cycloneive_lcell_comb \counter1|temp~0 (
// Equation(s):
// \counter1|temp~0_combout  = (!\reset~input_o  & !\counter1|temp [0])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\counter1|temp [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|temp~0 .lut_mask = 16'h0505;
defparam \counter1|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N10
cycloneive_lcell_comb \lsm_block|counter_start (
// Equation(s):
// \lsm_block|counter_start~combout  = (\lsm_block|comb~4_combout  & ((\lsm_block|counter_start~combout ) # (!\lsm_block|comb~5_combout )))

	.dataa(gnd),
	.datab(\lsm_block|comb~5_combout ),
	.datac(\lsm_block|comb~4_combout ),
	.datad(\lsm_block|counter_start~combout ),
	.cin(gnd),
	.combout(\lsm_block|counter_start~combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|counter_start .lut_mask = 16'hF030;
defparam \lsm_block|counter_start .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N30
cycloneive_lcell_comb \counter1|temp[0]~1 (
// Equation(s):
// \counter1|temp[0]~1_combout  = (\reset~input_o ) # (\lsm_block|counter_start~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\lsm_block|counter_start~combout ),
	.cin(gnd),
	.combout(\counter1|temp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|temp[0]~1 .lut_mask = 16'hFFF0;
defparam \counter1|temp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y16_N1
dffeas \counter1|temp[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter1|temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter1|temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|temp[0] .is_wysiwyg = "true";
defparam \counter1|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N20
cycloneive_lcell_comb \counter1|temp~2 (
// Equation(s):
// \counter1|temp~2_combout  = (!\reset~input_o  & (\counter1|temp [1] $ (!\counter1|temp [0])))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\counter1|temp [1]),
	.datad(\counter1|temp [0]),
	.cin(gnd),
	.combout(\counter1|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|temp~2 .lut_mask = 16'h5005;
defparam \counter1|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y16_N21
dffeas \counter1|temp[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter1|temp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter1|temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|temp[1] .is_wysiwyg = "true";
defparam \counter1|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N12
cycloneive_lcell_comb \counter1|temp~3 (
// Equation(s):
// \counter1|temp~3_combout  = (!\reset~input_o  & (\counter1|temp [2] $ (((!\counter1|temp [1] & !\counter1|temp [0])))))

	.dataa(\reset~input_o ),
	.datab(\counter1|temp [1]),
	.datac(\counter1|temp [2]),
	.datad(\counter1|temp [0]),
	.cin(gnd),
	.combout(\counter1|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|temp~3 .lut_mask = 16'h5041;
defparam \counter1|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y16_N13
dffeas \counter1|temp[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter1|temp~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter1|temp[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|temp[2] .is_wysiwyg = "true";
defparam \counter1|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N18
cycloneive_lcell_comb \lsm_block|en_PC (
// Equation(s):
// \lsm_block|en_PC~combout  = (\lsm_block|comb~5_combout  & ((\lsm_block|en_PC~combout ) # (!\lsm_block|comb~4_combout )))

	.dataa(gnd),
	.datab(\lsm_block|comb~5_combout ),
	.datac(\lsm_block|comb~4_combout ),
	.datad(\lsm_block|en_PC~combout ),
	.cin(gnd),
	.combout(\lsm_block|en_PC~combout ),
	.cout());
// synopsys translate_off
defparam \lsm_block|en_PC .lut_mask = 16'hCC0C;
defparam \lsm_block|en_PC .sum_lutc_input = "datac";
// synopsys translate_on

assign LM_address[0] = \LM_address[0]~output_o ;

assign LM_address[1] = \LM_address[1]~output_o ;

assign LM_address[2] = \LM_address[2]~output_o ;

assign SM_address[0] = \SM_address[0]~output_o ;

assign SM_address[1] = \SM_address[1]~output_o ;

assign SM_address[2] = \SM_address[2]~output_o ;

assign op2[0] = \op2[0]~output_o ;

assign op2[1] = \op2[1]~output_o ;

assign op2[2] = \op2[2]~output_o ;

assign en_IFID = \en_IFID~output_o ;

assign en_PC = \en_PC~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
