{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "xlconstant_0": "",
      "ethernet_mac_hub_0": "",
      "udp_matlab_axi_master_0": "",
      "proc_sys_reset_0": "",
      "mig_7series_0": ""
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0"
      },
      "ethernet_mac_hub_0": {
        "vlnv": "mathworks.com:ip:ethernet_mac_hub:1.0",
        "xci_name": "design_1_ethernet_mac_hub_0_0"
      },
      "udp_matlab_axi_master_0": {
        "vlnv": "mathworks.com:ip:udp_matlab_axi_master:1.0",
        "xci_name": "design_1_udp_matlab_axi_master_0_0"
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0"
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "design_1_mig_7series_0_0"
      }
    },
    "addressing": {
      "/udp_matlab_axi_master_0": {
        "address_spaces": {
          "axi4m": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}