-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Thu May  4 17:51:35 2023
-- Host        : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ PWM_BLOCK_BlockRamDummy_0_0_sim_netlist.vhdl
-- Design      : PWM_BLOCK_BlockRamDummy_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    Port_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_23 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_24 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_25 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_26 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_27 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_30 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_31 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "PWM_BLOCK_BlockRamDummy_0_0,BlockRamDummy,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "BlockRamDummy,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
begin
end STRUCTURE;
