Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/Mahmoud/Desktop/LockDetector/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to C:/Users/Mahmoud/Desktop/LockDetector/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ProgrammingBlock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProgrammingBlock.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProgrammingBlock"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : ProgrammingBlock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : ProgrammingBlock.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Mahmoud/Desktop/LockDetector/ProgrammingBlock.vhd" in Library work.
Entity <ProgrammingBlock> compiled.
Entity <ProgrammingBlock> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ProgrammingBlock> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ProgrammingBlock> in library <work> (Architecture <Behavioral>).
Entity <ProgrammingBlock> analyzed. Unit <ProgrammingBlock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ProgrammingBlock>.
    Related source file is "C:/Users/Mahmoud/Desktop/LockDetector/ProgrammingBlock.vhd".
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | mode (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit comparator equal for signal <currentState$cmp_eq0000> created at line 81.
    Found 3-bit comparator equal for signal <currentState$cmp_eq0001> created at line 81.
    Found 3-bit comparator equal for signal <currentState$cmp_eq0002> created at line 81.
    Found 3-bit comparator equal for signal <currentState$cmp_eq0003> created at line 105.
    Found 3-bit comparator equal for signal <currentState$cmp_eq0004> created at line 105.
    Found 3-bit comparator equal for signal <currentState$cmp_eq0005> created at line 105.
    Found 3-bit register for signal <first>.
    Found 3-bit register for signal <lcd>.
    Found 3-bit register for signal <second>.
    Found 3-bit register for signal <third>.
    Found 3-bit comparator not equal for signal <third$cmp_ne0000> created at line 105.
    Found 3-bit comparator not equal for signal <third$cmp_ne0001> created at line 105.
    Found 3-bit comparator not equal for signal <third$cmp_ne0002> created at line 105.
    Found 3-bit register for signal <x1>.
    Found 3-bit register for signal <x2>.
    Found 3-bit register for signal <x3>.
    Found 3-bit register for signal <xn1>.
    Found 3-bit register for signal <xn2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <ProgrammingBlock> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 3-bit register                                        : 9
# Comparators                                          : 9
 3-bit comparator equal                                : 6
 3-bit comparator not equal                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <currentState/FSM> on signal <currentState[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0100  | 0110
 0101  | 0111
 0110  | 0101
 0111  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31
# Comparators                                          : 9
 3-bit comparator equal                                : 6
 3-bit comparator not equal                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ProgrammingBlock> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProgrammingBlock, actual ratio is 1.
FlipFlop currentState_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ProgrammingBlock.ngr
Top Level Output File Name         : ProgrammingBlock
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 51
#      INV                         : 1
#      LUT2                        : 2
#      LUT2_L                      : 2
#      LUT3                        : 10
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 24
#      LUT4_D                      : 3
#      LUT4_L                      : 5
#      MUXF5                       : 1
# FlipFlops/Latches                : 32
#      FDC                         : 7
#      FDE                         : 24
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       28  out of   1920     1%  
 Number of Slice Flip Flops:             32  out of   3840     0%  
 Number of 4 input LUTs:                 50  out of   3840     1%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    173     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------+----------------------------+-------+
Control Signal                                               | Buffer(FF name)            | Load  |
-------------------------------------------------------------+----------------------------+-------+
currentState_FSM_Acst_inv(currentState_FSM_Acst_inv1_INV_0:O)| NONE(currentState_FSM_FFd4)| 8     |
-------------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.692ns (Maximum Frequency: 149.432MHz)
   Minimum input arrival time before clock: 7.202ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.692ns (frequency: 149.432MHz)
  Total number of paths / destination ports: 436 / 41
-------------------------------------------------------------------------
Delay:               6.692ns (Levels of Logic = 5)
  Source:            xn1_2 (FF)
  Destination:       lcd_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xn1_2 to lcd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.996  xn1_2 (xn1_2)
     LUT4:I1->O            4   0.551   1.256  third_and0000153 (third_and0000153)
     LUT3:I0->O            1   0.551   0.000  third_and00001158_SW2_F (N22)
     MUXF5:I0->O           1   0.360   0.827  third_and00001158_SW2 (N12)
     LUT4_L:I3->LO         1   0.551   0.126  lcd_mux0001<0>14 (lcd_mux0001<0>14)
     LUT4:I3->O            1   0.551   0.000  lcd_mux0001<0>72 (lcd_mux0001<0>)
     FDP:D                     0.203          lcd_0
    ----------------------------------------
    Total                      6.692ns (3.487ns logic, 3.205ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 96 / 47
-------------------------------------------------------------------------
Offset:              7.202ns (Levels of Logic = 6)
  Source:            input<0> (PAD)
  Destination:       lcd_0 (FF)
  Destination Clock: clk rising

  Data Path: input<0> to lcd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.405  input_0_IBUF (input_0_IBUF)
     LUT4:I0->O            4   0.551   1.256  third_and0000153 (third_and0000153)
     LUT3:I0->O            1   0.551   0.000  third_and00001158_SW2_F (N22)
     MUXF5:I0->O           1   0.360   0.827  third_and00001158_SW2 (N12)
     LUT4_L:I3->LO         1   0.551   0.126  lcd_mux0001<0>14 (lcd_mux0001<0>14)
     LUT4:I3->O            1   0.551   0.000  lcd_mux0001<0>72 (lcd_mux0001<0>)
     FDP:D                     0.203          lcd_0
    ----------------------------------------
    Total                      7.202ns (3.588ns logic, 3.614ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            first_0 (FF)
  Destination:       firstNum<0> (PAD)
  Source Clock:      clk rising

  Data Path: first_0 to firstNum<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.720   0.907  first_0 (first_0)
     OBUF:I->O                 5.644          firstNum_0_OBUF (firstNum<0>)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.91 secs
 
--> 

Total memory usage is 186416 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

