

================================================================
== Vivado HLS Report for 'sha512_update_128'
================================================================
* Date:           Sat Jun  3 22:30:19 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |                                  |                       |   Latency   |   Interval  | Pipeline|
        |             Instance             |         Module        |  min |  max |  min |  max |   Type  |
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |grp_sha512_compress_128_fu_306    |sha512_compress_128    |  1199|  1199|  1199|  1199|   none  |
        |grp_sha512_compress_128_1_fu_362  |sha512_compress_128_1  |  1279|  1279|  1279|  1279|   none  |
        +----------------------------------+-----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     333|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       20|      -|    2608|   14400|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     589|    -|
|Register         |        -|      -|    1106|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       21|      0|    3714|   15322|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_sha512_compress_128_fu_306    |sha512_compress_128    |       10|      0|  1253|  7181|
    |grp_sha512_compress_128_1_fu_362  |sha512_compress_128_1  |       10|      0|  1355|  7219|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |       20|      0|  2608| 14400|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |temp_buf_U  |sha512_update_32_hbi  |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |grp_fu_212_p2      |     +    |      0|  0|  71|          64|          64|
    |grp_fu_287_p2      |     -    |      0|  0|  71|          64|          64|
    |or_cond_fu_441_p2  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_341_p2      |   icmp   |      0|  0|  32|          64|          64|
    |icmp_fu_346_p2     |   icmp   |      0|  0|  29|          57|           1|
    |tmp_15_fu_351_p2   |   icmp   |      0|  0|  32|          64|          64|
    |tmp_fu_335_p2      |   icmp   |      0|  0|  32|          64|           8|
    |n_fu_446_p3        |  select  |      0|  0|  64|           1|          64|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 333|         379|         330|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  97|         20|    1|         20|
    |ap_return_0           |   9|          2|   64|        128|
    |ap_return_1           |   9|          2|   64|        128|
    |grp_fu_212_p0         |  44|          9|   64|        576|
    |grp_fu_212_p1         |  47|         10|   64|        640|
    |grp_fu_287_p0         |  15|          3|   64|        192|
    |grp_fu_287_p1         |  15|          3|   64|        192|
    |grp_fu_341_p0         |  38|          7|   64|        448|
    |grp_fu_341_p1         |  27|          5|   64|        320|
    |i_reg_161             |   9|          2|   64|        128|
    |in_r_address0         |  15|          3|    7|         21|
    |in_r_ce0              |  15|          3|    1|          3|
    |inlen_fu_76           |  21|          4|   64|        256|
    |md_buf_address0       |  21|          4|    7|         28|
    |md_buf_d0             |  15|          3|    8|         24|
    |md_curlen_fu_84       |  15|          3|   64|        192|
    |md_length_fu_80       |   9|          2|   64|        128|
    |md_state_address0     |  15|          3|    3|          9|
    |md_state_ce0          |  15|          3|    1|          3|
    |md_state_d0           |  15|          3|   64|        192|
    |md_state_we0          |  15|          3|    1|          3|
    |p_01_idx_fu_72        |  15|          3|   64|        192|
    |reg_194               |  15|          3|   64|        192|
    |reg_203               |  15|          3|   64|        192|
    |temp_buf_address0     |  21|          4|    7|         28|
    |temp_buf_ce0          |  15|          3|    1|          3|
    |temp_buf_ce1          |   9|          2|    1|          2|
    |temp_index_1_reg_183  |   9|          2|    8|         16|
    |temp_index_reg_172    |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 589|        119| 1078|       4272|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  19|   0|   19|          0|
    |ap_reg_grp_sha512_compress_128_1_fu_362_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_sha512_compress_128_fu_306_ap_start    |   1|   0|    1|          0|
    |ap_return_0_preg                                  |  64|   0|   64|          0|
    |ap_return_1_preg                                  |  64|   0|   64|          0|
    |i_reg_161                                         |  64|   0|   64|          0|
    |inlen_4_reg_279                                   |  64|   0|   64|          0|
    |inlen_fu_76                                       |  64|   0|   64|          0|
    |inlen_load_reg_550                                |  64|   0|   64|          0|
    |md_curlen_fu_84                                   |  64|   0|   64|          0|
    |md_curlen_load_reg_565                            |  64|   0|   64|          0|
    |md_length_fu_80                                   |  64|   0|   64|          0|
    |md_length_load_reg_559                            |  64|   0|   64|          0|
    |n_reg_586                                         |  64|   0|   64|          0|
    |or_cond_reg_582                                   |   1|   0|    1|          0|
    |p_01_idx_fu_72                                    |  64|   0|   64|          0|
    |p_01_idx_load_reg_641                             |  64|   0|   64|          0|
    |reg_194                                           |  64|   0|   64|          0|
    |reg_203                                           |  64|   0|   64|          0|
    |reg_236                                           |  64|   0|   64|          0|
    |temp_index_1_reg_183                              |   8|   0|    8|          0|
    |temp_index_5_reg_221                              |   8|   0|    8|          0|
    |temp_index_reg_172                                |   8|   0|    8|          0|
    |tmp_12_reg_577                                    |   1|   0|    1|          0|
    |tmp_17_reg_611                                    |   1|   0|    1|          0|
    |tmp_19_reg_618                                    |   8|   0|   64|         56|
    |tmp_21_reg_631                                    |   8|   0|   64|         56|
    |tmp_24_reg_593                                    |   9|   0|    9|          0|
    |tmp_26_reg_606                                    |   9|   0|    9|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1106|   0| 1218|        112|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_done            | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_return_0        | out |   64| ap_ctrl_hs | sha512_update_128 | return value |
|ap_return_1        | out |   64| ap_ctrl_hs | sha512_update_128 | return value |
|md_length_read     |  in |   64|   ap_none  |   md_length_read  |    scalar    |
|md_state_address0  | out |    3|  ap_memory |      md_state     |     array    |
|md_state_ce0       | out |    1|  ap_memory |      md_state     |     array    |
|md_state_we0       | out |    1|  ap_memory |      md_state     |     array    |
|md_state_d0        | out |   64|  ap_memory |      md_state     |     array    |
|md_state_q0        |  in |   64|  ap_memory |      md_state     |     array    |
|md_curlen_read     |  in |   64|   ap_none  |   md_curlen_read  |    scalar    |
|md_buf_address0    | out |    7|  ap_memory |       md_buf      |     array    |
|md_buf_ce0         | out |    1|  ap_memory |       md_buf      |     array    |
|md_buf_we0         | out |    1|  ap_memory |       md_buf      |     array    |
|md_buf_d0          | out |    8|  ap_memory |       md_buf      |     array    |
|md_buf_q0          |  in |    8|  ap_memory |       md_buf      |     array    |
|in_r_address0      | out |    7|  ap_memory |        in_r       |     array    |
|in_r_ce0           | out |    1|  ap_memory |        in_r       |     array    |
|in_r_q0            |  in |    8|  ap_memory |        in_r       |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

