
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.10

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.05    0.39    0.99    1.19 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.39    0.00    1.19 ^ input_buffer_valid[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.19   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: north_in_data[0] (input port clocked by core_clock)
Endpoint: input_buffer[0][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v north_in_data[0] (in)
                                         north_in_data[0] (net)
                  0.00    0.00    0.20 v _1496_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _1496_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0005_ (net)
                  0.06    0.00    0.39 v input_buffer[0][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_buffer[0][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.05    0.39    0.99    1.19 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.39    0.00    1.19 ^ input_buffer_valid[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.19   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  8.84   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[28] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     8    0.09    0.37    0.51    0.51 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dest_id[1][2] (net)
                  0.37    0.00    0.51 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.05    0.18    0.12    0.63 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _1224_ (net)
                  0.18    0.00    0.63 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.17    0.85    0.53    1.17 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  0.85    0.00    1.17 ^ _1437_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.10    0.39    0.22    1.39 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1227_ (net)
                  0.39    0.00    1.39 v _1438_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.17    0.30    1.68 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1228_ (net)
                  0.17    0.00    1.68 v _1439_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    1.74 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1313_ (net)
                  0.07    0.00    1.74 ^ _2840_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.23    0.28    2.02 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1314_ (net)
                  0.23    0.00    2.02 ^ _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
    10    0.13    0.42    0.28    2.31 v _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0667_ (net)
                  0.42    0.00    2.31 v _2236_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.30    0.40    2.70 v _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0668_ (net)
                  0.30    0.00    2.70 v _2345_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.07    0.18    0.35    3.05 v _2345_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0758_ (net)
                  0.18    0.00    3.05 v _2351_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.18    3.24 ^ _2351_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0763_ (net)
                  0.25    0.00    3.24 ^ _2353_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.14    0.05    3.29 v _2353_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0765_ (net)
                  0.14    0.00    3.29 v _2355_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    3.51 v _2355_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0767_ (net)
                  0.08    0.00    3.51 v _2357_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    3.70 v _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         north_out_data[28] (net)
                  0.06    0.00    3.70 v north_out_data[28] (out)
                                  3.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                  6.10   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     5    0.05    0.39    0.99    1.19 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.39    0.00    1.19 ^ input_buffer_valid[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.19   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  8.84   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[28] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     8    0.09    0.37    0.51    0.51 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dest_id[1][2] (net)
                  0.37    0.00    0.51 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.05    0.18    0.12    0.63 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _1224_ (net)
                  0.18    0.00    0.63 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.17    0.85    0.53    1.17 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  0.85    0.00    1.17 ^ _1437_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.10    0.39    0.22    1.39 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1227_ (net)
                  0.39    0.00    1.39 v _1438_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.17    0.30    1.68 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1228_ (net)
                  0.17    0.00    1.68 v _1439_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    1.74 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1313_ (net)
                  0.07    0.00    1.74 ^ _2840_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.23    0.28    2.02 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1314_ (net)
                  0.23    0.00    2.02 ^ _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
    10    0.13    0.42    0.28    2.31 v _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0667_ (net)
                  0.42    0.00    2.31 v _2236_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.30    0.40    2.70 v _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0668_ (net)
                  0.30    0.00    2.70 v _2345_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.07    0.18    0.35    3.05 v _2345_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0758_ (net)
                  0.18    0.00    3.05 v _2351_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.18    3.24 ^ _2351_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0763_ (net)
                  0.25    0.00    3.24 ^ _2353_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.14    0.05    3.29 v _2353_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0765_ (net)
                  0.14    0.00    3.29 v _2355_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    3.51 v _2355_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0767_ (net)
                  0.08    0.00    3.51 v _2357_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    3.70 v _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         north_out_data[28] (net)
                  0.06    0.00    3.70 v north_out_data[28] (out)
                                  3.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                  6.10   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.25e-02   7.43e-03   9.70e-08   3.00e-02  47.2%
Combinational          2.24e-02   1.11e-02   3.38e-07   3.35e-02  52.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.49e-02   1.85e-02   4.35e-07   6.34e-02 100.0%
                          70.8%      29.2%       0.0%
