module top_module(
	output one);
	
	assign one = 1'b1; // Drive the output to logic high
endmodule
