<dec f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='685' type='llvm::MachineBasicBlock * llvm::MipsTargetLowering::emitAtomicCmpSwap(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * BB) const'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1358' u='c' c='_ZNK4llvm18MipsTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1360' u='c' c='_ZNK4llvm18MipsTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<def f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1835' ll='1890' type='llvm::MachineBasicBlock * llvm::MipsTargetLowering::emitAtomicCmpSwap(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * BB) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1830'>// Lower atomic compare and swap to a pseudo instruction, taking care to
// define a scratch register for the pseudo instruction&apos;s expansion. The
// instruction is expanded after the register allocator as to prevent
// the insertion of stores between the linked load and the store conditional.</doc>
