INFO: [VRFC 10-163] Analyzing VHDL file "/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
