<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v<br>
C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v<br>
C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\gowin_pll\gowin_pll.v<br>
C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\spi_slave.v<br>
C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\gw_jtag.v<br>
C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 15 07:56:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>TOP</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.433s, Peak memory usage = 501.453MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.119s, Peak memory usage = 501.453MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 501.453MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.055s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 501.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.118s, Peak memory usage = 501.453MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 501.453MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 501.453MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>393</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>356</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>432</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>94</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>268</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>76</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>522(446 LUT, 76 ALU) / 23040</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>393 / 23685</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23685</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>393 / 23685</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 56</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000</td>
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>187.705(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_dly_2_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_dly_2_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_28_s7/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/abs_diff_28_s7/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_24_s3/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_24_s3/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_24_s2/I0</td>
</tr>
<tr>
<td>3.743</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_dds_2/abs_diff_24_s2/F</td>
</tr>
<tr>
<td>4.118</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_25_s1/I0</td>
</tr>
<tr>
<td>4.644</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_25_s1/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_25_s0/I0</td>
</tr>
<tr>
<td>5.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_25_s0/F</td>
</tr>
<tr>
<td>5.920</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_7_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.631, 49.988%; route: 2.250, 42.745%; tC2Q: 0.382, 7.267%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_dly_8_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_dly_8_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_28_s6/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/abs_diff_28_s6/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_28_s3/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_dds_2/abs_diff_28_s3/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_28_s2/I0</td>
</tr>
<tr>
<td>3.743</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_dds_2/abs_diff_28_s2/F</td>
</tr>
<tr>
<td>4.118</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_26_s2/I0</td>
</tr>
<tr>
<td>4.644</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_dds_2/abs_diff_26_s2/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_23_s0/I1</td>
</tr>
<tr>
<td>5.535</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_23_s0/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_5_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.621, 49.892%; route: 2.250, 42.827%; tC2Q: 0.382, 7.281%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_dly_8_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_dly_8_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_28_s6/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/abs_diff_28_s6/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_28_s3/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_dds_2/abs_diff_28_s3/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_28_s2/I0</td>
</tr>
<tr>
<td>3.743</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_dds_2/abs_diff_28_s2/F</td>
</tr>
<tr>
<td>4.118</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_26_s2/I0</td>
</tr>
<tr>
<td>4.644</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_dds_2/abs_diff_26_s2/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_26_s0/I1</td>
</tr>
<tr>
<td>5.535</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_26_s0/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_8_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.621, 49.892%; route: 2.250, 42.827%; tC2Q: 0.382, 7.281%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_2/phase_acc_dly_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/ramp_wave_dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_dly_2_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_dly_2_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_28_s7/I0</td>
</tr>
<tr>
<td>1.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/abs_diff_28_s7/F</td>
</tr>
<tr>
<td>2.315</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_24_s3/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_24_s3/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_24_s2/I0</td>
</tr>
<tr>
<td>3.743</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_dds_2/abs_diff_24_s2/F</td>
</tr>
<tr>
<td>4.118</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_27_s1/I0</td>
</tr>
<tr>
<td>4.644</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/abs_diff_27_s1/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_27_s0/I1</td>
</tr>
<tr>
<td>5.535</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/abs_diff_27_s0/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_9_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_2/ramp_wave_dout_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.621, 49.892%; route: 2.250, 42.827%; tC2Q: 0.382, 7.281%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s19/I1</td>
</tr>
<tr>
<td>1.930</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s19/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s17/I1</td>
</tr>
<tr>
<td>2.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s17/F</td>
</tr>
<tr>
<td>3.197</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s16/I0</td>
</tr>
<tr>
<td>3.723</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s16/F</td>
</tr>
<tr>
<td>4.098</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s12/I1</td>
</tr>
<tr>
<td>4.614</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s12/F</td>
</tr>
<tr>
<td>4.989</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/F</td>
</tr>
<tr>
<td>5.890</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>191</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.601, 49.702%; route: 2.250, 42.990%; tC2Q: 0.382, 7.308%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
