
26_FreeRtos_Smphre.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003848  08003848  00013848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038bc  080038bc  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  080038bc  080038bc  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038bc  080038bc  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038bc  080038bc  000138bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038c0  080038c0  000138c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  080038c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
 10 .bss          000049b4  20000008  20000008  00020008  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200049bc  200049bc  00020008  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011525  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000250b  00000000  00000000  0003155d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f58  00000000  00000000  00033a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e40  00000000  00000000  000349c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000213f5  00000000  00000000  00035800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010b64  00000000  00000000  00056bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d28f8  00000000  00000000  00067759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013a051  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004018  00000000  00000000  0013a0a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000008 	.word	0x20000008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003830 	.word	0x08003830

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000000c 	.word	0x2000000c
 80001cc:	08003830 	.word	0x08003830

080001d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d0:	b480      	push	{r7}
 80001d2:	b083      	sub	sp, #12
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	4603      	mov	r3, r0
 80001d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001de:	2b00      	cmp	r3, #0
 80001e0:	db0b      	blt.n	80001fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001e2:	79fb      	ldrb	r3, [r7, #7]
 80001e4:	f003 021f 	and.w	r2, r3, #31
 80001e8:	4907      	ldr	r1, [pc, #28]	; (8000208 <__NVIC_EnableIRQ+0x38>)
 80001ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ee:	095b      	lsrs	r3, r3, #5
 80001f0:	2001      	movs	r0, #1
 80001f2:	fa00 f202 	lsl.w	r2, r0, r2
 80001f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001fa:	bf00      	nop
 80001fc:	370c      	adds	r7, #12
 80001fe:	46bd      	mov	sp, r7
 8000200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000204:	4770      	bx	lr
 8000206:	bf00      	nop
 8000208:	e000e100 	.word	0xe000e100

0800020c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800020c:	b480      	push	{r7}
 800020e:	b083      	sub	sp, #12
 8000210:	af00      	add	r7, sp, #0
 8000212:	4603      	mov	r3, r0
 8000214:	6039      	str	r1, [r7, #0]
 8000216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800021c:	2b00      	cmp	r3, #0
 800021e:	db0a      	blt.n	8000236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000220:	683b      	ldr	r3, [r7, #0]
 8000222:	b2da      	uxtb	r2, r3
 8000224:	490c      	ldr	r1, [pc, #48]	; (8000258 <__NVIC_SetPriority+0x4c>)
 8000226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800022a:	0112      	lsls	r2, r2, #4
 800022c:	b2d2      	uxtb	r2, r2
 800022e:	440b      	add	r3, r1
 8000230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000234:	e00a      	b.n	800024c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	b2da      	uxtb	r2, r3
 800023a:	4908      	ldr	r1, [pc, #32]	; (800025c <__NVIC_SetPriority+0x50>)
 800023c:	79fb      	ldrb	r3, [r7, #7]
 800023e:	f003 030f 	and.w	r3, r3, #15
 8000242:	3b04      	subs	r3, #4
 8000244:	0112      	lsls	r2, r2, #4
 8000246:	b2d2      	uxtb	r2, r2
 8000248:	440b      	add	r3, r1
 800024a:	761a      	strb	r2, [r3, #24]
}
 800024c:	bf00      	nop
 800024e:	370c      	adds	r7, #12
 8000250:	46bd      	mov	sp, r7
 8000252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000256:	4770      	bx	lr
 8000258:	e000e100 	.word	0xe000e100
 800025c:	e000ed00 	.word	0xe000ed00

08000260 <pa0_exti_init>:

#define GPIOAEN     (1U<<0)
#define SYSCFGEN     (1U<<14)

void pa0_exti_init(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000264:	b672      	cpsid	i
}
 8000266:	bf00      	nop
	/*Disable global interrupt */
	__disable_irq();

	/*Enable clock access for GPIOC */
	RCC->AHB1ENR |= GPIOAEN;
 8000268:	4b17      	ldr	r3, [pc, #92]	; (80002c8 <pa0_exti_init+0x68>)
 800026a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800026c:	4a16      	ldr	r2, [pc, #88]	; (80002c8 <pa0_exti_init+0x68>)
 800026e:	f043 0301 	orr.w	r3, r3, #1
 8000272:	6313      	str	r3, [r2, #48]	; 0x30

	/*Enable clock access SysCnfg */
	RCC->APB2ENR |= SYSCFGEN;
 8000274:	4b14      	ldr	r3, [pc, #80]	; (80002c8 <pa0_exti_init+0x68>)
 8000276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000278:	4a13      	ldr	r2, [pc, #76]	; (80002c8 <pa0_exti_init+0x68>)
 800027a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800027e:	6453      	str	r3, [r2, #68]	; 0x44

	/*Set PA0 as Input	 */
	GPIOA->MODER &=~(1U<<0);
 8000280:	4b12      	ldr	r3, [pc, #72]	; (80002cc <pa0_exti_init+0x6c>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a11      	ldr	r2, [pc, #68]	; (80002cc <pa0_exti_init+0x6c>)
 8000286:	f023 0301 	bic.w	r3, r3, #1
 800028a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<1);
 800028c:	4b0f      	ldr	r3, [pc, #60]	; (80002cc <pa0_exti_init+0x6c>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a0e      	ldr	r2, [pc, #56]	; (80002cc <pa0_exti_init+0x6c>)
 8000292:	f023 0302 	bic.w	r3, r3, #2
 8000296:	6013      	str	r3, [r2, #0]

	/*Select PORTA for EXTI0 */
	//SYSCFG->EXTICR[3] |= (1U<<5);

	/*UNMASK EXTI13 */
	EXTI->IMR |= (1U<<0);
 8000298:	4b0d      	ldr	r3, [pc, #52]	; (80002d0 <pa0_exti_init+0x70>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a0c      	ldr	r2, [pc, #48]	; (80002d0 <pa0_exti_init+0x70>)
 800029e:	f043 0301 	orr.w	r3, r3, #1
 80002a2:	6013      	str	r3, [r2, #0]

	/*Select falling edge trigger */
	EXTI->FTSR |= (1U<<0);
 80002a4:	4b0a      	ldr	r3, [pc, #40]	; (80002d0 <pa0_exti_init+0x70>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	4a09      	ldr	r2, [pc, #36]	; (80002d0 <pa0_exti_init+0x70>)
 80002aa:	f043 0301 	orr.w	r3, r3, #1
 80002ae:	60d3      	str	r3, [r2, #12]

	/*Enable EXTI3 line in NVIC */
	NVIC_SetPriority(EXTI0_IRQn, 5);
 80002b0:	2105      	movs	r1, #5
 80002b2:	2006      	movs	r0, #6
 80002b4:	f7ff ffaa 	bl	800020c <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);
 80002b8:	2006      	movs	r0, #6
 80002ba:	f7ff ff89 	bl	80001d0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80002be:	b662      	cpsie	i
}
 80002c0:	bf00      	nop

	/*Enable global interrupt */
	__enable_irq();
}
 80002c2:	bf00      	nop
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	40023800 	.word	0x40023800
 80002cc:	40020000 	.word	0x40020000
 80002d0:	40013c00 	.word	0x40013c00

080002d4 <led_init>:
#include "stm32f4xx.h"
#include "led.h"

void led_init()
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIODEN;
 80002d8:	4b11      	ldr	r3, [pc, #68]	; (8000320 <led_init+0x4c>)
 80002da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002dc:	4a10      	ldr	r2, [pc, #64]	; (8000320 <led_init+0x4c>)
 80002de:	f043 0308 	orr.w	r3, r3, #8
 80002e2:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOD->MODER |= (1U<<24);
 80002e4:	4b0f      	ldr	r3, [pc, #60]	; (8000324 <led_init+0x50>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a0e      	ldr	r2, [pc, #56]	; (8000324 <led_init+0x50>)
 80002ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002ee:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &=~(1U<<25);
 80002f0:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <led_init+0x50>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a0b      	ldr	r2, [pc, #44]	; (8000324 <led_init+0x50>)
 80002f6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80002fa:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (1U<<26);
 80002fc:	4b09      	ldr	r3, [pc, #36]	; (8000324 <led_init+0x50>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a08      	ldr	r2, [pc, #32]	; (8000324 <led_init+0x50>)
 8000302:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000306:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &=~(1U<<27);
 8000308:	4b06      	ldr	r3, [pc, #24]	; (8000324 <led_init+0x50>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a05      	ldr	r2, [pc, #20]	; (8000324 <led_init+0x50>)
 800030e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000312:	6013      	str	r3, [r2, #0]
}
 8000314:	bf00      	nop
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800
 8000324:	40020c00 	.word	0x40020c00

08000328 <led_toggle>:
	GPIOD->BSRR = (1U<<28);
	GPIOD->BSRR = (1U<<29);
}

void led_toggle()
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOD, LED_PIN);
 800032c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000330:	4804      	ldr	r0, [pc, #16]	; (8000344 <led_toggle+0x1c>)
 8000332:	f000 f986 	bl	8000642 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOD, LED_PIN1);
 8000336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800033a:	4802      	ldr	r0, [pc, #8]	; (8000344 <led_toggle+0x1c>)
 800033c:	f000 f981 	bl	8000642 <HAL_GPIO_TogglePin>
}
 8000340:	bf00      	nop
 8000342:	bd80      	pop	{r7, pc}
 8000344:	40020c00 	.word	0x40020c00

08000348 <Task1>:
#include "exti.h"

SemaphoreHandle_t BinarySem;

void Task1(void * argument)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		uart2_write_string("Task1 is running...\r\n");
 8000350:	4803      	ldr	r0, [pc, #12]	; (8000360 <Task1+0x18>)
 8000352:	f000 f913 	bl	800057c <uart2_write_string>
		vTaskDelay(pdMS_TO_TICKS(1000));
 8000356:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800035a:	f001 fc4b 	bl	8001bf4 <vTaskDelay>
		uart2_write_string("Task1 is running...\r\n");
 800035e:	e7f7      	b.n	8000350 <Task1+0x8>
 8000360:	08003848 	.word	0x08003848

08000364 <HandlerTask>:
	}
}

void HandlerTask(void * argument)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		xSemaphoreTake(BinarySem, portMAX_DELAY);
 800036c:	4b06      	ldr	r3, [pc, #24]	; (8000388 <HandlerTask+0x24>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	f04f 31ff 	mov.w	r1, #4294967295
 8000374:	4618      	mov	r0, r3
 8000376:	f001 f809 	bl	800138c <xQueueSemaphoreTake>
		uart2_write_string("Handler Task is running...\r\n");
 800037a:	4804      	ldr	r0, [pc, #16]	; (800038c <HandlerTask+0x28>)
 800037c:	f000 f8fe 	bl	800057c <uart2_write_string>
		led_toggle();
 8000380:	f7ff ffd2 	bl	8000328 <led_toggle>
		xSemaphoreTake(BinarySem, portMAX_DELAY);
 8000384:	e7f2      	b.n	800036c <HandlerTask+0x8>
 8000386:	bf00      	nop
 8000388:	20000024 	.word	0x20000024
 800038c:	08003860 	.word	0x08003860

08000390 <EXTI0_IRQHandler>:
	}
}

void EXTI0_IRQHandler(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000396:	2300      	movs	r3, #0
 8000398:	607b      	str	r3, [r7, #4]
	uart2_write_string("ISR is running..!\r\n");
 800039a:	480f      	ldr	r0, [pc, #60]	; (80003d8 <EXTI0_IRQHandler+0x48>)
 800039c:	f000 f8ee 	bl	800057c <uart2_write_string>
	xSemaphoreGiveFromISR(BinarySem, &xHigherPriorityTaskWoken);
 80003a0:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <EXTI0_IRQHandler+0x4c>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	1d3a      	adds	r2, r7, #4
 80003a6:	4611      	mov	r1, r2
 80003a8:	4618      	mov	r0, r3
 80003aa:	f000 fe82 	bl	80010b2 <xQueueGiveFromISR>
	EXTI->PR |= LINE0;
 80003ae:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <EXTI0_IRQHandler+0x50>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	4a0b      	ldr	r2, [pc, #44]	; (80003e0 <EXTI0_IRQHandler+0x50>)
 80003b4:	f043 0301 	orr.w	r3, r3, #1
 80003b8:	6153      	str	r3, [r2, #20]
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d007      	beq.n	80003d0 <EXTI0_IRQHandler+0x40>
 80003c0:	4b08      	ldr	r3, [pc, #32]	; (80003e4 <EXTI0_IRQHandler+0x54>)
 80003c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80003c6:	601a      	str	r2, [r3, #0]
 80003c8:	f3bf 8f4f 	dsb	sy
 80003cc:	f3bf 8f6f 	isb	sy
}
 80003d0:	bf00      	nop
 80003d2:	3708      	adds	r7, #8
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	08003880 	.word	0x08003880
 80003dc:	20000024 	.word	0x20000024
 80003e0:	40013c00 	.word	0x40013c00
 80003e4:	e000ed04 	.word	0xe000ed04

080003e8 <main>:

int main(int argc, char **argv)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b084      	sub	sp, #16
 80003ec:	af02      	add	r7, sp, #8
 80003ee:	6078      	str	r0, [r7, #4]
 80003f0:	6039      	str	r1, [r7, #0]

	pa0_exti_init();
 80003f2:	f7ff ff35 	bl	8000260 <pa0_exti_init>
	uart2_tx_init();
 80003f6:	f000 f85d 	bl	80004b4 <uart2_tx_init>
	led_init();
 80003fa:	f7ff ff6b 	bl	80002d4 <led_init>

	BinarySem = xSemaphoreCreateBinary();
 80003fe:	2203      	movs	r2, #3
 8000400:	2100      	movs	r1, #0
 8000402:	2001      	movs	r0, #1
 8000404:	f000 fc5e 	bl	8000cc4 <xQueueGenericCreate>
 8000408:	4603      	mov	r3, r0
 800040a:	4a0c      	ldr	r2, [pc, #48]	; (800043c <main+0x54>)
 800040c:	6013      	str	r3, [r2, #0]

	xTaskCreate(Task1, "Task 1", configMINIMAL_STACK_SIZE, NULL, 0, NULL);
 800040e:	2300      	movs	r3, #0
 8000410:	9301      	str	r3, [sp, #4]
 8000412:	2300      	movs	r3, #0
 8000414:	9300      	str	r3, [sp, #0]
 8000416:	2300      	movs	r3, #0
 8000418:	2280      	movs	r2, #128	; 0x80
 800041a:	4909      	ldr	r1, [pc, #36]	; (8000440 <main+0x58>)
 800041c:	4809      	ldr	r0, [pc, #36]	; (8000444 <main+0x5c>)
 800041e:	f001 faa4 	bl	800196a <xTaskCreate>
	xTaskCreate(HandlerTask, "Task 2", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8000422:	2300      	movs	r3, #0
 8000424:	9301      	str	r3, [sp, #4]
 8000426:	2301      	movs	r3, #1
 8000428:	9300      	str	r3, [sp, #0]
 800042a:	2300      	movs	r3, #0
 800042c:	2280      	movs	r2, #128	; 0x80
 800042e:	4906      	ldr	r1, [pc, #24]	; (8000448 <main+0x60>)
 8000430:	4806      	ldr	r0, [pc, #24]	; (800044c <main+0x64>)
 8000432:	f001 fa9a 	bl	800196a <xTaskCreate>

	vTaskStartScheduler();
 8000436:	f001 fc11 	bl	8001c5c <vTaskStartScheduler>

	while(1)
 800043a:	e7fe      	b.n	800043a <main+0x52>
 800043c:	20000024 	.word	0x20000024
 8000440:	08003894 	.word	0x08003894
 8000444:	08000349 	.word	0x08000349
 8000448:	0800389c 	.word	0x0800389c
 800044c:	08000365 	.word	0x08000365

08000450 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000454:	e7fe      	b.n	8000454 <NMI_Handler+0x4>

08000456 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000456:	b480      	push	{r7}
 8000458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800045a:	e7fe      	b.n	800045a <HardFault_Handler+0x4>

0800045c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000460:	e7fe      	b.n	8000460 <MemManage_Handler+0x4>

08000462 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000462:	b480      	push	{r7}
 8000464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000466:	e7fe      	b.n	8000466 <BusFault_Handler+0x4>

08000468 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800046c:	e7fe      	b.n	800046c <UsageFault_Handler+0x4>

0800046e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800046e:	b480      	push	{r7}
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr

0800047c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000480:	4802      	ldr	r0, [pc, #8]	; (800048c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000482:	f000 f8f8 	bl	8000676 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000486:	bf00      	nop
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	20000028 	.word	0x20000028

08000490 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000494:	4b06      	ldr	r3, [pc, #24]	; (80004b0 <SystemInit+0x20>)
 8000496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800049a:	4a05      	ldr	r2, [pc, #20]	; (80004b0 <SystemInit+0x20>)
 800049c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004a4:	bf00      	nop
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	e000ed00 	.word	0xe000ed00

080004b4 <uart2_tx_init>:
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t Baudrate);
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t Baudrate);


void uart2_tx_init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIOAEN;
 80004b8:	4b20      	ldr	r3, [pc, #128]	; (800053c <uart2_tx_init+0x88>)
 80004ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004bc:	4a1f      	ldr	r2, [pc, #124]	; (800053c <uart2_tx_init+0x88>)
 80004be:	f043 0301 	orr.w	r3, r3, #1
 80004c2:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->MODER &=~(1U<<4);
 80004c4:	4b1e      	ldr	r3, [pc, #120]	; (8000540 <uart2_tx_init+0x8c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a1d      	ldr	r2, [pc, #116]	; (8000540 <uart2_tx_init+0x8c>)
 80004ca:	f023 0310 	bic.w	r3, r3, #16
 80004ce:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80004d0:	4b1b      	ldr	r3, [pc, #108]	; (8000540 <uart2_tx_init+0x8c>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a1a      	ldr	r2, [pc, #104]	; (8000540 <uart2_tx_init+0x8c>)
 80004d6:	f043 0320 	orr.w	r3, r3, #32
 80004da:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] |= (1U<<8);
 80004dc:	4b18      	ldr	r3, [pc, #96]	; (8000540 <uart2_tx_init+0x8c>)
 80004de:	6a1b      	ldr	r3, [r3, #32]
 80004e0:	4a17      	ldr	r2, [pc, #92]	; (8000540 <uart2_tx_init+0x8c>)
 80004e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004e6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 80004e8:	4b15      	ldr	r3, [pc, #84]	; (8000540 <uart2_tx_init+0x8c>)
 80004ea:	6a1b      	ldr	r3, [r3, #32]
 80004ec:	4a14      	ldr	r2, [pc, #80]	; (8000540 <uart2_tx_init+0x8c>)
 80004ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004f2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80004f4:	4b12      	ldr	r3, [pc, #72]	; (8000540 <uart2_tx_init+0x8c>)
 80004f6:	6a1b      	ldr	r3, [r3, #32]
 80004f8:	4a11      	ldr	r2, [pc, #68]	; (8000540 <uart2_tx_init+0x8c>)
 80004fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004fe:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<11);
 8000500:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <uart2_tx_init+0x8c>)
 8000502:	6a1b      	ldr	r3, [r3, #32]
 8000504:	4a0e      	ldr	r2, [pc, #56]	; (8000540 <uart2_tx_init+0x8c>)
 8000506:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800050a:	6213      	str	r3, [r2, #32]

	RCC->APB1ENR |= UART2EN;
 800050c:	4b0b      	ldr	r3, [pc, #44]	; (800053c <uart2_tx_init+0x88>)
 800050e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000510:	4a0a      	ldr	r2, [pc, #40]	; (800053c <uart2_tx_init+0x88>)
 8000512:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000516:	6413      	str	r3, [r2, #64]	; 0x40

	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 8000518:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800051c:	4909      	ldr	r1, [pc, #36]	; (8000544 <uart2_tx_init+0x90>)
 800051e:	480a      	ldr	r0, [pc, #40]	; (8000548 <uart2_tx_init+0x94>)
 8000520:	f000 f841 	bl	80005a6 <uart_set_baudrate>

	USART2->CR1 = CR1_TE;
 8000524:	4b08      	ldr	r3, [pc, #32]	; (8000548 <uart2_tx_init+0x94>)
 8000526:	2208      	movs	r2, #8
 8000528:	60da      	str	r2, [r3, #12]

	USART2->CR1 |= CR1_UE;
 800052a:	4b07      	ldr	r3, [pc, #28]	; (8000548 <uart2_tx_init+0x94>)
 800052c:	68db      	ldr	r3, [r3, #12]
 800052e:	4a06      	ldr	r2, [pc, #24]	; (8000548 <uart2_tx_init+0x94>)
 8000530:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000534:	60d3      	str	r3, [r2, #12]
}
 8000536:	bf00      	nop
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	40023800 	.word	0x40023800
 8000540:	40020000 	.word	0x40020000
 8000544:	00f42400 	.word	0x00f42400
 8000548:	40004400 	.word	0x40004400

0800054c <uart2_write_char>:

void uart2_write_char(char ch)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	71fb      	strb	r3, [r7, #7]
	while(! (USART2->SR & SR_TXE)) { }
 8000556:	bf00      	nop
 8000558:	4b07      	ldr	r3, [pc, #28]	; (8000578 <uart2_write_char+0x2c>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000560:	2b00      	cmp	r3, #0
 8000562:	d0f9      	beq.n	8000558 <uart2_write_char+0xc>

	USART2->DR = (ch & 0xFF);
 8000564:	4a04      	ldr	r2, [pc, #16]	; (8000578 <uart2_write_char+0x2c>)
 8000566:	79fb      	ldrb	r3, [r7, #7]
 8000568:	6053      	str	r3, [r2, #4]
}
 800056a:	bf00      	nop
 800056c:	370c      	adds	r7, #12
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	40004400 	.word	0x40004400

0800057c <uart2_write_string>:

void uart2_write_string(const char* str) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    while (*str) {
 8000584:	e006      	b.n	8000594 <uart2_write_string+0x18>
    	uart2_write_char(*str++);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	1c5a      	adds	r2, r3, #1
 800058a:	607a      	str	r2, [r7, #4]
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff ffdc 	bl	800054c <uart2_write_char>
    while (*str) {
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d1f4      	bne.n	8000586 <uart2_write_string+0xa>
    }
}
 800059c:	bf00      	nop
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}

080005a6 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t Baudrate)
{
 80005a6:	b580      	push	{r7, lr}
 80005a8:	b084      	sub	sp, #16
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	60f8      	str	r0, [r7, #12]
 80005ae:	60b9      	str	r1, [r7, #8]
 80005b0:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, Baudrate);
 80005b2:	6879      	ldr	r1, [r7, #4]
 80005b4:	68b8      	ldr	r0, [r7, #8]
 80005b6:	f000 f808 	bl	80005ca <compute_uart_bd>
 80005ba:	4603      	mov	r3, r0
 80005bc:	461a      	mov	r2, r3
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	609a      	str	r2, [r3, #8]
}
 80005c2:	bf00      	nop
 80005c4:	3710      	adds	r7, #16
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t Baudrate)
{
 80005ca:	b480      	push	{r7}
 80005cc:	b083      	sub	sp, #12
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
 80005d2:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (Baudrate/2U))/Baudrate);
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	085a      	lsrs	r2, r3, #1
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	441a      	add	r2, r3
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e2:	b29b      	uxth	r3, r3

}
 80005e4:	4618      	mov	r0, r3
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80005f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000628 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80005f4:	480d      	ldr	r0, [pc, #52]	; (800062c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80005f6:	490e      	ldr	r1, [pc, #56]	; (8000630 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80005f8:	4a0e      	ldr	r2, [pc, #56]	; (8000634 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005fc:	e002      	b.n	8000604 <LoopCopyDataInit>

080005fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000602:	3304      	adds	r3, #4

08000604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000608:	d3f9      	bcc.n	80005fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800060a:	4a0b      	ldr	r2, [pc, #44]	; (8000638 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800060c:	4c0b      	ldr	r4, [pc, #44]	; (800063c <LoopFillZerobss+0x26>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000610:	e001      	b.n	8000616 <LoopFillZerobss>

08000612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000614:	3204      	adds	r2, #4

08000616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000618:	d3fb      	bcc.n	8000612 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800061a:	f7ff ff39 	bl	8000490 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800061e:	f003 f8cd 	bl	80037bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000622:	f7ff fee1 	bl	80003e8 <main>
  bx  lr    
 8000626:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000628:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800062c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000630:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8000634:	080038c4 	.word	0x080038c4
  ldr r2, =_sbss
 8000638:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 800063c:	200049bc 	.word	0x200049bc

08000640 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000640:	e7fe      	b.n	8000640 <ADC_IRQHandler>

08000642 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000642:	b480      	push	{r7}
 8000644:	b085      	sub	sp, #20
 8000646:	af00      	add	r7, sp, #0
 8000648:	6078      	str	r0, [r7, #4]
 800064a:	460b      	mov	r3, r1
 800064c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000654:	887a      	ldrh	r2, [r7, #2]
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	4013      	ands	r3, r2
 800065a:	041a      	lsls	r2, r3, #16
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	43d9      	mvns	r1, r3
 8000660:	887b      	ldrh	r3, [r7, #2]
 8000662:	400b      	ands	r3, r1
 8000664:	431a      	orrs	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	619a      	str	r2, [r3, #24]
}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr

08000676 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	b082      	sub	sp, #8
 800067a:	af00      	add	r7, sp, #0
 800067c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	691b      	ldr	r3, [r3, #16]
 8000684:	f003 0302 	and.w	r3, r3, #2
 8000688:	2b02      	cmp	r3, #2
 800068a:	d122      	bne.n	80006d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	68db      	ldr	r3, [r3, #12]
 8000692:	f003 0302 	and.w	r3, r3, #2
 8000696:	2b02      	cmp	r3, #2
 8000698:	d11b      	bne.n	80006d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f06f 0202 	mvn.w	r2, #2
 80006a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2201      	movs	r2, #1
 80006a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f003 0303 	and.w	r3, r3, #3
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d003      	beq.n	80006c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f000 f8f8 	bl	80008ae <HAL_TIM_IC_CaptureCallback>
 80006be:	e005      	b.n	80006cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f000 f8ea 	bl	800089a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f000 f8fb 	bl	80008c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2200      	movs	r2, #0
 80006d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	691b      	ldr	r3, [r3, #16]
 80006d8:	f003 0304 	and.w	r3, r3, #4
 80006dc:	2b04      	cmp	r3, #4
 80006de:	d122      	bne.n	8000726 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	68db      	ldr	r3, [r3, #12]
 80006e6:	f003 0304 	and.w	r3, r3, #4
 80006ea:	2b04      	cmp	r3, #4
 80006ec:	d11b      	bne.n	8000726 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	f06f 0204 	mvn.w	r2, #4
 80006f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2202      	movs	r2, #2
 80006fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000708:	2b00      	cmp	r3, #0
 800070a:	d003      	beq.n	8000714 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f000 f8ce 	bl	80008ae <HAL_TIM_IC_CaptureCallback>
 8000712:	e005      	b.n	8000720 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000714:	6878      	ldr	r0, [r7, #4]
 8000716:	f000 f8c0 	bl	800089a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800071a:	6878      	ldr	r0, [r7, #4]
 800071c:	f000 f8d1 	bl	80008c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	691b      	ldr	r3, [r3, #16]
 800072c:	f003 0308 	and.w	r3, r3, #8
 8000730:	2b08      	cmp	r3, #8
 8000732:	d122      	bne.n	800077a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	68db      	ldr	r3, [r3, #12]
 800073a:	f003 0308 	and.w	r3, r3, #8
 800073e:	2b08      	cmp	r3, #8
 8000740:	d11b      	bne.n	800077a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f06f 0208 	mvn.w	r2, #8
 800074a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2204      	movs	r2, #4
 8000750:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	69db      	ldr	r3, [r3, #28]
 8000758:	f003 0303 	and.w	r3, r3, #3
 800075c:	2b00      	cmp	r3, #0
 800075e:	d003      	beq.n	8000768 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	f000 f8a4 	bl	80008ae <HAL_TIM_IC_CaptureCallback>
 8000766:	e005      	b.n	8000774 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000768:	6878      	ldr	r0, [r7, #4]
 800076a:	f000 f896 	bl	800089a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f000 f8a7 	bl	80008c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2200      	movs	r2, #0
 8000778:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	691b      	ldr	r3, [r3, #16]
 8000780:	f003 0310 	and.w	r3, r3, #16
 8000784:	2b10      	cmp	r3, #16
 8000786:	d122      	bne.n	80007ce <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	68db      	ldr	r3, [r3, #12]
 800078e:	f003 0310 	and.w	r3, r3, #16
 8000792:	2b10      	cmp	r3, #16
 8000794:	d11b      	bne.n	80007ce <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f06f 0210 	mvn.w	r2, #16
 800079e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2208      	movs	r2, #8
 80007a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	69db      	ldr	r3, [r3, #28]
 80007ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d003      	beq.n	80007bc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80007b4:	6878      	ldr	r0, [r7, #4]
 80007b6:	f000 f87a 	bl	80008ae <HAL_TIM_IC_CaptureCallback>
 80007ba:	e005      	b.n	80007c8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f000 f86c 	bl	800089a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f000 f87d 	bl	80008c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2200      	movs	r2, #0
 80007cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	691b      	ldr	r3, [r3, #16]
 80007d4:	f003 0301 	and.w	r3, r3, #1
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d10e      	bne.n	80007fa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	68db      	ldr	r3, [r3, #12]
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d107      	bne.n	80007fa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	f06f 0201 	mvn.w	r2, #1
 80007f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f000 f846 	bl	8000886 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	691b      	ldr	r3, [r3, #16]
 8000800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000804:	2b80      	cmp	r3, #128	; 0x80
 8000806:	d10e      	bne.n	8000826 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	68db      	ldr	r3, [r3, #12]
 800080e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000812:	2b80      	cmp	r3, #128	; 0x80
 8000814:	d107      	bne.n	8000826 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800081e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f000 f86c 	bl	80008fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	691b      	ldr	r3, [r3, #16]
 800082c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000830:	2b40      	cmp	r3, #64	; 0x40
 8000832:	d10e      	bne.n	8000852 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	68db      	ldr	r3, [r3, #12]
 800083a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800083e:	2b40      	cmp	r3, #64	; 0x40
 8000840:	d107      	bne.n	8000852 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800084a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f000 f842 	bl	80008d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	691b      	ldr	r3, [r3, #16]
 8000858:	f003 0320 	and.w	r3, r3, #32
 800085c:	2b20      	cmp	r3, #32
 800085e:	d10e      	bne.n	800087e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	68db      	ldr	r3, [r3, #12]
 8000866:	f003 0320 	and.w	r3, r3, #32
 800086a:	2b20      	cmp	r3, #32
 800086c:	d107      	bne.n	800087e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f06f 0220 	mvn.w	r2, #32
 8000876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	f000 f836 	bl	80008ea <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000886:	b480      	push	{r7}
 8000888:	b083      	sub	sp, #12
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr

0800089a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80008a2:	bf00      	nop
 80008a4:	370c      	adds	r7, #12
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr

080008ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80008ae:	b480      	push	{r7}
 80008b0:	b083      	sub	sp, #12
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80008b6:	bf00      	nop
 80008b8:	370c      	adds	r7, #12
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr

080008c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80008c2:	b480      	push	{r7}
 80008c4:	b083      	sub	sp, #12
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80008ca:	bf00      	nop
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr

080008d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80008d6:	b480      	push	{r7}
 80008d8:	b083      	sub	sp, #12
 80008da:	af00      	add	r7, sp, #0
 80008dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80008de:	bf00      	nop
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr

080008ea <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80008ea:	b480      	push	{r7}
 80008ec:	b083      	sub	sp, #12
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80008f2:	bf00      	nop
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr

080008fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80008fe:	b480      	push	{r7}
 8000900:	b083      	sub	sp, #12
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
	...

08000914 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8000918:	4b05      	ldr	r3, [pc, #20]	; (8000930 <SysTick_Handler+0x1c>)
 800091a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800091c:	f001 fde6 	bl	80024ec <xTaskGetSchedulerState>
 8000920:	4603      	mov	r3, r0
 8000922:	2b01      	cmp	r3, #1
 8000924:	d001      	beq.n	800092a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8000926:	f002 fccf 	bl	80032c8 <xPortSysTickHandler>
  }
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	e000e010 	.word	0xe000e010

08000934 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	4a07      	ldr	r2, [pc, #28]	; (8000960 <vApplicationGetIdleTaskMemory+0x2c>)
 8000944:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	4a06      	ldr	r2, [pc, #24]	; (8000964 <vApplicationGetIdleTaskMemory+0x30>)
 800094a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2280      	movs	r2, #128	; 0x80
 8000950:	601a      	str	r2, [r3, #0]
}
 8000952:	bf00      	nop
 8000954:	3714      	adds	r7, #20
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	20000070 	.word	0x20000070
 8000964:	200000cc 	.word	0x200000cc

08000968 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8000968:	b480      	push	{r7}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	60f8      	str	r0, [r7, #12]
 8000970:	60b9      	str	r1, [r7, #8]
 8000972:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	4a07      	ldr	r2, [pc, #28]	; (8000994 <vApplicationGetTimerTaskMemory+0x2c>)
 8000978:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	4a06      	ldr	r2, [pc, #24]	; (8000998 <vApplicationGetTimerTaskMemory+0x30>)
 800097e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000986:	601a      	str	r2, [r3, #0]
}
 8000988:	bf00      	nop
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	200002cc 	.word	0x200002cc
 8000998:	20000328 	.word	0x20000328

0800099c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f103 0208 	add.w	r2, r3, #8
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f04f 32ff 	mov.w	r2, #4294967295
 80009b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f103 0208 	add.w	r2, r3, #8
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	f103 0208 	add.w	r2, r3, #8
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80009f6:	b480      	push	{r7}
 80009f8:	b085      	sub	sp, #20
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	689a      	ldr	r2, [r3, #8]
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	683a      	ldr	r2, [r7, #0]
 8000a20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	687a      	ldr	r2, [r7, #4]
 8000a26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	1c5a      	adds	r2, r3, #1
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	601a      	str	r2, [r3, #0]
}
 8000a32:	bf00      	nop
 8000a34:	3714      	adds	r7, #20
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b085      	sub	sp, #20
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a54:	d103      	bne.n	8000a5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	691b      	ldr	r3, [r3, #16]
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	e00c      	b.n	8000a78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	3308      	adds	r3, #8
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	e002      	b.n	8000a6c <vListInsert+0x2e>
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	68ba      	ldr	r2, [r7, #8]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	d2f6      	bcs.n	8000a66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	685a      	ldr	r2, [r3, #4]
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	683a      	ldr	r2, [r7, #0]
 8000a86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	1c5a      	adds	r2, r3, #1
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	601a      	str	r2, [r3, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	3714      	adds	r7, #20
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	6892      	ldr	r2, [r2, #8]
 8000ac6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	6852      	ldr	r2, [r2, #4]
 8000ad0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d103      	bne.n	8000ae4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	689a      	ldr	r2, [r3, #8]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	1e5a      	subs	r2, r3, #1
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	681b      	ldr	r3, [r3, #0]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3714      	adds	r7, #20
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d10a      	bne.n	8000b2e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b1c:	f383 8811 	msr	BASEPRI, r3
 8000b20:	f3bf 8f6f 	isb	sy
 8000b24:	f3bf 8f4f 	dsb	sy
 8000b28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000b2a:	bf00      	nop
 8000b2c:	e7fe      	b.n	8000b2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8000b2e:	f002 fb39 	bl	80031a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b3a:	68f9      	ldr	r1, [r7, #12]
 8000b3c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000b3e:	fb01 f303 	mul.w	r3, r1, r3
 8000b42:	441a      	add	r2, r3
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	68f9      	ldr	r1, [r7, #12]
 8000b62:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000b64:	fb01 f303 	mul.w	r3, r1, r3
 8000b68:	441a      	add	r2, r3
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	22ff      	movs	r2, #255	; 0xff
 8000b72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	22ff      	movs	r2, #255	; 0xff
 8000b7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d114      	bne.n	8000bae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	691b      	ldr	r3, [r3, #16]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d01a      	beq.n	8000bc2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	3310      	adds	r3, #16
 8000b90:	4618      	mov	r0, r3
 8000b92:	f001 faed 	bl	8002170 <xTaskRemoveFromEventList>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d012      	beq.n	8000bc2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <xQueueGenericReset+0xcc>)
 8000b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	f3bf 8f4f 	dsb	sy
 8000ba8:	f3bf 8f6f 	isb	sy
 8000bac:	e009      	b.n	8000bc2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	3310      	adds	r3, #16
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fef2 	bl	800099c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	3324      	adds	r3, #36	; 0x24
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff feed 	bl	800099c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000bc2:	f002 fb1f 	bl	8003204 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000bc6:	2301      	movs	r3, #1
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	e000ed04 	.word	0xe000ed04

08000bd4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08e      	sub	sp, #56	; 0x38
 8000bd8:	af02      	add	r7, sp, #8
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
 8000be0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d10a      	bne.n	8000bfe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8000be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bec:	f383 8811 	msr	BASEPRI, r3
 8000bf0:	f3bf 8f6f 	isb	sy
 8000bf4:	f3bf 8f4f 	dsb	sy
 8000bf8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8000bfa:	bf00      	nop
 8000bfc:	e7fe      	b.n	8000bfc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d10a      	bne.n	8000c1a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8000c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c08:	f383 8811 	msr	BASEPRI, r3
 8000c0c:	f3bf 8f6f 	isb	sy
 8000c10:	f3bf 8f4f 	dsb	sy
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000c16:	bf00      	nop
 8000c18:	e7fe      	b.n	8000c18 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d002      	beq.n	8000c26 <xQueueGenericCreateStatic+0x52>
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <xQueueGenericCreateStatic+0x56>
 8000c26:	2301      	movs	r3, #1
 8000c28:	e000      	b.n	8000c2c <xQueueGenericCreateStatic+0x58>
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d10a      	bne.n	8000c46 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8000c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c34:	f383 8811 	msr	BASEPRI, r3
 8000c38:	f3bf 8f6f 	isb	sy
 8000c3c:	f3bf 8f4f 	dsb	sy
 8000c40:	623b      	str	r3, [r7, #32]
}
 8000c42:	bf00      	nop
 8000c44:	e7fe      	b.n	8000c44 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <xQueueGenericCreateStatic+0x7e>
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d101      	bne.n	8000c56 <xQueueGenericCreateStatic+0x82>
 8000c52:	2301      	movs	r3, #1
 8000c54:	e000      	b.n	8000c58 <xQueueGenericCreateStatic+0x84>
 8000c56:	2300      	movs	r3, #0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d10a      	bne.n	8000c72 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8000c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c60:	f383 8811 	msr	BASEPRI, r3
 8000c64:	f3bf 8f6f 	isb	sy
 8000c68:	f3bf 8f4f 	dsb	sy
 8000c6c:	61fb      	str	r3, [r7, #28]
}
 8000c6e:	bf00      	nop
 8000c70:	e7fe      	b.n	8000c70 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8000c72:	2350      	movs	r3, #80	; 0x50
 8000c74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	2b50      	cmp	r3, #80	; 0x50
 8000c7a:	d00a      	beq.n	8000c92 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8000c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c80:	f383 8811 	msr	BASEPRI, r3
 8000c84:	f3bf 8f6f 	isb	sy
 8000c88:	f3bf 8f4f 	dsb	sy
 8000c8c:	61bb      	str	r3, [r7, #24]
}
 8000c8e:	bf00      	nop
 8000c90:	e7fe      	b.n	8000c90 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8000c92:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8000c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d00d      	beq.n	8000cba <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8000c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000ca6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8000caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	68b9      	ldr	r1, [r7, #8]
 8000cb4:	68f8      	ldr	r0, [r7, #12]
 8000cb6:	f000 f83f 	bl	8000d38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3730      	adds	r7, #48	; 0x30
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	; 0x28
 8000cc8:	af02      	add	r7, sp, #8
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	4613      	mov	r3, r2
 8000cd0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d10a      	bne.n	8000cee <xQueueGenericCreate+0x2a>
	__asm volatile
 8000cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cdc:	f383 8811 	msr	BASEPRI, r3
 8000ce0:	f3bf 8f6f 	isb	sy
 8000ce4:	f3bf 8f4f 	dsb	sy
 8000ce8:	613b      	str	r3, [r7, #16]
}
 8000cea:	bf00      	nop
 8000cec:	e7fe      	b.n	8000cec <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	68ba      	ldr	r2, [r7, #8]
 8000cf2:	fb02 f303 	mul.w	r3, r2, r3
 8000cf6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000cf8:	69fb      	ldr	r3, [r7, #28]
 8000cfa:	3350      	adds	r3, #80	; 0x50
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f002 fb73 	bl	80033e8 <pvPortMalloc>
 8000d02:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d011      	beq.n	8000d2e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	3350      	adds	r3, #80	; 0x50
 8000d12:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	2200      	movs	r2, #0
 8000d18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000d1c:	79fa      	ldrb	r2, [r7, #7]
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	4613      	mov	r3, r2
 8000d24:	697a      	ldr	r2, [r7, #20]
 8000d26:	68b9      	ldr	r1, [r7, #8]
 8000d28:	68f8      	ldr	r0, [r7, #12]
 8000d2a:	f000 f805 	bl	8000d38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000d2e:	69bb      	ldr	r3, [r7, #24]
	}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3720      	adds	r7, #32
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
 8000d44:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d103      	bne.n	8000d54 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	69ba      	ldr	r2, [r7, #24]
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	e002      	b.n	8000d5a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000d54:	69bb      	ldr	r3, [r7, #24]
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	68fa      	ldr	r2, [r7, #12]
 8000d5e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000d66:	2101      	movs	r1, #1
 8000d68:	69b8      	ldr	r0, [r7, #24]
 8000d6a:	f7ff fecb 	bl	8000b04 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	78fa      	ldrb	r2, [r7, #3]
 8000d72:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000d76:	bf00      	nop
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08e      	sub	sp, #56	; 0x38
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
 8000d8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d10a      	bne.n	8000db2 <xQueueGenericSend+0x32>
	__asm volatile
 8000d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000da0:	f383 8811 	msr	BASEPRI, r3
 8000da4:	f3bf 8f6f 	isb	sy
 8000da8:	f3bf 8f4f 	dsb	sy
 8000dac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8000dae:	bf00      	nop
 8000db0:	e7fe      	b.n	8000db0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d103      	bne.n	8000dc0 <xQueueGenericSend+0x40>
 8000db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d101      	bne.n	8000dc4 <xQueueGenericSend+0x44>
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e000      	b.n	8000dc6 <xQueueGenericSend+0x46>
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d10a      	bne.n	8000de0 <xQueueGenericSend+0x60>
	__asm volatile
 8000dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dce:	f383 8811 	msr	BASEPRI, r3
 8000dd2:	f3bf 8f6f 	isb	sy
 8000dd6:	f3bf 8f4f 	dsb	sy
 8000dda:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000ddc:	bf00      	nop
 8000dde:	e7fe      	b.n	8000dde <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d103      	bne.n	8000dee <xQueueGenericSend+0x6e>
 8000de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d101      	bne.n	8000df2 <xQueueGenericSend+0x72>
 8000dee:	2301      	movs	r3, #1
 8000df0:	e000      	b.n	8000df4 <xQueueGenericSend+0x74>
 8000df2:	2300      	movs	r3, #0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d10a      	bne.n	8000e0e <xQueueGenericSend+0x8e>
	__asm volatile
 8000df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dfc:	f383 8811 	msr	BASEPRI, r3
 8000e00:	f3bf 8f6f 	isb	sy
 8000e04:	f3bf 8f4f 	dsb	sy
 8000e08:	623b      	str	r3, [r7, #32]
}
 8000e0a:	bf00      	nop
 8000e0c:	e7fe      	b.n	8000e0c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000e0e:	f001 fb6d 	bl	80024ec <xTaskGetSchedulerState>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d102      	bne.n	8000e1e <xQueueGenericSend+0x9e>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d101      	bne.n	8000e22 <xQueueGenericSend+0xa2>
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e000      	b.n	8000e24 <xQueueGenericSend+0xa4>
 8000e22:	2300      	movs	r3, #0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d10a      	bne.n	8000e3e <xQueueGenericSend+0xbe>
	__asm volatile
 8000e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e2c:	f383 8811 	msr	BASEPRI, r3
 8000e30:	f3bf 8f6f 	isb	sy
 8000e34:	f3bf 8f4f 	dsb	sy
 8000e38:	61fb      	str	r3, [r7, #28]
}
 8000e3a:	bf00      	nop
 8000e3c:	e7fe      	b.n	8000e3c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000e3e:	f002 f9b1 	bl	80031a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d302      	bcc.n	8000e54 <xQueueGenericSend+0xd4>
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d129      	bne.n	8000ea8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000e54:	683a      	ldr	r2, [r7, #0]
 8000e56:	68b9      	ldr	r1, [r7, #8]
 8000e58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e5a:	f000 fbbb 	bl	80015d4 <prvCopyDataToQueue>
 8000e5e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d010      	beq.n	8000e8a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e6a:	3324      	adds	r3, #36	; 0x24
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f001 f97f 	bl	8002170 <xTaskRemoveFromEventList>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d013      	beq.n	8000ea0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000e78:	4b3f      	ldr	r3, [pc, #252]	; (8000f78 <xQueueGenericSend+0x1f8>)
 8000e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	f3bf 8f4f 	dsb	sy
 8000e84:	f3bf 8f6f 	isb	sy
 8000e88:	e00a      	b.n	8000ea0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d007      	beq.n	8000ea0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000e90:	4b39      	ldr	r3, [pc, #228]	; (8000f78 <xQueueGenericSend+0x1f8>)
 8000e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	f3bf 8f4f 	dsb	sy
 8000e9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000ea0:	f002 f9b0 	bl	8003204 <vPortExitCritical>
				return pdPASS;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e063      	b.n	8000f70 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d103      	bne.n	8000eb6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000eae:	f002 f9a9 	bl	8003204 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	e05c      	b.n	8000f70 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d106      	bne.n	8000eca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f001 f9b9 	bl	8002238 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000eca:	f002 f99b 	bl	8003204 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000ece:	f000 ff2b 	bl	8001d28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000ed2:	f002 f967 	bl	80031a4 <vPortEnterCritical>
 8000ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ed8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000edc:	b25b      	sxtb	r3, r3
 8000ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee2:	d103      	bne.n	8000eec <xQueueGenericSend+0x16c>
 8000ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000eee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000ef2:	b25b      	sxtb	r3, r3
 8000ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ef8:	d103      	bne.n	8000f02 <xQueueGenericSend+0x182>
 8000efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000efc:	2200      	movs	r2, #0
 8000efe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000f02:	f002 f97f 	bl	8003204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000f06:	1d3a      	adds	r2, r7, #4
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f001 f9a8 	bl	8002264 <xTaskCheckForTimeOut>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d124      	bne.n	8000f64 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000f1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000f1c:	f000 fc52 	bl	80017c4 <prvIsQueueFull>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d018      	beq.n	8000f58 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f28:	3310      	adds	r3, #16
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	4611      	mov	r1, r2
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f001 f8ce 	bl	80020d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8000f34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000f36:	f000 fbdd 	bl	80016f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8000f3a:	f000 ff03 	bl	8001d44 <xTaskResumeAll>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	f47f af7c 	bne.w	8000e3e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8000f46:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <xQueueGenericSend+0x1f8>)
 8000f48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	f3bf 8f4f 	dsb	sy
 8000f52:	f3bf 8f6f 	isb	sy
 8000f56:	e772      	b.n	8000e3e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000f58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000f5a:	f000 fbcb 	bl	80016f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000f5e:	f000 fef1 	bl	8001d44 <xTaskResumeAll>
 8000f62:	e76c      	b.n	8000e3e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000f64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000f66:	f000 fbc5 	bl	80016f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000f6a:	f000 feeb 	bl	8001d44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000f6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3738      	adds	r7, #56	; 0x38
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	e000ed04 	.word	0xe000ed04

08000f7c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b090      	sub	sp, #64	; 0x40
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
 8000f88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8000f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d10a      	bne.n	8000faa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8000f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f98:	f383 8811 	msr	BASEPRI, r3
 8000f9c:	f3bf 8f6f 	isb	sy
 8000fa0:	f3bf 8f4f 	dsb	sy
 8000fa4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8000fa6:	bf00      	nop
 8000fa8:	e7fe      	b.n	8000fa8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d103      	bne.n	8000fb8 <xQueueGenericSendFromISR+0x3c>
 8000fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d101      	bne.n	8000fbc <xQueueGenericSendFromISR+0x40>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e000      	b.n	8000fbe <xQueueGenericSendFromISR+0x42>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10a      	bne.n	8000fd8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8000fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fc6:	f383 8811 	msr	BASEPRI, r3
 8000fca:	f3bf 8f6f 	isb	sy
 8000fce:	f3bf 8f4f 	dsb	sy
 8000fd2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000fd4:	bf00      	nop
 8000fd6:	e7fe      	b.n	8000fd6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d103      	bne.n	8000fe6 <xQueueGenericSendFromISR+0x6a>
 8000fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d101      	bne.n	8000fea <xQueueGenericSendFromISR+0x6e>
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e000      	b.n	8000fec <xQueueGenericSendFromISR+0x70>
 8000fea:	2300      	movs	r3, #0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d10a      	bne.n	8001006 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8000ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ff4:	f383 8811 	msr	BASEPRI, r3
 8000ff8:	f3bf 8f6f 	isb	sy
 8000ffc:	f3bf 8f4f 	dsb	sy
 8001000:	623b      	str	r3, [r7, #32]
}
 8001002:	bf00      	nop
 8001004:	e7fe      	b.n	8001004 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001006:	f002 f9af 	bl	8003368 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800100a:	f3ef 8211 	mrs	r2, BASEPRI
 800100e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001012:	f383 8811 	msr	BASEPRI, r3
 8001016:	f3bf 8f6f 	isb	sy
 800101a:	f3bf 8f4f 	dsb	sy
 800101e:	61fa      	str	r2, [r7, #28]
 8001020:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001022:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001024:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001028:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800102a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800102c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800102e:	429a      	cmp	r2, r3
 8001030:	d302      	bcc.n	8001038 <xQueueGenericSendFromISR+0xbc>
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	2b02      	cmp	r3, #2
 8001036:	d12f      	bne.n	8001098 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800103a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800103e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001046:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	68b9      	ldr	r1, [r7, #8]
 800104c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800104e:	f000 fac1 	bl	80015d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001052:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800105a:	d112      	bne.n	8001082 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800105c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800105e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001060:	2b00      	cmp	r3, #0
 8001062:	d016      	beq.n	8001092 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001066:	3324      	adds	r3, #36	; 0x24
 8001068:	4618      	mov	r0, r3
 800106a:	f001 f881 	bl	8002170 <xTaskRemoveFromEventList>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00e      	beq.n	8001092 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d00b      	beq.n	8001092 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2201      	movs	r2, #1
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	e007      	b.n	8001092 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001082:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001086:	3301      	adds	r3, #1
 8001088:	b2db      	uxtb	r3, r3
 800108a:	b25a      	sxtb	r2, r3
 800108c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800108e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001092:	2301      	movs	r3, #1
 8001094:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8001096:	e001      	b.n	800109c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001098:	2300      	movs	r3, #0
 800109a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800109c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800109e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80010a6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80010a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3740      	adds	r7, #64	; 0x40
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b08e      	sub	sp, #56	; 0x38
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80010c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d10a      	bne.n	80010dc <xQueueGiveFromISR+0x2a>
	__asm volatile
 80010c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010ca:	f383 8811 	msr	BASEPRI, r3
 80010ce:	f3bf 8f6f 	isb	sy
 80010d2:	f3bf 8f4f 	dsb	sy
 80010d6:	623b      	str	r3, [r7, #32]
}
 80010d8:	bf00      	nop
 80010da:	e7fe      	b.n	80010da <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80010dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d00a      	beq.n	80010fa <xQueueGiveFromISR+0x48>
	__asm volatile
 80010e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010e8:	f383 8811 	msr	BASEPRI, r3
 80010ec:	f3bf 8f6f 	isb	sy
 80010f0:	f3bf 8f4f 	dsb	sy
 80010f4:	61fb      	str	r3, [r7, #28]
}
 80010f6:	bf00      	nop
 80010f8:	e7fe      	b.n	80010f8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80010fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d103      	bne.n	800110a <xQueueGiveFromISR+0x58>
 8001102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d101      	bne.n	800110e <xQueueGiveFromISR+0x5c>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <xQueueGiveFromISR+0x5e>
 800110e:	2300      	movs	r3, #0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d10a      	bne.n	800112a <xQueueGiveFromISR+0x78>
	__asm volatile
 8001114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001118:	f383 8811 	msr	BASEPRI, r3
 800111c:	f3bf 8f6f 	isb	sy
 8001120:	f3bf 8f4f 	dsb	sy
 8001124:	61bb      	str	r3, [r7, #24]
}
 8001126:	bf00      	nop
 8001128:	e7fe      	b.n	8001128 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800112a:	f002 f91d 	bl	8003368 <vPortValidateInterruptPriority>
	__asm volatile
 800112e:	f3ef 8211 	mrs	r2, BASEPRI
 8001132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001136:	f383 8811 	msr	BASEPRI, r3
 800113a:	f3bf 8f6f 	isb	sy
 800113e:	f3bf 8f4f 	dsb	sy
 8001142:	617a      	str	r2, [r7, #20]
 8001144:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8001146:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001148:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800114a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800114c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800114e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001154:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001156:	429a      	cmp	r2, r3
 8001158:	d22b      	bcs.n	80011b2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800115a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800115c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001160:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001166:	1c5a      	adds	r2, r3, #1
 8001168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800116a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800116c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001174:	d112      	bne.n	800119c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117a:	2b00      	cmp	r3, #0
 800117c:	d016      	beq.n	80011ac <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800117e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001180:	3324      	adds	r3, #36	; 0x24
 8001182:	4618      	mov	r0, r3
 8001184:	f000 fff4 	bl	8002170 <xTaskRemoveFromEventList>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00e      	beq.n	80011ac <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d00b      	beq.n	80011ac <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	2201      	movs	r2, #1
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	e007      	b.n	80011ac <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800119c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011a0:	3301      	adds	r3, #1
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	b25a      	sxtb	r2, r3
 80011a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80011ac:	2301      	movs	r3, #1
 80011ae:	637b      	str	r3, [r7, #52]	; 0x34
 80011b0:	e001      	b.n	80011b6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	637b      	str	r3, [r7, #52]	; 0x34
 80011b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011b8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f383 8811 	msr	BASEPRI, r3
}
 80011c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80011c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3738      	adds	r7, #56	; 0x38
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	; 0x30
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80011d8:	2300      	movs	r3, #0
 80011da:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80011e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10a      	bne.n	80011fc <xQueueReceive+0x30>
	__asm volatile
 80011e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ea:	f383 8811 	msr	BASEPRI, r3
 80011ee:	f3bf 8f6f 	isb	sy
 80011f2:	f3bf 8f4f 	dsb	sy
 80011f6:	623b      	str	r3, [r7, #32]
}
 80011f8:	bf00      	nop
 80011fa:	e7fe      	b.n	80011fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d103      	bne.n	800120a <xQueueReceive+0x3e>
 8001202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001206:	2b00      	cmp	r3, #0
 8001208:	d101      	bne.n	800120e <xQueueReceive+0x42>
 800120a:	2301      	movs	r3, #1
 800120c:	e000      	b.n	8001210 <xQueueReceive+0x44>
 800120e:	2300      	movs	r3, #0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d10a      	bne.n	800122a <xQueueReceive+0x5e>
	__asm volatile
 8001214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001218:	f383 8811 	msr	BASEPRI, r3
 800121c:	f3bf 8f6f 	isb	sy
 8001220:	f3bf 8f4f 	dsb	sy
 8001224:	61fb      	str	r3, [r7, #28]
}
 8001226:	bf00      	nop
 8001228:	e7fe      	b.n	8001228 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800122a:	f001 f95f 	bl	80024ec <xTaskGetSchedulerState>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <xQueueReceive+0x6e>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d101      	bne.n	800123e <xQueueReceive+0x72>
 800123a:	2301      	movs	r3, #1
 800123c:	e000      	b.n	8001240 <xQueueReceive+0x74>
 800123e:	2300      	movs	r3, #0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10a      	bne.n	800125a <xQueueReceive+0x8e>
	__asm volatile
 8001244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001248:	f383 8811 	msr	BASEPRI, r3
 800124c:	f3bf 8f6f 	isb	sy
 8001250:	f3bf 8f4f 	dsb	sy
 8001254:	61bb      	str	r3, [r7, #24]
}
 8001256:	bf00      	nop
 8001258:	e7fe      	b.n	8001258 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800125a:	f001 ffa3 	bl	80031a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800125e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001262:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001266:	2b00      	cmp	r3, #0
 8001268:	d01f      	beq.n	80012aa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800126a:	68b9      	ldr	r1, [r7, #8]
 800126c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800126e:	f000 fa1b 	bl	80016a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001274:	1e5a      	subs	r2, r3, #1
 8001276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001278:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800127a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800127c:	691b      	ldr	r3, [r3, #16]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00f      	beq.n	80012a2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001284:	3310      	adds	r3, #16
 8001286:	4618      	mov	r0, r3
 8001288:	f000 ff72 	bl	8002170 <xTaskRemoveFromEventList>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d007      	beq.n	80012a2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001292:	4b3d      	ldr	r3, [pc, #244]	; (8001388 <xQueueReceive+0x1bc>)
 8001294:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	f3bf 8f4f 	dsb	sy
 800129e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80012a2:	f001 ffaf 	bl	8003204 <vPortExitCritical>
				return pdPASS;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e069      	b.n	800137e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d103      	bne.n	80012b8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80012b0:	f001 ffa8 	bl	8003204 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80012b4:	2300      	movs	r3, #0
 80012b6:	e062      	b.n	800137e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80012b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d106      	bne.n	80012cc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80012be:	f107 0310 	add.w	r3, r7, #16
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 ffb8 	bl	8002238 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80012c8:	2301      	movs	r3, #1
 80012ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80012cc:	f001 ff9a 	bl	8003204 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80012d0:	f000 fd2a 	bl	8001d28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80012d4:	f001 ff66 	bl	80031a4 <vPortEnterCritical>
 80012d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80012de:	b25b      	sxtb	r3, r3
 80012e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012e4:	d103      	bne.n	80012ee <xQueueReceive+0x122>
 80012e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80012ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80012f4:	b25b      	sxtb	r3, r3
 80012f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fa:	d103      	bne.n	8001304 <xQueueReceive+0x138>
 80012fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012fe:	2200      	movs	r2, #0
 8001300:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001304:	f001 ff7e 	bl	8003204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001308:	1d3a      	adds	r2, r7, #4
 800130a:	f107 0310 	add.w	r3, r7, #16
 800130e:	4611      	mov	r1, r2
 8001310:	4618      	mov	r0, r3
 8001312:	f000 ffa7 	bl	8002264 <xTaskCheckForTimeOut>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d123      	bne.n	8001364 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800131c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800131e:	f000 fa3b 	bl	8001798 <prvIsQueueEmpty>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d017      	beq.n	8001358 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800132a:	3324      	adds	r3, #36	; 0x24
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4611      	mov	r1, r2
 8001330:	4618      	mov	r0, r3
 8001332:	f000 fecd 	bl	80020d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001336:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001338:	f000 f9dc 	bl	80016f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800133c:	f000 fd02 	bl	8001d44 <xTaskResumeAll>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d189      	bne.n	800125a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <xQueueReceive+0x1bc>)
 8001348:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	f3bf 8f4f 	dsb	sy
 8001352:	f3bf 8f6f 	isb	sy
 8001356:	e780      	b.n	800125a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001358:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800135a:	f000 f9cb 	bl	80016f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800135e:	f000 fcf1 	bl	8001d44 <xTaskResumeAll>
 8001362:	e77a      	b.n	800125a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001364:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001366:	f000 f9c5 	bl	80016f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800136a:	f000 fceb 	bl	8001d44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800136e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001370:	f000 fa12 	bl	8001798 <prvIsQueueEmpty>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	f43f af6f 	beq.w	800125a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800137c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800137e:	4618      	mov	r0, r3
 8001380:	3730      	adds	r7, #48	; 0x30
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	e000ed04 	.word	0xe000ed04

0800138c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08e      	sub	sp, #56	; 0x38
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001396:	2300      	movs	r3, #0
 8001398:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800139e:	2300      	movs	r3, #0
 80013a0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80013a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d10a      	bne.n	80013be <xQueueSemaphoreTake+0x32>
	__asm volatile
 80013a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013ac:	f383 8811 	msr	BASEPRI, r3
 80013b0:	f3bf 8f6f 	isb	sy
 80013b4:	f3bf 8f4f 	dsb	sy
 80013b8:	623b      	str	r3, [r7, #32]
}
 80013ba:	bf00      	nop
 80013bc:	e7fe      	b.n	80013bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80013be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00a      	beq.n	80013dc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80013c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013ca:	f383 8811 	msr	BASEPRI, r3
 80013ce:	f3bf 8f6f 	isb	sy
 80013d2:	f3bf 8f4f 	dsb	sy
 80013d6:	61fb      	str	r3, [r7, #28]
}
 80013d8:	bf00      	nop
 80013da:	e7fe      	b.n	80013da <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80013dc:	f001 f886 	bl	80024ec <xTaskGetSchedulerState>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d102      	bne.n	80013ec <xQueueSemaphoreTake+0x60>
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <xQueueSemaphoreTake+0x64>
 80013ec:	2301      	movs	r3, #1
 80013ee:	e000      	b.n	80013f2 <xQueueSemaphoreTake+0x66>
 80013f0:	2300      	movs	r3, #0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d10a      	bne.n	800140c <xQueueSemaphoreTake+0x80>
	__asm volatile
 80013f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013fa:	f383 8811 	msr	BASEPRI, r3
 80013fe:	f3bf 8f6f 	isb	sy
 8001402:	f3bf 8f4f 	dsb	sy
 8001406:	61bb      	str	r3, [r7, #24]
}
 8001408:	bf00      	nop
 800140a:	e7fe      	b.n	800140a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800140c:	f001 feca 	bl	80031a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001414:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001418:	2b00      	cmp	r3, #0
 800141a:	d024      	beq.n	8001466 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800141c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800141e:	1e5a      	subs	r2, r3, #1
 8001420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001422:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d104      	bne.n	8001436 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800142c:	f001 f9d4 	bl	80027d8 <pvTaskIncrementMutexHeldCount>
 8001430:	4602      	mov	r2, r0
 8001432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001434:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d00f      	beq.n	800145e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800143e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001440:	3310      	adds	r3, #16
 8001442:	4618      	mov	r0, r3
 8001444:	f000 fe94 	bl	8002170 <xTaskRemoveFromEventList>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d007      	beq.n	800145e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800144e:	4b54      	ldr	r3, [pc, #336]	; (80015a0 <xQueueSemaphoreTake+0x214>)
 8001450:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	f3bf 8f4f 	dsb	sy
 800145a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800145e:	f001 fed1 	bl	8003204 <vPortExitCritical>
				return pdPASS;
 8001462:	2301      	movs	r3, #1
 8001464:	e097      	b.n	8001596 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d111      	bne.n	8001490 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800146c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00a      	beq.n	8001488 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8001472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001476:	f383 8811 	msr	BASEPRI, r3
 800147a:	f3bf 8f6f 	isb	sy
 800147e:	f3bf 8f4f 	dsb	sy
 8001482:	617b      	str	r3, [r7, #20]
}
 8001484:	bf00      	nop
 8001486:	e7fe      	b.n	8001486 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8001488:	f001 febc 	bl	8003204 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800148c:	2300      	movs	r3, #0
 800148e:	e082      	b.n	8001596 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001492:	2b00      	cmp	r3, #0
 8001494:	d106      	bne.n	80014a4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001496:	f107 030c 	add.w	r3, r7, #12
 800149a:	4618      	mov	r0, r3
 800149c:	f000 fecc 	bl	8002238 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80014a0:	2301      	movs	r3, #1
 80014a2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80014a4:	f001 feae 	bl	8003204 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80014a8:	f000 fc3e 	bl	8001d28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80014ac:	f001 fe7a 	bl	80031a4 <vPortEnterCritical>
 80014b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80014b6:	b25b      	sxtb	r3, r3
 80014b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014bc:	d103      	bne.n	80014c6 <xQueueSemaphoreTake+0x13a>
 80014be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80014cc:	b25b      	sxtb	r3, r3
 80014ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d2:	d103      	bne.n	80014dc <xQueueSemaphoreTake+0x150>
 80014d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014d6:	2200      	movs	r2, #0
 80014d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80014dc:	f001 fe92 	bl	8003204 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80014e0:	463a      	mov	r2, r7
 80014e2:	f107 030c 	add.w	r3, r7, #12
 80014e6:	4611      	mov	r1, r2
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 febb 	bl	8002264 <xTaskCheckForTimeOut>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d132      	bne.n	800155a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80014f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80014f6:	f000 f94f 	bl	8001798 <prvIsQueueEmpty>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d026      	beq.n	800154e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d109      	bne.n	800151c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8001508:	f001 fe4c 	bl	80031a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800150c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	4618      	mov	r0, r3
 8001512:	f001 f809 	bl	8002528 <xTaskPriorityInherit>
 8001516:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8001518:	f001 fe74 	bl	8003204 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800151c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800151e:	3324      	adds	r3, #36	; 0x24
 8001520:	683a      	ldr	r2, [r7, #0]
 8001522:	4611      	mov	r1, r2
 8001524:	4618      	mov	r0, r3
 8001526:	f000 fdd3 	bl	80020d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800152a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800152c:	f000 f8e2 	bl	80016f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001530:	f000 fc08 	bl	8001d44 <xTaskResumeAll>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	f47f af68 	bne.w	800140c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800153c:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <xQueueSemaphoreTake+0x214>)
 800153e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	f3bf 8f4f 	dsb	sy
 8001548:	f3bf 8f6f 	isb	sy
 800154c:	e75e      	b.n	800140c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800154e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001550:	f000 f8d0 	bl	80016f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001554:	f000 fbf6 	bl	8001d44 <xTaskResumeAll>
 8001558:	e758      	b.n	800140c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800155a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800155c:	f000 f8ca 	bl	80016f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001560:	f000 fbf0 	bl	8001d44 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001564:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001566:	f000 f917 	bl	8001798 <prvIsQueueEmpty>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	f43f af4d 	beq.w	800140c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8001572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001574:	2b00      	cmp	r3, #0
 8001576:	d00d      	beq.n	8001594 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8001578:	f001 fe14 	bl	80031a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800157c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800157e:	f000 f811 	bl	80015a4 <prvGetDisinheritPriorityAfterTimeout>
 8001582:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8001584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800158a:	4618      	mov	r0, r3
 800158c:	f001 f8a2 	bl	80026d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8001590:	f001 fe38 	bl	8003204 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001594:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001596:	4618      	mov	r0, r3
 8001598:	3738      	adds	r7, #56	; 0x38
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	e000ed04 	.word	0xe000ed04

080015a4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d006      	beq.n	80015c2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	e001      	b.n	80015c6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80015c6:	68fb      	ldr	r3, [r7, #12]
	}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10d      	bne.n	800160e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d14d      	bne.n	8001696 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	4618      	mov	r0, r3
 8001600:	f000 fffa 	bl	80025f8 <xTaskPriorityDisinherit>
 8001604:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	e043      	b.n	8001696 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d119      	bne.n	8001648 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	6858      	ldr	r0, [r3, #4]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	461a      	mov	r2, r3
 800161e:	68b9      	ldr	r1, [r7, #8]
 8001620:	f002 f8f0 	bl	8003804 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162c:	441a      	add	r2, r3
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	685a      	ldr	r2, [r3, #4]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	429a      	cmp	r2, r3
 800163c:	d32b      	bcc.n	8001696 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	e026      	b.n	8001696 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	68d8      	ldr	r0, [r3, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001650:	461a      	mov	r2, r3
 8001652:	68b9      	ldr	r1, [r7, #8]
 8001654:	f002 f8d6 	bl	8003804 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	68da      	ldr	r2, [r3, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	425b      	negs	r3, r3
 8001662:	441a      	add	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	68da      	ldr	r2, [r3, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	d207      	bcs.n	8001684 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167c:	425b      	negs	r3, r3
 800167e:	441a      	add	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d105      	bne.n	8001696 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d002      	beq.n	8001696 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	3b01      	subs	r3, #1
 8001694:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1c5a      	adds	r2, r3, #1
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800169e:	697b      	ldr	r3, [r7, #20]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d018      	beq.n	80016ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	68da      	ldr	r2, [r3, #12]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	441a      	add	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68da      	ldr	r2, [r3, #12]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d303      	bcc.n	80016dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68d9      	ldr	r1, [r3, #12]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e4:	461a      	mov	r2, r3
 80016e6:	6838      	ldr	r0, [r7, #0]
 80016e8:	f002 f88c 	bl	8003804 <memcpy>
	}
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80016fc:	f001 fd52 	bl	80031a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001706:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001708:	e011      	b.n	800172e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170e:	2b00      	cmp	r3, #0
 8001710:	d012      	beq.n	8001738 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	3324      	adds	r3, #36	; 0x24
 8001716:	4618      	mov	r0, r3
 8001718:	f000 fd2a 	bl	8002170 <xTaskRemoveFromEventList>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001722:	f000 fe01 	bl	8002328 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001726:	7bfb      	ldrb	r3, [r7, #15]
 8001728:	3b01      	subs	r3, #1
 800172a:	b2db      	uxtb	r3, r3
 800172c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800172e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001732:	2b00      	cmp	r3, #0
 8001734:	dce9      	bgt.n	800170a <prvUnlockQueue+0x16>
 8001736:	e000      	b.n	800173a <prvUnlockQueue+0x46>
					break;
 8001738:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	22ff      	movs	r2, #255	; 0xff
 800173e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001742:	f001 fd5f 	bl	8003204 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001746:	f001 fd2d 	bl	80031a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001750:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001752:	e011      	b.n	8001778 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	691b      	ldr	r3, [r3, #16]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d012      	beq.n	8001782 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3310      	adds	r3, #16
 8001760:	4618      	mov	r0, r3
 8001762:	f000 fd05 	bl	8002170 <xTaskRemoveFromEventList>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800176c:	f000 fddc 	bl	8002328 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001770:	7bbb      	ldrb	r3, [r7, #14]
 8001772:	3b01      	subs	r3, #1
 8001774:	b2db      	uxtb	r3, r3
 8001776:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001778:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800177c:	2b00      	cmp	r3, #0
 800177e:	dce9      	bgt.n	8001754 <prvUnlockQueue+0x60>
 8001780:	e000      	b.n	8001784 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001782:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	22ff      	movs	r2, #255	; 0xff
 8001788:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800178c:	f001 fd3a 	bl	8003204 <vPortExitCritical>
}
 8001790:	bf00      	nop
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80017a0:	f001 fd00 	bl	80031a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d102      	bne.n	80017b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80017ac:	2301      	movs	r3, #1
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	e001      	b.n	80017b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80017b6:	f001 fd25 	bl	8003204 <vPortExitCritical>

	return xReturn;
 80017ba:	68fb      	ldr	r3, [r7, #12]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80017cc:	f001 fcea 	bl	80031a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d8:	429a      	cmp	r2, r3
 80017da:	d102      	bne.n	80017e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80017dc:	2301      	movs	r3, #1
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	e001      	b.n	80017e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80017e6:	f001 fd0d 	bl	8003204 <vPortExitCritical>

	return xReturn;
 80017ea:	68fb      	ldr	r3, [r7, #12]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80017fe:	2300      	movs	r3, #0
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	e014      	b.n	800182e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001804:	4a0f      	ldr	r2, [pc, #60]	; (8001844 <vQueueAddToRegistry+0x50>)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d10b      	bne.n	8001828 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001810:	490c      	ldr	r1, [pc, #48]	; (8001844 <vQueueAddToRegistry+0x50>)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	683a      	ldr	r2, [r7, #0]
 8001816:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800181a:	4a0a      	ldr	r2, [pc, #40]	; (8001844 <vQueueAddToRegistry+0x50>)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	00db      	lsls	r3, r3, #3
 8001820:	4413      	add	r3, r2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001826:	e006      	b.n	8001836 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	3301      	adds	r3, #1
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2b07      	cmp	r3, #7
 8001832:	d9e7      	bls.n	8001804 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001834:	bf00      	nop
 8001836:	bf00      	nop
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000728 	.word	0x20000728

08001848 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001858:	f001 fca4 	bl	80031a4 <vPortEnterCritical>
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001862:	b25b      	sxtb	r3, r3
 8001864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001868:	d103      	bne.n	8001872 <vQueueWaitForMessageRestricted+0x2a>
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	2200      	movs	r2, #0
 800186e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001878:	b25b      	sxtb	r3, r3
 800187a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800187e:	d103      	bne.n	8001888 <vQueueWaitForMessageRestricted+0x40>
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	2200      	movs	r2, #0
 8001884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001888:	f001 fcbc 	bl	8003204 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001890:	2b00      	cmp	r3, #0
 8001892:	d106      	bne.n	80018a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	3324      	adds	r3, #36	; 0x24
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	68b9      	ldr	r1, [r7, #8]
 800189c:	4618      	mov	r0, r3
 800189e:	f000 fc3b 	bl	8002118 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80018a2:	6978      	ldr	r0, [r7, #20]
 80018a4:	f7ff ff26 	bl	80016f4 <prvUnlockQueue>
	}
 80018a8:	bf00      	nop
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08e      	sub	sp, #56	; 0x38
 80018b4:	af04      	add	r7, sp, #16
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
 80018bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80018be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d10a      	bne.n	80018da <xTaskCreateStatic+0x2a>
	__asm volatile
 80018c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018c8:	f383 8811 	msr	BASEPRI, r3
 80018cc:	f3bf 8f6f 	isb	sy
 80018d0:	f3bf 8f4f 	dsb	sy
 80018d4:	623b      	str	r3, [r7, #32]
}
 80018d6:	bf00      	nop
 80018d8:	e7fe      	b.n	80018d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80018da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d10a      	bne.n	80018f6 <xTaskCreateStatic+0x46>
	__asm volatile
 80018e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018e4:	f383 8811 	msr	BASEPRI, r3
 80018e8:	f3bf 8f6f 	isb	sy
 80018ec:	f3bf 8f4f 	dsb	sy
 80018f0:	61fb      	str	r3, [r7, #28]
}
 80018f2:	bf00      	nop
 80018f4:	e7fe      	b.n	80018f4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80018f6:	235c      	movs	r3, #92	; 0x5c
 80018f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	2b5c      	cmp	r3, #92	; 0x5c
 80018fe:	d00a      	beq.n	8001916 <xTaskCreateStatic+0x66>
	__asm volatile
 8001900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001904:	f383 8811 	msr	BASEPRI, r3
 8001908:	f3bf 8f6f 	isb	sy
 800190c:	f3bf 8f4f 	dsb	sy
 8001910:	61bb      	str	r3, [r7, #24]
}
 8001912:	bf00      	nop
 8001914:	e7fe      	b.n	8001914 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001916:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800191a:	2b00      	cmp	r3, #0
 800191c:	d01e      	beq.n	800195c <xTaskCreateStatic+0xac>
 800191e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001920:	2b00      	cmp	r3, #0
 8001922:	d01b      	beq.n	800195c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800192c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800192e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001930:	2202      	movs	r2, #2
 8001932:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001936:	2300      	movs	r3, #0
 8001938:	9303      	str	r3, [sp, #12]
 800193a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193c:	9302      	str	r3, [sp, #8]
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	9301      	str	r3, [sp, #4]
 8001944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	68b9      	ldr	r1, [r7, #8]
 800194e:	68f8      	ldr	r0, [r7, #12]
 8001950:	f000 f850 	bl	80019f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001954:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001956:	f000 f8dd 	bl	8001b14 <prvAddNewTaskToReadyList>
 800195a:	e001      	b.n	8001960 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001960:	697b      	ldr	r3, [r7, #20]
	}
 8001962:	4618      	mov	r0, r3
 8001964:	3728      	adds	r7, #40	; 0x28
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800196a:	b580      	push	{r7, lr}
 800196c:	b08c      	sub	sp, #48	; 0x30
 800196e:	af04      	add	r7, sp, #16
 8001970:	60f8      	str	r0, [r7, #12]
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	603b      	str	r3, [r7, #0]
 8001976:	4613      	mov	r3, r2
 8001978:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	4618      	mov	r0, r3
 8001980:	f001 fd32 	bl	80033e8 <pvPortMalloc>
 8001984:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d00e      	beq.n	80019aa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800198c:	205c      	movs	r0, #92	; 0x5c
 800198e:	f001 fd2b 	bl	80033e8 <pvPortMalloc>
 8001992:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	631a      	str	r2, [r3, #48]	; 0x30
 80019a0:	e005      	b.n	80019ae <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80019a2:	6978      	ldr	r0, [r7, #20]
 80019a4:	f001 fdec 	bl	8003580 <vPortFree>
 80019a8:	e001      	b.n	80019ae <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d017      	beq.n	80019e4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80019bc:	88fa      	ldrh	r2, [r7, #6]
 80019be:	2300      	movs	r3, #0
 80019c0:	9303      	str	r3, [sp, #12]
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	9302      	str	r3, [sp, #8]
 80019c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c8:	9301      	str	r3, [sp, #4]
 80019ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019cc:	9300      	str	r3, [sp, #0]
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	68b9      	ldr	r1, [r7, #8]
 80019d2:	68f8      	ldr	r0, [r7, #12]
 80019d4:	f000 f80e 	bl	80019f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80019d8:	69f8      	ldr	r0, [r7, #28]
 80019da:	f000 f89b 	bl	8001b14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80019de:	2301      	movs	r3, #1
 80019e0:	61bb      	str	r3, [r7, #24]
 80019e2:	e002      	b.n	80019ea <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80019e4:	f04f 33ff 	mov.w	r3, #4294967295
 80019e8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80019ea:	69bb      	ldr	r3, [r7, #24]
	}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b088      	sub	sp, #32
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
 8001a00:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a04:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	21a5      	movs	r1, #165	; 0xa5
 8001a0e:	f001 ff07 	bl	8003820 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4413      	add	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	f023 0307 	bic.w	r3, r3, #7
 8001a2a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d00a      	beq.n	8001a4c <prvInitialiseNewTask+0x58>
	__asm volatile
 8001a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a3a:	f383 8811 	msr	BASEPRI, r3
 8001a3e:	f3bf 8f6f 	isb	sy
 8001a42:	f3bf 8f4f 	dsb	sy
 8001a46:	617b      	str	r3, [r7, #20]
}
 8001a48:	bf00      	nop
 8001a4a:	e7fe      	b.n	8001a4a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d01f      	beq.n	8001a92 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
 8001a56:	e012      	b.n	8001a7e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001a58:	68ba      	ldr	r2, [r7, #8]
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	7819      	ldrb	r1, [r3, #0]
 8001a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	4413      	add	r3, r2
 8001a66:	3334      	adds	r3, #52	; 0x34
 8001a68:	460a      	mov	r2, r1
 8001a6a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001a6c:	68ba      	ldr	r2, [r7, #8]
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	4413      	add	r3, r2
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d006      	beq.n	8001a86 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	61fb      	str	r3, [r7, #28]
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	2b0f      	cmp	r3, #15
 8001a82:	d9e9      	bls.n	8001a58 <prvInitialiseNewTask+0x64>
 8001a84:	e000      	b.n	8001a88 <prvInitialiseNewTask+0x94>
			{
				break;
 8001a86:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001a90:	e003      	b.n	8001a9a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a9c:	2b37      	cmp	r3, #55	; 0x37
 8001a9e:	d901      	bls.n	8001aa4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001aa0:	2337      	movs	r3, #55	; 0x37
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001aa8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001aae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8001ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ab8:	3304      	adds	r3, #4
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe ff8e 	bl	80009dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac2:	3318      	adds	r3, #24
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe ff89 	bl	80009dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001acc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ace:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8001ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ad8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001adc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ade:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	68f9      	ldr	r1, [r7, #12]
 8001af2:	69b8      	ldr	r0, [r7, #24]
 8001af4:	f001 fa26 	bl	8002f44 <pxPortInitialiseStack>
 8001af8:	4602      	mov	r2, r0
 8001afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001afc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d002      	beq.n	8001b0a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001b0a:	bf00      	nop
 8001b0c:	3720      	adds	r7, #32
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001b1c:	f001 fb42 	bl	80031a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001b20:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <prvAddNewTaskToReadyList+0xc4>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	3301      	adds	r3, #1
 8001b26:	4a2c      	ldr	r2, [pc, #176]	; (8001bd8 <prvAddNewTaskToReadyList+0xc4>)
 8001b28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001b2a:	4b2c      	ldr	r3, [pc, #176]	; (8001bdc <prvAddNewTaskToReadyList+0xc8>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d109      	bne.n	8001b46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001b32:	4a2a      	ldr	r2, [pc, #168]	; (8001bdc <prvAddNewTaskToReadyList+0xc8>)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001b38:	4b27      	ldr	r3, [pc, #156]	; (8001bd8 <prvAddNewTaskToReadyList+0xc4>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d110      	bne.n	8001b62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001b40:	f000 fc16 	bl	8002370 <prvInitialiseTaskLists>
 8001b44:	e00d      	b.n	8001b62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001b46:	4b26      	ldr	r3, [pc, #152]	; (8001be0 <prvAddNewTaskToReadyList+0xcc>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d109      	bne.n	8001b62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001b4e:	4b23      	ldr	r3, [pc, #140]	; (8001bdc <prvAddNewTaskToReadyList+0xc8>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d802      	bhi.n	8001b62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001b5c:	4a1f      	ldr	r2, [pc, #124]	; (8001bdc <prvAddNewTaskToReadyList+0xc8>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001b62:	4b20      	ldr	r3, [pc, #128]	; (8001be4 <prvAddNewTaskToReadyList+0xd0>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	4a1e      	ldr	r2, [pc, #120]	; (8001be4 <prvAddNewTaskToReadyList+0xd0>)
 8001b6a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001b6c:	4b1d      	ldr	r3, [pc, #116]	; (8001be4 <prvAddNewTaskToReadyList+0xd0>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b78:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <prvAddNewTaskToReadyList+0xd4>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d903      	bls.n	8001b88 <prvAddNewTaskToReadyList+0x74>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b84:	4a18      	ldr	r2, [pc, #96]	; (8001be8 <prvAddNewTaskToReadyList+0xd4>)
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4413      	add	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4a15      	ldr	r2, [pc, #84]	; (8001bec <prvAddNewTaskToReadyList+0xd8>)
 8001b96:	441a      	add	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3304      	adds	r3, #4
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4610      	mov	r0, r2
 8001ba0:	f7fe ff29 	bl	80009f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001ba4:	f001 fb2e 	bl	8003204 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001ba8:	4b0d      	ldr	r3, [pc, #52]	; (8001be0 <prvAddNewTaskToReadyList+0xcc>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d00e      	beq.n	8001bce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001bb0:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <prvAddNewTaskToReadyList+0xc8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d207      	bcs.n	8001bce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001bbe:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <prvAddNewTaskToReadyList+0xdc>)
 8001bc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	f3bf 8f4f 	dsb	sy
 8001bca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000c3c 	.word	0x20000c3c
 8001bdc:	20000768 	.word	0x20000768
 8001be0:	20000c48 	.word	0x20000c48
 8001be4:	20000c58 	.word	0x20000c58
 8001be8:	20000c44 	.word	0x20000c44
 8001bec:	2000076c 	.word	0x2000076c
 8001bf0:	e000ed04 	.word	0xe000ed04

08001bf4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d017      	beq.n	8001c36 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001c06:	4b13      	ldr	r3, [pc, #76]	; (8001c54 <vTaskDelay+0x60>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d00a      	beq.n	8001c24 <vTaskDelay+0x30>
	__asm volatile
 8001c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c12:	f383 8811 	msr	BASEPRI, r3
 8001c16:	f3bf 8f6f 	isb	sy
 8001c1a:	f3bf 8f4f 	dsb	sy
 8001c1e:	60bb      	str	r3, [r7, #8]
}
 8001c20:	bf00      	nop
 8001c22:	e7fe      	b.n	8001c22 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001c24:	f000 f880 	bl	8001d28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001c28:	2100      	movs	r1, #0
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 fde8 	bl	8002800 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001c30:	f000 f888 	bl	8001d44 <xTaskResumeAll>
 8001c34:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d107      	bne.n	8001c4c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <vTaskDelay+0x64>)
 8001c3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	f3bf 8f4f 	dsb	sy
 8001c48:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001c4c:	bf00      	nop
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000c64 	.word	0x20000c64
 8001c58:	e000ed04 	.word	0xe000ed04

08001c5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	; 0x28
 8001c60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001c6a:	463a      	mov	r2, r7
 8001c6c:	1d39      	adds	r1, r7, #4
 8001c6e:	f107 0308 	add.w	r3, r7, #8
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fe5e 	bl	8000934 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001c78:	6839      	ldr	r1, [r7, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68ba      	ldr	r2, [r7, #8]
 8001c7e:	9202      	str	r2, [sp, #8]
 8001c80:	9301      	str	r3, [sp, #4]
 8001c82:	2300      	movs	r3, #0
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	2300      	movs	r3, #0
 8001c88:	460a      	mov	r2, r1
 8001c8a:	4921      	ldr	r1, [pc, #132]	; (8001d10 <vTaskStartScheduler+0xb4>)
 8001c8c:	4821      	ldr	r0, [pc, #132]	; (8001d14 <vTaskStartScheduler+0xb8>)
 8001c8e:	f7ff fe0f 	bl	80018b0 <xTaskCreateStatic>
 8001c92:	4603      	mov	r3, r0
 8001c94:	4a20      	ldr	r2, [pc, #128]	; (8001d18 <vTaskStartScheduler+0xbc>)
 8001c96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001c98:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <vTaskStartScheduler+0xbc>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d002      	beq.n	8001ca6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	617b      	str	r3, [r7, #20]
 8001ca4:	e001      	b.n	8001caa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d102      	bne.n	8001cb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8001cb0:	f000 fdfa 	bl	80028a8 <xTimerCreateTimerTask>
 8001cb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d116      	bne.n	8001cea <vTaskStartScheduler+0x8e>
	__asm volatile
 8001cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc0:	f383 8811 	msr	BASEPRI, r3
 8001cc4:	f3bf 8f6f 	isb	sy
 8001cc8:	f3bf 8f4f 	dsb	sy
 8001ccc:	613b      	str	r3, [r7, #16]
}
 8001cce:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001cd0:	4b12      	ldr	r3, [pc, #72]	; (8001d1c <vTaskStartScheduler+0xc0>)
 8001cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001cd8:	4b11      	ldr	r3, [pc, #68]	; (8001d20 <vTaskStartScheduler+0xc4>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <vTaskStartScheduler+0xc8>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001ce4:	f001 f9bc 	bl	8003060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001ce8:	e00e      	b.n	8001d08 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf0:	d10a      	bne.n	8001d08 <vTaskStartScheduler+0xac>
	__asm volatile
 8001cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cf6:	f383 8811 	msr	BASEPRI, r3
 8001cfa:	f3bf 8f6f 	isb	sy
 8001cfe:	f3bf 8f4f 	dsb	sy
 8001d02:	60fb      	str	r3, [r7, #12]
}
 8001d04:	bf00      	nop
 8001d06:	e7fe      	b.n	8001d06 <vTaskStartScheduler+0xaa>
}
 8001d08:	bf00      	nop
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	080038a4 	.word	0x080038a4
 8001d14:	08002341 	.word	0x08002341
 8001d18:	20000c60 	.word	0x20000c60
 8001d1c:	20000c5c 	.word	0x20000c5c
 8001d20:	20000c48 	.word	0x20000c48
 8001d24:	20000c40 	.word	0x20000c40

08001d28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001d2c:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <vTaskSuspendAll+0x18>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3301      	adds	r3, #1
 8001d32:	4a03      	ldr	r2, [pc, #12]	; (8001d40 <vTaskSuspendAll+0x18>)
 8001d34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8001d36:	bf00      	nop
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	20000c64 	.word	0x20000c64

08001d44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001d52:	4b42      	ldr	r3, [pc, #264]	; (8001e5c <xTaskResumeAll+0x118>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10a      	bne.n	8001d70 <xTaskResumeAll+0x2c>
	__asm volatile
 8001d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d5e:	f383 8811 	msr	BASEPRI, r3
 8001d62:	f3bf 8f6f 	isb	sy
 8001d66:	f3bf 8f4f 	dsb	sy
 8001d6a:	603b      	str	r3, [r7, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	e7fe      	b.n	8001d6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001d70:	f001 fa18 	bl	80031a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001d74:	4b39      	ldr	r3, [pc, #228]	; (8001e5c <xTaskResumeAll+0x118>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	3b01      	subs	r3, #1
 8001d7a:	4a38      	ldr	r2, [pc, #224]	; (8001e5c <xTaskResumeAll+0x118>)
 8001d7c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d7e:	4b37      	ldr	r3, [pc, #220]	; (8001e5c <xTaskResumeAll+0x118>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d162      	bne.n	8001e4c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001d86:	4b36      	ldr	r3, [pc, #216]	; (8001e60 <xTaskResumeAll+0x11c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d05e      	beq.n	8001e4c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001d8e:	e02f      	b.n	8001df0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d90:	4b34      	ldr	r3, [pc, #208]	; (8001e64 <xTaskResumeAll+0x120>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	3318      	adds	r3, #24
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fe87 	bl	8000ab0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	3304      	adds	r3, #4
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe fe82 	bl	8000ab0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001db0:	4b2d      	ldr	r3, [pc, #180]	; (8001e68 <xTaskResumeAll+0x124>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d903      	bls.n	8001dc0 <xTaskResumeAll+0x7c>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dbc:	4a2a      	ldr	r2, [pc, #168]	; (8001e68 <xTaskResumeAll+0x124>)
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4a27      	ldr	r2, [pc, #156]	; (8001e6c <xTaskResumeAll+0x128>)
 8001dce:	441a      	add	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	3304      	adds	r3, #4
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4610      	mov	r0, r2
 8001dd8:	f7fe fe0d 	bl	80009f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de0:	4b23      	ldr	r3, [pc, #140]	; (8001e70 <xTaskResumeAll+0x12c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d302      	bcc.n	8001df0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8001dea:	4b22      	ldr	r3, [pc, #136]	; (8001e74 <xTaskResumeAll+0x130>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001df0:	4b1c      	ldr	r3, [pc, #112]	; (8001e64 <xTaskResumeAll+0x120>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d1cb      	bne.n	8001d90 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001dfe:	f000 fb55 	bl	80024ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001e02:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <xTaskResumeAll+0x134>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d010      	beq.n	8001e30 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001e0e:	f000 f847 	bl	8001ea0 <xTaskIncrementTick>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d002      	beq.n	8001e1e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8001e18:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <xTaskResumeAll+0x130>)
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f1      	bne.n	8001e0e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8001e2a:	4b13      	ldr	r3, [pc, #76]	; (8001e78 <xTaskResumeAll+0x134>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001e30:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <xTaskResumeAll+0x130>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d009      	beq.n	8001e4c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <xTaskResumeAll+0x138>)
 8001e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	f3bf 8f4f 	dsb	sy
 8001e48:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001e4c:	f001 f9da 	bl	8003204 <vPortExitCritical>

	return xAlreadyYielded;
 8001e50:	68bb      	ldr	r3, [r7, #8]
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000c64 	.word	0x20000c64
 8001e60:	20000c3c 	.word	0x20000c3c
 8001e64:	20000bfc 	.word	0x20000bfc
 8001e68:	20000c44 	.word	0x20000c44
 8001e6c:	2000076c 	.word	0x2000076c
 8001e70:	20000768 	.word	0x20000768
 8001e74:	20000c50 	.word	0x20000c50
 8001e78:	20000c4c 	.word	0x20000c4c
 8001e7c:	e000ed04 	.word	0xe000ed04

08001e80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001e86:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <xTaskGetTickCount+0x1c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001e8c:	687b      	ldr	r3, [r7, #4]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000c40 	.word	0x20000c40

08001ea0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001eaa:	4b4f      	ldr	r3, [pc, #316]	; (8001fe8 <xTaskIncrementTick+0x148>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f040 808f 	bne.w	8001fd2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001eb4:	4b4d      	ldr	r3, [pc, #308]	; (8001fec <xTaskIncrementTick+0x14c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001ebc:	4a4b      	ldr	r2, [pc, #300]	; (8001fec <xTaskIncrementTick+0x14c>)
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d120      	bne.n	8001f0a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8001ec8:	4b49      	ldr	r3, [pc, #292]	; (8001ff0 <xTaskIncrementTick+0x150>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00a      	beq.n	8001ee8 <xTaskIncrementTick+0x48>
	__asm volatile
 8001ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ed6:	f383 8811 	msr	BASEPRI, r3
 8001eda:	f3bf 8f6f 	isb	sy
 8001ede:	f3bf 8f4f 	dsb	sy
 8001ee2:	603b      	str	r3, [r7, #0]
}
 8001ee4:	bf00      	nop
 8001ee6:	e7fe      	b.n	8001ee6 <xTaskIncrementTick+0x46>
 8001ee8:	4b41      	ldr	r3, [pc, #260]	; (8001ff0 <xTaskIncrementTick+0x150>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	4b41      	ldr	r3, [pc, #260]	; (8001ff4 <xTaskIncrementTick+0x154>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a3f      	ldr	r2, [pc, #252]	; (8001ff0 <xTaskIncrementTick+0x150>)
 8001ef4:	6013      	str	r3, [r2, #0]
 8001ef6:	4a3f      	ldr	r2, [pc, #252]	; (8001ff4 <xTaskIncrementTick+0x154>)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	6013      	str	r3, [r2, #0]
 8001efc:	4b3e      	ldr	r3, [pc, #248]	; (8001ff8 <xTaskIncrementTick+0x158>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	3301      	adds	r3, #1
 8001f02:	4a3d      	ldr	r2, [pc, #244]	; (8001ff8 <xTaskIncrementTick+0x158>)
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	f000 fad1 	bl	80024ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001f0a:	4b3c      	ldr	r3, [pc, #240]	; (8001ffc <xTaskIncrementTick+0x15c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d349      	bcc.n	8001fa8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f14:	4b36      	ldr	r3, [pc, #216]	; (8001ff0 <xTaskIncrementTick+0x150>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d104      	bne.n	8001f28 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f1e:	4b37      	ldr	r3, [pc, #220]	; (8001ffc <xTaskIncrementTick+0x15c>)
 8001f20:	f04f 32ff 	mov.w	r2, #4294967295
 8001f24:	601a      	str	r2, [r3, #0]
					break;
 8001f26:	e03f      	b.n	8001fa8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f28:	4b31      	ldr	r3, [pc, #196]	; (8001ff0 <xTaskIncrementTick+0x150>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d203      	bcs.n	8001f48 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001f40:	4a2e      	ldr	r2, [pc, #184]	; (8001ffc <xTaskIncrementTick+0x15c>)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001f46:	e02f      	b.n	8001fa8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	3304      	adds	r3, #4
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7fe fdaf 	bl	8000ab0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d004      	beq.n	8001f64 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	3318      	adds	r3, #24
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe fda6 	bl	8000ab0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f68:	4b25      	ldr	r3, [pc, #148]	; (8002000 <xTaskIncrementTick+0x160>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d903      	bls.n	8001f78 <xTaskIncrementTick+0xd8>
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f74:	4a22      	ldr	r2, [pc, #136]	; (8002000 <xTaskIncrementTick+0x160>)
 8001f76:	6013      	str	r3, [r2, #0]
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4a1f      	ldr	r2, [pc, #124]	; (8002004 <xTaskIncrementTick+0x164>)
 8001f86:	441a      	add	r2, r3
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4610      	mov	r0, r2
 8001f90:	f7fe fd31 	bl	80009f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f98:	4b1b      	ldr	r3, [pc, #108]	; (8002008 <xTaskIncrementTick+0x168>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d3b8      	bcc.n	8001f14 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001fa6:	e7b5      	b.n	8001f14 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001fa8:	4b17      	ldr	r3, [pc, #92]	; (8002008 <xTaskIncrementTick+0x168>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fae:	4915      	ldr	r1, [pc, #84]	; (8002004 <xTaskIncrementTick+0x164>)
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	4413      	add	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d901      	bls.n	8001fc4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001fc4:	4b11      	ldr	r3, [pc, #68]	; (800200c <xTaskIncrementTick+0x16c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d007      	beq.n	8001fdc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	e004      	b.n	8001fdc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001fd2:	4b0f      	ldr	r3, [pc, #60]	; (8002010 <xTaskIncrementTick+0x170>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	4a0d      	ldr	r2, [pc, #52]	; (8002010 <xTaskIncrementTick+0x170>)
 8001fda:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001fdc:	697b      	ldr	r3, [r7, #20]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000c64 	.word	0x20000c64
 8001fec:	20000c40 	.word	0x20000c40
 8001ff0:	20000bf4 	.word	0x20000bf4
 8001ff4:	20000bf8 	.word	0x20000bf8
 8001ff8:	20000c54 	.word	0x20000c54
 8001ffc:	20000c5c 	.word	0x20000c5c
 8002000:	20000c44 	.word	0x20000c44
 8002004:	2000076c 	.word	0x2000076c
 8002008:	20000768 	.word	0x20000768
 800200c:	20000c50 	.word	0x20000c50
 8002010:	20000c4c 	.word	0x20000c4c

08002014 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800201a:	4b28      	ldr	r3, [pc, #160]	; (80020bc <vTaskSwitchContext+0xa8>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d003      	beq.n	800202a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002022:	4b27      	ldr	r3, [pc, #156]	; (80020c0 <vTaskSwitchContext+0xac>)
 8002024:	2201      	movs	r2, #1
 8002026:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002028:	e041      	b.n	80020ae <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800202a:	4b25      	ldr	r3, [pc, #148]	; (80020c0 <vTaskSwitchContext+0xac>)
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002030:	4b24      	ldr	r3, [pc, #144]	; (80020c4 <vTaskSwitchContext+0xb0>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	e010      	b.n	800205a <vTaskSwitchContext+0x46>
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10a      	bne.n	8002054 <vTaskSwitchContext+0x40>
	__asm volatile
 800203e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002042:	f383 8811 	msr	BASEPRI, r3
 8002046:	f3bf 8f6f 	isb	sy
 800204a:	f3bf 8f4f 	dsb	sy
 800204e:	607b      	str	r3, [r7, #4]
}
 8002050:	bf00      	nop
 8002052:	e7fe      	b.n	8002052 <vTaskSwitchContext+0x3e>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	3b01      	subs	r3, #1
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	491b      	ldr	r1, [pc, #108]	; (80020c8 <vTaskSwitchContext+0xb4>)
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d0e4      	beq.n	8002038 <vTaskSwitchContext+0x24>
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	4613      	mov	r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	4413      	add	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4a13      	ldr	r2, [pc, #76]	; (80020c8 <vTaskSwitchContext+0xb4>)
 800207a:	4413      	add	r3, r2
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	605a      	str	r2, [r3, #4]
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	3308      	adds	r3, #8
 8002090:	429a      	cmp	r2, r3
 8002092:	d104      	bne.n	800209e <vTaskSwitchContext+0x8a>
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	4a09      	ldr	r2, [pc, #36]	; (80020cc <vTaskSwitchContext+0xb8>)
 80020a6:	6013      	str	r3, [r2, #0]
 80020a8:	4a06      	ldr	r2, [pc, #24]	; (80020c4 <vTaskSwitchContext+0xb0>)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6013      	str	r3, [r2, #0]
}
 80020ae:	bf00      	nop
 80020b0:	3714      	adds	r7, #20
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20000c64 	.word	0x20000c64
 80020c0:	20000c50 	.word	0x20000c50
 80020c4:	20000c44 	.word	0x20000c44
 80020c8:	2000076c 	.word	0x2000076c
 80020cc:	20000768 	.word	0x20000768

080020d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d10a      	bne.n	80020f6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80020e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020e4:	f383 8811 	msr	BASEPRI, r3
 80020e8:	f3bf 8f6f 	isb	sy
 80020ec:	f3bf 8f4f 	dsb	sy
 80020f0:	60fb      	str	r3, [r7, #12]
}
 80020f2:	bf00      	nop
 80020f4:	e7fe      	b.n	80020f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80020f6:	4b07      	ldr	r3, [pc, #28]	; (8002114 <vTaskPlaceOnEventList+0x44>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	3318      	adds	r3, #24
 80020fc:	4619      	mov	r1, r3
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7fe fc9d 	bl	8000a3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002104:	2101      	movs	r1, #1
 8002106:	6838      	ldr	r0, [r7, #0]
 8002108:	f000 fb7a 	bl	8002800 <prvAddCurrentTaskToDelayedList>
}
 800210c:	bf00      	nop
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000768 	.word	0x20000768

08002118 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d10a      	bne.n	8002140 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800212a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800212e:	f383 8811 	msr	BASEPRI, r3
 8002132:	f3bf 8f6f 	isb	sy
 8002136:	f3bf 8f4f 	dsb	sy
 800213a:	617b      	str	r3, [r7, #20]
}
 800213c:	bf00      	nop
 800213e:	e7fe      	b.n	800213e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002140:	4b0a      	ldr	r3, [pc, #40]	; (800216c <vTaskPlaceOnEventListRestricted+0x54>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	3318      	adds	r3, #24
 8002146:	4619      	mov	r1, r3
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f7fe fc54 	bl	80009f6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d002      	beq.n	800215a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8002154:	f04f 33ff 	mov.w	r3, #4294967295
 8002158:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	68b8      	ldr	r0, [r7, #8]
 800215e:	f000 fb4f 	bl	8002800 <prvAddCurrentTaskToDelayedList>
	}
 8002162:	bf00      	nop
 8002164:	3718      	adds	r7, #24
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000768 	.word	0x20000768

08002170 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10a      	bne.n	800219c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8002186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800218a:	f383 8811 	msr	BASEPRI, r3
 800218e:	f3bf 8f6f 	isb	sy
 8002192:	f3bf 8f4f 	dsb	sy
 8002196:	60fb      	str	r3, [r7, #12]
}
 8002198:	bf00      	nop
 800219a:	e7fe      	b.n	800219a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	3318      	adds	r3, #24
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe fc85 	bl	8000ab0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80021a6:	4b1e      	ldr	r3, [pc, #120]	; (8002220 <xTaskRemoveFromEventList+0xb0>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d11d      	bne.n	80021ea <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	3304      	adds	r3, #4
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe fc7c 	bl	8000ab0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021bc:	4b19      	ldr	r3, [pc, #100]	; (8002224 <xTaskRemoveFromEventList+0xb4>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d903      	bls.n	80021cc <xTaskRemoveFromEventList+0x5c>
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c8:	4a16      	ldr	r2, [pc, #88]	; (8002224 <xTaskRemoveFromEventList+0xb4>)
 80021ca:	6013      	str	r3, [r2, #0]
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021d0:	4613      	mov	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4a13      	ldr	r2, [pc, #76]	; (8002228 <xTaskRemoveFromEventList+0xb8>)
 80021da:	441a      	add	r2, r3
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	3304      	adds	r3, #4
 80021e0:	4619      	mov	r1, r3
 80021e2:	4610      	mov	r0, r2
 80021e4:	f7fe fc07 	bl	80009f6 <vListInsertEnd>
 80021e8:	e005      	b.n	80021f6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	3318      	adds	r3, #24
 80021ee:	4619      	mov	r1, r3
 80021f0:	480e      	ldr	r0, [pc, #56]	; (800222c <xTaskRemoveFromEventList+0xbc>)
 80021f2:	f7fe fc00 	bl	80009f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021fa:	4b0d      	ldr	r3, [pc, #52]	; (8002230 <xTaskRemoveFromEventList+0xc0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002200:	429a      	cmp	r2, r3
 8002202:	d905      	bls.n	8002210 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002204:	2301      	movs	r3, #1
 8002206:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002208:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <xTaskRemoveFromEventList+0xc4>)
 800220a:	2201      	movs	r2, #1
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	e001      	b.n	8002214 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002214:	697b      	ldr	r3, [r7, #20]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3718      	adds	r7, #24
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000c64 	.word	0x20000c64
 8002224:	20000c44 	.word	0x20000c44
 8002228:	2000076c 	.word	0x2000076c
 800222c:	20000bfc 	.word	0x20000bfc
 8002230:	20000768 	.word	0x20000768
 8002234:	20000c50 	.word	0x20000c50

08002238 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002240:	4b06      	ldr	r3, [pc, #24]	; (800225c <vTaskInternalSetTimeOutState+0x24>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002248:	4b05      	ldr	r3, [pc, #20]	; (8002260 <vTaskInternalSetTimeOutState+0x28>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	605a      	str	r2, [r3, #4]
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	20000c54 	.word	0x20000c54
 8002260:	20000c40 	.word	0x20000c40

08002264 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b088      	sub	sp, #32
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d10a      	bne.n	800228a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8002274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002278:	f383 8811 	msr	BASEPRI, r3
 800227c:	f3bf 8f6f 	isb	sy
 8002280:	f3bf 8f4f 	dsb	sy
 8002284:	613b      	str	r3, [r7, #16]
}
 8002286:	bf00      	nop
 8002288:	e7fe      	b.n	8002288 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d10a      	bne.n	80022a6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8002290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002294:	f383 8811 	msr	BASEPRI, r3
 8002298:	f3bf 8f6f 	isb	sy
 800229c:	f3bf 8f4f 	dsb	sy
 80022a0:	60fb      	str	r3, [r7, #12]
}
 80022a2:	bf00      	nop
 80022a4:	e7fe      	b.n	80022a4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80022a6:	f000 ff7d 	bl	80031a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80022aa:	4b1d      	ldr	r3, [pc, #116]	; (8002320 <xTaskCheckForTimeOut+0xbc>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c2:	d102      	bne.n	80022ca <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61fb      	str	r3, [r7, #28]
 80022c8:	e023      	b.n	8002312 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	4b15      	ldr	r3, [pc, #84]	; (8002324 <xTaskCheckForTimeOut+0xc0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d007      	beq.n	80022e6 <xTaskCheckForTimeOut+0x82>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d302      	bcc.n	80022e6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80022e0:	2301      	movs	r3, #1
 80022e2:	61fb      	str	r3, [r7, #28]
 80022e4:	e015      	b.n	8002312 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d20b      	bcs.n	8002308 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	1ad2      	subs	r2, r2, r3
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7ff ff9b 	bl	8002238 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
 8002306:	e004      	b.n	8002312 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800230e:	2301      	movs	r3, #1
 8002310:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002312:	f000 ff77 	bl	8003204 <vPortExitCritical>

	return xReturn;
 8002316:	69fb      	ldr	r3, [r7, #28]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3720      	adds	r7, #32
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20000c40 	.word	0x20000c40
 8002324:	20000c54 	.word	0x20000c54

08002328 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800232c:	4b03      	ldr	r3, [pc, #12]	; (800233c <vTaskMissedYield+0x14>)
 800232e:	2201      	movs	r2, #1
 8002330:	601a      	str	r2, [r3, #0]
}
 8002332:	bf00      	nop
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	20000c50 	.word	0x20000c50

08002340 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002348:	f000 f852 	bl	80023f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800234c:	4b06      	ldr	r3, [pc, #24]	; (8002368 <prvIdleTask+0x28>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d9f9      	bls.n	8002348 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002354:	4b05      	ldr	r3, [pc, #20]	; (800236c <prvIdleTask+0x2c>)
 8002356:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	f3bf 8f4f 	dsb	sy
 8002360:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002364:	e7f0      	b.n	8002348 <prvIdleTask+0x8>
 8002366:	bf00      	nop
 8002368:	2000076c 	.word	0x2000076c
 800236c:	e000ed04 	.word	0xe000ed04

08002370 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	e00c      	b.n	8002396 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	4413      	add	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4a12      	ldr	r2, [pc, #72]	; (80023d0 <prvInitialiseTaskLists+0x60>)
 8002388:	4413      	add	r3, r2
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe fb06 	bl	800099c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3301      	adds	r3, #1
 8002394:	607b      	str	r3, [r7, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b37      	cmp	r3, #55	; 0x37
 800239a:	d9ef      	bls.n	800237c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800239c:	480d      	ldr	r0, [pc, #52]	; (80023d4 <prvInitialiseTaskLists+0x64>)
 800239e:	f7fe fafd 	bl	800099c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80023a2:	480d      	ldr	r0, [pc, #52]	; (80023d8 <prvInitialiseTaskLists+0x68>)
 80023a4:	f7fe fafa 	bl	800099c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80023a8:	480c      	ldr	r0, [pc, #48]	; (80023dc <prvInitialiseTaskLists+0x6c>)
 80023aa:	f7fe faf7 	bl	800099c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80023ae:	480c      	ldr	r0, [pc, #48]	; (80023e0 <prvInitialiseTaskLists+0x70>)
 80023b0:	f7fe faf4 	bl	800099c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80023b4:	480b      	ldr	r0, [pc, #44]	; (80023e4 <prvInitialiseTaskLists+0x74>)
 80023b6:	f7fe faf1 	bl	800099c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80023ba:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <prvInitialiseTaskLists+0x78>)
 80023bc:	4a05      	ldr	r2, [pc, #20]	; (80023d4 <prvInitialiseTaskLists+0x64>)
 80023be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80023c0:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <prvInitialiseTaskLists+0x7c>)
 80023c2:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <prvInitialiseTaskLists+0x68>)
 80023c4:	601a      	str	r2, [r3, #0]
}
 80023c6:	bf00      	nop
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	2000076c 	.word	0x2000076c
 80023d4:	20000bcc 	.word	0x20000bcc
 80023d8:	20000be0 	.word	0x20000be0
 80023dc:	20000bfc 	.word	0x20000bfc
 80023e0:	20000c10 	.word	0x20000c10
 80023e4:	20000c28 	.word	0x20000c28
 80023e8:	20000bf4 	.word	0x20000bf4
 80023ec:	20000bf8 	.word	0x20000bf8

080023f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023f6:	e019      	b.n	800242c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80023f8:	f000 fed4 	bl	80031a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80023fc:	4b10      	ldr	r3, [pc, #64]	; (8002440 <prvCheckTasksWaitingTermination+0x50>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3304      	adds	r3, #4
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe fb51 	bl	8000ab0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800240e:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <prvCheckTasksWaitingTermination+0x54>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	3b01      	subs	r3, #1
 8002414:	4a0b      	ldr	r2, [pc, #44]	; (8002444 <prvCheckTasksWaitingTermination+0x54>)
 8002416:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002418:	4b0b      	ldr	r3, [pc, #44]	; (8002448 <prvCheckTasksWaitingTermination+0x58>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	3b01      	subs	r3, #1
 800241e:	4a0a      	ldr	r2, [pc, #40]	; (8002448 <prvCheckTasksWaitingTermination+0x58>)
 8002420:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002422:	f000 feef 	bl	8003204 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f810 	bl	800244c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800242c:	4b06      	ldr	r3, [pc, #24]	; (8002448 <prvCheckTasksWaitingTermination+0x58>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1e1      	bne.n	80023f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002434:	bf00      	nop
 8002436:	bf00      	nop
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20000c10 	.word	0x20000c10
 8002444:	20000c3c 	.word	0x20000c3c
 8002448:	20000c24 	.word	0x20000c24

0800244c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800245a:	2b00      	cmp	r3, #0
 800245c:	d108      	bne.n	8002470 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002462:	4618      	mov	r0, r3
 8002464:	f001 f88c 	bl	8003580 <vPortFree>
				vPortFree( pxTCB );
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f001 f889 	bl	8003580 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800246e:	e018      	b.n	80024a2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002476:	2b01      	cmp	r3, #1
 8002478:	d103      	bne.n	8002482 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f001 f880 	bl	8003580 <vPortFree>
	}
 8002480:	e00f      	b.n	80024a2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002488:	2b02      	cmp	r3, #2
 800248a:	d00a      	beq.n	80024a2 <prvDeleteTCB+0x56>
	__asm volatile
 800248c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002490:	f383 8811 	msr	BASEPRI, r3
 8002494:	f3bf 8f6f 	isb	sy
 8002498:	f3bf 8f4f 	dsb	sy
 800249c:	60fb      	str	r3, [r7, #12]
}
 800249e:	bf00      	nop
 80024a0:	e7fe      	b.n	80024a0 <prvDeleteTCB+0x54>
	}
 80024a2:	bf00      	nop
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024b2:	4b0c      	ldr	r3, [pc, #48]	; (80024e4 <prvResetNextTaskUnblockTime+0x38>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d104      	bne.n	80024c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80024bc:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <prvResetNextTaskUnblockTime+0x3c>)
 80024be:	f04f 32ff 	mov.w	r2, #4294967295
 80024c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80024c4:	e008      	b.n	80024d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024c6:	4b07      	ldr	r3, [pc, #28]	; (80024e4 <prvResetNextTaskUnblockTime+0x38>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	4a04      	ldr	r2, [pc, #16]	; (80024e8 <prvResetNextTaskUnblockTime+0x3c>)
 80024d6:	6013      	str	r3, [r2, #0]
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	20000bf4 	.word	0x20000bf4
 80024e8:	20000c5c 	.word	0x20000c5c

080024ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <xTaskGetSchedulerState+0x34>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d102      	bne.n	8002500 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80024fa:	2301      	movs	r3, #1
 80024fc:	607b      	str	r3, [r7, #4]
 80024fe:	e008      	b.n	8002512 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002500:	4b08      	ldr	r3, [pc, #32]	; (8002524 <xTaskGetSchedulerState+0x38>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d102      	bne.n	800250e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002508:	2302      	movs	r3, #2
 800250a:	607b      	str	r3, [r7, #4]
 800250c:	e001      	b.n	8002512 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002512:	687b      	ldr	r3, [r7, #4]
	}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	20000c48 	.word	0x20000c48
 8002524:	20000c64 	.word	0x20000c64

08002528 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8002534:	2300      	movs	r3, #0
 8002536:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d051      	beq.n	80025e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002542:	4b2a      	ldr	r3, [pc, #168]	; (80025ec <xTaskPriorityInherit+0xc4>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002548:	429a      	cmp	r2, r3
 800254a:	d241      	bcs.n	80025d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	2b00      	cmp	r3, #0
 8002552:	db06      	blt.n	8002562 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002554:	4b25      	ldr	r3, [pc, #148]	; (80025ec <xTaskPriorityInherit+0xc4>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	6959      	ldr	r1, [r3, #20]
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	4a1f      	ldr	r2, [pc, #124]	; (80025f0 <xTaskPriorityInherit+0xc8>)
 8002574:	4413      	add	r3, r2
 8002576:	4299      	cmp	r1, r3
 8002578:	d122      	bne.n	80025c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	3304      	adds	r3, #4
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe fa96 	bl	8000ab0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002584:	4b19      	ldr	r3, [pc, #100]	; (80025ec <xTaskPriorityInherit+0xc4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002592:	4b18      	ldr	r3, [pc, #96]	; (80025f4 <xTaskPriorityInherit+0xcc>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	429a      	cmp	r2, r3
 8002598:	d903      	bls.n	80025a2 <xTaskPriorityInherit+0x7a>
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259e:	4a15      	ldr	r2, [pc, #84]	; (80025f4 <xTaskPriorityInherit+0xcc>)
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025a6:	4613      	mov	r3, r2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	4413      	add	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4a10      	ldr	r2, [pc, #64]	; (80025f0 <xTaskPriorityInherit+0xc8>)
 80025b0:	441a      	add	r2, r3
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	3304      	adds	r3, #4
 80025b6:	4619      	mov	r1, r3
 80025b8:	4610      	mov	r0, r2
 80025ba:	f7fe fa1c 	bl	80009f6 <vListInsertEnd>
 80025be:	e004      	b.n	80025ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80025c0:	4b0a      	ldr	r3, [pc, #40]	; (80025ec <xTaskPriorityInherit+0xc4>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80025ca:	2301      	movs	r3, #1
 80025cc:	60fb      	str	r3, [r7, #12]
 80025ce:	e008      	b.n	80025e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025d4:	4b05      	ldr	r3, [pc, #20]	; (80025ec <xTaskPriorityInherit+0xc4>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025da:	429a      	cmp	r2, r3
 80025dc:	d201      	bcs.n	80025e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80025de:	2301      	movs	r3, #1
 80025e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80025e2:	68fb      	ldr	r3, [r7, #12]
	}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20000768 	.word	0x20000768
 80025f0:	2000076c 	.word	0x2000076c
 80025f4:	20000c44 	.word	0x20000c44

080025f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d056      	beq.n	80026bc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800260e:	4b2e      	ldr	r3, [pc, #184]	; (80026c8 <xTaskPriorityDisinherit+0xd0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	429a      	cmp	r2, r3
 8002616:	d00a      	beq.n	800262e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8002618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800261c:	f383 8811 	msr	BASEPRI, r3
 8002620:	f3bf 8f6f 	isb	sy
 8002624:	f3bf 8f4f 	dsb	sy
 8002628:	60fb      	str	r3, [r7, #12]
}
 800262a:	bf00      	nop
 800262c:	e7fe      	b.n	800262c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10a      	bne.n	800264c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8002636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800263a:	f383 8811 	msr	BASEPRI, r3
 800263e:	f3bf 8f6f 	isb	sy
 8002642:	f3bf 8f4f 	dsb	sy
 8002646:	60bb      	str	r3, [r7, #8]
}
 8002648:	bf00      	nop
 800264a:	e7fe      	b.n	800264a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002650:	1e5a      	subs	r2, r3, #1
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265e:	429a      	cmp	r2, r3
 8002660:	d02c      	beq.n	80026bc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002666:	2b00      	cmp	r3, #0
 8002668:	d128      	bne.n	80026bc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	3304      	adds	r3, #4
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fa1e 	bl	8000ab0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002680:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800268c:	4b0f      	ldr	r3, [pc, #60]	; (80026cc <xTaskPriorityDisinherit+0xd4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	429a      	cmp	r2, r3
 8002692:	d903      	bls.n	800269c <xTaskPriorityDisinherit+0xa4>
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002698:	4a0c      	ldr	r2, [pc, #48]	; (80026cc <xTaskPriorityDisinherit+0xd4>)
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a0:	4613      	mov	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4a09      	ldr	r2, [pc, #36]	; (80026d0 <xTaskPriorityDisinherit+0xd8>)
 80026aa:	441a      	add	r2, r3
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	3304      	adds	r3, #4
 80026b0:	4619      	mov	r1, r3
 80026b2:	4610      	mov	r0, r2
 80026b4:	f7fe f99f 	bl	80009f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80026b8:	2301      	movs	r3, #1
 80026ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80026bc:	697b      	ldr	r3, [r7, #20]
	}
 80026be:	4618      	mov	r0, r3
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000768 	.word	0x20000768
 80026cc:	20000c44 	.word	0x20000c44
 80026d0:	2000076c 	.word	0x2000076c

080026d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80026e2:	2301      	movs	r3, #1
 80026e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d06a      	beq.n	80027c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10a      	bne.n	800270a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80026f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f8:	f383 8811 	msr	BASEPRI, r3
 80026fc:	f3bf 8f6f 	isb	sy
 8002700:	f3bf 8f4f 	dsb	sy
 8002704:	60fb      	str	r3, [r7, #12]
}
 8002706:	bf00      	nop
 8002708:	e7fe      	b.n	8002708 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d902      	bls.n	800271a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	61fb      	str	r3, [r7, #28]
 8002718:	e002      	b.n	8002720 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800271e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002724:	69fa      	ldr	r2, [r7, #28]
 8002726:	429a      	cmp	r2, r3
 8002728:	d04b      	beq.n	80027c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	429a      	cmp	r2, r3
 8002732:	d146      	bne.n	80027c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8002734:	4b25      	ldr	r3, [pc, #148]	; (80027cc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	429a      	cmp	r2, r3
 800273c:	d10a      	bne.n	8002754 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800273e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002742:	f383 8811 	msr	BASEPRI, r3
 8002746:	f3bf 8f6f 	isb	sy
 800274a:	f3bf 8f4f 	dsb	sy
 800274e:	60bb      	str	r3, [r7, #8]
}
 8002750:	bf00      	nop
 8002752:	e7fe      	b.n	8002752 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002758:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	69fa      	ldr	r2, [r7, #28]
 800275e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	2b00      	cmp	r3, #0
 8002766:	db04      	blt.n	8002772 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	6959      	ldr	r1, [r3, #20]
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	4613      	mov	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4a13      	ldr	r2, [pc, #76]	; (80027d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8002782:	4413      	add	r3, r2
 8002784:	4299      	cmp	r1, r3
 8002786:	d11c      	bne.n	80027c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	3304      	adds	r3, #4
 800278c:	4618      	mov	r0, r3
 800278e:	f7fe f98f 	bl	8000ab0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002796:	4b0f      	ldr	r3, [pc, #60]	; (80027d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d903      	bls.n	80027a6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a2:	4a0c      	ldr	r2, [pc, #48]	; (80027d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80027a4:	6013      	str	r3, [r2, #0]
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027aa:	4613      	mov	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	4a07      	ldr	r2, [pc, #28]	; (80027d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80027b4:	441a      	add	r2, r3
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	3304      	adds	r3, #4
 80027ba:	4619      	mov	r1, r3
 80027bc:	4610      	mov	r0, r2
 80027be:	f7fe f91a 	bl	80009f6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80027c2:	bf00      	nop
 80027c4:	3720      	adds	r7, #32
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000768 	.word	0x20000768
 80027d0:	2000076c 	.word	0x2000076c
 80027d4:	20000c44 	.word	0x20000c44

080027d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80027dc:	4b07      	ldr	r3, [pc, #28]	; (80027fc <pvTaskIncrementMutexHeldCount+0x24>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d004      	beq.n	80027ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80027e4:	4b05      	ldr	r3, [pc, #20]	; (80027fc <pvTaskIncrementMutexHeldCount+0x24>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027ea:	3201      	adds	r2, #1
 80027ec:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80027ee:	4b03      	ldr	r3, [pc, #12]	; (80027fc <pvTaskIncrementMutexHeldCount+0x24>)
 80027f0:	681b      	ldr	r3, [r3, #0]
	}
 80027f2:	4618      	mov	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	20000768 	.word	0x20000768

08002800 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800280a:	4b21      	ldr	r3, [pc, #132]	; (8002890 <prvAddCurrentTaskToDelayedList+0x90>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002810:	4b20      	ldr	r3, [pc, #128]	; (8002894 <prvAddCurrentTaskToDelayedList+0x94>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	3304      	adds	r3, #4
 8002816:	4618      	mov	r0, r3
 8002818:	f7fe f94a 	bl	8000ab0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002822:	d10a      	bne.n	800283a <prvAddCurrentTaskToDelayedList+0x3a>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d007      	beq.n	800283a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800282a:	4b1a      	ldr	r3, [pc, #104]	; (8002894 <prvAddCurrentTaskToDelayedList+0x94>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3304      	adds	r3, #4
 8002830:	4619      	mov	r1, r3
 8002832:	4819      	ldr	r0, [pc, #100]	; (8002898 <prvAddCurrentTaskToDelayedList+0x98>)
 8002834:	f7fe f8df 	bl	80009f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002838:	e026      	b.n	8002888 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4413      	add	r3, r2
 8002840:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002842:	4b14      	ldr	r3, [pc, #80]	; (8002894 <prvAddCurrentTaskToDelayedList+0x94>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	429a      	cmp	r2, r3
 8002850:	d209      	bcs.n	8002866 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002852:	4b12      	ldr	r3, [pc, #72]	; (800289c <prvAddCurrentTaskToDelayedList+0x9c>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	4b0f      	ldr	r3, [pc, #60]	; (8002894 <prvAddCurrentTaskToDelayedList+0x94>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	3304      	adds	r3, #4
 800285c:	4619      	mov	r1, r3
 800285e:	4610      	mov	r0, r2
 8002860:	f7fe f8ed 	bl	8000a3e <vListInsert>
}
 8002864:	e010      	b.n	8002888 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002866:	4b0e      	ldr	r3, [pc, #56]	; (80028a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	4b0a      	ldr	r3, [pc, #40]	; (8002894 <prvAddCurrentTaskToDelayedList+0x94>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	3304      	adds	r3, #4
 8002870:	4619      	mov	r1, r3
 8002872:	4610      	mov	r0, r2
 8002874:	f7fe f8e3 	bl	8000a3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002878:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	429a      	cmp	r2, r3
 8002880:	d202      	bcs.n	8002888 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8002882:	4a08      	ldr	r2, [pc, #32]	; (80028a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	6013      	str	r3, [r2, #0]
}
 8002888:	bf00      	nop
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000c40 	.word	0x20000c40
 8002894:	20000768 	.word	0x20000768
 8002898:	20000c28 	.word	0x20000c28
 800289c:	20000bf8 	.word	0x20000bf8
 80028a0:	20000bf4 	.word	0x20000bf4
 80028a4:	20000c5c 	.word	0x20000c5c

080028a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08a      	sub	sp, #40	; 0x28
 80028ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80028b2:	f000 fb07 	bl	8002ec4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80028b6:	4b1c      	ldr	r3, [pc, #112]	; (8002928 <xTimerCreateTimerTask+0x80>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d021      	beq.n	8002902 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80028c6:	1d3a      	adds	r2, r7, #4
 80028c8:	f107 0108 	add.w	r1, r7, #8
 80028cc:	f107 030c 	add.w	r3, r7, #12
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fe f849 	bl	8000968 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	9202      	str	r2, [sp, #8]
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	2302      	movs	r3, #2
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2300      	movs	r3, #0
 80028e6:	460a      	mov	r2, r1
 80028e8:	4910      	ldr	r1, [pc, #64]	; (800292c <xTimerCreateTimerTask+0x84>)
 80028ea:	4811      	ldr	r0, [pc, #68]	; (8002930 <xTimerCreateTimerTask+0x88>)
 80028ec:	f7fe ffe0 	bl	80018b0 <xTaskCreateStatic>
 80028f0:	4603      	mov	r3, r0
 80028f2:	4a10      	ldr	r2, [pc, #64]	; (8002934 <xTimerCreateTimerTask+0x8c>)
 80028f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80028f6:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <xTimerCreateTimerTask+0x8c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80028fe:	2301      	movs	r3, #1
 8002900:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10a      	bne.n	800291e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8002908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800290c:	f383 8811 	msr	BASEPRI, r3
 8002910:	f3bf 8f6f 	isb	sy
 8002914:	f3bf 8f4f 	dsb	sy
 8002918:	613b      	str	r3, [r7, #16]
}
 800291a:	bf00      	nop
 800291c:	e7fe      	b.n	800291c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800291e:	697b      	ldr	r3, [r7, #20]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3718      	adds	r7, #24
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000c98 	.word	0x20000c98
 800292c:	080038ac 	.word	0x080038ac
 8002930:	08002a6d 	.word	0x08002a6d
 8002934:	20000c9c 	.word	0x20000c9c

08002938 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b08a      	sub	sp, #40	; 0x28
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002946:	2300      	movs	r3, #0
 8002948:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10a      	bne.n	8002966 <xTimerGenericCommand+0x2e>
	__asm volatile
 8002950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002954:	f383 8811 	msr	BASEPRI, r3
 8002958:	f3bf 8f6f 	isb	sy
 800295c:	f3bf 8f4f 	dsb	sy
 8002960:	623b      	str	r3, [r7, #32]
}
 8002962:	bf00      	nop
 8002964:	e7fe      	b.n	8002964 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002966:	4b1a      	ldr	r3, [pc, #104]	; (80029d0 <xTimerGenericCommand+0x98>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d02a      	beq.n	80029c4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	2b05      	cmp	r3, #5
 800297e:	dc18      	bgt.n	80029b2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002980:	f7ff fdb4 	bl	80024ec <xTaskGetSchedulerState>
 8002984:	4603      	mov	r3, r0
 8002986:	2b02      	cmp	r3, #2
 8002988:	d109      	bne.n	800299e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800298a:	4b11      	ldr	r3, [pc, #68]	; (80029d0 <xTimerGenericCommand+0x98>)
 800298c:	6818      	ldr	r0, [r3, #0]
 800298e:	f107 0110 	add.w	r1, r7, #16
 8002992:	2300      	movs	r3, #0
 8002994:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002996:	f7fe f9f3 	bl	8000d80 <xQueueGenericSend>
 800299a:	6278      	str	r0, [r7, #36]	; 0x24
 800299c:	e012      	b.n	80029c4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800299e:	4b0c      	ldr	r3, [pc, #48]	; (80029d0 <xTimerGenericCommand+0x98>)
 80029a0:	6818      	ldr	r0, [r3, #0]
 80029a2:	f107 0110 	add.w	r1, r7, #16
 80029a6:	2300      	movs	r3, #0
 80029a8:	2200      	movs	r2, #0
 80029aa:	f7fe f9e9 	bl	8000d80 <xQueueGenericSend>
 80029ae:	6278      	str	r0, [r7, #36]	; 0x24
 80029b0:	e008      	b.n	80029c4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80029b2:	4b07      	ldr	r3, [pc, #28]	; (80029d0 <xTimerGenericCommand+0x98>)
 80029b4:	6818      	ldr	r0, [r3, #0]
 80029b6:	f107 0110 	add.w	r1, r7, #16
 80029ba:	2300      	movs	r3, #0
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	f7fe fadd 	bl	8000f7c <xQueueGenericSendFromISR>
 80029c2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80029c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3728      	adds	r7, #40	; 0x28
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000c98 	.word	0x20000c98

080029d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b088      	sub	sp, #32
 80029d8:	af02      	add	r7, sp, #8
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029de:	4b22      	ldr	r3, [pc, #136]	; (8002a68 <prvProcessExpiredTimer+0x94>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	3304      	adds	r3, #4
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fe f85f 	bl	8000ab0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d022      	beq.n	8002a46 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	699a      	ldr	r2, [r3, #24]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	18d1      	adds	r1, r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	683a      	ldr	r2, [r7, #0]
 8002a0c:	6978      	ldr	r0, [r7, #20]
 8002a0e:	f000 f8d1 	bl	8002bb4 <prvInsertTimerInActiveList>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d01f      	beq.n	8002a58 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002a18:	2300      	movs	r3, #0
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	2100      	movs	r1, #0
 8002a22:	6978      	ldr	r0, [r7, #20]
 8002a24:	f7ff ff88 	bl	8002938 <xTimerGenericCommand>
 8002a28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d113      	bne.n	8002a58 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8002a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a34:	f383 8811 	msr	BASEPRI, r3
 8002a38:	f3bf 8f6f 	isb	sy
 8002a3c:	f3bf 8f4f 	dsb	sy
 8002a40:	60fb      	str	r3, [r7, #12]
}
 8002a42:	bf00      	nop
 8002a44:	e7fe      	b.n	8002a44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a4c:	f023 0301 	bic.w	r3, r3, #1
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	6978      	ldr	r0, [r7, #20]
 8002a5e:	4798      	blx	r3
}
 8002a60:	bf00      	nop
 8002a62:	3718      	adds	r7, #24
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	20000c90 	.word	0x20000c90

08002a6c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002a74:	f107 0308 	add.w	r3, r7, #8
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f000 f857 	bl	8002b2c <prvGetNextExpireTime>
 8002a7e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	4619      	mov	r1, r3
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f803 	bl	8002a90 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002a8a:	f000 f8d5 	bl	8002c38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002a8e:	e7f1      	b.n	8002a74 <prvTimerTask+0x8>

08002a90 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002a9a:	f7ff f945 	bl	8001d28 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002a9e:	f107 0308 	add.w	r3, r7, #8
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 f866 	bl	8002b74 <prvSampleTimeNow>
 8002aa8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d130      	bne.n	8002b12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d10a      	bne.n	8002acc <prvProcessTimerOrBlockTask+0x3c>
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d806      	bhi.n	8002acc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002abe:	f7ff f941 	bl	8001d44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002ac2:	68f9      	ldr	r1, [r7, #12]
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7ff ff85 	bl	80029d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8002aca:	e024      	b.n	8002b16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d008      	beq.n	8002ae4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002ad2:	4b13      	ldr	r3, [pc, #76]	; (8002b20 <prvProcessTimerOrBlockTask+0x90>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <prvProcessTimerOrBlockTask+0x50>
 8002adc:	2301      	movs	r3, #1
 8002ade:	e000      	b.n	8002ae2 <prvProcessTimerOrBlockTask+0x52>
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002ae4:	4b0f      	ldr	r3, [pc, #60]	; (8002b24 <prvProcessTimerOrBlockTask+0x94>)
 8002ae6:	6818      	ldr	r0, [r3, #0]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	4619      	mov	r1, r3
 8002af2:	f7fe fea9 	bl	8001848 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002af6:	f7ff f925 	bl	8001d44 <xTaskResumeAll>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10a      	bne.n	8002b16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002b00:	4b09      	ldr	r3, [pc, #36]	; (8002b28 <prvProcessTimerOrBlockTask+0x98>)
 8002b02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	f3bf 8f4f 	dsb	sy
 8002b0c:	f3bf 8f6f 	isb	sy
}
 8002b10:	e001      	b.n	8002b16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002b12:	f7ff f917 	bl	8001d44 <xTaskResumeAll>
}
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000c94 	.word	0x20000c94
 8002b24:	20000c98 	.word	0x20000c98
 8002b28:	e000ed04 	.word	0xe000ed04

08002b2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002b34:	4b0e      	ldr	r3, [pc, #56]	; (8002b70 <prvGetNextExpireTime+0x44>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <prvGetNextExpireTime+0x16>
 8002b3e:	2201      	movs	r2, #1
 8002b40:	e000      	b.n	8002b44 <prvGetNextExpireTime+0x18>
 8002b42:	2200      	movs	r2, #0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d105      	bne.n	8002b5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002b50:	4b07      	ldr	r3, [pc, #28]	; (8002b70 <prvGetNextExpireTime+0x44>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	e001      	b.n	8002b60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002b60:	68fb      	ldr	r3, [r7, #12]
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	20000c90 	.word	0x20000c90

08002b74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002b7c:	f7ff f980 	bl	8001e80 <xTaskGetTickCount>
 8002b80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002b82:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <prvSampleTimeNow+0x3c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d205      	bcs.n	8002b98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002b8c:	f000 f936 	bl	8002dfc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	e002      	b.n	8002b9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002b9e:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <prvSampleTimeNow+0x3c>)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20000ca0 	.word	0x20000ca0

08002bb4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d812      	bhi.n	8002c00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	1ad2      	subs	r2, r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d302      	bcc.n	8002bee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002be8:	2301      	movs	r3, #1
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	e01b      	b.n	8002c26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002bee:	4b10      	ldr	r3, [pc, #64]	; (8002c30 <prvInsertTimerInActiveList+0x7c>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4610      	mov	r0, r2
 8002bfa:	f7fd ff20 	bl	8000a3e <vListInsert>
 8002bfe:	e012      	b.n	8002c26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d206      	bcs.n	8002c16 <prvInsertTimerInActiveList+0x62>
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d302      	bcc.n	8002c16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002c10:	2301      	movs	r3, #1
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	e007      	b.n	8002c26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002c16:	4b07      	ldr	r3, [pc, #28]	; (8002c34 <prvInsertTimerInActiveList+0x80>)
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	3304      	adds	r3, #4
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4610      	mov	r0, r2
 8002c22:	f7fd ff0c 	bl	8000a3e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002c26:	697b      	ldr	r3, [r7, #20]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000c94 	.word	0x20000c94
 8002c34:	20000c90 	.word	0x20000c90

08002c38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08e      	sub	sp, #56	; 0x38
 8002c3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002c3e:	e0ca      	b.n	8002dd6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	da18      	bge.n	8002c78 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8002c46:	1d3b      	adds	r3, r7, #4
 8002c48:	3304      	adds	r3, #4
 8002c4a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8002c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d10a      	bne.n	8002c68 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8002c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c56:	f383 8811 	msr	BASEPRI, r3
 8002c5a:	f3bf 8f6f 	isb	sy
 8002c5e:	f3bf 8f4f 	dsb	sy
 8002c62:	61fb      	str	r3, [r7, #28]
}
 8002c64:	bf00      	nop
 8002c66:	e7fe      	b.n	8002c66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8002c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c6e:	6850      	ldr	r0, [r2, #4]
 8002c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c72:	6892      	ldr	r2, [r2, #8]
 8002c74:	4611      	mov	r1, r2
 8002c76:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f2c0 80aa 	blt.w	8002dd4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d004      	beq.n	8002c96 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8e:	3304      	adds	r3, #4
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7fd ff0d 	bl	8000ab0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002c96:	463b      	mov	r3, r7
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff ff6b 	bl	8002b74 <prvSampleTimeNow>
 8002c9e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b09      	cmp	r3, #9
 8002ca4:	f200 8097 	bhi.w	8002dd6 <prvProcessReceivedCommands+0x19e>
 8002ca8:	a201      	add	r2, pc, #4	; (adr r2, 8002cb0 <prvProcessReceivedCommands+0x78>)
 8002caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cae:	bf00      	nop
 8002cb0:	08002cd9 	.word	0x08002cd9
 8002cb4:	08002cd9 	.word	0x08002cd9
 8002cb8:	08002cd9 	.word	0x08002cd9
 8002cbc:	08002d4d 	.word	0x08002d4d
 8002cc0:	08002d61 	.word	0x08002d61
 8002cc4:	08002dab 	.word	0x08002dab
 8002cc8:	08002cd9 	.word	0x08002cd9
 8002ccc:	08002cd9 	.word	0x08002cd9
 8002cd0:	08002d4d 	.word	0x08002d4d
 8002cd4:	08002d61 	.word	0x08002d61
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002cde:	f043 0301 	orr.w	r3, r3, #1
 8002ce2:	b2da      	uxtb	r2, r3
 8002ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	18d1      	adds	r1, r2, r3
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cf8:	f7ff ff5c 	bl	8002bb4 <prvInsertTimerInActiveList>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d069      	beq.n	8002dd6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d08:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d05e      	beq.n	8002dd6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002d18:	68ba      	ldr	r2, [r7, #8]
 8002d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	441a      	add	r2, r3
 8002d20:	2300      	movs	r3, #0
 8002d22:	9300      	str	r3, [sp, #0]
 8002d24:	2300      	movs	r3, #0
 8002d26:	2100      	movs	r1, #0
 8002d28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d2a:	f7ff fe05 	bl	8002938 <xTimerGenericCommand>
 8002d2e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d14f      	bne.n	8002dd6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8002d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3a:	f383 8811 	msr	BASEPRI, r3
 8002d3e:	f3bf 8f6f 	isb	sy
 8002d42:	f3bf 8f4f 	dsb	sy
 8002d46:	61bb      	str	r3, [r7, #24]
}
 8002d48:	bf00      	nop
 8002d4a:	e7fe      	b.n	8002d4a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002d52:	f023 0301 	bic.w	r3, r3, #1
 8002d56:	b2da      	uxtb	r2, r3
 8002d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8002d5e:	e03a      	b.n	8002dd6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002d66:	f043 0301 	orr.w	r3, r3, #1
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d76:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d10a      	bne.n	8002d96 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8002d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d84:	f383 8811 	msr	BASEPRI, r3
 8002d88:	f3bf 8f6f 	isb	sy
 8002d8c:	f3bf 8f4f 	dsb	sy
 8002d90:	617b      	str	r3, [r7, #20]
}
 8002d92:	bf00      	nop
 8002d94:	e7fe      	b.n	8002d94 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d98:	699a      	ldr	r2, [r3, #24]
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9c:	18d1      	adds	r1, r2, r3
 8002d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002da4:	f7ff ff06 	bl	8002bb4 <prvInsertTimerInActiveList>
					break;
 8002da8:	e015      	b.n	8002dd6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d103      	bne.n	8002dc0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8002db8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dba:	f000 fbe1 	bl	8003580 <vPortFree>
 8002dbe:	e00a      	b.n	8002dd6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002dc6:	f023 0301 	bic.w	r3, r3, #1
 8002dca:	b2da      	uxtb	r2, r3
 8002dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002dd2:	e000      	b.n	8002dd6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8002dd4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002dd6:	4b08      	ldr	r3, [pc, #32]	; (8002df8 <prvProcessReceivedCommands+0x1c0>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	1d39      	adds	r1, r7, #4
 8002ddc:	2200      	movs	r2, #0
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe f9f4 	bl	80011cc <xQueueReceive>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f47f af2a 	bne.w	8002c40 <prvProcessReceivedCommands+0x8>
	}
}
 8002dec:	bf00      	nop
 8002dee:	bf00      	nop
 8002df0:	3730      	adds	r7, #48	; 0x30
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	20000c98 	.word	0x20000c98

08002dfc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b088      	sub	sp, #32
 8002e00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002e02:	e048      	b.n	8002e96 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002e04:	4b2d      	ldr	r3, [pc, #180]	; (8002ebc <prvSwitchTimerLists+0xc0>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e0e:	4b2b      	ldr	r3, [pc, #172]	; (8002ebc <prvSwitchTimerLists+0xc0>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fd fe47 	bl	8000ab0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	68f8      	ldr	r0, [r7, #12]
 8002e28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d02e      	beq.n	8002e96 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	699b      	ldr	r3, [r3, #24]
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	4413      	add	r3, r2
 8002e40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d90e      	bls.n	8002e68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002e56:	4b19      	ldr	r3, [pc, #100]	; (8002ebc <prvSwitchTimerLists+0xc0>)
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4610      	mov	r0, r2
 8002e62:	f7fd fdec 	bl	8000a3e <vListInsert>
 8002e66:	e016      	b.n	8002e96 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002e68:	2300      	movs	r3, #0
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	2100      	movs	r1, #0
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f7ff fd60 	bl	8002938 <xTimerGenericCommand>
 8002e78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10a      	bne.n	8002e96 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8002e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e84:	f383 8811 	msr	BASEPRI, r3
 8002e88:	f3bf 8f6f 	isb	sy
 8002e8c:	f3bf 8f4f 	dsb	sy
 8002e90:	603b      	str	r3, [r7, #0]
}
 8002e92:	bf00      	nop
 8002e94:	e7fe      	b.n	8002e94 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002e96:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <prvSwitchTimerLists+0xc0>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1b1      	bne.n	8002e04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <prvSwitchTimerLists+0xc0>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8002ea6:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <prvSwitchTimerLists+0xc4>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a04      	ldr	r2, [pc, #16]	; (8002ebc <prvSwitchTimerLists+0xc0>)
 8002eac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002eae:	4a04      	ldr	r2, [pc, #16]	; (8002ec0 <prvSwitchTimerLists+0xc4>)
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	6013      	str	r3, [r2, #0]
}
 8002eb4:	bf00      	nop
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	20000c90 	.word	0x20000c90
 8002ec0:	20000c94 	.word	0x20000c94

08002ec4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002eca:	f000 f96b 	bl	80031a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002ece:	4b15      	ldr	r3, [pc, #84]	; (8002f24 <prvCheckForValidListAndQueue+0x60>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d120      	bne.n	8002f18 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8002ed6:	4814      	ldr	r0, [pc, #80]	; (8002f28 <prvCheckForValidListAndQueue+0x64>)
 8002ed8:	f7fd fd60 	bl	800099c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002edc:	4813      	ldr	r0, [pc, #76]	; (8002f2c <prvCheckForValidListAndQueue+0x68>)
 8002ede:	f7fd fd5d 	bl	800099c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002ee2:	4b13      	ldr	r3, [pc, #76]	; (8002f30 <prvCheckForValidListAndQueue+0x6c>)
 8002ee4:	4a10      	ldr	r2, [pc, #64]	; (8002f28 <prvCheckForValidListAndQueue+0x64>)
 8002ee6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <prvCheckForValidListAndQueue+0x70>)
 8002eea:	4a10      	ldr	r2, [pc, #64]	; (8002f2c <prvCheckForValidListAndQueue+0x68>)
 8002eec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8002eee:	2300      	movs	r3, #0
 8002ef0:	9300      	str	r3, [sp, #0]
 8002ef2:	4b11      	ldr	r3, [pc, #68]	; (8002f38 <prvCheckForValidListAndQueue+0x74>)
 8002ef4:	4a11      	ldr	r2, [pc, #68]	; (8002f3c <prvCheckForValidListAndQueue+0x78>)
 8002ef6:	2110      	movs	r1, #16
 8002ef8:	200a      	movs	r0, #10
 8002efa:	f7fd fe6b 	bl	8000bd4 <xQueueGenericCreateStatic>
 8002efe:	4603      	mov	r3, r0
 8002f00:	4a08      	ldr	r2, [pc, #32]	; (8002f24 <prvCheckForValidListAndQueue+0x60>)
 8002f02:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002f04:	4b07      	ldr	r3, [pc, #28]	; (8002f24 <prvCheckForValidListAndQueue+0x60>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d005      	beq.n	8002f18 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002f0c:	4b05      	ldr	r3, [pc, #20]	; (8002f24 <prvCheckForValidListAndQueue+0x60>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	490b      	ldr	r1, [pc, #44]	; (8002f40 <prvCheckForValidListAndQueue+0x7c>)
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7fe fc6e 	bl	80017f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002f18:	f000 f974 	bl	8003204 <vPortExitCritical>
}
 8002f1c:	bf00      	nop
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000c98 	.word	0x20000c98
 8002f28:	20000c68 	.word	0x20000c68
 8002f2c:	20000c7c 	.word	0x20000c7c
 8002f30:	20000c90 	.word	0x20000c90
 8002f34:	20000c94 	.word	0x20000c94
 8002f38:	20000d44 	.word	0x20000d44
 8002f3c:	20000ca4 	.word	0x20000ca4
 8002f40:	080038b4 	.word	0x080038b4

08002f44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	3b04      	subs	r3, #4
 8002f54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	3b04      	subs	r3, #4
 8002f62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	f023 0201 	bic.w	r2, r3, #1
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	3b04      	subs	r3, #4
 8002f72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002f74:	4a0c      	ldr	r2, [pc, #48]	; (8002fa8 <pxPortInitialiseStack+0x64>)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	3b14      	subs	r3, #20
 8002f7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	3b04      	subs	r3, #4
 8002f8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f06f 0202 	mvn.w	r2, #2
 8002f92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	3b20      	subs	r3, #32
 8002f98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	08002fad 	.word	0x08002fad

08002fac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002fb6:	4b12      	ldr	r3, [pc, #72]	; (8003000 <prvTaskExitError+0x54>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fbe:	d00a      	beq.n	8002fd6 <prvTaskExitError+0x2a>
	__asm volatile
 8002fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc4:	f383 8811 	msr	BASEPRI, r3
 8002fc8:	f3bf 8f6f 	isb	sy
 8002fcc:	f3bf 8f4f 	dsb	sy
 8002fd0:	60fb      	str	r3, [r7, #12]
}
 8002fd2:	bf00      	nop
 8002fd4:	e7fe      	b.n	8002fd4 <prvTaskExitError+0x28>
	__asm volatile
 8002fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fda:	f383 8811 	msr	BASEPRI, r3
 8002fde:	f3bf 8f6f 	isb	sy
 8002fe2:	f3bf 8f4f 	dsb	sy
 8002fe6:	60bb      	str	r3, [r7, #8]
}
 8002fe8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002fea:	bf00      	nop
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0fc      	beq.n	8002fec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002ff2:	bf00      	nop
 8002ff4:	bf00      	nop
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	20000004 	.word	0x20000004
	...

08003010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003010:	4b07      	ldr	r3, [pc, #28]	; (8003030 <pxCurrentTCBConst2>)
 8003012:	6819      	ldr	r1, [r3, #0]
 8003014:	6808      	ldr	r0, [r1, #0]
 8003016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800301a:	f380 8809 	msr	PSP, r0
 800301e:	f3bf 8f6f 	isb	sy
 8003022:	f04f 0000 	mov.w	r0, #0
 8003026:	f380 8811 	msr	BASEPRI, r0
 800302a:	4770      	bx	lr
 800302c:	f3af 8000 	nop.w

08003030 <pxCurrentTCBConst2>:
 8003030:	20000768 	.word	0x20000768
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003034:	bf00      	nop
 8003036:	bf00      	nop

08003038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003038:	4808      	ldr	r0, [pc, #32]	; (800305c <prvPortStartFirstTask+0x24>)
 800303a:	6800      	ldr	r0, [r0, #0]
 800303c:	6800      	ldr	r0, [r0, #0]
 800303e:	f380 8808 	msr	MSP, r0
 8003042:	f04f 0000 	mov.w	r0, #0
 8003046:	f380 8814 	msr	CONTROL, r0
 800304a:	b662      	cpsie	i
 800304c:	b661      	cpsie	f
 800304e:	f3bf 8f4f 	dsb	sy
 8003052:	f3bf 8f6f 	isb	sy
 8003056:	df00      	svc	0
 8003058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800305a:	bf00      	nop
 800305c:	e000ed08 	.word	0xe000ed08

08003060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003066:	4b46      	ldr	r3, [pc, #280]	; (8003180 <xPortStartScheduler+0x120>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a46      	ldr	r2, [pc, #280]	; (8003184 <xPortStartScheduler+0x124>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d10a      	bne.n	8003086 <xPortStartScheduler+0x26>
	__asm volatile
 8003070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003074:	f383 8811 	msr	BASEPRI, r3
 8003078:	f3bf 8f6f 	isb	sy
 800307c:	f3bf 8f4f 	dsb	sy
 8003080:	613b      	str	r3, [r7, #16]
}
 8003082:	bf00      	nop
 8003084:	e7fe      	b.n	8003084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003086:	4b3e      	ldr	r3, [pc, #248]	; (8003180 <xPortStartScheduler+0x120>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a3f      	ldr	r2, [pc, #252]	; (8003188 <xPortStartScheduler+0x128>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d10a      	bne.n	80030a6 <xPortStartScheduler+0x46>
	__asm volatile
 8003090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003094:	f383 8811 	msr	BASEPRI, r3
 8003098:	f3bf 8f6f 	isb	sy
 800309c:	f3bf 8f4f 	dsb	sy
 80030a0:	60fb      	str	r3, [r7, #12]
}
 80030a2:	bf00      	nop
 80030a4:	e7fe      	b.n	80030a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80030a6:	4b39      	ldr	r3, [pc, #228]	; (800318c <xPortStartScheduler+0x12c>)
 80030a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	22ff      	movs	r2, #255	; 0xff
 80030b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80030c8:	b2da      	uxtb	r2, r3
 80030ca:	4b31      	ldr	r3, [pc, #196]	; (8003190 <xPortStartScheduler+0x130>)
 80030cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80030ce:	4b31      	ldr	r3, [pc, #196]	; (8003194 <xPortStartScheduler+0x134>)
 80030d0:	2207      	movs	r2, #7
 80030d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030d4:	e009      	b.n	80030ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80030d6:	4b2f      	ldr	r3, [pc, #188]	; (8003194 <xPortStartScheduler+0x134>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	3b01      	subs	r3, #1
 80030dc:	4a2d      	ldr	r2, [pc, #180]	; (8003194 <xPortStartScheduler+0x134>)
 80030de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030f2:	2b80      	cmp	r3, #128	; 0x80
 80030f4:	d0ef      	beq.n	80030d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80030f6:	4b27      	ldr	r3, [pc, #156]	; (8003194 <xPortStartScheduler+0x134>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f1c3 0307 	rsb	r3, r3, #7
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d00a      	beq.n	8003118 <xPortStartScheduler+0xb8>
	__asm volatile
 8003102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003106:	f383 8811 	msr	BASEPRI, r3
 800310a:	f3bf 8f6f 	isb	sy
 800310e:	f3bf 8f4f 	dsb	sy
 8003112:	60bb      	str	r3, [r7, #8]
}
 8003114:	bf00      	nop
 8003116:	e7fe      	b.n	8003116 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003118:	4b1e      	ldr	r3, [pc, #120]	; (8003194 <xPortStartScheduler+0x134>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	021b      	lsls	r3, r3, #8
 800311e:	4a1d      	ldr	r2, [pc, #116]	; (8003194 <xPortStartScheduler+0x134>)
 8003120:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003122:	4b1c      	ldr	r3, [pc, #112]	; (8003194 <xPortStartScheduler+0x134>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800312a:	4a1a      	ldr	r2, [pc, #104]	; (8003194 <xPortStartScheduler+0x134>)
 800312c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	b2da      	uxtb	r2, r3
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003136:	4b18      	ldr	r3, [pc, #96]	; (8003198 <xPortStartScheduler+0x138>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a17      	ldr	r2, [pc, #92]	; (8003198 <xPortStartScheduler+0x138>)
 800313c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003140:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003142:	4b15      	ldr	r3, [pc, #84]	; (8003198 <xPortStartScheduler+0x138>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a14      	ldr	r2, [pc, #80]	; (8003198 <xPortStartScheduler+0x138>)
 8003148:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800314c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800314e:	f000 f8dd 	bl	800330c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003152:	4b12      	ldr	r3, [pc, #72]	; (800319c <xPortStartScheduler+0x13c>)
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003158:	f000 f8fc 	bl	8003354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800315c:	4b10      	ldr	r3, [pc, #64]	; (80031a0 <xPortStartScheduler+0x140>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a0f      	ldr	r2, [pc, #60]	; (80031a0 <xPortStartScheduler+0x140>)
 8003162:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003166:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003168:	f7ff ff66 	bl	8003038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800316c:	f7fe ff52 	bl	8002014 <vTaskSwitchContext>
	prvTaskExitError();
 8003170:	f7ff ff1c 	bl	8002fac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	e000ed00 	.word	0xe000ed00
 8003184:	410fc271 	.word	0x410fc271
 8003188:	410fc270 	.word	0x410fc270
 800318c:	e000e400 	.word	0xe000e400
 8003190:	20000d94 	.word	0x20000d94
 8003194:	20000d98 	.word	0x20000d98
 8003198:	e000ed20 	.word	0xe000ed20
 800319c:	20000004 	.word	0x20000004
 80031a0:	e000ef34 	.word	0xe000ef34

080031a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
	__asm volatile
 80031aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ae:	f383 8811 	msr	BASEPRI, r3
 80031b2:	f3bf 8f6f 	isb	sy
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	607b      	str	r3, [r7, #4]
}
 80031bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80031be:	4b0f      	ldr	r3, [pc, #60]	; (80031fc <vPortEnterCritical+0x58>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	3301      	adds	r3, #1
 80031c4:	4a0d      	ldr	r2, [pc, #52]	; (80031fc <vPortEnterCritical+0x58>)
 80031c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80031c8:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <vPortEnterCritical+0x58>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d10f      	bne.n	80031f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80031d0:	4b0b      	ldr	r3, [pc, #44]	; (8003200 <vPortEnterCritical+0x5c>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00a      	beq.n	80031f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80031da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031de:	f383 8811 	msr	BASEPRI, r3
 80031e2:	f3bf 8f6f 	isb	sy
 80031e6:	f3bf 8f4f 	dsb	sy
 80031ea:	603b      	str	r3, [r7, #0]
}
 80031ec:	bf00      	nop
 80031ee:	e7fe      	b.n	80031ee <vPortEnterCritical+0x4a>
	}
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	20000004 	.word	0x20000004
 8003200:	e000ed04 	.word	0xe000ed04

08003204 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800320a:	4b12      	ldr	r3, [pc, #72]	; (8003254 <vPortExitCritical+0x50>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10a      	bne.n	8003228 <vPortExitCritical+0x24>
	__asm volatile
 8003212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003216:	f383 8811 	msr	BASEPRI, r3
 800321a:	f3bf 8f6f 	isb	sy
 800321e:	f3bf 8f4f 	dsb	sy
 8003222:	607b      	str	r3, [r7, #4]
}
 8003224:	bf00      	nop
 8003226:	e7fe      	b.n	8003226 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003228:	4b0a      	ldr	r3, [pc, #40]	; (8003254 <vPortExitCritical+0x50>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3b01      	subs	r3, #1
 800322e:	4a09      	ldr	r2, [pc, #36]	; (8003254 <vPortExitCritical+0x50>)
 8003230:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003232:	4b08      	ldr	r3, [pc, #32]	; (8003254 <vPortExitCritical+0x50>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d105      	bne.n	8003246 <vPortExitCritical+0x42>
 800323a:	2300      	movs	r3, #0
 800323c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	f383 8811 	msr	BASEPRI, r3
}
 8003244:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	20000004 	.word	0x20000004
	...

08003260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003260:	f3ef 8009 	mrs	r0, PSP
 8003264:	f3bf 8f6f 	isb	sy
 8003268:	4b15      	ldr	r3, [pc, #84]	; (80032c0 <pxCurrentTCBConst>)
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	f01e 0f10 	tst.w	lr, #16
 8003270:	bf08      	it	eq
 8003272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800327a:	6010      	str	r0, [r2, #0]
 800327c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003280:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003284:	f380 8811 	msr	BASEPRI, r0
 8003288:	f3bf 8f4f 	dsb	sy
 800328c:	f3bf 8f6f 	isb	sy
 8003290:	f7fe fec0 	bl	8002014 <vTaskSwitchContext>
 8003294:	f04f 0000 	mov.w	r0, #0
 8003298:	f380 8811 	msr	BASEPRI, r0
 800329c:	bc09      	pop	{r0, r3}
 800329e:	6819      	ldr	r1, [r3, #0]
 80032a0:	6808      	ldr	r0, [r1, #0]
 80032a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032a6:	f01e 0f10 	tst.w	lr, #16
 80032aa:	bf08      	it	eq
 80032ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80032b0:	f380 8809 	msr	PSP, r0
 80032b4:	f3bf 8f6f 	isb	sy
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	f3af 8000 	nop.w

080032c0 <pxCurrentTCBConst>:
 80032c0:	20000768 	.word	0x20000768
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80032c4:	bf00      	nop
 80032c6:	bf00      	nop

080032c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
	__asm volatile
 80032ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d2:	f383 8811 	msr	BASEPRI, r3
 80032d6:	f3bf 8f6f 	isb	sy
 80032da:	f3bf 8f4f 	dsb	sy
 80032de:	607b      	str	r3, [r7, #4]
}
 80032e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80032e2:	f7fe fddd 	bl	8001ea0 <xTaskIncrementTick>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d003      	beq.n	80032f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80032ec:	4b06      	ldr	r3, [pc, #24]	; (8003308 <xPortSysTickHandler+0x40>)
 80032ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	2300      	movs	r3, #0
 80032f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	f383 8811 	msr	BASEPRI, r3
}
 80032fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003300:	bf00      	nop
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	e000ed04 	.word	0xe000ed04

0800330c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003310:	4b0b      	ldr	r3, [pc, #44]	; (8003340 <vPortSetupTimerInterrupt+0x34>)
 8003312:	2200      	movs	r2, #0
 8003314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003316:	4b0b      	ldr	r3, [pc, #44]	; (8003344 <vPortSetupTimerInterrupt+0x38>)
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800331c:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <vPortSetupTimerInterrupt+0x3c>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a0a      	ldr	r2, [pc, #40]	; (800334c <vPortSetupTimerInterrupt+0x40>)
 8003322:	fba2 2303 	umull	r2, r3, r2, r3
 8003326:	099b      	lsrs	r3, r3, #6
 8003328:	4a09      	ldr	r2, [pc, #36]	; (8003350 <vPortSetupTimerInterrupt+0x44>)
 800332a:	3b01      	subs	r3, #1
 800332c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800332e:	4b04      	ldr	r3, [pc, #16]	; (8003340 <vPortSetupTimerInterrupt+0x34>)
 8003330:	2207      	movs	r2, #7
 8003332:	601a      	str	r2, [r3, #0]
}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	e000e010 	.word	0xe000e010
 8003344:	e000e018 	.word	0xe000e018
 8003348:	20000000 	.word	0x20000000
 800334c:	10624dd3 	.word	0x10624dd3
 8003350:	e000e014 	.word	0xe000e014

08003354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003354:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003364 <vPortEnableVFP+0x10>
 8003358:	6801      	ldr	r1, [r0, #0]
 800335a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800335e:	6001      	str	r1, [r0, #0]
 8003360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003362:	bf00      	nop
 8003364:	e000ed88 	.word	0xe000ed88

08003368 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800336e:	f3ef 8305 	mrs	r3, IPSR
 8003372:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2b0f      	cmp	r3, #15
 8003378:	d914      	bls.n	80033a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800337a:	4a17      	ldr	r2, [pc, #92]	; (80033d8 <vPortValidateInterruptPriority+0x70>)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4413      	add	r3, r2
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003384:	4b15      	ldr	r3, [pc, #84]	; (80033dc <vPortValidateInterruptPriority+0x74>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	7afa      	ldrb	r2, [r7, #11]
 800338a:	429a      	cmp	r2, r3
 800338c:	d20a      	bcs.n	80033a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800338e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003392:	f383 8811 	msr	BASEPRI, r3
 8003396:	f3bf 8f6f 	isb	sy
 800339a:	f3bf 8f4f 	dsb	sy
 800339e:	607b      	str	r3, [r7, #4]
}
 80033a0:	bf00      	nop
 80033a2:	e7fe      	b.n	80033a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80033a4:	4b0e      	ldr	r3, [pc, #56]	; (80033e0 <vPortValidateInterruptPriority+0x78>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80033ac:	4b0d      	ldr	r3, [pc, #52]	; (80033e4 <vPortValidateInterruptPriority+0x7c>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d90a      	bls.n	80033ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80033b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b8:	f383 8811 	msr	BASEPRI, r3
 80033bc:	f3bf 8f6f 	isb	sy
 80033c0:	f3bf 8f4f 	dsb	sy
 80033c4:	603b      	str	r3, [r7, #0]
}
 80033c6:	bf00      	nop
 80033c8:	e7fe      	b.n	80033c8 <vPortValidateInterruptPriority+0x60>
	}
 80033ca:	bf00      	nop
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	e000e3f0 	.word	0xe000e3f0
 80033dc:	20000d94 	.word	0x20000d94
 80033e0:	e000ed0c 	.word	0xe000ed0c
 80033e4:	20000d98 	.word	0x20000d98

080033e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08a      	sub	sp, #40	; 0x28
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80033f0:	2300      	movs	r3, #0
 80033f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80033f4:	f7fe fc98 	bl	8001d28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80033f8:	4b5b      	ldr	r3, [pc, #364]	; (8003568 <pvPortMalloc+0x180>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003400:	f000 f920 	bl	8003644 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003404:	4b59      	ldr	r3, [pc, #356]	; (800356c <pvPortMalloc+0x184>)
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4013      	ands	r3, r2
 800340c:	2b00      	cmp	r3, #0
 800340e:	f040 8093 	bne.w	8003538 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d01d      	beq.n	8003454 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003418:	2208      	movs	r2, #8
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4413      	add	r3, r2
 800341e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	2b00      	cmp	r3, #0
 8003428:	d014      	beq.n	8003454 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f023 0307 	bic.w	r3, r3, #7
 8003430:	3308      	adds	r3, #8
 8003432:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00a      	beq.n	8003454 <pvPortMalloc+0x6c>
	__asm volatile
 800343e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003442:	f383 8811 	msr	BASEPRI, r3
 8003446:	f3bf 8f6f 	isb	sy
 800344a:	f3bf 8f4f 	dsb	sy
 800344e:	617b      	str	r3, [r7, #20]
}
 8003450:	bf00      	nop
 8003452:	e7fe      	b.n	8003452 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d06e      	beq.n	8003538 <pvPortMalloc+0x150>
 800345a:	4b45      	ldr	r3, [pc, #276]	; (8003570 <pvPortMalloc+0x188>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	429a      	cmp	r2, r3
 8003462:	d869      	bhi.n	8003538 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003464:	4b43      	ldr	r3, [pc, #268]	; (8003574 <pvPortMalloc+0x18c>)
 8003466:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003468:	4b42      	ldr	r3, [pc, #264]	; (8003574 <pvPortMalloc+0x18c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800346e:	e004      	b.n	800347a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800347a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	429a      	cmp	r2, r3
 8003482:	d903      	bls.n	800348c <pvPortMalloc+0xa4>
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1f1      	bne.n	8003470 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800348c:	4b36      	ldr	r3, [pc, #216]	; (8003568 <pvPortMalloc+0x180>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003492:	429a      	cmp	r2, r3
 8003494:	d050      	beq.n	8003538 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003496:	6a3b      	ldr	r3, [r7, #32]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2208      	movs	r2, #8
 800349c:	4413      	add	r3, r2
 800349e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80034a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80034a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	1ad2      	subs	r2, r2, r3
 80034b0:	2308      	movs	r3, #8
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d91f      	bls.n	80034f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80034b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4413      	add	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00a      	beq.n	80034e0 <pvPortMalloc+0xf8>
	__asm volatile
 80034ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ce:	f383 8811 	msr	BASEPRI, r3
 80034d2:	f3bf 8f6f 	isb	sy
 80034d6:	f3bf 8f4f 	dsb	sy
 80034da:	613b      	str	r3, [r7, #16]
}
 80034dc:	bf00      	nop
 80034de:	e7fe      	b.n	80034de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80034e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	1ad2      	subs	r2, r2, r3
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80034ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80034f2:	69b8      	ldr	r0, [r7, #24]
 80034f4:	f000 f908 	bl	8003708 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80034f8:	4b1d      	ldr	r3, [pc, #116]	; (8003570 <pvPortMalloc+0x188>)
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	4a1b      	ldr	r2, [pc, #108]	; (8003570 <pvPortMalloc+0x188>)
 8003504:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003506:	4b1a      	ldr	r3, [pc, #104]	; (8003570 <pvPortMalloc+0x188>)
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	4b1b      	ldr	r3, [pc, #108]	; (8003578 <pvPortMalloc+0x190>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	429a      	cmp	r2, r3
 8003510:	d203      	bcs.n	800351a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003512:	4b17      	ldr	r3, [pc, #92]	; (8003570 <pvPortMalloc+0x188>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a18      	ldr	r2, [pc, #96]	; (8003578 <pvPortMalloc+0x190>)
 8003518:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800351a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	4b13      	ldr	r3, [pc, #76]	; (800356c <pvPortMalloc+0x184>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	431a      	orrs	r2, r3
 8003524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003526:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800352e:	4b13      	ldr	r3, [pc, #76]	; (800357c <pvPortMalloc+0x194>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	3301      	adds	r3, #1
 8003534:	4a11      	ldr	r2, [pc, #68]	; (800357c <pvPortMalloc+0x194>)
 8003536:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003538:	f7fe fc04 	bl	8001d44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00a      	beq.n	800355c <pvPortMalloc+0x174>
	__asm volatile
 8003546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354a:	f383 8811 	msr	BASEPRI, r3
 800354e:	f3bf 8f6f 	isb	sy
 8003552:	f3bf 8f4f 	dsb	sy
 8003556:	60fb      	str	r3, [r7, #12]
}
 8003558:	bf00      	nop
 800355a:	e7fe      	b.n	800355a <pvPortMalloc+0x172>
	return pvReturn;
 800355c:	69fb      	ldr	r3, [r7, #28]
}
 800355e:	4618      	mov	r0, r3
 8003560:	3728      	adds	r7, #40	; 0x28
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	200049a4 	.word	0x200049a4
 800356c:	200049b8 	.word	0x200049b8
 8003570:	200049a8 	.word	0x200049a8
 8003574:	2000499c 	.word	0x2000499c
 8003578:	200049ac 	.word	0x200049ac
 800357c:	200049b0 	.word	0x200049b0

08003580 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d04d      	beq.n	800362e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003592:	2308      	movs	r3, #8
 8003594:	425b      	negs	r3, r3
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	4413      	add	r3, r2
 800359a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	4b24      	ldr	r3, [pc, #144]	; (8003638 <vPortFree+0xb8>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4013      	ands	r3, r2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10a      	bne.n	80035c4 <vPortFree+0x44>
	__asm volatile
 80035ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b2:	f383 8811 	msr	BASEPRI, r3
 80035b6:	f3bf 8f6f 	isb	sy
 80035ba:	f3bf 8f4f 	dsb	sy
 80035be:	60fb      	str	r3, [r7, #12]
}
 80035c0:	bf00      	nop
 80035c2:	e7fe      	b.n	80035c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00a      	beq.n	80035e2 <vPortFree+0x62>
	__asm volatile
 80035cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035d0:	f383 8811 	msr	BASEPRI, r3
 80035d4:	f3bf 8f6f 	isb	sy
 80035d8:	f3bf 8f4f 	dsb	sy
 80035dc:	60bb      	str	r3, [r7, #8]
}
 80035de:	bf00      	nop
 80035e0:	e7fe      	b.n	80035e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	4b14      	ldr	r3, [pc, #80]	; (8003638 <vPortFree+0xb8>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4013      	ands	r3, r2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d01e      	beq.n	800362e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d11a      	bne.n	800362e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	4b0e      	ldr	r3, [pc, #56]	; (8003638 <vPortFree+0xb8>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	43db      	mvns	r3, r3
 8003602:	401a      	ands	r2, r3
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003608:	f7fe fb8e 	bl	8001d28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	4b0a      	ldr	r3, [pc, #40]	; (800363c <vPortFree+0xbc>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4413      	add	r3, r2
 8003616:	4a09      	ldr	r2, [pc, #36]	; (800363c <vPortFree+0xbc>)
 8003618:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800361a:	6938      	ldr	r0, [r7, #16]
 800361c:	f000 f874 	bl	8003708 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003620:	4b07      	ldr	r3, [pc, #28]	; (8003640 <vPortFree+0xc0>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	3301      	adds	r3, #1
 8003626:	4a06      	ldr	r2, [pc, #24]	; (8003640 <vPortFree+0xc0>)
 8003628:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800362a:	f7fe fb8b 	bl	8001d44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800362e:	bf00      	nop
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	200049b8 	.word	0x200049b8
 800363c:	200049a8 	.word	0x200049a8
 8003640:	200049b4 	.word	0x200049b4

08003644 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800364a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800364e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003650:	4b27      	ldr	r3, [pc, #156]	; (80036f0 <prvHeapInit+0xac>)
 8003652:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00c      	beq.n	8003678 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	3307      	adds	r3, #7
 8003662:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f023 0307 	bic.w	r3, r3, #7
 800366a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	4a1f      	ldr	r2, [pc, #124]	; (80036f0 <prvHeapInit+0xac>)
 8003674:	4413      	add	r3, r2
 8003676:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800367c:	4a1d      	ldr	r2, [pc, #116]	; (80036f4 <prvHeapInit+0xb0>)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003682:	4b1c      	ldr	r3, [pc, #112]	; (80036f4 <prvHeapInit+0xb0>)
 8003684:	2200      	movs	r2, #0
 8003686:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	4413      	add	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003690:	2208      	movs	r2, #8
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	1a9b      	subs	r3, r3, r2
 8003696:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f023 0307 	bic.w	r3, r3, #7
 800369e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	4a15      	ldr	r2, [pc, #84]	; (80036f8 <prvHeapInit+0xb4>)
 80036a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80036a6:	4b14      	ldr	r3, [pc, #80]	; (80036f8 <prvHeapInit+0xb4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2200      	movs	r2, #0
 80036ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80036ae:	4b12      	ldr	r3, [pc, #72]	; (80036f8 <prvHeapInit+0xb4>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2200      	movs	r2, #0
 80036b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	1ad2      	subs	r2, r2, r3
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <prvHeapInit+0xb4>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	4a0a      	ldr	r2, [pc, #40]	; (80036fc <prvHeapInit+0xb8>)
 80036d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	4a09      	ldr	r2, [pc, #36]	; (8003700 <prvHeapInit+0xbc>)
 80036da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80036dc:	4b09      	ldr	r3, [pc, #36]	; (8003704 <prvHeapInit+0xc0>)
 80036de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80036e2:	601a      	str	r2, [r3, #0]
}
 80036e4:	bf00      	nop
 80036e6:	3714      	adds	r7, #20
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	20000d9c 	.word	0x20000d9c
 80036f4:	2000499c 	.word	0x2000499c
 80036f8:	200049a4 	.word	0x200049a4
 80036fc:	200049ac 	.word	0x200049ac
 8003700:	200049a8 	.word	0x200049a8
 8003704:	200049b8 	.word	0x200049b8

08003708 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003710:	4b28      	ldr	r3, [pc, #160]	; (80037b4 <prvInsertBlockIntoFreeList+0xac>)
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	e002      	b.n	800371c <prvInsertBlockIntoFreeList+0x14>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	429a      	cmp	r2, r3
 8003724:	d8f7      	bhi.n	8003716 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	4413      	add	r3, r2
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	429a      	cmp	r2, r3
 8003736:	d108      	bne.n	800374a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	441a      	add	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	441a      	add	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	429a      	cmp	r2, r3
 800375c:	d118      	bne.n	8003790 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	4b15      	ldr	r3, [pc, #84]	; (80037b8 <prvInsertBlockIntoFreeList+0xb0>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	429a      	cmp	r2, r3
 8003768:	d00d      	beq.n	8003786 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	441a      	add	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	601a      	str	r2, [r3, #0]
 8003784:	e008      	b.n	8003798 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003786:	4b0c      	ldr	r3, [pc, #48]	; (80037b8 <prvInsertBlockIntoFreeList+0xb0>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	e003      	b.n	8003798 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	429a      	cmp	r2, r3
 800379e:	d002      	beq.n	80037a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037a6:	bf00      	nop
 80037a8:	3714      	adds	r7, #20
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	2000499c 	.word	0x2000499c
 80037b8:	200049a4 	.word	0x200049a4

080037bc <__libc_init_array>:
 80037bc:	b570      	push	{r4, r5, r6, lr}
 80037be:	4d0d      	ldr	r5, [pc, #52]	; (80037f4 <__libc_init_array+0x38>)
 80037c0:	4c0d      	ldr	r4, [pc, #52]	; (80037f8 <__libc_init_array+0x3c>)
 80037c2:	1b64      	subs	r4, r4, r5
 80037c4:	10a4      	asrs	r4, r4, #2
 80037c6:	2600      	movs	r6, #0
 80037c8:	42a6      	cmp	r6, r4
 80037ca:	d109      	bne.n	80037e0 <__libc_init_array+0x24>
 80037cc:	4d0b      	ldr	r5, [pc, #44]	; (80037fc <__libc_init_array+0x40>)
 80037ce:	4c0c      	ldr	r4, [pc, #48]	; (8003800 <__libc_init_array+0x44>)
 80037d0:	f000 f82e 	bl	8003830 <_init>
 80037d4:	1b64      	subs	r4, r4, r5
 80037d6:	10a4      	asrs	r4, r4, #2
 80037d8:	2600      	movs	r6, #0
 80037da:	42a6      	cmp	r6, r4
 80037dc:	d105      	bne.n	80037ea <__libc_init_array+0x2e>
 80037de:	bd70      	pop	{r4, r5, r6, pc}
 80037e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80037e4:	4798      	blx	r3
 80037e6:	3601      	adds	r6, #1
 80037e8:	e7ee      	b.n	80037c8 <__libc_init_array+0xc>
 80037ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80037ee:	4798      	blx	r3
 80037f0:	3601      	adds	r6, #1
 80037f2:	e7f2      	b.n	80037da <__libc_init_array+0x1e>
 80037f4:	080038bc 	.word	0x080038bc
 80037f8:	080038bc 	.word	0x080038bc
 80037fc:	080038bc 	.word	0x080038bc
 8003800:	080038c0 	.word	0x080038c0

08003804 <memcpy>:
 8003804:	440a      	add	r2, r1
 8003806:	4291      	cmp	r1, r2
 8003808:	f100 33ff 	add.w	r3, r0, #4294967295
 800380c:	d100      	bne.n	8003810 <memcpy+0xc>
 800380e:	4770      	bx	lr
 8003810:	b510      	push	{r4, lr}
 8003812:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003816:	f803 4f01 	strb.w	r4, [r3, #1]!
 800381a:	4291      	cmp	r1, r2
 800381c:	d1f9      	bne.n	8003812 <memcpy+0xe>
 800381e:	bd10      	pop	{r4, pc}

08003820 <memset>:
 8003820:	4402      	add	r2, r0
 8003822:	4603      	mov	r3, r0
 8003824:	4293      	cmp	r3, r2
 8003826:	d100      	bne.n	800382a <memset+0xa>
 8003828:	4770      	bx	lr
 800382a:	f803 1b01 	strb.w	r1, [r3], #1
 800382e:	e7f9      	b.n	8003824 <memset+0x4>

08003830 <_init>:
 8003830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003832:	bf00      	nop
 8003834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003836:	bc08      	pop	{r3}
 8003838:	469e      	mov	lr, r3
 800383a:	4770      	bx	lr

0800383c <_fini>:
 800383c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800383e:	bf00      	nop
 8003840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003842:	bc08      	pop	{r3}
 8003844:	469e      	mov	lr, r3
 8003846:	4770      	bx	lr
