/*

 Mem Functions / Macros / Hardware Mappings for SNES - In Assembler for obvious reasons!

   HI-ROM VERSION (at last ;-))

        Bank c0   0000-7fff
                  8000-ffff  -> Bank (80 and 0) 8000-ffff
        Bank c1   0000-7fff
                  8000-ffff  -> Bank (81 and 1) 8000-ffff
                  ...
                  ...

        Bank c0-ff 32mbit rom

        Bank 0  8000-ffff -> c0:8000-ffff
        Bank 1  8000-ffff -> c1:8000-ffff
        ....
        ....
        Bank 3f 8000-ffff -> ff:8000-ffff


        Bank 80 8000-ffff -> c0:8000-ffff
        Bank 81 8000-ffff -> c1:8000-ffff
        ....
        ....
        Bank bf 8000-ffff -> ff:8000-ffff


        Bank 40 8000-ffff -> c0:8000-ffff
        Bank 41 8000-ffff -> c1:8000-ffff
        ....
        ....
        Bank 7e ...


        Bank 30 6000-8000 -> sram
        Bank 31 6000-8000 -> sram+2000
        ....
        ....
        Bank 3f 6000-8000 -> sram+...

        Bank B0 6000-8000 -> sram
        Bank B1 6000-8000 -> sram+2000
        ....
        ....
        Bank Bf 6000-8000 -> sram+....

*/

#include "scankeys.h"

.macro	DUPLICATE vartype, amount, data, from=1		/* Why does this need to be 1 ? */
.\vartype \data
.if \amount-\from
DUPLICATE \vartype,\amount,\data,"(\from+1)"
.endif
.endm

/* esi - contains the actual address, al is where the info should be stored, edi is free */
/* NB esi is not corrupted! edi is corrupted! */
/* NB eax is not corrupted barring returnvalue in al... e.g. ah should not be used etc! */

.balign 16
HROM_LOW_RAM_READ:
	movl _MappedLoRamAddress,%edi
	movw %si,%di
	movb (%edi),%al			/* Return value in al */
	ret

.macro SRAM30_READ_EXPAND num
.balign 16
HSRAM30_READ\num:
	movl _SRAM30Buffer+(\num*4),%edi
	movb (%esi,%edi),%al			/* Return value in al */
	ret
.endm

	SRAM30_READ_EXPAND 0x00
	SRAM30_READ_EXPAND 0x01
	SRAM30_READ_EXPAND 0x02
	SRAM30_READ_EXPAND 0x03
	SRAM30_READ_EXPAND 0x04
	SRAM30_READ_EXPAND 0x05
	SRAM30_READ_EXPAND 0x06
	SRAM30_READ_EXPAND 0x07
	SRAM30_READ_EXPAND 0x08
	SRAM30_READ_EXPAND 0x09
	SRAM30_READ_EXPAND 0x0A
	SRAM30_READ_EXPAND 0x0B
	SRAM30_READ_EXPAND 0x0C
	SRAM30_READ_EXPAND 0x0D
	SRAM30_READ_EXPAND 0x0E
	SRAM30_READ_EXPAND 0x0F

.macro SRAMB0_READ_EXPAND num
.balign 16
HSRAMB0_READ\num:
	movl _SRAMB0Buffer+(\num*4),%edi
	movb (%esi,%edi),%al			/* Return value in al */
	ret
.endm

	SRAMB0_READ_EXPAND 0x00
	SRAMB0_READ_EXPAND 0x01
	SRAMB0_READ_EXPAND 0x02
	SRAMB0_READ_EXPAND 0x03
	SRAMB0_READ_EXPAND 0x04
	SRAMB0_READ_EXPAND 0x05
	SRAMB0_READ_EXPAND 0x06
	SRAMB0_READ_EXPAND 0x07
	SRAMB0_READ_EXPAND 0x08
	SRAMB0_READ_EXPAND 0x09
	SRAMB0_READ_EXPAND 0x0A
	SRAMB0_READ_EXPAND 0x0B
	SRAMB0_READ_EXPAND 0x0C
	SRAMB0_READ_EXPAND 0x0D
	SRAMB0_READ_EXPAND 0x0E
	SRAMB0_READ_EXPAND 0x0F

.macro SRAM30_WRITE_EXPAND num
.balign 16
HSRAM30_WRITE\num:
	movl _SRAM30Buffer+(\num*4),%edi
	movb %al,(%esi,%edi)			/* Byte to write in al */
	ret
.endm

	SRAM30_WRITE_EXPAND 0x00
	SRAM30_WRITE_EXPAND 0x01
	SRAM30_WRITE_EXPAND 0x02
	SRAM30_WRITE_EXPAND 0x03
	SRAM30_WRITE_EXPAND 0x04
	SRAM30_WRITE_EXPAND 0x05
	SRAM30_WRITE_EXPAND 0x06
	SRAM30_WRITE_EXPAND 0x07
	SRAM30_WRITE_EXPAND 0x08
	SRAM30_WRITE_EXPAND 0x09
	SRAM30_WRITE_EXPAND 0x0A
	SRAM30_WRITE_EXPAND 0x0B
	SRAM30_WRITE_EXPAND 0x0C
	SRAM30_WRITE_EXPAND 0x0D
	SRAM30_WRITE_EXPAND 0x0E
	SRAM30_WRITE_EXPAND 0x0F

.macro SRAMB0_WRITE_EXPAND num
.balign 16
HSRAMB0_WRITE\num:
	movl _SRAMB0Buffer+(\num*4),%edi
	movb %al,(%esi,%edi)			/* Byte to write in al */
	ret
.endm

	SRAMB0_WRITE_EXPAND 0x00
	SRAMB0_WRITE_EXPAND 0x01
	SRAMB0_WRITE_EXPAND 0x02
	SRAMB0_WRITE_EXPAND 0x03
	SRAMB0_WRITE_EXPAND 0x04
	SRAMB0_WRITE_EXPAND 0x05
	SRAMB0_WRITE_EXPAND 0x06
	SRAMB0_WRITE_EXPAND 0x07
	SRAMB0_WRITE_EXPAND 0x08
	SRAMB0_WRITE_EXPAND 0x09
	SRAMB0_WRITE_EXPAND 0x0A
	SRAMB0_WRITE_EXPAND 0x0B
	SRAMB0_WRITE_EXPAND 0x0C
	SRAMB0_WRITE_EXPAND 0x0D
	SRAMB0_WRITE_EXPAND 0x0E
	SRAMB0_WRITE_EXPAND 0x0F

.macro HROM_READ_EXPAND num
.balign 16
HROM_READ\num:
	movl _HRomReadBuffer+(\num*4),%edi
	movb (%esi,%edi),%al
	ret
.endm

	HROM_READ_EXPAND 0x00
	HROM_READ_EXPAND 0x01
	HROM_READ_EXPAND 0x02
	HROM_READ_EXPAND 0x03
	HROM_READ_EXPAND 0x04
	HROM_READ_EXPAND 0x05
	HROM_READ_EXPAND 0x06
	HROM_READ_EXPAND 0x07
	HROM_READ_EXPAND 0x08
	HROM_READ_EXPAND 0x09
	HROM_READ_EXPAND 0x0A
	HROM_READ_EXPAND 0x0B
	HROM_READ_EXPAND 0x0C
	HROM_READ_EXPAND 0x0D
	HROM_READ_EXPAND 0x0E
	HROM_READ_EXPAND 0x0F
	HROM_READ_EXPAND 0x10
	HROM_READ_EXPAND 0x11
	HROM_READ_EXPAND 0x12
	HROM_READ_EXPAND 0x13
	HROM_READ_EXPAND 0x14
	HROM_READ_EXPAND 0x15
	HROM_READ_EXPAND 0x16
	HROM_READ_EXPAND 0x17
	HROM_READ_EXPAND 0x18
	HROM_READ_EXPAND 0x19
	HROM_READ_EXPAND 0x1A
	HROM_READ_EXPAND 0x1B
	HROM_READ_EXPAND 0x1C
	HROM_READ_EXPAND 0x1D
	HROM_READ_EXPAND 0x1E
	HROM_READ_EXPAND 0x1F
	HROM_READ_EXPAND 0x20
	HROM_READ_EXPAND 0x21
	HROM_READ_EXPAND 0x22
	HROM_READ_EXPAND 0x23
	HROM_READ_EXPAND 0x24
	HROM_READ_EXPAND 0x25
	HROM_READ_EXPAND 0x26
	HROM_READ_EXPAND 0x27
	HROM_READ_EXPAND 0x28
	HROM_READ_EXPAND 0x29
	HROM_READ_EXPAND 0x2A
	HROM_READ_EXPAND 0x2B
	HROM_READ_EXPAND 0x2C
	HROM_READ_EXPAND 0x2D
	HROM_READ_EXPAND 0x2E
	HROM_READ_EXPAND 0x2F
	HROM_READ_EXPAND 0x30
	HROM_READ_EXPAND 0x31
	HROM_READ_EXPAND 0x32
	HROM_READ_EXPAND 0x33
	HROM_READ_EXPAND 0x34
	HROM_READ_EXPAND 0x35
	HROM_READ_EXPAND 0x36
	HROM_READ_EXPAND 0x37
	HROM_READ_EXPAND 0x38
	HROM_READ_EXPAND 0x39
	HROM_READ_EXPAND 0x3A
	HROM_READ_EXPAND 0x3B
	HROM_READ_EXPAND 0x3C
	hROM_READ_EXPAND 0x3D
	HROM_READ_EXPAND 0x3E
	HROM_READ_EXPAND 0x3F

.macro HI_HROM_READ_EXPAND num
.balign 16
HI_HROM_READ\num:
	movl _HRomHiReadBuffer+(\num*4),%edi
	movb (%esi,%edi),%al
	ret
.endm

	HI_HROM_READ_EXPAND 0x00
	HI_HROM_READ_EXPAND 0x01
	HI_HROM_READ_EXPAND 0x02
	HI_HROM_READ_EXPAND 0x03
	HI_HROM_READ_EXPAND 0x04
	HI_HROM_READ_EXPAND 0x05
	HI_HROM_READ_EXPAND 0x06
	HI_HROM_READ_EXPAND 0x07
	HI_HROM_READ_EXPAND 0x08
	HI_HROM_READ_EXPAND 0x09
	HI_HROM_READ_EXPAND 0x0A
	HI_HROM_READ_EXPAND 0x0B
	HI_HROM_READ_EXPAND 0x0C
	HI_HROM_READ_EXPAND 0x0D
	HI_HROM_READ_EXPAND 0x0E
	HI_HROM_READ_EXPAND 0x0F
	HI_HROM_READ_EXPAND 0x10
	HI_HROM_READ_EXPAND 0x11
	HI_HROM_READ_EXPAND 0x12
	HI_HROM_READ_EXPAND 0x13
	HI_HROM_READ_EXPAND 0x14
	HI_HROM_READ_EXPAND 0x15
	HI_HROM_READ_EXPAND 0x16
	HI_HROM_READ_EXPAND 0x17
	HI_HROM_READ_EXPAND 0x18
	HI_HROM_READ_EXPAND 0x19
	HI_HROM_READ_EXPAND 0x1A
	HI_HROM_READ_EXPAND 0x1B
	HI_HROM_READ_EXPAND 0x1C
	HI_HROM_READ_EXPAND 0x1D
	HI_HROM_READ_EXPAND 0x1E
	HI_HROM_READ_EXPAND 0x1F
	HI_HROM_READ_EXPAND 0x20
	HI_HROM_READ_EXPAND 0x21
	HI_HROM_READ_EXPAND 0x22
	HI_HROM_READ_EXPAND 0x23
	HI_HROM_READ_EXPAND 0x24
	HI_HROM_READ_EXPAND 0x25
	HI_HROM_READ_EXPAND 0x26
	HI_HROM_READ_EXPAND 0x27
	HI_HROM_READ_EXPAND 0x28
	HI_HROM_READ_EXPAND 0x29
	HI_HROM_READ_EXPAND 0x2A
	HI_HROM_READ_EXPAND 0x2B
	HI_HROM_READ_EXPAND 0x2C
	HI_HROM_READ_EXPAND 0x2D
	HI_HROM_READ_EXPAND 0x2E
	HI_HROM_READ_EXPAND 0x2F
	HI_HROM_READ_EXPAND 0x30
	HI_HROM_READ_EXPAND 0x31
	HI_HROM_READ_EXPAND 0x32
	HI_HROM_READ_EXPAND 0x33
	HI_HROM_READ_EXPAND 0x34
	HI_HROM_READ_EXPAND 0x35
	HI_HROM_READ_EXPAND 0x36
	HI_HROM_READ_EXPAND 0x37
	HI_HROM_READ_EXPAND 0x38
	HI_HROM_READ_EXPAND 0x39
	HI_HROM_READ_EXPAND 0x3A
	HI_HROM_READ_EXPAND 0x3B
	HI_HROM_READ_EXPAND 0x3C
	HI_HROM_READ_EXPAND 0x3D
	HI_HROM_READ_EXPAND 0x3E
	HI_HROM_READ_EXPAND 0x3F

.macro LIN_HROM_READ_EXPAND num
.balign 16
LIN_HROM_READ\num:
	movl _HRomLinReadBuffer+(\num*4),%edi
	movb (%esi,%edi),%al
	ret
.endm

	LIN_HROM_READ_EXPAND 0x00
	LIN_HROM_READ_EXPAND 0x01
	LIN_HROM_READ_EXPAND 0x02
	LIN_HROM_READ_EXPAND 0x03
	LIN_HROM_READ_EXPAND 0x04
	LIN_HROM_READ_EXPAND 0x05
	LIN_HROM_READ_EXPAND 0x06
	LIN_HROM_READ_EXPAND 0x07
	LIN_HROM_READ_EXPAND 0x08
	LIN_HROM_READ_EXPAND 0x09
	LIN_HROM_READ_EXPAND 0x0A
	LIN_HROM_READ_EXPAND 0x0B
	LIN_HROM_READ_EXPAND 0x0C
	LIN_HROM_READ_EXPAND 0x0D
	LIN_HROM_READ_EXPAND 0x0E
	LIN_HROM_READ_EXPAND 0x0F
	LIN_HROM_READ_EXPAND 0x10
	LIN_HROM_READ_EXPAND 0x11
	LIN_HROM_READ_EXPAND 0x12
	LIN_HROM_READ_EXPAND 0x13
	LIN_HROM_READ_EXPAND 0x14
	LIN_HROM_READ_EXPAND 0x15
	LIN_HROM_READ_EXPAND 0x16
	LIN_HROM_READ_EXPAND 0x17
	LIN_HROM_READ_EXPAND 0x18
	LIN_HROM_READ_EXPAND 0x19
	LIN_HROM_READ_EXPAND 0x1A
	LIN_HROM_READ_EXPAND 0x1B
	LIN_HROM_READ_EXPAND 0x1C
	LIN_HROM_READ_EXPAND 0x1D
	LIN_HROM_READ_EXPAND 0x1E
	LIN_HROM_READ_EXPAND 0x1F
	LIN_HROM_READ_EXPAND 0x20
	LIN_HROM_READ_EXPAND 0x21
	LIN_HROM_READ_EXPAND 0x22
	LIN_HROM_READ_EXPAND 0x23
	LIN_HROM_READ_EXPAND 0x24
	LIN_HROM_READ_EXPAND 0x25
	LIN_HROM_READ_EXPAND 0x26
	LIN_HROM_READ_EXPAND 0x27
	LIN_HROM_READ_EXPAND 0x28
	LIN_HROM_READ_EXPAND 0x29
	LIN_HROM_READ_EXPAND 0x2A
	LIN_HROM_READ_EXPAND 0x2B
	LIN_HROM_READ_EXPAND 0x2C
	LIN_HROM_READ_EXPAND 0x2D
	LIN_HROM_READ_EXPAND 0x2E
	LIN_HROM_READ_EXPAND 0x2F
	LIN_HROM_READ_EXPAND 0x30
	LIN_HROM_READ_EXPAND 0x31
	LIN_HROM_READ_EXPAND 0x32
	LIN_HROM_READ_EXPAND 0x33
	LIN_HROM_READ_EXPAND 0x34
	LIN_HROM_READ_EXPAND 0x35
	LIN_HROM_READ_EXPAND 0x36
	LIN_HROM_READ_EXPAND 0x37
	LIN_HROM_READ_EXPAND 0x38
	LIN_HROM_READ_EXPAND 0x39
	LIN_HROM_READ_EXPAND 0x3A
	LIN_HROM_READ_EXPAND 0x3B
	LIN_HROM_READ_EXPAND 0x3C
	LIN_HROM_READ_EXPAND 0x3D
	LIN_HROM_READ_EXPAND 0x3E
	LIN_HROM_READ_EXPAND 0x3F

.macro LIN_HROM_READ_EXPAND_48 num
.balign 16
LIN_HROM_READ_48\num:
	movl _HRomLinReadBuffer_48+(\num*4),%edi
	movb (%esi,%edi),%al
	ret
.endm

	LIN_HROM_READ_EXPAND_48 0x00
	LIN_HROM_READ_EXPAND_48 0x01
	LIN_HROM_READ_EXPAND_48 0x02
	LIN_HROM_READ_EXPAND_48 0x03
	LIN_HROM_READ_EXPAND_48 0x04
	LIN_HROM_READ_EXPAND_48 0x05
	LIN_HROM_READ_EXPAND_48 0x06
	LIN_HROM_READ_EXPAND_48 0x07
	LIN_HROM_READ_EXPAND_48 0x08
	LIN_HROM_READ_EXPAND_48 0x09
	LIN_HROM_READ_EXPAND_48 0x0A
	LIN_HROM_READ_EXPAND_48 0x0B
	LIN_HROM_READ_EXPAND_48 0x0C
	LIN_HROM_READ_EXPAND_48 0x0D
	LIN_HROM_READ_EXPAND_48 0x0E
	LIN_HROM_READ_EXPAND_48 0x0F
	LIN_HROM_READ_EXPAND_48 0x10
	LIN_HROM_READ_EXPAND_48 0x11
	LIN_HROM_READ_EXPAND_48 0x12
	LIN_HROM_READ_EXPAND_48 0x13
	LIN_HROM_READ_EXPAND_48 0x14
	LIN_HROM_READ_EXPAND_48 0x15
	LIN_HROM_READ_EXPAND_48 0x16
	LIN_HROM_READ_EXPAND_48 0x17
	LIN_HROM_READ_EXPAND_48 0x18
	LIN_HROM_READ_EXPAND_48 0x19
	LIN_HROM_READ_EXPAND_48 0x1A
	LIN_HROM_READ_EXPAND_48 0x1B
	LIN_HROM_READ_EXPAND_48 0x1C
	LIN_HROM_READ_EXPAND_48 0x1D
	LIN_HROM_READ_EXPAND_48 0x1E
	LIN_HROM_READ_EXPAND_48 0x1F


/* esi - contains the actual address, al is where the info should be stored, edi is free */
/* NB esi is not corrupted! edi is corrupted! */
/* NB eax is not corrupted barring returnvalue in al... e.g. ah should not be used etc! */

.macro HREAD_00_2F num
	.long LOW_RAM_READ		/* Offset 0000-0FFF */
	.long LOW_RAM_READ		/* Offset 1000-1FFF */
	.long PPU_2X_READ		/* Offset 2000-2FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 3000-3FFF */
	.long PPU_4X_READ		/* Offset 4000-4FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 5000-5FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 6000-6FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 7000-7FFF */
	.long HROM_READ\num		/* Offset 8000-8FFF */
	.long HROM_READ\num		/* Offset 9000-9FFF */
	.long HROM_READ\num		/* Offset A000-AFFF */
	.long HROM_READ\num		/* Offset B000-BFFF */
	.long HROM_READ\num		/* Offset C000-CFFF */
	.long HROM_READ\num		/* Offset D000-DFFF */
	.long HROM_READ\num		/* Offset E000-EFFF */
	.long HROM_READ\num		/* Offset F000-FFFF */
.endm

.macro HREAD_30_3F num num2
	.long LOW_RAM_READ		/* Offset 0000-0FFF */
	.long LOW_RAM_READ		/* Offset 1000-1FFF */
	.long PPU_2X_READ		/* Offset 2000-2FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 3000-3FFF */
	.long PPU_4X_READ		/* Offset 4000-4FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 5000-5FFF */
	.long HSRAM30_READ\num2		/* Offset 6000-6FFF */
	.long HSRAM30_READ\num2		/* Offset 7000-7FFF */
	.long HROM_READ\num		/* Offset 8000-8FFF */
	.long HROM_READ\num		/* Offset 9000-9FFF */
	.long HROM_READ\num		/* Offset A000-AFFF */
	.long HROM_READ\num		/* Offset B000-BFFF */
	.long HROM_READ\num		/* Offset C000-CFFF */
	.long HROM_READ\num		/* Offset D000-DFFF */
	.long HROM_READ\num		/* Offset E000-EFFF */
	.long HROM_READ\num		/* Offset F000-FFFF */
.endm

.macro HREAD_40_5F num			/* 48Mbit rom support 32Mb at C0-FF + 16Mb at 40-5F */
	.long LIN_HROM_READ_48\num	/* Offset 0000-0FFF */
	.long LIN_HROM_READ_48\num	/* Offset 1000-1FFF */
	.long LIN_HROM_READ_48\num	/* Offset 2000-2FFF */
	.long LIN_HROM_READ_48\num	/* Offset 3000-3FFF */
	.long LIN_HROM_READ_48\num	/* Offset 4000-4FFF */
	.long LIN_HROM_READ_48\num	/* Offset 5000-5FFF */
	.long LIN_HROM_READ_48\num	/* Offset 6000-6FFF */
	.long LIN_HROM_READ_48\num	/* Offset 7000-7FFF */
	.long LIN_HROM_READ_48\num	/* Offset 8000-8FFF */
	.long LIN_HROM_READ_48\num	/* Offset 9000-9FFF */
	.long LIN_HROM_READ_48\num	/* Offset A000-AFFF */
	.long LIN_HROM_READ_48\num	/* Offset B000-BFFF */
	.long LIN_HROM_READ_48\num	/* Offset C000-CFFF */
	.long LIN_HROM_READ_48\num	/* Offset D000-DFFF */
	.long LIN_HROM_READ_48\num	/* Offset E000-EFFF */
	.long LIN_HROM_READ_48\num	/* Offset F000-FFFF */
.endm

.macro HREAD_60_7D
	.long NON_MAPPED_READ		/* Offset 0000-0FFF */
	.long NON_MAPPED_READ		/* Offset 1000-1FFF */
	.long NON_MAPPED_READ		/* Offset 2000-2FFF */
	.long NON_MAPPED_READ		/* Offset 3000-3FFF */
	.long NON_MAPPED_READ		/* Offset 4000-4FFF */
	.long NON_MAPPED_READ		/* Offset 5000-5FFF */
	.long NON_MAPPED_READ		/* Offset 6000-6FFF */
	.long NON_MAPPED_READ		/* Offset 7000-7FFF */
	.long NON_MAPPED_READ		/* Offset 8000-8FFF */
	.long NON_MAPPED_READ		/* Offset 9000-9FFF */
	.long NON_MAPPED_READ		/* Offset A000-AFFF */
	.long NON_MAPPED_READ		/* Offset B000-BFFF */
	.long NON_MAPPED_READ		/* Offset C000-CFFF */
	.long NON_MAPPED_READ		/* Offset D000-DFFF */
	.long NON_MAPPED_READ		/* Offset E000-EFFF */
	.long NON_MAPPED_READ		/* Offset F000-FFFF */
.endm

.macro HREAD_7E_7F
	.long RAM_READ		/* Offset 0000-0FFF */
	.long RAM_READ		/* Offset 1000-1FFF */
	.long RAM_READ		/* Offset 2000-2FFF */
	.long RAM_READ		/* Offset 3000-3FFF */
	.long RAM_READ		/* Offset 4000-4FFF */
	.long RAM_READ		/* Offset 5000-5FFF */
	.long RAM_READ		/* Offset 6000-6FFF */
	.long RAM_READ		/* Offset 7000-7FFF */
	.long RAM_READ		/* Offset 8000-8FFF */
	.long RAM_READ		/* Offset 9000-9FFF */
	.long RAM_READ		/* Offset A000-AFFF */
	.long RAM_READ		/* Offset B000-BFFF */
	.long RAM_READ		/* Offset C000-CFFF */
	.long RAM_READ		/* Offset D000-DFFF */
	.long RAM_READ		/* Offset E000-EFFF */
	.long RAM_READ		/* Offset F000-FFFF */
.endm

.macro HREAD_80_AF num
	.long LOW_RAM_READ		/* Offset 0000-0FFF */
	.long LOW_RAM_READ		/* Offset 1000-1FFF */
	.long PPU_2X_READ		/* Offset 2000-2FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 3000-3FFF */
	.long PPU_4X_READ		/* Offset 4000-4FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 5000-5FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 6000-6FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 7000-7FFF */
	.long HI_HROM_READ\num		/* Offset 8000-8FFF */
	.long HI_HROM_READ\num		/* Offset 9000-9FFF */
	.long HI_HROM_READ\num		/* Offset A000-AFFF */
	.long HI_HROM_READ\num		/* Offset B000-BFFF */
	.long HI_HROM_READ\num		/* Offset C000-CFFF */
	.long HI_HROM_READ\num		/* Offset D000-DFFF */
	.long HI_HROM_READ\num		/* Offset E000-EFFF */
	.long HI_HROM_READ\num		/* Offset F000-FFFF */
.endm

.macro HREAD_B0_BF num num2
	.long LOW_RAM_READ		/* Offset 0000-0FFF */
	.long LOW_RAM_READ		/* Offset 1000-1FFF */
	.long PPU_2X_READ		/* Offset 2000-2FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 3000-3FFF */
	.long PPU_4X_READ		/* Offset 4000-4FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 5000-5FFF */
	.long HSRAMB0_READ\num2		/* Offset 6000-6FFF */
	.long HSRAMB0_READ\num2		/* Offset 7000-7FFF */
	.long HI_HROM_READ\num		/* Offset 8000-8FFF */
	.long HI_HROM_READ\num		/* Offset 9000-9FFF */
	.long HI_HROM_READ\num		/* Offset A000-AFFF */
	.long HI_HROM_READ\num		/* Offset B000-BFFF */
	.long HI_HROM_READ\num		/* Offset C000-CFFF */
	.long HI_HROM_READ\num		/* Offset D000-DFFF */
	.long HI_HROM_READ\num		/* Offset E000-EFFF */
	.long HI_HROM_READ\num		/* Offset F000-FFFF */
.endm

.macro HREAD_C0_FF num
	.long LIN_HROM_READ\num		/* Offset 0000-0FFF */
	.long LIN_HROM_READ\num		/* Offset 1000-1FFF */
	.long LIN_HROM_READ\num		/* Offset 2000-2FFF */
	.long LIN_HROM_READ\num		/* Offset 3000-3FFF */
	.long LIN_HROM_READ\num		/* Offset 4000-4FFF */
	.long LIN_HROM_READ\num		/* Offset 5000-5FFF */
	.long LIN_HROM_READ\num		/* Offset 6000-6FFF */
	.long LIN_HROM_READ\num		/* Offset 7000-7FFF */
	.long LIN_HROM_READ\num		/* Offset 8000-8FFF */
	.long LIN_HROM_READ\num		/* Offset 9000-9FFF */
	.long LIN_HROM_READ\num		/* Offset A000-AFFF */
	.long LIN_HROM_READ\num		/* Offset B000-BFFF */
	.long LIN_HROM_READ\num		/* Offset C000-CFFF */
	.long LIN_HROM_READ\num		/* Offset D000-DFFF */
	.long LIN_HROM_READ\num		/* Offset E000-EFFF */
	.long LIN_HROM_READ\num		/* Offset F000-FFFF */
.endm

.macro HWRITE_00_2F
	.long LOW_RAM_WRITE		/* Offset 0000-0FFF */
	.long LOW_RAM_WRITE		/* Offset 1000-1FFF */
	.long PPU_2X_WRITE		/* Offset 2000-2FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 3000-3FFF */
	.long PPU_4X_WRITE		/* Offset 4000-4FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 5000-5FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 6000-6FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 7000-7FFF */
	.long ROM_WRITE   		/* Offset 8000-8FFF */
	.long ROM_WRITE   		/* Offset 9000-9FFF */
	.long ROM_WRITE   		/* Offset A000-AFFF */
	.long ROM_WRITE   		/* Offset B000-BFFF */
	.long ROM_WRITE   		/* Offset C000-CFFF */
	.long ROM_WRITE   		/* Offset D000-DFFF */
	.long ROM_WRITE   		/* Offset E000-EFFF */
	.long ROM_WRITE   		/* Offset F000-FFFF */
.endm

.macro HWRITE_30_3F num
	.long LOW_RAM_WRITE		/* Offset 0000-0FFF */
	.long LOW_RAM_WRITE		/* Offset 1000-1FFF */
	.long PPU_2X_WRITE		/* Offset 2000-2FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 3000-3FFF */
	.long PPU_4X_WRITE		/* Offset 4000-4FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 5000-5FFF */
	.long HSRAM30_WRITE\num		/* Offset 6000-6FFF */
	.long HSRAM30_WRITE\num		/* Offset 7000-7FFF */
	.long ROM_WRITE   		/* Offset 8000-8FFF */
	.long ROM_WRITE   		/* Offset 9000-9FFF */
	.long ROM_WRITE   		/* Offset A000-AFFF */
	.long ROM_WRITE   		/* Offset B000-BFFF */
	.long ROM_WRITE   		/* Offset C000-CFFF */
	.long ROM_WRITE   		/* Offset D000-DFFF */
	.long ROM_WRITE   		/* Offset E000-EFFF */
	.long ROM_WRITE   		/* Offset F000-FFFF */
.endm

.macro HWRITE_40_5F
	.long ROM_WRITE			/* Offset 0000-0FFF */
	.long ROM_WRITE			/* Offset 1000-1FFF */
	.long ROM_WRITE			/* Offset 2000-2FFF */
	.long ROM_WRITE			/* Offset 3000-3FFF */
	.long ROM_WRITE			/* Offset 4000-4FFF */
	.long ROM_WRITE			/* Offset 5000-5FFF */
	.long ROM_WRITE			/* Offset 6000-6FFF */
	.long ROM_WRITE			/* Offset 7000-7FFF */
	.long ROM_WRITE			/* Offset 8000-8FFF */
	.long ROM_WRITE			/* Offset 9000-9FFF */
	.long ROM_WRITE			/* Offset A000-AFFF */
	.long ROM_WRITE			/* Offset B000-BFFF */
	.long ROM_WRITE			/* Offset C000-CFFF */
	.long ROM_WRITE			/* Offset D000-DFFF */
	.long ROM_WRITE			/* Offset E000-EFFF */
	.long ROM_WRITE			/* Offset F000-FFFF */
.endm

.macro HWRITE_60_7D
	.long NON_MAPPED_WRITE		/* Offset 0000-0FFF */
	.long NON_MAPPED_WRITE		/* Offset 1000-1FFF */
	.long NON_MAPPED_WRITE		/* Offset 2000-2FFF */
	.long NON_MAPPED_WRITE		/* Offset 3000-3FFF */
	.long NON_MAPPED_WRITE		/* Offset 4000-4FFF */
	.long NON_MAPPED_WRITE		/* Offset 5000-5FFF */
	.long NON_MAPPED_WRITE		/* Offset 6000-6FFF */
	.long NON_MAPPED_WRITE		/* Offset 7000-7FFF */
	.long NON_MAPPED_WRITE		/* Offset 8000-8FFF */
	.long NON_MAPPED_WRITE		/* Offset 9000-9FFF */
	.long NON_MAPPED_WRITE		/* Offset A000-AFFF */
	.long NON_MAPPED_WRITE		/* Offset B000-BFFF */
	.long NON_MAPPED_WRITE		/* Offset C000-CFFF */
	.long NON_MAPPED_WRITE		/* Offset D000-DFFF */
	.long NON_MAPPED_WRITE		/* Offset E000-EFFF */
	.long NON_MAPPED_WRITE		/* Offset F000-FFFF */
.endm

.macro HWRITE_7E_7F
	.long RAM_WRITE		/* Offset 0000-0FFF */
	.long RAM_WRITE		/* Offset 1000-1FFF */
	.long RAM_WRITE		/* Offset 2000-2FFF */
	.long RAM_WRITE		/* Offset 3000-3FFF */
	.long RAM_WRITE		/* Offset 4000-4FFF */
	.long RAM_WRITE		/* Offset 5000-5FFF */
	.long RAM_WRITE		/* Offset 6000-6FFF */
	.long RAM_WRITE		/* Offset 7000-7FFF */
	.long RAM_WRITE		/* Offset 8000-8FFF */
	.long RAM_WRITE		/* Offset 9000-9FFF */
	.long RAM_WRITE		/* Offset A000-AFFF */
	.long RAM_WRITE		/* Offset B000-BFFF */
	.long RAM_WRITE		/* Offset C000-CFFF */
	.long RAM_WRITE		/* Offset D000-DFFF */
	.long RAM_WRITE		/* Offset E000-EFFF */
	.long RAM_WRITE		/* Offset F000-FFFF */
.endm

.macro HWRITE_80_AF
	.long LOW_RAM_WRITE		/* Offset 0000-0FFF */
	.long LOW_RAM_WRITE		/* Offset 1000-1FFF */
	.long PPU_2X_WRITE		/* Offset 2000-2FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 3000-3FFF */
	.long PPU_4X_WRITE		/* Offset 4000-4FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 5000-5FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 6000-6FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 7000-7FFF */
	.long ROM_WRITE    		/* Offset 8000-8FFF */
	.long ROM_WRITE    		/* Offset 9000-9FFF */
	.long ROM_WRITE    		/* Offset A000-AFFF */
	.long ROM_WRITE    		/* Offset B000-BFFF */
	.long ROM_WRITE    		/* Offset C000-CFFF */
	.long ROM_WRITE    		/* Offset D000-DFFF */
	.long ROM_WRITE    		/* Offset E000-EFFF */
	.long ROM_WRITE    		/* Offset F000-FFFF */
.endm

.macro HWRITE_B0_BF num
	.long LOW_RAM_WRITE		/* Offset 0000-0FFF */
	.long LOW_RAM_WRITE		/* Offset 1000-1FFF */
	.long PPU_2X_WRITE		/* Offset 2000-2FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 3000-3FFF */
	.long PPU_4X_WRITE		/* Offset 4000-4FFF */
	.long PPU_NOT_SUPPORTED		/* Offset 5000-5FFF */
	.long HSRAMB0_WRITE\num		/* Offset 6000-6FFF */
	.long HSRAMB0_WRITE\num		/* Offset 7000-7FFF */
	.long ROM_WRITE    		/* Offset 8000-8FFF */
	.long ROM_WRITE    		/* Offset 9000-9FFF */
	.long ROM_WRITE    		/* Offset A000-AFFF */
	.long ROM_WRITE    		/* Offset B000-BFFF */
	.long ROM_WRITE    		/* Offset C000-CFFF */
	.long ROM_WRITE    		/* Offset D000-DFFF */
	.long ROM_WRITE    		/* Offset E000-EFFF */
	.long ROM_WRITE    		/* Offset F000-FFFF */
.endm

.macro HWRITE_C0_FF
	.long ROM_WRITE		/* Offset 0000-0FFF */
	.long ROM_WRITE		/* Offset 1000-1FFF */
	.long ROM_WRITE		/* Offset 2000-2FFF */
	.long ROM_WRITE		/* Offset 3000-3FFF */
	.long ROM_WRITE		/* Offset 4000-4FFF */
	.long ROM_WRITE		/* Offset 5000-5FFF */
	.long ROM_WRITE		/* Offset 6000-6FFF */
	.long ROM_WRITE		/* Offset 7000-7FFF */
	.long ROM_WRITE		/* Offset 8000-8FFF */
	.long ROM_WRITE		/* Offset 9000-9FFF */
	.long ROM_WRITE		/* Offset A000-AFFF */
	.long ROM_WRITE		/* Offset B000-BFFF */
	.long ROM_WRITE		/* Offset C000-CFFF */
	.long ROM_WRITE		/* Offset D000-DFFF */
	.long ROM_WRITE		/* Offset E000-EFFF */
	.long ROM_WRITE		/* Offset F000-FFFF */
.endm

.data
.globl HI_ROM_READ
HI_ROM_READ:

/* Banks 00-3F are 0000-1fff LOW RAM 2000-2fff PPU 3000-7fff FX/DSP 8000-ffff ROM */

	HREAD_00_2F 0x00 
	HREAD_00_2F 0x01 
	HREAD_00_2F 0x02 
	HREAD_00_2F 0x03 
	HREAD_00_2F 0x04 
	HREAD_00_2F 0x05 
	HREAD_00_2F 0x06 
	HREAD_00_2F 0x07 
	HREAD_00_2F 0x08 
	HREAD_00_2F 0x09 
	HREAD_00_2F 0x0A 
	HREAD_00_2F 0x0B 
	HREAD_00_2F 0x0C 
	HREAD_00_2F 0x0D 
	HREAD_00_2F 0x0E 
	HREAD_00_2F 0x0F 
	HREAD_00_2F 0x10 
	HREAD_00_2F 0x11 
	HREAD_00_2F 0x12 
	HREAD_00_2F 0x13
	HREAD_00_2F 0x14 
	HREAD_00_2F 0x15 
	HREAD_00_2F 0x16 
	HREAD_00_2F 0x17 
	HREAD_00_2F 0x18 
	HREAD_00_2F 0x19 
	HREAD_00_2F 0x1A 
	HREAD_00_2F 0x1B 
	HREAD_00_2F 0x1C 
	HREAD_00_2F 0x1D 
	HREAD_00_2F 0x1E 
	HREAD_00_2F 0x1F 
	HREAD_00_2F 0x20 
	HREAD_00_2F 0x21 
	HREAD_00_2F 0x22 
	HREAD_00_2F 0x23 
	HREAD_00_2F 0x24 
	HREAD_00_2F 0x25 
	HREAD_00_2F 0x26 
	HREAD_00_2F 0x27 
	HREAD_00_2F 0x28 
	HREAD_00_2F 0x29 
	HREAD_00_2F 0x2A 
	HREAD_00_2F 0x2B 
	HREAD_00_2F 0x2C 
	HREAD_00_2F 0x2D 
	HREAD_00_2F 0x2E 
	HREAD_00_2F 0x2F
	HREAD_30_3F 0x30 0x00
	HREAD_30_3F 0x31 0x01
	HREAD_30_3F 0x32 0x02
	HREAD_30_3F 0x33 0x03
	HREAD_30_3F 0x34 0x04
	HREAD_30_3F 0x35 0x05
	HREAD_30_3F 0x36 0x06
	HREAD_30_3F 0x37 0x07
	HREAD_30_3F 0x38 0x08
	HREAD_30_3F 0x39 0x09
	HREAD_30_3F 0x3A 0x0A
	HREAD_30_3F 0x3B 0x0B
	HREAD_30_3F 0x3C 0x0C
	HREAD_30_3F 0x3D 0x0D
	HREAD_30_3F 0x3E 0x0E
	HREAD_30_3F 0x3F 0x0F

/* Banks 40-6F are not mapped! */

	HREAD_40_5F 0x00
	HREAD_40_5F 0x01
	HREAD_40_5F 0x02
	HREAD_40_5F 0x03
	HREAD_40_5F 0x04
	HREAD_40_5F 0x05
	HREAD_40_5F 0x06
	HREAD_40_5F 0x07
	HREAD_40_5F 0x08
	HREAD_40_5F 0x09
	HREAD_40_5F 0x0A
	HREAD_40_5F 0x0B
	HREAD_40_5F 0x0C
	HREAD_40_5F 0x0D
	HREAD_40_5F 0x0E
	HREAD_40_5F 0x0F
	HREAD_40_5F 0x10
	HREAD_40_5F 0x11
	HREAD_40_5F 0x12
	HREAD_40_5F 0x13
	HREAD_40_5F 0x14
	HREAD_40_5F 0x15
	HREAD_40_5F 0x16
	HREAD_40_5F 0x17
	HREAD_40_5F 0x18
	HREAD_40_5F 0x19
	HREAD_40_5F 0x1A
	HREAD_40_5F 0x1B
	HREAD_40_5F 0x1C
	HREAD_40_5F 0x1D
	HREAD_40_5F 0x1E
	HREAD_40_5F 0x1F
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D
	HREAD_60_7D

/* Bank  7e-7f is  0000-ffff RAM Nb 7e is used to store that 8KB block thats repeated in mem */

	HREAD_7E_7F
	HREAD_7E_7F

/* Banks 80-BF are 0000-1fff LOW RAM 2000-2fff PPU 3000-7fff FX/DSP 8000-ffff ROM */

	HREAD_80_AF 0x00 
	HREAD_80_AF 0x01
	HREAD_80_AF 0x02
	HREAD_80_AF 0x03 
	HREAD_80_AF 0x04 
	HREAD_80_AF 0x05 
	HREAD_80_AF 0x06 
	HREAD_80_AF 0x07 
	HREAD_80_AF 0x08
	HREAD_80_AF 0x09 
	HREAD_80_AF 0x0A 
	HREAD_80_AF 0x0B 
	HREAD_80_AF 0x0C 
	HREAD_80_AF 0x0D 
	HREAD_80_AF 0x0E 
	HREAD_80_AF 0x0F 
	HREAD_80_AF 0x10 
	HREAD_80_AF 0x11 
	HREAD_80_AF 0x12 
	HREAD_80_AF 0x13
	HREAD_80_AF 0x14 
	HREAD_80_AF 0x15 
	HREAD_80_AF 0x16 
	HREAD_80_AF 0x17 
	HREAD_80_AF 0x18 
	HREAD_80_AF 0x19 
	HREAD_80_AF 0x1A 
	HREAD_80_AF 0x1B 
	HREAD_80_AF 0x1C 
	HREAD_80_AF 0x1D 
	HREAD_80_AF 0x1E 
	HREAD_80_AF 0x1F 
	HREAD_80_AF 0x20 
	HREAD_80_AF 0x21 
	HREAD_80_AF 0x22 
	HREAD_80_AF 0x23 
	HREAD_80_AF 0x24 
	HREAD_80_AF 0x25 
	HREAD_80_AF 0x26 
	HREAD_80_AF 0x27 
	HREAD_80_AF 0x28 
	HREAD_80_AF 0x29 
	HREAD_80_AF 0x2A 
	HREAD_80_AF 0x2B 
	HREAD_80_AF 0x2C 
	HREAD_80_AF 0x2D 
	HREAD_80_AF 0x2E 
	HREAD_80_AF 0x2F
	HREAD_B0_BF 0x30 0x00
	HREAD_B0_BF 0x31 0x01
	HREAD_B0_BF 0x32 0x02
	HREAD_B0_BF 0x33 0x03
	HREAD_B0_BF 0x34 0x04
	HREAD_B0_BF 0x35 0x05
	HREAD_B0_BF 0x36 0x06
	HREAD_B0_BF 0x37 0x07
	HREAD_B0_BF 0x38 0x08
	HREAD_B0_BF 0x39 0x09
	HREAD_B0_BF 0x3A 0x0A
	HREAD_B0_BF 0x3B 0x0B
	HREAD_B0_BF 0x3C 0x0C
	HREAD_B0_BF 0x3D 0x0D
	HREAD_B0_BF 0x3E 0x0E
	HREAD_B0_BF 0x3F 0x0F

/* these are linear mappings */

	HREAD_C0_FF 0x00
	HREAD_C0_FF 0x01
	HREAD_C0_FF 0x02
	HREAD_C0_FF 0x03
	HREAD_C0_FF 0x04
	HREAD_C0_FF 0x05
	HREAD_C0_FF 0x06
	HREAD_C0_FF 0x07
	HREAD_C0_FF 0x08
	HREAD_C0_FF 0x09
	HREAD_C0_FF 0x0A
	HREAD_C0_FF 0x0B
	HREAD_C0_FF 0x0C
	HREAD_C0_FF 0x0D
	HREAD_C0_FF 0x0E
	HREAD_C0_FF 0x0F
	HREAD_C0_FF 0x10
	HREAD_C0_FF 0x11
	HREAD_C0_FF 0x12
	HREAD_C0_FF 0x13
	HREAD_C0_FF 0x14
	HREAD_C0_FF 0x15
	HREAD_C0_FF 0x16
	HREAD_C0_FF 0x17
	HREAD_C0_FF 0x18
	HREAD_C0_FF 0x19
	HREAD_C0_FF 0x1A
	HREAD_C0_FF 0x1B
	HREAD_C0_FF 0x1C
	HREAD_C0_FF 0x1D
	HREAD_C0_FF 0x1E
	HREAD_C0_FF 0x1F
	HREAD_C0_FF 0x20
	HREAD_C0_FF 0x21
	HREAD_C0_FF 0x22
	HREAD_C0_FF 0x23
	HREAD_C0_FF 0x24
	HREAD_C0_FF 0x25
	HREAD_C0_FF 0x26
	HREAD_C0_FF 0x27
	HREAD_C0_FF 0x28
	HREAD_C0_FF 0x29
	HREAD_C0_FF 0x2A
	HREAD_C0_FF 0x2B
	HREAD_C0_FF 0x2C
	HREAD_C0_FF 0x2D
	HREAD_C0_FF 0x2E
	HREAD_C0_FF 0x2F
	HREAD_C0_FF 0x30
	HREAD_C0_FF 0x31
	HREAD_C0_FF 0x32
	HREAD_C0_FF 0x33
	HREAD_C0_FF 0x34
	HREAD_C0_FF 0x35
	HREAD_C0_FF 0x36
	HREAD_C0_FF 0x37
	HREAD_C0_FF 0x38
	HREAD_C0_FF 0x39
	HREAD_C0_FF 0x3A
	HREAD_C0_FF 0x3B
	HREAD_C0_FF 0x3C
	HREAD_C0_FF 0x3D
	HREAD_C0_FF 0x3E
	HREAD_C0_FF 0x3F

.globl HI_ROM_WRITE
HI_ROM_WRITE:

/* Banks 00-3F are 0000-1fff LOW RAM 2000-2fff PPU 3000-7fff FX/DSP 8000-ffff ROM */

	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_00_2F
	HWRITE_30_3F 0x00
	HWRITE_30_3F 0x01
	HWRITE_30_3F 0x02
	HWRITE_30_3F 0x03
	HWRITE_30_3F 0x04
	HWRITE_30_3F 0x05
	HWRITE_30_3F 0x06
	HWRITE_30_3F 0x07
	HWRITE_30_3F 0x08
	HWRITE_30_3F 0x09
	HWRITE_30_3F 0x0A
	HWRITE_30_3F 0x0B
	HWRITE_30_3F 0x0C
	HWRITE_30_3F 0x0D
	HWRITE_30_3F 0x0E
	HWRITE_30_3F 0x0F

/* Banks 40-6F are not mapped! */

	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_40_5F
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D
	HWRITE_60_7D

/* Bank  7e-7f is  0000-ffff RAM Nb 7e is used to store that 8KB block thats repeated in mem */

	HWRITE_7E_7F
	HWRITE_7E_7F

/* Banks 80-BF are 0000-1fff LOW RAM 2000-2fff PPU 3000-7fff FX/DSP 8000-ffff ROM */

	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF
	HWRITE_80_AF  
	HWRITE_80_AF
	HWRITE_B0_BF 0x00
	HWRITE_B0_BF 0x01
	HWRITE_B0_BF 0x02
	HWRITE_B0_BF 0x03
	HWRITE_B0_BF 0x04
	HWRITE_B0_BF 0x05
	HWRITE_B0_BF 0x06
	HWRITE_B0_BF 0x07
	HWRITE_B0_BF 0x08
	HWRITE_B0_BF 0x09
	HWRITE_B0_BF 0x0A
	HWRITE_B0_BF 0x0B
	HWRITE_B0_BF 0x0C
	HWRITE_B0_BF 0x0D
	HWRITE_B0_BF 0x0E
	HWRITE_B0_BF 0x0F

/* Rest are unmapped */

	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF
	HWRITE_C0_FF

