@W: MT530 :"z:\fpga_vision\xorfi_demo\hdl\modulator.v":26:0:26:5|Found inferred clock ten_mhz_clock|clock_out_inferred_clock which controls 17 sequential elements including modulator_0.clock_counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\fpga_vision\xorfi_demo\hdl\data_rate.v":39:0:39:5|Found inferred clock modulator|output_signal_inferred_clock which controls 94 sequential elements including data_rate_0.bit_index[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\fpga_vision\xorfi_demo\hdl\data_rate.v":39:0:39:5|Found inferred clock two_mhz_clock|clock_out_inferred_clock which controls 14 sequential elements including data_rate_0.bit_index[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\fpga_vision\xorfi_demo\hdl\main_clock.v":26:0:26:5|Found inferred clock pll_core|GLA_inferred_clock which controls 35 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
