// Seed: 3685484678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  input wire id_32;
  inout wire id_31;
  output wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_33;
  supply1 id_34;
  assign id_34 = {1{1'b0 | id_8}};
  wire id_35;
  assign id_13 = &id_28;
  assign id_14#(.id_23(1)) = 1;
  id_36(
      1
  );
  assign id_2 = 1;
  wire id_37;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(.id_7(id_8)),
    id_9,
    id_10,
    id_11
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12, id_13;
  logic [7:0][1] id_14 = $display(1, "" - id_9, "");
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_4,
      id_12,
      id_13,
      id_9,
      id_13,
      id_11,
      id_4,
      id_10,
      id_11,
      id_5,
      id_14,
      id_14,
      id_13,
      id_10,
      id_9,
      id_12,
      id_14,
      id_9,
      id_10,
      id_13,
      id_11,
      id_12,
      id_2,
      id_6,
      id_12,
      id_1,
      id_11,
      id_12,
      id_12
  );
  assign id_3 = 1;
  assign id_2 = id_9;
  wire id_15;
endmodule
