
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: /home/athieka/gowin/SynplifyPro
OS: Ubuntu 16.04.6 LTS
Hostname: gowin-vm
max virtual memory: unlimited (bytes)
max user processes: 15449
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:30:05

Modified Files: 10
FID:  path (prevtimestamp, timestamp)
0        /home/athieka/gowin/IDE/ipcore/FIFO_SC/data/edc_sc.v (N/A, 2019-08-30 14:21:02)
1        /home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc.v (N/A, 2019-08-30 14:21:02)
2        /home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc_top.v (N/A, 2019-08-30 14:21:02)
3        /home/athieka/gowin/SynplifyPro/lib/generic/gw1n.v (N/A, 2019-08-29 08:44:30)
4        /home/athieka/gowin/SynplifyPro/lib/vlog/hypermods.v (N/A, 2019-08-29 08:44:31)
5        /home/athieka/gowin/SynplifyPro/lib/vlog/scemi_objects.v (N/A, 2019-08-29 08:44:31)
6        /home/athieka/gowin/SynplifyPro/lib/vlog/scemi_pipes.svh (N/A, 2019-08-29 08:44:31)
7        /home/athieka/gowin/SynplifyPro/lib/vlog/umr_capim.v (N/A, 2019-08-29 08:44:31)
8        /home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_define.v (N/A, 2019-09-22 21:13:32)
9        /home/athieka/tang/nano/src/fifo_sc_top/temp/FIFO_SC/fifo_sc_parameter.v (N/A, 2019-09-22 21:13:32)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
0        work.PSRAM_RDFIFO.verilog may have changed because the following files changed:
                        /home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc_top.v (N/A, 2019-08-30 14:21:02) <-- (module definition)
1        work.\~edc.PSRAM_RDFIFO.verilog may have changed because the following files changed:
                        /home/athieka/gowin/IDE/ipcore/FIFO_SC/data/edc_sc.v (N/A, 2019-08-30 14:21:02) <-- (module definition)
2        work.\~fifo_sc.PSRAM_RDFIFO.verilog may have changed because the following files changed:
                        /home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc.v (N/A, 2019-08-30 14:21:02) <-- (module definition)
                        /home/athieka/gowin/IDE/ipcore/FIFO_SC/data/fifo_sc_top.v (N/A, 2019-08-30 14:21:02) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
