/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* hdlname = "\\colognechip_gatemate_evb" *)
(* top =  1  *)
(* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:21.1-6554.10" *)
module colognechip_gatemate_evb(cdone_ice40, clk10, core_en_ice40, creset_ice40, gatemate_debug_3, gatemate_debug_4, gatemate_debug_5, hyperram_clk_n, hyperram_clk_p, hyperram_cs_n, hyperram_dq, hyperram_rst_n, hyperram_rwds, i2c0_scl, i2c0_sda, i2c1_scl, i2c1_sda, ice40_io_vcore_0, ice40_io_vcore_1, ice40_io_vcore_2, ice40_io_vcore_4
, ice40_io_vio_0, ice40_io_vio_1, ice40_io_vio_2, ice40_io_vio_3, ice40_io_vio_4, ice40_io_vio_5, osc_en_ice40, power_fauld_ice40, spi_flash_clk, spi_flash_cs_n, spi_flash_miso, spi_flash_mosi, spi_ice40_clk, spi_ice40_cs_n, spi_ice40_miso, spi_ice40_mosi, uart_ice40_rx, uart_ice40_tx, uart_logging_rx, uart_logging_tx, usb_uart_rx
, usb_uart_tx, user_led_n0, user_led_n1, user_led_n2, user_led_n3, vio_en_ice40);
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4" *)
  wire _0000_;
  wire [6:0] _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1255_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1256_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1257_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1258_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1259_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1260_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1261_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1262_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1263_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1264_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1265_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1266_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1267_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1268_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1269_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1270_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1271_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1272_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1273_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1274_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1275_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1276_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1277_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1278_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1279_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1280_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1281_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1282_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1283_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1284_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1285_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire _1286_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3757.37-3757.75" *)
  wire _1287_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3760.37-3760.75" *)
  wire _1288_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3763.37-3763.75" *)
  wire _1289_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3766.37-3766.75" *)
  wire _1290_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3769.37-3769.75" *)
  wire _1291_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3772.37-3772.75" *)
  wire _1292_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3775.37-3775.75" *)
  wire _1293_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3778.38-3778.76" *)
  wire _1294_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3781.38-3781.76" *)
  wire _1295_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3608.44-3608.68" *)
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6528.9-6528.20" *)
  wire _1321_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:0.0-0.0|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:357.5-362.12|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _1322_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:0.0-0.0|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:357.5-362.12|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _1323_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:49.21-49.23" *)
  wire [4:0] _1324_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1325_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  wire [4:0] _1326_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] _1327_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:49.21-49.23" *)
  wire [31:0] _1328_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _1329_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  wire [31:0] _1330_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _1331_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:49.21-49.23" *)
  wire [4:0] _1332_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1333_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  wire [4:0] _1334_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] _1335_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:49.21-49.23" *)
  wire [4:0] _1336_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1337_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  wire [4:0] _1338_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] _1339_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:49.21-49.23" *)
  wire [31:0] _1340_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _1341_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  wire [31:0] _1342_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _1343_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1344_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  wire [4:0] _1345_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] _1346_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2240.69-2240.92|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1347_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2240.69-2240.92|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1348_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2240.69-2240.92|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _1349_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [30:0] _1350_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "30" *)
  wire [30:0] _1351_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [30:0] _1352_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [7:0] _1353_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "7" *)
  wire [7:0] _1354_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [7:0] _1355_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.49-2884.71|/usr/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _1356_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _1357_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _1358_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _1359_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [32:0] _1360_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "32" *)
  wire [32:0] _1361_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [32:0] _1362_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [32:0] _1363_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "32" *)
  wire [32:0] _1364_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [32:0] _1365_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4763.42-4763.77|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1366_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4763.42-4763.77|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1367_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4763.42-4763.77|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _1368_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4766.42-4766.77|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1369_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4766.42-4766.77|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1370_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4766.42-4766.77|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _1371_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4770.45-4770.79|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1372_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4770.45-4770.79|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1373_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4770.45-4770.79|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _1374_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4785.42-4785.77|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1375_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4785.42-4785.77|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1376_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4785.42-4785.77|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _1377_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4788.42-4788.77|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1378_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4788.42-4788.77|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1379_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4788.42-4788.77|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _1380_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4792.45-4792.79|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1381_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4792.45-4792.79|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1382_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4792.45-4792.79|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _1383_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4882.33-4882.55|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1384_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4882.33-4882.55|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1385_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4882.33-4882.55|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _1386_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4897.33-4897.55|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1387_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4897.33-4897.55|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1388_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4897.33-4897.55|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _1389_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4918.48-4918.85|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1390_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4918.48-4918.85|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1391_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4918.48-4918.85|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _1392_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1393_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1394_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1395_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1396_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1397_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1398_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1399_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1400_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1401_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1402_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1403_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1404_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1405_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1406_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1407_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1408_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1409_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1410_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1411_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1412_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [29:0] _1413_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "29" *)
  wire [29:0] _1414_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [29:0] _1415_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _1416_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _1417_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4886.33-4886.55|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1418_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4886.33-4886.55|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1419_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4886.33-4886.55|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _1420_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4901.33-4901.55|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1421_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4901.33-4901.55|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1422_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4901.33-4901.55|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _1423_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3405.61-3405.166|/usr/bin/../share/yosys/gatemate/arith_map.v:49.21-49.23" *)
  wire [2:0] _1424_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3405.61-3405.166|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1425_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3405.61-3405.166|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1426_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3405.61-3405.166|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _1427_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3407.63-3407.151|/usr/bin/../share/yosys/gatemate/arith_map.v:49.21-49.23" *)
  wire [2:0] _1428_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3407.63-3407.151|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1429_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3407.63-3407.151|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1430_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3407.63-3407.151|/usr/bin/../share/yosys/gatemate/arith_map.v:33.23-33.24" *)
  (* unused_bits = "0" *)
  wire [2:0] _1431_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3407.63-3407.151|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _1432_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3570.53-3570.97|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1433_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3570.53-3570.97|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1434_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3570.53-3570.97|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _1435_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _1436_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _1437_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _1438_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1439_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1440_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [5:0] _1441_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "5" *)
  wire [5:0] _1442_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _1443_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _1444_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [31:0] _1445_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1446_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1447_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [5:0] _1448_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "5" *)
  wire [5:0] _1449_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2201.69-2201.92|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _1450_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2201.69-2201.92|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _1451_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2201.69-2201.92|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _1452_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:29.22-29.23" *)
  wire [6:0] _1453_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [6:0] _1454_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "6" *)
  wire [6:0] _1455_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [6:0] _1456_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [19:0] _1457_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "19" *)
  wire [19:0] _1458_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [19:0] _1459_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4774.45-4774.79|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1460_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4774.45-4774.79|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1461_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4774.45-4774.79|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _1462_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4796.45-4796.79|/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1463_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4796.45-4796.79|/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1464_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4796.45-4796.79|/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _1465_;
  wire _1466_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1467_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1468_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1469_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1470_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1471_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1472_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1473_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1474_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1475_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1476_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1477_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1478_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34" *)
  wire [34:0] _1479_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _1480_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _1481_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/techmap.v:200.21-200.22" *)
  wire [2:0] _1482_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/techmap.v:200.24-200.25" *)
  wire [2:0] _1483_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1484_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1485_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [31:0] _1486_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "31" *)
  wire [31:0] _1487_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _1488_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _1489_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _1490_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _1491_;
  wire [9:0] _1492_;
  wire [9:0] _1493_;
  wire [3:0] _1494_;
  wire [3:0] _1495_;
  wire _1496_;
  wire _1497_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/techmap.v:614.34-614.35" *)
  (* unused_bits = "36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _1498_;
  wire [3:0] _1499_;
  wire [31:0] _1500_;
  wire [31:0] _1501_;
  wire [31:0] _1502_;
  wire [31:0] _1503_;
  wire [31:0] _1504_;
  wire [31:0] _1505_;
  wire [31:0] _1506_;
  wire [31:0] _1507_;
  (* unused_bits = "32 33 34 35 36 37 38 39" *)
  wire [39:0] _1508_;
  (* unused_bits = "32 33 34 35 36 37 38 39" *)
  wire [39:0] _1509_;
  (* unused_bits = "4" *)
  wire [4:0] _1510_;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1511_;
  (* unused_bits = "8 9" *)
  wire [9:0] _1512_;
  (* unused_bits = "8 9" *)
  wire [9:0] _1513_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1514_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1515_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1516_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1517_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1518_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1519_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1520_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1521_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1522_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1523_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1524_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1525_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [39:0] _1526_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1527_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1528_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1529_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1530_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1531_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1532_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1533_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1534_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1535_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1536_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1537_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1538_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1539_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1540_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1541_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1542_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _1543_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [6:0] _1544_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "6" *)
  wire [6:0] _1545_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [6:0] _1546_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:0.0-0.0|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:357.5-362.12|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire _1547_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:0.0-0.0|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:347.5-352.12|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire _1548_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:0.0-0.0|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:357.5-362.12|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire _1549_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:0.0-0.0|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:347.5-352.12|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire _1550_;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6" *)
  wire [31:0] _1551_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2465.5-2475.12|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:0.0-0.0|/usr/bin/../share/yosys/techmap.v:583.28-583.35" *)
  (* unused_bits = "0 32" *)
  wire [63:0] _1552_;
  (* force_downto = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2465.5-2475.12|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:0.0-0.0|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [31:0] _1553_;
  wire _1554_;
  (* unused_bits = "0" *)
  wire _1555_;
  (* unused_bits = "0" *)
  wire _1556_;
  wire _1557_;
  wire _1558_;
  (* unused_bits = "6" *)
  wire [6:0] _1559_;
  (* unused_bits = "6" *)
  wire [6:0] _1560_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1561_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1562_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1563_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1564_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1565_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1566_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1567_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1568_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1569_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1570_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1571_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1572_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1573_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1574_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1575_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1576_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1577_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1578_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1579_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1580_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1581_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1582_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1583_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1584_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1585_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1586_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1587_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1588_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1589_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1590_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1591_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1592_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1593_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1594_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1595_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1596_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1597_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1598_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1599_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1600_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1601_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1602_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1603_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1604_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1605_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1606_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1607_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1608_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1609_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1610_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1611_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1612_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1613_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1614_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1615_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1616_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1617_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1618_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1619_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1620_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1621_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1622_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1623_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1624_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1625_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1626_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1627_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1628_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1629_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1630_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1631_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1632_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1633_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1634_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1635_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1636_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1637_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1638_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1639_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1640_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1641_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1642_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1643_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1644_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1645_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1646_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1647_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1648_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1649_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1650_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1651_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1652_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1653_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1654_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1655_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1656_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1657_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1658_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1659_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1660_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1661_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1662_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1663_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1664_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1665_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1666_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1667_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1668_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1669_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1670_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1671_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1672_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1673_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1674_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1675_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1676_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1677_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1678_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1679_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1680_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1681_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1682_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1683_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1684_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1685_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1686_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1687_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1688_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1689_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1690_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1691_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1692_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1693_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1694_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1695_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1696_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1697_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1698_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1699_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1700_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1701_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1702_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1703_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1704_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1705_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1706_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1707_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1708_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1709_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1710_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1711_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1712_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1713_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1714_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1715_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1716_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1717_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1718_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1719_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1720_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1721_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1722_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1723_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1724_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1725_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1726_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1727_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1728_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1729_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1730_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1731_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1732_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1733_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1734_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1735_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1736_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1737_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1738_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1739_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1740_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1741_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1742_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1743_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1744_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1745_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1746_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1747_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1748_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1749_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1750_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1751_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1752_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1753_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1754_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1755_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1756_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1757_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1758_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1759_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1760_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1761_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1762_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1763_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1764_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1765_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1766_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1767_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1768_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1769_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1770_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1771_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1772_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1773_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1774_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1775_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1776_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1777_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1778_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1779_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1780_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1781_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1782_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1783_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1784_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1785_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1786_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1787_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1788_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1789_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1790_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1791_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1792_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1793_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1794_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1795_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1796_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1797_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1798_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1799_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1800_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1801_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1802_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1803_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1804_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1805_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1806_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1807_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1808_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1809_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1810_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1811_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1812_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1813_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1814_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1815_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1816_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1817_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1818_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1819_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1820_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1821_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1822_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1823_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1824_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1825_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1826_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1827_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1828_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1829_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1830_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1831_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1832_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1833_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1834_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1835_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1836_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1837_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1838_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1839_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1840_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1841_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1842_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1843_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1844_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1845_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1846_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1847_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1848_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1849_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1850_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1851_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1852_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1853_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1854_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1855_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1856_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1857_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1858_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1859_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1860_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1861_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1862_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1863_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1864_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1865_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1866_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1867_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1868_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1869_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1870_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1871_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1872_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1873_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1874_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1875_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1876_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1877_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1878_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1879_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1880_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1881_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1882_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1883_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1884_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1885_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1886_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1887_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1888_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1889_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1890_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1891_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1892_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1893_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1894_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1895_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1896_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1897_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1898_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1899_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1900_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1901_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1902_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1903_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1904_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1905_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1906_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1907_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1908_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1909_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1910_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1911_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1912_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1913_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1914_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1915_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1916_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1917_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1918_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1919_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1920_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1921_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1922_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1923_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1924_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1925_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1926_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1927_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1928_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1929_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1930_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1931_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1932_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1933_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1934_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1935_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1936_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1937_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1938_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1939_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1940_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1941_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1942_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1943_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1944_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1945_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1946_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1947_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1948_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1949_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1950_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1951_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1952_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1953_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1954_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1955_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1956_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1957_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1958_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1959_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1960_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1961_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1962_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1963_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1964_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1965_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1966_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1967_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1968_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1969_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1970_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1971_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1972_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1973_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1974_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1975_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1976_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1977_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1978_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1979_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1980_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1981_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1982_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1983_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1984_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1985_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1986_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1987_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1988_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1989_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1990_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1991_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1992_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1993_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1994_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1995_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1996_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1997_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1998_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1999_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2000_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2001_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2002_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2003_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2004_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2005_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2006_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2007_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2008_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2009_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2010_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2011_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2012_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2013_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2014_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2015_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2016_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2017_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2018_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2019_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2020_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2021_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2022_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2023_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2024_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2025_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2026_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2027_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2028_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2029_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2030_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2031_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2032_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2033_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2034_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2035_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2036_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2037_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2038_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2039_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2040_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2041_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2042_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2043_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2044_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2045_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2046_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2047_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2048_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2049_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2050_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2051_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2052_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2053_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2054_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2055_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2056_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2057_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2058_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2059_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2060_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2061_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2062_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2063_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2064_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2065_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2066_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2067_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2068_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2069_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2070_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2071_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2072_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2073_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2074_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2075_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2076_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2077_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2078_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2079_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2080_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2081_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2082_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2083_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2084_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2085_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2086_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2087_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2088_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2089_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2090_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2091_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2092_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2093_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2094_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2095_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2096_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2097_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2098_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2099_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2100_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2101_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2102_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2103_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2104_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2105_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2106_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2107_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2108_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2109_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2110_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2111_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2112_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2113_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2114_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2115_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2116_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2117_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2118_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2119_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2120_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2121_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2122_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2123_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2124_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2125_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2126_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2127_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2128_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2129_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2130_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2131_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2132_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2133_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2134_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2135_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2136_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2137_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2138_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2139_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2140_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2141_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2142_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2143_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2144_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2145_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2146_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2147_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2148_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2149_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2150_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2151_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2152_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2153_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2154_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2155_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2156_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2157_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2158_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2159_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2160_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2161_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2162_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2163_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2164_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2165_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2166_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2167_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2168_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2169_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2170_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2171_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2172_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2173_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2174_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2175_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2176_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2177_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2178_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2179_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2180_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2181_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2182_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2183_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2184_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2185_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2186_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2187_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2188_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2189_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2190_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2191_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2192_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2193_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2194_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2195_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2196_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2197_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2198_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2199_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2200_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2201_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2202_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2203_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2204_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2205_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2206_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2207_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2208_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2209_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2210_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2211_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2212_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2213_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2214_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2215_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2216_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2217_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2218_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2219_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2220_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2221_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2222_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2223_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2224_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2225_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2226_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2227_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2228_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2229_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2230_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2231_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2232_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2233_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2234_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2235_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2236_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2237_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2238_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2239_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2240_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2241_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2242_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2243_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2244_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2245_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2246_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2247_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2248_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2249_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2250_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2251_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2252_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2253_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2254_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2255_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2256_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2257_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2258_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2259_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2260_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2261_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2262_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2263_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2264_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2265_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2266_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2267_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2268_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2269_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2270_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2271_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2272_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2273_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2274_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2275_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2276_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2277_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2278_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2279_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2280_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2281_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2282_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2283_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2284_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2285_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2286_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2287_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2288_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2289_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2290_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2291_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2292_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2293_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2294_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2295_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2296_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2297_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2298_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2299_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2300_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2301_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2302_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2303_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2304_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2305_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2306_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2307_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2308_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2309_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2310_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2311_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2312_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2313_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2314_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2315_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2316_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2317_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2318_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2319_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2320_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2321_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2322_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2323_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2324_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2325_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2326_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2327_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2328_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2329_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2330_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2331_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2332_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2333_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2334_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2335_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2336_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2337_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2338_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2339_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2340_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2341_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2342_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2343_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2344_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2345_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2346_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2347_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2348_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2349_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2350_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2351_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2352_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2353_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2354_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2355_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2356_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2357_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2358_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2359_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2360_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2361_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2362_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2363_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2364_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2365_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2366_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2367_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2368_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2369_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2370_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2371_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2372_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2373_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2374_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2375_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2376_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2377_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2378_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2379_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2380_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2381_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2382_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2383_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2384_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2385_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2386_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2387_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2388_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2389_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2390_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2391_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2392_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2393_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2394_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2395_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2396_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2397_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2398_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2399_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2400_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2401_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2402_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2403_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2404_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2405_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2406_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2407_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2408_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2409_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2410_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2411_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2412_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2413_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2414_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2415_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2416_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2417_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2418_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2419_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2420_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2421_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2422_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2423_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2424_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2425_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2426_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2427_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2428_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2429_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2430_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2431_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2432_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2433_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2434_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2435_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2436_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2437_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2438_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2439_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2440_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2441_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2442_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2443_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2444_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2445_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2446_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2447_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2448_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2449_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2450_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2451_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2452_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2453_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2454_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2455_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2456_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2457_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2458_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2459_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2460_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2461_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2462_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2463_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2464_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2465_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2466_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2467_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2468_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2469_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2470_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2471_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2472_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2473_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2474_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2475_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2476_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2477_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2478_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2479_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2480_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2481_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2482_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2483_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2484_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2485_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2486_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2487_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2488_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2489_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2490_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2491_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire _2492_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2493_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2494_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2495_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2496_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2497_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2498_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2499_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2500_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2501_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2502_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2503_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire _2504_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2505_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2506_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2507_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2508_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2509_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2510_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2511_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2512_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2513_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2514_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2515_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2516_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2517_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2518_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2519_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2520_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2521_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2522_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2523_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2524_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2525_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2526_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2527_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2528_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2529_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2530_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2531_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2532_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2533_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2534_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2535_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2536_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2537_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2538_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2539_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2540_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2541_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2542_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2543_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2544_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2545_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2546_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2547_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2548_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2549_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2550_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2551_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2552_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2553_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2554_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2555_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2556_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2557_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2558_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2559_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2560_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2561_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2562_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2563_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2564_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2565_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2566_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2567_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2568_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2569_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2570_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2571_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2572_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2573_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2574_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2575_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2576_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2577_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2578_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2579_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2580_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2581_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2582_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2583_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2584_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2585_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2586_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2587_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2588_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2589_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2590_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2591_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2592_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2593_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2594_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2595_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2596_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2597_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2598_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2599_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2600_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2601_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2602_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2603_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2604_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2605_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2606_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2607_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2608_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2609_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2610_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2611_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2612_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2613_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2614_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2615_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2616_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2617_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2618_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2619_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2620_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2621_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2622_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2623_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2624_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2625_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2626_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2627_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2628_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2629_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2630_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2631_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2632_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2633_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2634_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2635_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2636_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2637_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2638_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2639_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2640_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2641_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2642_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2643_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2644_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2645_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2646_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2647_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2648_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2649_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2650_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2651_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2652_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2653_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2654_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2655_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2656_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2657_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2658_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2659_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2660_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2661_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2662_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2663_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2664_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2665_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2666_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2667_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2668_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2669_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2670_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2671_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2672_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2673_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2674_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2675_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2676_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2677_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2678_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2679_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2680_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2681_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2682_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2683_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2684_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2685_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2686_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2687_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2688_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2689_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2690_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2691_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2692_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2693_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2694_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2695_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2696_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2697_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2698_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2699_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2700_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2701_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2702_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2703_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2704_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2705_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2706_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2707_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2708_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2709_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2710_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2711_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2712_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2713_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2714_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2715_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2716_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2717_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2718_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2719_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2720_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2721_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2722_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2723_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2724_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2725_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2726_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2727_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2728_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2729_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2730_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2731_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2732_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2733_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2734_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2735_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2736_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2737_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2738_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2739_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2740_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2741_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2742_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2743_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2744_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2745_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2746_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2747_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2748_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2749_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2750_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2751_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2752_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2753_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2754_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2755_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2756_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2757_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2758_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2759_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2760_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2761_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2762_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2763_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2764_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2765_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2766_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2767_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2768_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2769_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2770_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2771_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2772_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2773_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2774_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2775_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2776_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2777_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2778_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2779_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2780_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2781_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2782_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2783_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2784_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2785_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2786_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2787_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2788_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2789_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2790_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2791_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2792_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2793_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2794_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2795_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2796_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2797_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2798_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2799_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2800_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2801_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2802_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2803_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2804_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2805_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2806_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2807_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2808_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2809_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2810_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2811_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2812_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2813_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2814_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2815_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2816_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2817_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2818_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2819_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2820_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2821_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2822_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2823_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2824_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2825_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2826_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2827_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2828_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2829_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2830_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2831_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2832_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2833_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2834_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2835_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2836_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2837_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2838_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2839_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2840_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2841_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2842_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2843_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2844_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2845_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2846_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2847_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2848_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2849_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2850_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2851_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2852_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2853_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2854_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2855_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2856_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2857_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2858_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2859_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2860_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2861_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2862_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2863_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2864_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2865_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2866_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2867_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2868_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2869_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2870_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2871_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2872_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2873_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2874_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2875_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2876_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2877_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2878_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2879_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2880_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2881_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2882_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2883_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2884_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2885_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2886_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2887_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2888_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _2889_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2890_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2891_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2892_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2893_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2894_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _2895_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _2896_;
  (* hdlname = "UART CLK" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:642.11-642.14" *)
  wire \UART.CLK ;
  (* hdlname = "UART DIN" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:645.17-645.20" *)
  wire [7:0] \UART.DIN ;
  (* hdlname = "UART DOUT" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:649.17-649.21" *)
  wire [7:0] \UART.DOUT ;
  (* hdlname = "UART DOUT_VLD" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:650.11-650.19" *)
  wire \UART.DOUT_VLD ;
  (* hdlname = "UART FRAME_ERROR" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:652.11-652.22" *)
  wire \UART.FRAME_ERROR ;
  (* hdlname = "UART RST" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:643.11-643.14" *)
  wire \UART.RST ;
  (* hdlname = "UART UART_RXD" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:644.11-644.19" *)
  wire \UART.UART_RXD ;
  (* hdlname = "UART UART_TXD" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:647.11-647.19" *)
  wire \UART.UART_TXD ;
  (* hdlname = "UART n11_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:661.8-661.13" *)
  wire \UART.n11_o ;
  (* hdlname = "UART n15_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:662.8-662.13" *)
  wire \UART.n15_o ;
  (* hdlname = "UART n22_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:669.7-669.12" *)
  wire \UART.n22_q ;
  (* hdlname = "UART n23_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:670.7-670.12" *)
  wire \UART.n23_q ;
  (* hdlname = "UART os_clk_divider_ias clk_div_cnt" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:600.14-600.25|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44" *)
  wire [3:0] \UART.os_clk_divider_ias.clk_div_cnt ;
  (* hdlname = "UART os_clk_divider_ias clk_div_cnt_mark" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:601.8-601.24|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44" *)
  wire \UART.os_clk_divider_ias.clk_div_cnt_mark ;
  (* hdlname = "UART os_clk_divider_ias div_mark" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:599.11-599.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44" *)
  wire \UART.os_clk_divider_ias.div_mark ;
  (* hdlname = "UART os_clk_divider_ias n31_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:603.14-603.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44" *)
  wire [3:0] \UART.os_clk_divider_ias.n31_o ;
  (* hdlname = "UART uart_rx_i n112_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:411.8-411.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART.uart_rx_i.n112_o ;
  (* hdlname = "UART uart_rx_i n117_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:413.8-413.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART.uart_rx_i.n117_o ;
  (* hdlname = "UART uart_rx_i n125_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:417.8-417.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART.uart_rx_i.n125_o ;
  (* hdlname = "UART uart_rx_i n130_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:419.8-419.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART.uart_rx_i.n130_o ;
  (* hdlname = "UART uart_rx_i n135_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:421.8-421.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART.uart_rx_i.n135_o ;
  (* hdlname = "UART uart_rx_i n163_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:429.13-429.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire [2:0] \UART.uart_rx_i.n163_q ;
  (* hdlname = "UART uart_rx_i n58_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:389.8-389.13|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART.uart_rx_i.n58_o ;
  (* hdlname = "UART uart_rx_i n62_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:391.14-391.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire [2:0] \UART.uart_rx_i.n62_o ;
  (* hdlname = "UART uart_rx_i rx_clk_divider_i clk_div_cnt" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:54.14-54.25|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire [3:0] \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt ;
  (* hdlname = "UART uart_rx_i rx_clk_divider_i div_mark" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:53.11-53.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART.uart_rx_i.rx_clk_divider_i.div_mark ;
  (* hdlname = "UART uart_rx_i rx_clk_divider_i n319_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:57.14-57.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire [3:0] \UART.uart_rx_i.rx_clk_divider_i.n319_o ;
  (* hdlname = "UART uart_rx_i rx_clk_divider_i n334_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:63.8-63.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART.uart_rx_i.rx_clk_divider_i.n334_o ;
  (* hdlname = "UART uart_tx_i n176_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:114.8-114.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n176_o ;
  (* hdlname = "UART uart_tx_i n186_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:117.14-117.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire [2:0] \UART.uart_tx_i.n186_o ;
  (* hdlname = "UART uart_tx_i n227_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:129.8-129.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n227_o ;
  (* hdlname = "UART uart_tx_i n232_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:131.8-131.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n232_o ;
  (* hdlname = "UART uart_tx_i n237_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:133.8-133.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n237_o ;
  (* hdlname = "UART uart_tx_i n245_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:137.8-137.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n245_o ;
  (* hdlname = "UART uart_tx_i n250_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:139.8-139.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n250_o ;
  (* hdlname = "UART uart_tx_i n257_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:142.8-142.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n257_o ;
  (* hdlname = "UART uart_tx_i n296_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:151.13-151.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire [2:0] \UART.uart_tx_i.n296_q ;
  (* hdlname = "UART uart_tx_i n299_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:154.8-154.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n299_o ;
  (* hdlname = "UART uart_tx_i n300_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:155.8-155.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n300_o ;
  (* hdlname = "UART uart_tx_i n301_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:156.8-156.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n301_o ;
  (* hdlname = "UART uart_tx_i n302_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:157.8-157.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n302_o ;
  (* hdlname = "UART uart_tx_i n303_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:158.8-158.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n303_o ;
  (* hdlname = "UART uart_tx_i n304_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:159.8-159.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n304_o ;
  (* hdlname = "UART uart_tx_i n305_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:160.8-160.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n305_o ;
  (* hdlname = "UART uart_tx_i n306_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:161.8-161.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n306_o ;
  (* hdlname = "UART uart_tx_i n311_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:166.8-166.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n311_o ;
  (* hdlname = "UART uart_tx_i n312_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:167.8-167.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.n312_o ;
  (* hdlname = "UART uart_tx_i tx_clk_divider_i clk_div_cnt" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:7.14-7.25|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire [3:0] \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt ;
  (* hdlname = "UART uart_tx_i tx_clk_divider_i div_mark" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:6.11-6.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.tx_clk_divider_i.div_mark ;
  (* hdlname = "UART uart_tx_i tx_clk_divider_i n345_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:10.14-10.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire [3:0] \UART.uart_tx_i.tx_clk_divider_i.n345_o ;
  (* hdlname = "UART uart_tx_i tx_clk_divider_i n360_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:16.8-16.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART.uart_tx_i.tx_clk_divider_i.n360_o ;
  (* hdlname = "UART_1 DIN" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:645.17-645.20" *)
  wire [7:0] \UART_1.DIN ;
  (* hdlname = "UART_1 DOUT" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:649.17-649.21" *)
  wire [7:0] \UART_1.DOUT ;
  (* hdlname = "UART_1 DOUT_VLD" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:650.11-650.19" *)
  wire \UART_1.DOUT_VLD ;
  (* hdlname = "UART_1 FRAME_ERROR" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:652.11-652.22" *)
  wire \UART_1.FRAME_ERROR ;
  (* hdlname = "UART_1 UART_RXD" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:644.11-644.19" *)
  wire \UART_1.UART_RXD ;
  (* hdlname = "UART_1 UART_TXD" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:647.11-647.19" *)
  wire \UART_1.UART_TXD ;
  (* hdlname = "UART_1 n11_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:661.8-661.13" *)
  wire \UART_1.n11_o ;
  (* hdlname = "UART_1 n15_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:662.8-662.13" *)
  wire \UART_1.n15_o ;
  (* hdlname = "UART_1 n22_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:669.7-669.12" *)
  wire \UART_1.n22_q ;
  (* hdlname = "UART_1 n23_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:670.7-670.12" *)
  wire \UART_1.n23_q ;
  (* hdlname = "UART_1 os_clk_divider_ias clk_div_cnt" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:600.14-600.25|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44" *)
  wire [3:0] \UART_1.os_clk_divider_ias.clk_div_cnt ;
  (* hdlname = "UART_1 os_clk_divider_ias clk_div_cnt_mark" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:601.8-601.24|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44" *)
  wire \UART_1.os_clk_divider_ias.clk_div_cnt_mark ;
  (* hdlname = "UART_1 os_clk_divider_ias div_mark" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:599.11-599.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44" *)
  wire \UART_1.os_clk_divider_ias.div_mark ;
  (* hdlname = "UART_1 os_clk_divider_ias n31_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:603.14-603.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44" *)
  wire [3:0] \UART_1.os_clk_divider_ias.n31_o ;
  (* hdlname = "UART_1 uart_rx_i n112_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:411.8-411.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART_1.uart_rx_i.n112_o ;
  (* hdlname = "UART_1 uart_rx_i n117_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:413.8-413.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART_1.uart_rx_i.n117_o ;
  (* hdlname = "UART_1 uart_rx_i n125_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:417.8-417.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART_1.uart_rx_i.n125_o ;
  (* hdlname = "UART_1 uart_rx_i n130_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:419.8-419.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART_1.uart_rx_i.n130_o ;
  (* hdlname = "UART_1 uart_rx_i n135_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:421.8-421.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART_1.uart_rx_i.n135_o ;
  (* hdlname = "UART_1 uart_rx_i n163_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:429.13-429.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire [2:0] \UART_1.uart_rx_i.n163_q ;
  (* hdlname = "UART_1 uart_rx_i n58_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:389.8-389.13|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART_1.uart_rx_i.n58_o ;
  (* hdlname = "UART_1 uart_rx_i n62_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:391.14-391.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire [2:0] \UART_1.uart_rx_i.n62_o ;
  (* hdlname = "UART_1 uart_rx_i rx_clk_divider_i clk_div_cnt" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:54.14-54.25|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire [3:0] \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt ;
  (* hdlname = "UART_1 uart_rx_i rx_clk_divider_i div_mark" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:53.11-53.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART_1.uart_rx_i.rx_clk_divider_i.div_mark ;
  (* hdlname = "UART_1 uart_rx_i rx_clk_divider_i n319_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:57.14-57.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire [3:0] \UART_1.uart_rx_i.rx_clk_divider_i.n319_o ;
  (* hdlname = "UART_1 uart_rx_i rx_clk_divider_i n334_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:63.8-63.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43" *)
  wire \UART_1.uart_rx_i.rx_clk_divider_i.n334_o ;
  (* hdlname = "UART_1 uart_tx_i n176_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:114.8-114.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n176_o ;
  (* hdlname = "UART_1 uart_tx_i n186_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:117.14-117.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire [2:0] \UART_1.uart_tx_i.n186_o ;
  (* hdlname = "UART_1 uart_tx_i n227_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:129.8-129.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n227_o ;
  (* hdlname = "UART_1 uart_tx_i n232_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:131.8-131.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n232_o ;
  (* hdlname = "UART_1 uart_tx_i n237_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:133.8-133.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n237_o ;
  (* hdlname = "UART_1 uart_tx_i n245_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:137.8-137.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n245_o ;
  (* hdlname = "UART_1 uart_tx_i n250_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:139.8-139.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n250_o ;
  (* hdlname = "UART_1 uart_tx_i n257_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:142.8-142.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n257_o ;
  (* hdlname = "UART_1 uart_tx_i n296_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:151.13-151.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire [2:0] \UART_1.uart_tx_i.n296_q ;
  (* hdlname = "UART_1 uart_tx_i n299_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:154.8-154.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n299_o ;
  (* hdlname = "UART_1 uart_tx_i n300_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:155.8-155.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n300_o ;
  (* hdlname = "UART_1 uart_tx_i n301_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:156.8-156.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n301_o ;
  (* hdlname = "UART_1 uart_tx_i n302_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:157.8-157.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n302_o ;
  (* hdlname = "UART_1 uart_tx_i n303_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:158.8-158.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n303_o ;
  (* hdlname = "UART_1 uart_tx_i n304_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:159.8-159.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n304_o ;
  (* hdlname = "UART_1 uart_tx_i n305_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:160.8-160.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n305_o ;
  (* hdlname = "UART_1 uart_tx_i n306_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:161.8-161.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n306_o ;
  (* hdlname = "UART_1 uart_tx_i n311_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:166.8-166.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n311_o ;
  (* hdlname = "UART_1 uart_tx_i n312_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:167.8-167.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.n312_o ;
  (* hdlname = "UART_1 uart_tx_i tx_clk_divider_i clk_div_cnt" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:7.14-7.25|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire [3:0] \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt ;
  (* hdlname = "UART_1 uart_tx_i tx_clk_divider_i div_mark" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:6.11-6.19|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.tx_clk_divider_i.div_mark ;
  (* hdlname = "UART_1 uart_tx_i tx_clk_divider_i n345_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:10.14-10.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire [3:0] \UART_1.uart_tx_i.tx_clk_divider_i.n345_o ;
  (* hdlname = "UART_1 uart_tx_i tx_clk_divider_i n360_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:16.8-16.14|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33" *)
  wire \UART_1.uart_tx_i.tx_clk_divider_i.n360_o ;
  (* hdlname = "VexRiscv BranchPlugin_branchExceptionPort_payload_badAddr" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:419.23-419.71" *)
  wire [31:0] \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr ;
  (* hdlname = "VexRiscv CsrPlugin_csrMapping_writeDataSignal" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:423.23-423.59" *)
  (* unused_bits = "0 1" *)
  wire [31:0] \VexRiscv.CsrPlugin_csrMapping_writeDataSignal ;
  (* hdlname = "VexRiscv CsrPlugin_exception" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:707.23-707.42" *)
  wire \VexRiscv.CsrPlugin_exception ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPendings_0" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:431.23-431.52" *)
  wire \VexRiscv.CsrPlugin_exceptionPendings_0 ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPendings_1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:432.23-432.52" *)
  wire \VexRiscv.CsrPlugin_exceptionPendings_1 ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPendings_2" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:433.23-433.52" *)
  wire \VexRiscv.CsrPlugin_exceptionPendings_2 ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:690.23-690.75" *)
  wire [31:0] \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr ;
  (* hdlname = "VexRiscv CsrPlugin_exceptionPortCtrl_exceptionContext_code" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:689.23-689.72" *)
  wire [3:0] \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code ;
  (* hdlname = "VexRiscv CsrPlugin_hadException" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:720.23-720.45" *)
  wire \VexRiscv.CsrPlugin_hadException ;
  (* hdlname = "VexRiscv CsrPlugin_interrupt_code" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:701.23-701.47" *)
  wire [3:0] \VexRiscv.CsrPlugin_interrupt_code ;
  (* hdlname = "VexRiscv CsrPlugin_interrupt_valid" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:700.23-700.48" *)
  wire \VexRiscv.CsrPlugin_interrupt_valid ;
  (* hdlname = "VexRiscv CsrPlugin_mcause_exceptionCode" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:674.23-674.53" *)
  wire [3:0] \VexRiscv.CsrPlugin_mcause_exceptionCode ;
  (* hdlname = "VexRiscv CsrPlugin_mcause_interrupt" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:673.23-673.49" *)
  wire \VexRiscv.CsrPlugin_mcause_interrupt ;
  (* hdlname = "VexRiscv CsrPlugin_mepc" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:663.23-663.37" *)
  wire [31:0] \VexRiscv.CsrPlugin_mepc ;
  (* hdlname = "VexRiscv CsrPlugin_mie_MEIE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:670.23-670.41" *)
  wire \VexRiscv.CsrPlugin_mie_MEIE ;
  (* hdlname = "VexRiscv CsrPlugin_mie_MSIE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:672.23-672.41" *)
  wire \VexRiscv.CsrPlugin_mie_MSIE ;
  (* hdlname = "VexRiscv CsrPlugin_mie_MTIE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:671.23-671.41" *)
  wire \VexRiscv.CsrPlugin_mie_MTIE ;
  (* hdlname = "VexRiscv CsrPlugin_mip_MEIP" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:667.23-667.41" *)
  wire \VexRiscv.CsrPlugin_mip_MEIP ;
  (* hdlname = "VexRiscv CsrPlugin_mip_MSIP" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:669.23-669.41" *)
  wire \VexRiscv.CsrPlugin_mip_MSIP ;
  (* hdlname = "VexRiscv CsrPlugin_mstatus_MIE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:664.23-664.44" *)
  wire \VexRiscv.CsrPlugin_mstatus_MIE ;
  (* hdlname = "VexRiscv CsrPlugin_mstatus_MPIE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:665.23-665.45" *)
  wire \VexRiscv.CsrPlugin_mstatus_MPIE ;
  (* hdlname = "VexRiscv CsrPlugin_mstatus_MPP" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:666.23-666.44" *)
  wire [1:0] \VexRiscv.CsrPlugin_mstatus_MPP ;
  (* hdlname = "VexRiscv CsrPlugin_mtval" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:675.23-675.38" *)
  wire [31:0] \VexRiscv.CsrPlugin_mtval ;
  (* hdlname = "VexRiscv CsrPlugin_mtvec_base" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:662.23-662.43" *)
  wire [29:0] \VexRiscv.CsrPlugin_mtvec_base ;
  (* hdlname = "VexRiscv CsrPlugin_pipelineLiberator_pcValids_0" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:709.23-709.61" *)
  wire \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 ;
  (* hdlname = "VexRiscv CsrPlugin_pipelineLiberator_pcValids_1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:710.23-710.61" *)
  wire \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 ;
  (* hdlname = "VexRiscv CsrPlugin_pipelineLiberator_pcValids_2" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:711.23-711.61" *)
  wire \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 ;
  (* hdlname = "VexRiscv CsrPlugin_selfException_payload_badAddr" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:441.23-441.62" *)
  wire [31:0] \VexRiscv.CsrPlugin_selfException_payload_badAddr ;
  (* hdlname = "VexRiscv CsrPlugin_trapCause" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:722.23-722.42" *)
  wire [3:0] \VexRiscv.CsrPlugin_trapCause ;
  (* hdlname = "VexRiscv DBusSimplePlugin_memoryExceptionPort_payload_badAddr" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:411.23-411.75" *)
  wire [31:0] \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr ;
  (* hdlname = "VexRiscv HazardSimplePlugin_writeBackBuffer_payload_address" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:626.23-626.73" *)
  wire [4:0] \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address ;
  (* hdlname = "VexRiscv HazardSimplePlugin_writeBackBuffer_valid" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:625.23-625.63" *)
  wire \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid ;
  (* hdlname = "VexRiscv HazardSimplePlugin_writeBackWrites_payload_address" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:623.23-623.73" *)
  wire [4:0] \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address ;
  (* hdlname = "VexRiscv IBusSimplePlugin_cmd_payload_pc" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:519.23-519.54" *)
  wire [31:0] \VexRiscv.IBusSimplePlugin_cmd_payload_pc ;
  (* hdlname = "VexRiscv IBusSimplePlugin_cmd_ready" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:518.23-518.49" *)
  wire \VexRiscv.IBusSimplePlugin_cmd_ready ;
  (* hdlname = "VexRiscv IBusSimplePlugin_fetchPc_booted" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:459.23-459.54" *)
  wire \VexRiscv.IBusSimplePlugin_fetchPc_booted ;
  (* hdlname = "VexRiscv IBusSimplePlugin_fetchPc_inc" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:460.23-460.51" *)
  wire \VexRiscv.IBusSimplePlugin_fetchPc_inc ;
  (* hdlname = "VexRiscv IBusSimplePlugin_fetchPc_pcReg" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:453.23-453.53" *)
  wire [31:0] \VexRiscv.IBusSimplePlugin_fetchPc_pcReg ;
  (* hdlname = "VexRiscv IBusSimplePlugin_iBusRsp_output_payload_rsp_inst" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:492.23-492.71" *)
  (* unused_bits = "15 16 17 18 19 20 21 22 23 24" *)
  wire [31:0] \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst ;
  (* hdlname = "VexRiscv IBusSimplePlugin_iBusRsp_stages_1_input_valid" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:474.23-474.68" *)
  wire \VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid ;
  (* hdlname = "VexRiscv IBusSimplePlugin_injector_decodeInput_payload_pc" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:496.23-496.71" *)
  wire [31:0] \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc ;
  (* hdlname = "VexRiscv IBusSimplePlugin_injector_decodeInput_payload_rsp_inst" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:498.23-498.77" *)
  wire [31:0] \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst ;
  (* hdlname = "VexRiscv IBusSimplePlugin_injector_decodeInput_valid" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:494.23-494.66" *)
  wire \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ;
  (* hdlname = "VexRiscv IBusSimplePlugin_pending_next" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:523.23-523.52" *)
  wire [2:0] \VexRiscv.IBusSimplePlugin_pending_next ;
  (* hdlname = "VexRiscv IBusSimplePlugin_pending_value" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:522.23-522.53" *)
  wire [2:0] \VexRiscv.IBusSimplePlugin_pending_value ;
  (* hdlname = "VexRiscv IBusSimplePlugin_rspJoin_rspBuffer_c fifo io_occupancy" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3869.24-3869.36|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4" *)
  wire \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ;
  (* hdlname = "VexRiscv IBusSimplePlugin_rspJoin_rspBuffer_c fifo io_push_payload_inst" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3863.24-3863.44|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4" *)
  wire [31:0] \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst ;
  (* hdlname = "VexRiscv IBusSimplePlugin_rspJoin_rspBuffer_c fifo io_push_rData_inst" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3882.23-3882.41|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4" *)
  wire [31:0] \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst ;
  (* hdlname = "VexRiscv IBusSimplePlugin_rspJoin_rspBuffer_c fifo io_push_ready" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3861.24-3861.37|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4" *)
  wire \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ;
  (* hdlname = "VexRiscv IBusSimplePlugin_rspJoin_rspBuffer_c fifo reset" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3872.24-3872.29|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4" *)
  wire \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.reset ;
  (* hdlname = "VexRiscv IBusSimplePlugin_rspJoin_rspBuffer_discardCounter" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:531.23-531.72" *)
  wire [2:0] \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter ;
  (* hdlname = "VexRiscv _zz_1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:318.23-318.28" *)
  wire \VexRiscv._zz_1 ;
  (* hdlname = "VexRiscv _zz_5" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:599.23-599.28" *)
  wire \VexRiscv._zz_5 ;
  (* hdlname = "VexRiscv _zz_CsrPlugin_csrMapping_readDataInit" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:750.23-750.60" *)
  wire [31:0] \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit ;
  (* hdlname = "VexRiscv _zz_RegFilePlugin_regFile_port0" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:65.23-65.54" *)
  wire [31:0] \VexRiscv._zz_RegFilePlugin_regFile_port0 ;
  (* hdlname = "VexRiscv _zz_RegFilePlugin_regFile_port1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:66.23-66.54" *)
  wire [31:0] \VexRiscv._zz_RegFilePlugin_regFile_port1 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_11" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:115.23-115.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_11 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_16" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:120.23-120.47" *)
  (* unused_bits = "4 9 10 14 18" *)
  wire [18:0] \VexRiscv._zz__zz_decode_IS_CSR_16 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_22" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:126.23-126.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_22 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_25" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:129.23-129.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_25 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_43" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:147.23-147.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_43 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_6" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:110.23-110.46" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_6 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_60" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:164.23-164.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_60 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_63" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:167.23-167.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_63 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_70" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:174.23-174.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_70 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_8" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:112.23-112.46" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_8 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_80" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:184.23-184.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_80 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_88" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:192.23-192.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_88 ;
  (* hdlname = "VexRiscv _zz__zz_decode_IS_CSR_90" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:194.23-194.47" *)
  wire \VexRiscv._zz__zz_decode_IS_CSR_90 ;
  (* hdlname = "VexRiscv _zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:209.23-209.69" *)
  wire [31:0] \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 ;
  (* hdlname = "VexRiscv _zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1_1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:210.23-210.71" *)
  wire [32:0] \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1_1 ;
  (* hdlname = "VexRiscv _zz_dBus_cmd_payload_data" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:563.23-563.48" *)
  wire [31:0] \VexRiscv._zz_dBus_cmd_payload_data ;
  (* hdlname = "VexRiscv _zz_decode_BRANCH_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:238.23-238.45" *)
  wire [1:0] \VexRiscv._zz_decode_BRANCH_CTRL ;
  (* hdlname = "VexRiscv _zz_decode_ENV_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:233.23-233.42" *)
  wire [1:0] \VexRiscv._zz_decode_ENV_CTRL ;
  (* hdlname = "VexRiscv _zz_decode_IS_CSR_3" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:581.23-581.42" *)
  wire \VexRiscv._zz_decode_IS_CSR_3 ;
  (* hdlname = "VexRiscv _zz_execute_ALU_BITWISE_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:315.23-315.51" *)
  wire [1:0] \VexRiscv._zz_execute_ALU_BITWISE_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_ALU_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:311.23-311.43" *)
  wire [1:0] \VexRiscv._zz_execute_ALU_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_BRANCH_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:286.23-286.46" *)
  wire [1:0] \VexRiscv._zz_execute_BRANCH_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_BRANCH_DO_1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:648.23-648.46" *)
  wire \VexRiscv._zz_execute_BRANCH_DO_1 ;
  (* hdlname = "VexRiscv _zz_execute_BranchPlugin_branch_src2" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:650.23-650.59" *)
  wire \VexRiscv._zz_execute_BranchPlugin_branch_src2 ;
  (* hdlname = "VexRiscv _zz_execute_BranchPlugin_branch_src2_6" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:656.23-656.61" *)
  wire [31:0] \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 ;
  (* hdlname = "VexRiscv _zz_execute_ENV_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:278.23-278.43" *)
  wire [1:0] \VexRiscv._zz_execute_ENV_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_SHIFT_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:297.23-297.45" *)
  wire [1:0] \VexRiscv._zz_execute_SHIFT_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_SRC1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:602.23-602.39" *)
  wire [31:0] \VexRiscv._zz_execute_SRC1 ;
  (* hdlname = "VexRiscv _zz_execute_SRC1_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:305.23-305.44" *)
  wire [1:0] \VexRiscv._zz_execute_SRC1_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_SRC2_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:303.23-303.44" *)
  wire [1:0] \VexRiscv._zz_execute_SRC2_CTRL ;
  (* hdlname = "VexRiscv _zz_execute_SrcPlugin_addSub" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:204.23-204.51" *)
  wire [31:0] \VexRiscv._zz_execute_SrcPlugin_addSub ;
  (* hdlname = "VexRiscv _zz_execute_SrcPlugin_addSub_3" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:207.23-207.53" *)
  wire [31:0] \VexRiscv._zz_execute_SrcPlugin_addSub_3 ;
  (* hdlname = "VexRiscv _zz_execute_to_memory_PC" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:301.23-301.47" *)
  wire [31:0] \VexRiscv._zz_execute_to_memory_PC ;
  (* hdlname = "VexRiscv _zz_execute_to_memory_REGFILE_WRITE_DATA" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:295.23-295.63" *)
  wire [31:0] \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA ;
  (* hdlname = "VexRiscv _zz_lastStageRegFileWrite_payload_address" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:316.23-316.64" *)
  wire [31:0] \VexRiscv._zz_lastStageRegFileWrite_payload_address ;
  (* hdlname = "VexRiscv _zz_lastStageRegFileWrite_valid" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:317.23-317.54" *)
  wire \VexRiscv._zz_lastStageRegFileWrite_valid ;
  (* hdlname = "VexRiscv _zz_memory_ENV_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:276.23-276.42" *)
  wire [1:0] \VexRiscv._zz_memory_ENV_CTRL ;
  (* hdlname = "VexRiscv _zz_when" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:215.23-215.31" *)
  wire \VexRiscv._zz_when ;
  (* hdlname = "VexRiscv _zz_when_CsrPlugin_l1302_2" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:680.23-680.49" *)
  wire \VexRiscv._zz_when_CsrPlugin_l1302_2 ;
  (* hdlname = "VexRiscv _zz_writeBack_ENV_CTRL" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:280.23-280.45" *)
  wire [1:0] \VexRiscv._zz_writeBack_ENV_CTRL ;
  (* hdlname = "VexRiscv dBusWishbone_ADR" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:27.24-27.40" *)
  wire [29:0] \VexRiscv.dBusWishbone_ADR ;
  (* hdlname = "VexRiscv dBusWishbone_CYC" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:23.24-23.40" *)
  wire \VexRiscv.dBusWishbone_CYC ;
  (* hdlname = "VexRiscv dBusWishbone_DAT_MOSI" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:29.24-29.45" *)
  wire [31:0] \VexRiscv.dBusWishbone_DAT_MOSI ;
  (* hdlname = "VexRiscv dBusWishbone_WE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:26.24-26.39" *)
  wire \VexRiscv.dBusWishbone_WE ;
  (* hdlname = "VexRiscv dBus_cmd_halfPipe_payload_address" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:890.23-890.56" *)
  wire [31:0] \VexRiscv.dBus_cmd_halfPipe_payload_address ;
  (* hdlname = "VexRiscv dBus_cmd_halfPipe_payload_size" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:892.23-892.53" *)
  wire [1:0] \VexRiscv.dBus_cmd_halfPipe_payload_size ;
  (* hdlname = "VexRiscv dBus_cmd_payload_address" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:555.23-555.47" *)
  wire [31:0] \VexRiscv.dBus_cmd_payload_address ;
  (* hdlname = "VexRiscv dBus_cmd_payload_wr" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:554.23-554.42" *)
  wire \VexRiscv.dBus_cmd_payload_wr ;
  (* hdlname = "VexRiscv decode_CSR_WRITE_OPCODE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:224.23-224.46" *)
  wire \VexRiscv.decode_CSR_WRITE_OPCODE ;
  (* hdlname = "VexRiscv decode_INSTRUCTION_ANTICIPATED" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:319.23-319.53" *)
  wire [31:0] \VexRiscv.decode_INSTRUCTION_ANTICIPATED ;
  (* hdlname = "VexRiscv decode_IS_CSR" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:236.23-236.36" *)
  wire \VexRiscv.decode_IS_CSR ;
  (* hdlname = "VexRiscv decode_SRC2_FORCE_ZERO" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:225.23-225.45" *)
  wire \VexRiscv.decode_SRC2_FORCE_ZERO ;
  (* hdlname = "VexRiscv decode_SRC_LESS_UNSIGNED" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:249.23-249.47" *)
  wire \VexRiscv.decode_SRC_LESS_UNSIGNED ;
  (* hdlname = "VexRiscv decode_SRC_USE_SUB_LESS" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:306.23-306.46" *)
  wire \VexRiscv.decode_SRC_USE_SUB_LESS ;
  (* hdlname = "VexRiscv decode_arbitration_isStuck" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:354.23-354.49" *)
  wire \VexRiscv.decode_arbitration_isStuck ;
  (* hdlname = "VexRiscv decode_to_execute_CSR_WRITE_OPCODE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:823.23-823.57" *)
  wire \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ;
  (* hdlname = "VexRiscv decode_to_execute_IS_CSR" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:809.23-809.47" *)
  wire \VexRiscv.decode_to_execute_IS_CSR ;
  (* hdlname = "VexRiscv decode_to_execute_MEMORY_ENABLE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:775.23-775.54" *)
  wire \VexRiscv.decode_to_execute_MEMORY_ENABLE ;
  (* hdlname = "VexRiscv decode_to_execute_REGFILE_WRITE_VALID" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:785.23-785.60" *)
  wire \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ;
  (* hdlname = "VexRiscv decode_to_execute_RS1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:817.23-817.44" *)
  wire [31:0] \VexRiscv.decode_to_execute_RS1 ;
  (* hdlname = "VexRiscv decode_to_execute_RS2" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:819.23-819.44" *)
  wire [31:0] \VexRiscv.decode_to_execute_RS2 ;
  (* hdlname = "VexRiscv decode_to_execute_SRC2_FORCE_ZERO" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:821.23-821.56" *)
  wire \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ;
  (* hdlname = "VexRiscv decode_to_execute_SRC_LESS_UNSIGNED" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:801.23-801.58" *)
  wire \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED ;
  (* hdlname = "VexRiscv decode_to_execute_SRC_USE_SUB_LESS" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:773.23-773.57" *)
  wire \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ;
  (* hdlname = "VexRiscv execute_ALIGNEMENT_FAULT" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:342.23-342.47" *)
  wire \VexRiscv.execute_ALIGNEMENT_FAULT ;
  (* hdlname = "VexRiscv execute_BRANCH_CALC" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:217.23-217.42" *)
  wire [31:0] \VexRiscv.execute_BRANCH_CALC ;
  (* hdlname = "VexRiscv execute_BranchPlugin_branchAdder" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:658.23-658.55" *)
  (* unused_bits = "0" *)
  wire [31:0] \VexRiscv.execute_BranchPlugin_branchAdder ;
  (* hdlname = "VexRiscv execute_BranchPlugin_branch_src1" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:649.23-649.55" *)
  wire [31:0] \VexRiscv.execute_BranchPlugin_branch_src1 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_3008" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:863.23-863.49" *)
  wire \VexRiscv.execute_CsrPlugin_csr_3008 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_4032" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:865.23-865.49" *)
  wire \VexRiscv.execute_CsrPlugin_csr_4032 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_768" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:849.23-849.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_768 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_772" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:853.23-853.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_772 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_773" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:855.23-855.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_773 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_833" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:857.23-857.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_833 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_834" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:859.23-859.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_834 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_835" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:861.23-861.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_835 ;
  (* hdlname = "VexRiscv execute_CsrPlugin_csr_836" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:851.23-851.48" *)
  wire \VexRiscv.execute_CsrPlugin_csr_836 ;
  (* hdlname = "VexRiscv execute_LightShifterPlugin_amplitude" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:613.23-613.59" *)
  wire [4:0] \VexRiscv.execute_LightShifterPlugin_amplitude ;
  (* hdlname = "VexRiscv execute_LightShifterPlugin_amplitudeReg" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:612.23-612.62" *)
  wire [4:0] \VexRiscv.execute_LightShifterPlugin_amplitudeReg ;
  (* hdlname = "VexRiscv execute_LightShifterPlugin_isActive" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:610.23-610.58" *)
  wire \VexRiscv.execute_LightShifterPlugin_isActive ;
  (* hdlname = "VexRiscv execute_arbitration_isStuck" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:365.23-365.50" *)
  wire \VexRiscv.execute_arbitration_isStuck ;
  (* hdlname = "VexRiscv execute_arbitration_isStuckByOthers" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:366.23-366.58" *)
  wire \VexRiscv.execute_arbitration_isStuckByOthers ;
  (* hdlname = "VexRiscv execute_arbitration_isValid" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:364.23-364.50" *)
  wire \VexRiscv.execute_arbitration_isValid ;
  (* hdlname = "VexRiscv execute_to_memory_ALIGNEMENT_FAULT" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:827.23-827.57" *)
  wire \VexRiscv.execute_to_memory_ALIGNEMENT_FAULT ;
  (* hdlname = "VexRiscv execute_to_memory_BRANCH_DO" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:837.23-837.50" *)
  wire \VexRiscv.execute_to_memory_BRANCH_DO ;
  (* hdlname = "VexRiscv execute_to_memory_INSTRUCTION" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:761.23-761.52" *)
  wire [31:0] \VexRiscv.execute_to_memory_INSTRUCTION ;
  (* hdlname = "VexRiscv execute_to_memory_MEMORY_ADDRESS_LOW" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:829.23-829.59" *)
  wire [1:0] \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW ;
  (* hdlname = "VexRiscv execute_to_memory_MEMORY_ENABLE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:777.23-777.54" *)
  wire \VexRiscv.execute_to_memory_MEMORY_ENABLE ;
  (* hdlname = "VexRiscv execute_to_memory_MEMORY_STORE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:799.23-799.53" *)
  wire \VexRiscv.execute_to_memory_MEMORY_STORE ;
  (* hdlname = "VexRiscv execute_to_memory_PC" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:755.23-755.43" *)
  wire [31:0] \VexRiscv.execute_to_memory_PC ;
  (* hdlname = "VexRiscv execute_to_memory_REGFILE_WRITE_VALID" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:787.23-787.60" *)
  wire \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ;
  (* hdlname = "VexRiscv externalInterrupt" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:435.23-435.40" *)
  wire \VexRiscv.externalInterrupt ;
  (* hdlname = "VexRiscv externalInterruptArray_regNext" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:749.23-749.53" *)
  wire [31:0] \VexRiscv.externalInterruptArray_regNext ;
  (* hdlname = "VexRiscv iBusWishbone_ADR" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:16.24-16.40" *)
  wire [29:0] \VexRiscv.iBusWishbone_ADR ;
  (* hdlname = "VexRiscv iBusWishbone_CYC" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:12.24-12.40" *)
  wire \VexRiscv.iBusWishbone_CYC ;
  (* hdlname = "VexRiscv lastStageIsFiring" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:395.23-395.40" *)
  wire \VexRiscv.lastStageIsFiring ;
  (* hdlname = "VexRiscv lastStagePc" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:393.23-393.34" *)
  wire [31:0] \VexRiscv.lastStagePc ;
  (* hdlname = "VexRiscv lastStageRegFileWrite_payload_address" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:597.23-597.60" *)
  wire [4:0] \VexRiscv.lastStageRegFileWrite_payload_address ;
  (* hdlname = "VexRiscv lastStageRegFileWrite_payload_data" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:598.23-598.57" *)
  wire [31:0] \VexRiscv.lastStageRegFileWrite_payload_data ;
  (* hdlname = "VexRiscv memory_arbitration_isValid" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:375.23-375.49" *)
  wire \VexRiscv.memory_arbitration_isValid ;
  (* hdlname = "VexRiscv memory_to_writeBack_MEMORY_ADDRESS_LOW" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:831.23-831.61" *)
  wire [1:0] \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW ;
  (* hdlname = "VexRiscv memory_to_writeBack_MEMORY_ENABLE" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:779.23-779.56" *)
  wire \VexRiscv.memory_to_writeBack_MEMORY_ENABLE ;
  (* hdlname = "VexRiscv memory_to_writeBack_MEMORY_READ_DATA" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:841.23-841.59" *)
  wire [31:0] \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA ;
  (* hdlname = "VexRiscv memory_to_writeBack_REGFILE_WRITE_DATA" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:835.23-835.61" *)
  wire [31:0] \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA ;
  (* hdlname = "VexRiscv switch_Misc_l232_2" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:744.23-744.41" *)
  wire \VexRiscv.switch_Misc_l232_2 ;
  (* hdlname = "VexRiscv when_CsrPlugin_l1390" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:727.23-727.43" *)
  wire \VexRiscv.when_CsrPlugin_l1390 ;
  (* hdlname = "VexRiscv when_ShiftPlugins_l169" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:616.23-616.45" *)
  wire \VexRiscv.when_ShiftPlugins_l169 ;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:340.15-340.34" *)
  wire [13:0] basesoc_basesoc_adr;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:343.15-343.42" *)
  wire basesoc_basesoc_ram_bus_ack;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:355.15-355.33" *)
  wire [31:0] basesoc_bus_errors;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:359.15-359.30" *)
  wire basesoc_cpu_rst;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:385.15-385.42" *)
  wire basesoc_ram_bus_ram_bus_ack;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:400.15-400.31" *)
  wire basesoc_reset_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:401.15-401.36" *)
  wire [1:0] basesoc_reset_storage;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:402.15-402.31" *)
  wire [3:0] basesoc_rx_count;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:404.15-404.65" *)
  wire basesoc_rx_count_builder_rs232phyrx_next_value_ce0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:405.15-405.30" *)
  wire [7:0] basesoc_rx_data;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:407.15-407.64" *)
  wire basesoc_rx_data_builder_rs232phyrx_next_value_ce1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:408.15-408.32" *)
  wire basesoc_rx_enable;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:409.15-409.31" *)
  wire [31:0] basesoc_rx_phase;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:410.15-410.28" *)
  wire basesoc_rx_rx;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:411.15-411.30" *)
  wire basesoc_rx_rx_d;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:417.15-417.30" *)
  wire basesoc_rx_tick;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:419.15-419.38" *)
  wire [31:0] basesoc_scratch_storage;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:422.15-422.39" *)
  wire basesoc_timer_en_storage;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:424.15-424.43" *)
  wire basesoc_timer_enable_storage;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:425.15-425.32" *)
  wire basesoc_timer_irq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:427.15-427.41" *)
  wire [31:0] basesoc_timer_load_storage;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:428.15-428.38" *)
  wire basesoc_timer_pending_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:429.15-429.39" *)
  wire basesoc_timer_pending_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:430.15-430.43" *)
  wire basesoc_timer_pending_status;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:433.15-433.43" *)
  wire [31:0] basesoc_timer_reload_storage;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:437.15-437.44" *)
  wire basesoc_timer_update_value_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:438.15-438.49" *)
  wire basesoc_timer_update_value_storage;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:439.15-439.34" *)
  wire [31:0] basesoc_timer_value;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:441.15-441.41" *)
  wire [31:0] basesoc_timer_value_status;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:450.15-450.43" *)
  wire basesoc_timer_zero_trigger_d;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:451.15-451.31" *)
  wire [3:0] basesoc_tx_count;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:453.15-453.65" *)
  wire basesoc_tx_count_builder_rs232phytx_next_value_ce0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:454.15-454.30" *)
  wire [7:0] basesoc_tx_data;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:455.15-455.61" *)
  wire [7:0] basesoc_tx_data_builder_rs232phytx_next_value2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:456.15-456.64" *)
  wire basesoc_tx_data_builder_rs232phytx_next_value_ce2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:457.15-457.32" *)
  wire basesoc_tx_enable;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:458.15-458.31" *)
  wire [31:0] basesoc_tx_phase;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:461.15-461.43" *)
  wire [7:0] basesoc_tx_sink_payload_data;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:463.15-463.36" *)
  wire basesoc_tx_sink_valid;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:464.15-464.30" *)
  wire basesoc_tx_tick;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:467.15-467.31" *)
  wire basesoc_uart_irq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:468.15-468.37" *)
  wire [1:0] basesoc_uart_pending_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:469.15-469.38" *)
  wire basesoc_uart_pending_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:472.15-472.31" *)
  wire basesoc_uart_rx0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:473.15-473.31" *)
  wire basesoc_uart_rx1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:474.15-474.31" *)
  wire basesoc_uart_rx2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:476.15-476.43" *)
  wire [3:0] basesoc_uart_rx_fifo_consume;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:477.15-477.43" *)
  wire basesoc_uart_rx_fifo_do_read;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:483.15-483.57" *)
  wire [7:0] basesoc_uart_rx_fifo_fifo_out_payload_data;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:484.15-484.42" *)
  wire [4:0] basesoc_uart_rx_fifo_level0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:486.15-486.43" *)
  wire [3:0] basesoc_uart_rx_fifo_produce;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:512.15-512.45" *)
  wire basesoc_uart_rx_fifo_wrport_we;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:516.15-516.40" *)
  wire basesoc_uart_rx_trigger_d;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:523.15-523.34" *)
  wire [7:0] basesoc_uart_rxtx_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:531.15-531.31" *)
  wire basesoc_uart_tx1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:532.15-532.31" *)
  wire basesoc_uart_tx2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:534.15-534.43" *)
  wire [3:0] basesoc_uart_tx_fifo_consume;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:535.15-535.43" *)
  wire basesoc_uart_tx_fifo_do_read;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:542.15-542.42" *)
  wire [4:0] basesoc_uart_tx_fifo_level0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:544.15-544.43" *)
  wire [3:0] basesoc_uart_tx_fifo_produce;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:570.15-570.45" *)
  wire basesoc_uart_tx_fifo_wrport_we;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:574.15-574.40" *)
  wire basesoc_uart_tx_trigger_d;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:22.26-22.37" *)
  input cdone_ice40;
  wire cdone_ice40;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:23.26-23.31" *)
  input clk10;
  wire clk10;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:606.15-606.40" *)
  wire [1:0] clockdomainsrenamer_state;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:608.15-608.33" *)
  wire core_burst_r_first;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:614.15-614.28" *)
  wire [31:0] core_bus_adr1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:621.15-621.30" *)
  wire [31:0] core_bus_dat_w1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:625.15-625.28" *)
  wire [3:0] core_bus_sel1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:628.15-628.27" *)
  wire core_bus_we1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:632.15-632.45" *)
  wire [2:0] core_cmd_tx_conv_converter_mux;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:649.15-649.26" *)
  wire [7:0] core_cycles;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:652.15-652.47" *)
  wire [1:0] core_dat_rx_conv_converter_demux;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:661.15-661.61" *)
  wire [31:0] core_dat_rx_conv_converter_source_payload_data;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:664.15-664.54" *)
  wire core_dat_rx_conv_converter_source_valid;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:683.15-683.45" *)
  wire [1:0] core_dat_tx_conv_converter_mux;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:688.15-688.52" *)
  wire core_dat_tx_conv_converter_sink_valid;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:24.26-24.39" *)
  output core_en_ice40;
  wire core_en_ice40;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:712.15-712.27" *)
  wire [7:0] core_latency;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:713.15-713.30" *)
  wire core_latency_x2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:721.15-721.47" *)
  wire core_reg_rx_conv_converter_demux;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:730.15-730.61" *)
  wire [15:0] core_reg_rx_conv_converter_source_payload_data;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:733.15-733.54" *)
  wire core_reg_rx_conv_converter_source_valid;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:752.15-752.46" *)
  wire core_reg_tx_conv_converter_last;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:761.15-761.61" *)
  wire [8:0] core_reg_tx_conv_converter_source_payload_data;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:785.15-785.34" *)
  wire core_sink_sink_last;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:786.15-786.40" *)
  wire [7:0] core_sink_sink_payload_dq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:792.15-792.47" *)
  wire core_source_source_payload_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:794.15-794.44" *)
  wire [7:0] core_source_source_payload_dq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:795.15-795.47" *)
  wire core_source_source_payload_dq_oe;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:796.15-796.46" *)
  wire core_source_source_payload_rwds;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:800.15-800.25" *)
  wire [2:0] core_state;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:801.15-801.20" *)
  wire [19:0] count;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:25.26-25.38" *)
  inout creset_ice40;
  wire creset_ice40;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:802.15-802.24" *)
  wire crg_clkin;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:806.15-806.24" *)
  wire crg_rst_n;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:807.15-807.32" *)
  wire [5:0] csr_bankarray_adr;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:821.15-821.45" *)
  wire csr_bankarray_csrbank10_out0_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:823.15-823.45" *)
  wire csr_bankarray_csrbank10_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:828.15-828.43" *)
  wire csr_bankarray_csrbank11_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:832.15-832.44" *)
  wire csr_bankarray_csrbank11_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:836.15-836.45" *)
  wire csr_bankarray_csrbank11_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:841.15-841.43" *)
  wire csr_bankarray_csrbank12_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:845.15-845.44" *)
  wire csr_bankarray_csrbank12_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:849.15-849.45" *)
  wire csr_bankarray_csrbank12_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:854.15-854.43" *)
  wire csr_bankarray_csrbank13_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:858.15-858.44" *)
  wire csr_bankarray_csrbank13_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:862.15-862.45" *)
  wire csr_bankarray_csrbank13_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:867.15-867.43" *)
  wire csr_bankarray_csrbank14_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:871.15-871.44" *)
  wire csr_bankarray_csrbank14_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:875.15-875.45" *)
  wire csr_bankarray_csrbank14_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:880.15-880.43" *)
  wire csr_bankarray_csrbank15_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:884.15-884.44" *)
  wire csr_bankarray_csrbank15_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:888.15-888.45" *)
  wire csr_bankarray_csrbank15_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:893.15-893.43" *)
  wire csr_bankarray_csrbank16_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:897.15-897.44" *)
  wire csr_bankarray_csrbank16_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:901.15-901.45" *)
  wire csr_bankarray_csrbank16_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:906.15-906.43" *)
  wire csr_bankarray_csrbank17_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:910.15-910.44" *)
  wire csr_bankarray_csrbank17_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:914.15-914.45" *)
  wire csr_bankarray_csrbank17_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:919.15-919.43" *)
  wire csr_bankarray_csrbank18_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:923.15-923.44" *)
  wire csr_bankarray_csrbank18_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:927.15-927.45" *)
  wire csr_bankarray_csrbank18_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:932.15-932.43" *)
  wire csr_bankarray_csrbank19_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:936.15-936.44" *)
  wire csr_bankarray_csrbank19_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:940.15-940.45" *)
  wire csr_bankarray_csrbank19_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:949.15-949.48" *)
  wire [2:0] csr_bankarray_csrbank1_control0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:958.15-958.45" *)
  wire csr_bankarray_csrbank1_ss_n0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:966.15-966.43" *)
  wire csr_bankarray_csrbank20_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:970.15-970.44" *)
  wire csr_bankarray_csrbank20_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:974.15-974.45" *)
  wire csr_bankarray_csrbank20_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:979.15-979.43" *)
  wire csr_bankarray_csrbank21_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:983.15-983.44" *)
  wire csr_bankarray_csrbank21_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:987.15-987.45" *)
  wire csr_bankarray_csrbank21_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:992.15-992.45" *)
  wire csr_bankarray_csrbank22_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:997.15-997.43" *)
  wire csr_bankarray_csrbank23_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1002.15-1002.45" *)
  wire csr_bankarray_csrbank24_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1007.15-1007.45" *)
  wire [3:0] csr_bankarray_csrbank25_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1045.15-1045.44" *)
  wire csr_bankarray_csrbank27_en0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1049.15-1049.51" *)
  wire csr_bankarray_csrbank27_ev_enable0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1053.15-1053.51" *)
  wire csr_bankarray_csrbank27_ev_pending_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1061.15-1061.46" *)
  wire [31:0] csr_bankarray_csrbank27_load0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1065.15-1065.48" *)
  wire [31:0] csr_bankarray_csrbank27_reload0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1070.15-1070.54" *)
  wire csr_bankarray_csrbank27_update_value0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1074.15-1074.46" *)
  wire [31:0] csr_bankarray_csrbank27_value_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1107.15-1107.49" *)
  wire csr_bankarray_csrbank29_control0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1111.15-1111.51" *)
  wire csr_bankarray_csrbank29_ev_enable0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1115.15-1115.51" *)
  wire csr_bankarray_csrbank29_ev_pending_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1123.15-1123.48" *)
  wire [7:0] csr_bankarray_csrbank29_rx_data_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1136.15-1136.42" *)
  wire csr_bankarray_csrbank2_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1140.15-1140.43" *)
  wire csr_bankarray_csrbank2_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1144.15-1144.44" *)
  wire csr_bankarray_csrbank2_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1149.15-1149.49" *)
  wire csr_bankarray_csrbank30_control0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1153.15-1153.51" *)
  wire csr_bankarray_csrbank30_ev_enable0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1157.15-1157.51" *)
  wire csr_bankarray_csrbank30_ev_pending_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1165.15-1165.48" *)
  wire [7:0] csr_bankarray_csrbank30_rx_data_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1178.15-1178.42" *)
  wire csr_bankarray_csrbank3_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1182.15-1182.43" *)
  wire csr_bankarray_csrbank3_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1186.15-1186.44" *)
  wire csr_bankarray_csrbank3_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1191.15-1191.42" *)
  wire csr_bankarray_csrbank4_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1195.15-1195.43" *)
  wire csr_bankarray_csrbank4_oe0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1199.15-1199.44" *)
  wire csr_bankarray_csrbank4_out0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1204.15-1204.47" *)
  wire [15:0] csr_bankarray_csrbank5_config0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1208.15-1208.52" *)
  wire [9:0] csr_bankarray_csrbank5_reg_control0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1212.15-1212.49" *)
  wire [15:0] csr_bankarray_csrbank5_reg_rdata_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1220.15-1220.50" *)
  wire [15:0] csr_bankarray_csrbank5_reg_wdata0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1229.15-1229.41" *)
  wire csr_bankarray_csrbank6_r_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1238.15-1238.41" *)
  wire csr_bankarray_csrbank7_r_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1251.15-1251.48" *)
  wire [2:0] csr_bankarray_csrbank8_control0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1260.15-1260.45" *)
  wire csr_bankarray_csrbank8_ss_n0_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1268.15-1268.42" *)
  wire csr_bankarray_csrbank9_in_w;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1271.15-1271.34" *)
  wire [7:0] csr_bankarray_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1273.15-1273.54" *)
  wire [31:0] csr_bankarray_interface0_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1278.15-1278.55" *)
  wire [31:0] csr_bankarray_interface10_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1283.15-1283.55" *)
  wire [31:0] csr_bankarray_interface11_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1288.15-1288.55" *)
  wire [31:0] csr_bankarray_interface12_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1293.15-1293.55" *)
  wire [31:0] csr_bankarray_interface13_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1298.15-1298.55" *)
  wire [31:0] csr_bankarray_interface14_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1303.15-1303.55" *)
  wire [31:0] csr_bankarray_interface15_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1308.15-1308.55" *)
  wire [31:0] csr_bankarray_interface16_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1313.15-1313.55" *)
  wire [31:0] csr_bankarray_interface17_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1318.15-1318.55" *)
  wire [31:0] csr_bankarray_interface18_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1323.15-1323.55" *)
  wire [31:0] csr_bankarray_interface19_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1328.15-1328.54" *)
  wire [31:0] csr_bankarray_interface1_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1333.15-1333.55" *)
  wire [31:0] csr_bankarray_interface20_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1338.15-1338.55" *)
  wire [31:0] csr_bankarray_interface21_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1343.15-1343.55" *)
  wire [31:0] csr_bankarray_interface22_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1348.15-1348.55" *)
  wire [31:0] csr_bankarray_interface23_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1353.15-1353.55" *)
  wire [31:0] csr_bankarray_interface24_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1358.15-1358.55" *)
  wire [31:0] csr_bankarray_interface25_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1363.15-1363.55" *)
  wire [31:0] csr_bankarray_interface26_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1368.15-1368.55" *)
  wire [31:0] csr_bankarray_interface27_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1373.15-1373.55" *)
  wire [31:0] csr_bankarray_interface28_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1378.15-1378.55" *)
  wire [31:0] csr_bankarray_interface29_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1383.15-1383.54" *)
  wire [31:0] csr_bankarray_interface2_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1388.15-1388.55" *)
  wire [31:0] csr_bankarray_interface30_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1393.15-1393.54" *)
  wire [31:0] csr_bankarray_interface3_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1398.15-1398.54" *)
  wire [31:0] csr_bankarray_interface4_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1403.15-1403.54" *)
  wire [31:0] csr_bankarray_interface5_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1408.15-1408.54" *)
  wire [31:0] csr_bankarray_interface6_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1413.15-1413.54" *)
  wire [31:0] csr_bankarray_interface7_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1418.15-1418.54" *)
  wire [31:0] csr_bankarray_interface8_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1423.15-1423.54" *)
  wire [31:0] csr_bankarray_interface9_bank_bus_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1428.15-1428.34" *)
  wire csr_bankarray_sel_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1444.15-1444.31" *)
  wire flash_control_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1464.15-1464.24" *)
  wire [1:0] fsm_state;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:26.26-26.42" *)
  inout gatemate_debug_3;
  wire gatemate_debug_3;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1465.15-1465.33" *)
  wire gatemate_debug_3_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:27.26-27.42" *)
  inout gatemate_debug_4;
  wire gatemate_debug_4;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1475.15-1475.33" *)
  wire gatemate_debug_4_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:28.26-28.42" *)
  inout gatemate_debug_5;
  wire gatemate_debug_5;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1485.15-1485.33" *)
  wire gatemate_debug_5_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1495.15-1495.27" *)
  (* unused_bits = "0" *)
  wire gatematepll0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1496.15-1496.27" *)
  (* unused_bits = "0" *)
  wire gatematepll1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1497.15-1497.27" *)
  (* unused_bits = "0" *)
  wire gatematepll2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1499.15-1499.27" *)
  (* unused_bits = "0" *)
  wire gatematepll4;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1500.15-1500.27" *)
  (* unused_bits = "0" *)
  wire gatematepll5;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1501.15-1501.36" *)
  wire gatematepll_locked_s1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1502.15-1502.20" *)
  wire grant;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:29.26-29.40" *)
  output hyperram_clk_n;
  wire hyperram_clk_n;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:30.26-30.40" *)
  output hyperram_clk_p;
  wire hyperram_clk_p;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1506.15-1506.33" *)
  wire hyperram_config_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:31.26-31.39" *)
  output hyperram_cs_n;
  wire hyperram_cs_n;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:32.26-32.37" *)
  inout [7:0] hyperram_dq;
  wire [7:0] hyperram_dq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1512.15-1512.38" *)
  wire hyperram_reg_control_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:33.26-33.40" *)
  output hyperram_rst_n;
  wire hyperram_rst_n;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:34.26-34.39" *)
  inout hyperram_rwds;
  wire hyperram_rwds;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1529.15-1529.34" *)
  wire [7:0] hyperramsdrphy_dq_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1531.15-1531.35" *)
  wire hyperramsdrphy_dq_oe;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1534.15-1534.38" *)
  wire hyperramsdrphy_ios_cs_n;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1538.15-1538.39" *)
  wire hyperramsdrphy_ios_rst_n;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1539.15-1539.40" *)
  wire hyperramsdrphy_ios_rwds_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1542.15-1542.35" *)
  wire [1:0] hyperramsdrphy_phase;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1544.15-1544.36" *)
  wire hyperramsdrphy_rwds_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1545.15-1545.38" *)
  wire hyperramsdrphy_rwds_i_d;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1546.15-1546.36" *)
  wire hyperramsdrphy_rwds_o;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1547.15-1547.37" *)
  wire hyperramsdrphy_rwds_oe;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1551.15-1551.48" *)
  wire hyperramsdrphy_sink_payload_dat_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1553.15-1553.45" *)
  wire [7:0] hyperramsdrphy_sink_payload_dq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1554.15-1554.48" *)
  wire hyperramsdrphy_sink_payload_dq_oe;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1555.15-1555.47" *)
  wire hyperramsdrphy_sink_payload_rwds;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1556.15-1556.50" *)
  wire hyperramsdrphy_sink_payload_rwds_oe;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1560.15-1560.41" *)
  wire hyperramsdrphy_source_last;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1561.15-1561.47" *)
  wire [7:0] hyperramsdrphy_source_payload_dq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1569.15-1569.22" *)
  wire i2c0_oe;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:35.26-35.34" *)
  inout i2c0_scl;
  wire i2c0_scl;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1570.15-1570.25" *)
  wire i2c0_scl_1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:36.26-36.34" *)
  inout i2c0_sda;
  wire i2c0_sda;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1571.15-1571.24" *)
  wire i2c0_sda0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1578.15-1578.22" *)
  wire i2c1_oe;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:37.26-37.34" *)
  inout i2c1_scl;
  wire i2c1_scl;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1579.15-1579.25" *)
  wire i2c1_scl_1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:38.26-38.34" *)
  inout i2c1_sda;
  wire i2c1_sda;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1580.15-1580.24" *)
  wire i2c1_sda0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1588.15-1588.31" *)
  wire ice40_control_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1592.15-1592.25" *)
  wire ice40_cp_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:39.26-39.42" *)
  inout ice40_io_vcore_0;
  wire ice40_io_vcore_0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1608.15-1608.33" *)
  wire ice40_io_vcore_0_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:40.26-40.42" *)
  inout ice40_io_vcore_1;
  wire ice40_io_vcore_1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1618.15-1618.33" *)
  wire ice40_io_vcore_1_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:41.26-41.42" *)
  inout ice40_io_vcore_2;
  wire ice40_io_vcore_2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1628.15-1628.33" *)
  wire ice40_io_vcore_2_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:42.26-42.42" *)
  inout ice40_io_vcore_4;
  wire ice40_io_vcore_4;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1638.15-1638.33" *)
  wire ice40_io_vcore_4_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:43.26-43.40" *)
  inout ice40_io_vio_0;
  wire ice40_io_vio_0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1648.15-1648.31" *)
  wire ice40_io_vio_0_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:44.26-44.40" *)
  inout ice40_io_vio_1;
  wire ice40_io_vio_1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1658.15-1658.31" *)
  wire ice40_io_vio_1_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:45.26-45.40" *)
  inout ice40_io_vio_2;
  wire ice40_io_vio_2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1668.15-1668.31" *)
  wire ice40_io_vio_2_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:46.26-46.40" *)
  inout ice40_io_vio_3;
  wire ice40_io_vio_3;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1678.15-1678.31" *)
  wire ice40_io_vio_3_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:47.26-47.40" *)
  inout ice40_io_vio_4;
  wire ice40_io_vio_4;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1688.15-1688.31" *)
  wire ice40_io_vio_4_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:48.26-48.40" *)
  inout ice40_io_vio_5;
  wire ice40_io_vio_5;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1698.15-1698.31" *)
  wire ice40_io_vio_5_i;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1726.15-1726.29" *)
  wire interface0_ack;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1744.15-1744.29" *)
  wire multiregimpl00;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1746.15-1746.29" *)
  wire multiregimpl10;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1747.15-1747.31" *)
  wire multiregimpl10_1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1749.15-1749.30" *)
  wire multiregimpl110;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1750.15-1750.30" *)
  wire multiregimpl111;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1751.15-1751.30" *)
  wire multiregimpl112;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1752.15-1752.29" *)
  wire multiregimpl12;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1753.15-1753.30" *)
  wire multiregimpl130;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1754.15-1754.30" *)
  wire multiregimpl131;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1755.15-1755.30" *)
  wire multiregimpl132;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1756.15-1756.29" *)
  wire multiregimpl14;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1757.15-1757.30" *)
  wire multiregimpl150;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1758.15-1758.30" *)
  wire multiregimpl151;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1759.15-1759.30" *)
  wire multiregimpl152;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1760.15-1760.29" *)
  wire multiregimpl16;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1761.15-1761.30" *)
  wire multiregimpl170;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1762.15-1762.30" *)
  wire multiregimpl171;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1763.15-1763.30" *)
  wire multiregimpl172;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1764.15-1764.29" *)
  wire multiregimpl18;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1765.15-1765.30" *)
  wire multiregimpl190;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1766.15-1766.30" *)
  wire multiregimpl191;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1767.15-1767.30" *)
  wire multiregimpl192;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1768.15-1768.29" *)
  wire multiregimpl20;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1769.15-1769.31" *)
  wire multiregimpl20_1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1771.15-1771.30" *)
  wire multiregimpl210;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1772.15-1772.30" *)
  wire multiregimpl211;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1773.15-1773.30" *)
  wire multiregimpl212;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1774.15-1774.29" *)
  wire multiregimpl22;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1775.15-1775.30" *)
  wire multiregimpl230;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1776.15-1776.30" *)
  wire multiregimpl231;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1777.15-1777.30" *)
  wire multiregimpl232;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1778.15-1778.29" *)
  wire multiregimpl24;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1779.15-1779.30" *)
  wire multiregimpl250;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1780.15-1780.30" *)
  wire multiregimpl251;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1782.15-1782.30" *)
  wire multiregimpl260;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1783.15-1783.30" *)
  wire multiregimpl261;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1786.15-1786.30" *)
  wire multiregimpl280;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1788.15-1788.30" *)
  wire multiregimpl290;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1790.15-1790.29" *)
  wire multiregimpl30;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1791.15-1791.30" *)
  wire multiregimpl300;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1794.15-1794.30" *)
  wire multiregimpl310;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1796.15-1796.30" *)
  wire multiregimpl320;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1798.15-1798.30" *)
  wire multiregimpl330;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1800.15-1800.30" *)
  wire multiregimpl340;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1802.15-1802.30" *)
  wire multiregimpl350;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1804.15-1804.30" *)
  wire multiregimpl360;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1806.15-1806.30" *)
  wire multiregimpl370;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1808.15-1808.30" *)
  wire multiregimpl380;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1810.15-1810.30" *)
  wire multiregimpl390;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1812.15-1812.28" *)
  wire multiregimpl4;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1813.15-1813.30" *)
  wire multiregimpl400;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1815.15-1815.28" *)
  wire multiregimpl5;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1816.15-1816.29" *)
  wire multiregimpl60;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1817.15-1817.29" *)
  wire multiregimpl61;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1818.15-1818.29" *)
  wire multiregimpl62;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1819.15-1819.29" *)
  wire multiregimpl70;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1820.15-1820.29" *)
  wire multiregimpl71;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1821.15-1821.29" *)
  wire multiregimpl72;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1822.15-1822.29" *)
  wire multiregimpl80;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1823.15-1823.29" *)
  wire multiregimpl81;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1825.15-1825.29" *)
  wire multiregimpl90;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1826.15-1826.29" *)
  wire multiregimpl91;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1827.15-1827.29" *)
  wire multiregimpl92;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:49.26-49.38" *)
  output osc_en_ice40;
  wire osc_en_ice40;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:50.26-50.43" *)
  input power_fauld_ice40;
  wire power_fauld_ice40;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1834.15-1834.19" *)
  wire rst1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1865.15-1865.26" *)
  wire [3:0] slave_sel_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:51.26-51.39" *)
  output spi_flash_clk;
  wire spi_flash_clk;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:52.26-52.40" *)
  output spi_flash_cs_n;
  wire spi_flash_cs_n;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:53.26-53.40" *)
  input spi_flash_miso;
  wire spi_flash_miso;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:54.26-54.40" *)
  output spi_flash_mosi;
  wire spi_flash_mosi;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:55.26-55.39" *)
  output spi_ice40_clk;
  wire spi_ice40_clk;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:56.26-56.40" *)
  output spi_ice40_cs_n;
  wire spi_ice40_cs_n;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:57.26-57.40" *)
  input spi_ice40_miso;
  wire spi_ice40_miso;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:58.26-58.40" *)
  output spi_ice40_mosi;
  wire spi_ice40_mosi;
  (* hdlname = "spi_master busy" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:13.11-13.15" *)
  wire \spi_master.busy ;
  (* hdlname = "spi_master clk_toggles" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:17.14-17.25" *)
  wire [4:0] \spi_master.clk_toggles ;
  (* hdlname = "spi_master cpha" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:7.11-7.15" *)
  wire \spi_master.cpha ;
  (* hdlname = "spi_master cpol" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:6.11-6.15" *)
  wire \spi_master.cpol ;
  (* hdlname = "spi_master int_sclk" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:21.8-21.16" *)
  wire \spi_master.int_sclk ;
  (* hdlname = "spi_master last_bit" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:18.14-18.22" *)
  wire [4:0] \spi_master.last_bit ;
  (* hdlname = "spi_master miso" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:8.11-8.15" *)
  wire \spi_master.miso ;
  (* hdlname = "spi_master mosi" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:12.11-12.15" *)
  wire \spi_master.mosi ;
  (* hdlname = "spi_master n101_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:81.13-81.19" *)
  wire [7:0] \spi_master.n101_o ;
  (* hdlname = "spi_master n103_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:82.7-82.13" *)
  wire \spi_master.n103_o ;
  (* hdlname = "spi_master n129_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:83.7-83.13" *)
  wire \spi_master.n129_q ;
  (* hdlname = "spi_master n132_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:86.7-86.13" *)
  wire \spi_master.n132_q ;
  (* hdlname = "spi_master n141_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:95.13-95.19" *)
  wire [7:0] \spi_master.n141_q ;
  (* hdlname = "spi_master n144_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:98.13-98.19" *)
  wire [7:0] \spi_master.n144_q ;
  (* hdlname = "spi_master n148_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:102.13-102.19" *)
  wire [7:0] \spi_master.n148_q ;
  (* hdlname = "spi_master n15_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:26.15-26.20" *)
  wire [31:0] \spi_master.n15_o ;
  (* hdlname = "spi_master n28_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:33.14-33.19" *)
  wire [7:0] \spi_master.n28_o ;
  (* hdlname = "spi_master n37_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:39.15-39.20" *)
  wire [31:0] \spi_master.n37_o ;
  (* hdlname = "spi_master n50_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:49.15-49.20" *)
  wire [31:0] \spi_master.n50_o ;
  (* hdlname = "spi_master n60_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:59.8-59.13" *)
  wire \spi_master.n60_o ;
  (* hdlname = "spi_master n87_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:74.7-74.12" *)
  wire \spi_master.n87_o ;
  (* hdlname = "spi_master n93_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:77.7-77.12" *)
  wire \spi_master.n93_o ;
  (* hdlname = "spi_master_1 busy" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:13.11-13.15" *)
  wire \spi_master_1.busy ;
  (* hdlname = "spi_master_1 clk_toggles" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:17.14-17.25" *)
  wire [4:0] \spi_master_1.clk_toggles ;
  (* hdlname = "spi_master_1 cpha" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:7.11-7.15" *)
  wire \spi_master_1.cpha ;
  (* hdlname = "spi_master_1 cpol" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:6.11-6.15" *)
  wire \spi_master_1.cpol ;
  (* hdlname = "spi_master_1 int_sclk" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:21.8-21.16" *)
  wire \spi_master_1.int_sclk ;
  (* hdlname = "spi_master_1 last_bit" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:18.14-18.22" *)
  wire [4:0] \spi_master_1.last_bit ;
  (* hdlname = "spi_master_1 miso" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:8.11-8.15" *)
  wire \spi_master_1.miso ;
  (* hdlname = "spi_master_1 mosi" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:12.11-12.15" *)
  wire \spi_master_1.mosi ;
  (* hdlname = "spi_master_1 n101_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:81.13-81.19" *)
  wire [7:0] \spi_master_1.n101_o ;
  (* hdlname = "spi_master_1 n103_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:82.7-82.13" *)
  wire \spi_master_1.n103_o ;
  (* hdlname = "spi_master_1 n129_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:83.7-83.13" *)
  wire \spi_master_1.n129_q ;
  (* hdlname = "spi_master_1 n132_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:86.7-86.13" *)
  wire \spi_master_1.n132_q ;
  (* hdlname = "spi_master_1 n141_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:95.13-95.19" *)
  wire [7:0] \spi_master_1.n141_q ;
  (* hdlname = "spi_master_1 n144_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:98.13-98.19" *)
  wire [7:0] \spi_master_1.n144_q ;
  (* hdlname = "spi_master_1 n148_q" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:102.13-102.19" *)
  wire [7:0] \spi_master_1.n148_q ;
  (* hdlname = "spi_master_1 n15_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:26.15-26.20" *)
  wire [31:0] \spi_master_1.n15_o ;
  (* hdlname = "spi_master_1 n28_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:33.14-33.19" *)
  wire [7:0] \spi_master_1.n28_o ;
  (* hdlname = "spi_master_1 n37_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:39.15-39.20" *)
  wire [31:0] \spi_master_1.n37_o ;
  (* hdlname = "spi_master_1 n50_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:49.15-49.20" *)
  wire [31:0] \spi_master_1.n50_o ;
  (* hdlname = "spi_master_1 n60_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:59.8-59.13" *)
  wire \spi_master_1.n60_o ;
  (* hdlname = "spi_master_1 n87_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:74.7-74.12" *)
  wire \spi_master_1.n87_o ;
  (* hdlname = "spi_master_1 n93_o" *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:77.7-77.12" *)
  wire \spi_master_1.n93_o ;
  wire [15:0] \storage_2[0] ;
  wire [15:0] \storage_2[1] ;
  wire [15:0] \storage_2[2] ;
  wire [15:0] \storage_2[3] ;
  wire [9:0] \storage_3[0] ;
  wire [9:0] \storage_3[1] ;
  wire [9:0] \storage_3[2] ;
  wire [9:0] \storage_3[3] ;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1867.15-1867.32" *)
  wire [1:0] syncfifo0_consume;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1887.15-1887.30" *)
  wire [2:0] syncfifo0_level;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1888.15-1888.32" *)
  wire [1:0] syncfifo0_produce;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1924.15-1924.32" *)
  wire [1:0] syncfifo1_consume;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1932.15-1932.30" *)
  wire [2:0] syncfifo1_level;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1933.15-1933.32" *)
  wire [1:0] syncfifo1_produce;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1966.15-1966.31" *)
  wire timer1_pending_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1967.15-1967.32" *)
  wire timer1_pending_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1975.15-1975.37" *)
  wire timer1_update_value_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1977.15-1977.27" *)
  wire [31:0] timer1_value;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:1988.15-1988.36" *)
  wire timer1_zero_trigger_d;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2016.15-2016.36" *)
  wire uart_ice40_control_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2021.15-2021.29" *)
  wire uart_ice40_irq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2022.15-2022.35" *)
  wire uart_ice40_pending_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2023.15-2023.36" *)
  wire uart_ice40_pending_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:59.26-59.39" *)
  input uart_ice40_rx;
  wire uart_ice40_rx;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2038.15-2038.38" *)
  wire uart_ice40_rx_trigger_d;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:60.26-60.39" *)
  output uart_ice40_tx;
  wire uart_ice40_tx;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2052.15-2052.38" *)
  wire uart_logging_control_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2057.15-2057.31" *)
  wire uart_logging_irq;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2058.15-2058.37" *)
  wire uart_logging_pending_r;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2059.15-2059.38" *)
  wire uart_logging_pending_re;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:61.26-61.41" *)
  input uart_logging_rx;
  wire uart_logging_rx;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2074.15-2074.40" *)
  wire uart_logging_rx_trigger_d;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:62.26-62.41" *)
  output uart_logging_tx;
  wire uart_logging_tx;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:63.26-63.37" *)
  input usb_uart_rx;
  wire usb_uart_rx;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:64.26-64.37" *)
  output usb_uart_tx;
  wire usb_uart_tx;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:65.26-65.37" *)
  output user_led_n0;
  wire user_led_n0;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:66.26-66.37" *)
  output user_led_n1;
  wire user_led_n1;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:67.26-67.37" *)
  output user_led_n2;
  wire user_led_n2;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:68.26-68.37" *)
  output user_led_n3;
  wire user_led_n3;
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:69.26-69.38" *)
  output vio_en_ice40;
  wire vio_en_ice40;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2897_ (
    .I0(\spi_master.cpol ),
    .I1(\UART.RST ),
    .O(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2898_ (
    .I0(\spi_master_1.cpol ),
    .I1(\UART.RST ),
    .O(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2899_ (
    .I0(\UART.RST ),
    .I1(\spi_master.cpol ),
    .O(_0073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2900_ (
    .I0(\UART.RST ),
    .I1(\spi_master_1.cpol ),
    .O(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2901_ (
    .I0(i2c0_sda0),
    .I1(i2c0_oe),
    .O(_0061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2902_ (
    .I0(i2c1_sda0),
    .I1(i2c1_oe),
    .O(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2903_ (
    .I0(_1598_[1]),
    .I1(basesoc_basesoc_adr[4]),
    .O(csr_bankarray_adr[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2904_ (
    .I0(_1597_[2]),
    .I1(_1597_[3]),
    .O(_1598_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2905_ (
    .I0(_1596_[0]),
    .I1(_1568_[1]),
    .I2(_1596_[2]),
    .O(_1597_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2906_ (
    .I0(_1595_[0]),
    .I1(_1595_[1]),
    .I2(_1595_[2]),
    .I3(_1595_[3]),
    .O(_1596_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2907_ (
    .I0(_1594_[0]),
    .I1(_1594_[1]),
    .O(_1595_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2908_ (
    .I0(\VexRiscv.iBusWishbone_ADR [16]),
    .I1(\VexRiscv.dBusWishbone_ADR [16]),
    .I2(grant),
    .O(_1594_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2909_ (
    .I0(\VexRiscv.iBusWishbone_ADR [17]),
    .I1(\VexRiscv.dBusWishbone_ADR [17]),
    .I2(grant),
    .O(_1594_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2910_ (
    .I0(_1593_[0]),
    .I1(_1593_[1]),
    .I2(_1593_[2]),
    .I3(_1566_[2]),
    .O(_1595_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2911_ (
    .I0(\VexRiscv.iBusWishbone_ADR [18]),
    .I1(\VexRiscv.dBusWishbone_ADR [18]),
    .I2(grant),
    .O(_1593_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2912_ (
    .I0(\VexRiscv.iBusWishbone_ADR [19]),
    .I1(\VexRiscv.dBusWishbone_ADR [19]),
    .I2(grant),
    .O(_1593_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2913_ (
    .I0(\VexRiscv.iBusWishbone_ADR [20]),
    .I1(\VexRiscv.dBusWishbone_ADR [20]),
    .I2(grant),
    .O(_1593_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2914_ (
    .I0(\VexRiscv.iBusWishbone_ADR [21]),
    .I1(\VexRiscv.dBusWishbone_ADR [21]),
    .I2(grant),
    .O(_1566_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2915_ (
    .I0(\VexRiscv.iBusWishbone_ADR [14]),
    .I1(\VexRiscv.dBusWishbone_ADR [14]),
    .I2(grant),
    .O(_1595_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2916_ (
    .I0(\VexRiscv.iBusWishbone_ADR [15]),
    .I1(\VexRiscv.dBusWishbone_ADR [15]),
    .I2(grant),
    .O(_1595_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2917_ (
    .I0(_1564_[0]),
    .I1(_1564_[1]),
    .I2(_1564_[2]),
    .I3(_1564_[3]),
    .O(_1568_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2918_ (
    .I0(\VexRiscv.iBusWishbone_ADR [23]),
    .I1(\VexRiscv.dBusWishbone_ADR [23]),
    .I2(grant),
    .O(_1564_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2919_ (
    .I0(\VexRiscv.iBusWishbone_ADR [24]),
    .I1(\VexRiscv.dBusWishbone_ADR [24]),
    .I2(grant),
    .O(_1564_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2920_ (
    .I0(\VexRiscv.iBusWishbone_ADR [22]),
    .I1(\VexRiscv.dBusWishbone_ADR [22]),
    .I2(grant),
    .O(_1564_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2921_ (
    .I0(\VexRiscv.iBusWishbone_ADR [25]),
    .I1(\VexRiscv.dBusWishbone_ADR [25]),
    .I2(grant),
    .O(_1564_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2922_ (
    .I0(_1566_[1]),
    .I1(_1566_[0]),
    .I2(_1565_[0]),
    .I3(_1565_[1]),
    .O(_1596_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2923_ (
    .I0(\VexRiscv.iBusWishbone_ADR [26]),
    .I1(\VexRiscv.dBusWishbone_ADR [26]),
    .I2(grant),
    .O(_1566_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2924_ (
    .I0(\VexRiscv.iBusWishbone_ADR [27]),
    .I1(\VexRiscv.dBusWishbone_ADR [27]),
    .I2(grant),
    .O(_1566_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2925_ (
    .I0(\VexRiscv.iBusWishbone_ADR [28]),
    .I1(\VexRiscv.dBusWishbone_ADR [28]),
    .I2(grant),
    .O(_1565_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2926_ (
    .I0(\VexRiscv.iBusWishbone_ADR [29]),
    .I1(\VexRiscv.dBusWishbone_ADR [29]),
    .I2(grant),
    .O(_1565_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2927_ (
    .I0(_1568_[0]),
    .I1(interface0_ack),
    .O(_1597_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2928_ (
    .I0(_1567_[0]),
    .I1(_1567_[1]),
    .O(_1568_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2929_ (
    .I0(grant),
    .I1(\VexRiscv.iBusWishbone_CYC ),
    .O(_1567_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2930_ (
    .I0(\VexRiscv.dBusWishbone_CYC ),
    .I1(grant),
    .O(_1567_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2931_ (
    .I0(\VexRiscv.iBusWishbone_ADR [4]),
    .I1(\VexRiscv.dBusWishbone_ADR [4]),
    .I2(grant),
    .O(basesoc_basesoc_adr[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2932_ (
    .I0(_1597_[2]),
    .I1(_1597_[3]),
    .I2(basesoc_basesoc_adr[3]),
    .O(csr_bankarray_adr[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2933_ (
    .I0(\VexRiscv.iBusWishbone_ADR [3]),
    .I1(\VexRiscv.dBusWishbone_ADR [3]),
    .I2(grant),
    .O(basesoc_basesoc_adr[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2934_ (
    .I0(_1598_[1]),
    .I1(basesoc_basesoc_adr[5]),
    .O(csr_bankarray_adr[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2935_ (
    .I0(\VexRiscv.iBusWishbone_ADR [5]),
    .I1(\VexRiscv.dBusWishbone_ADR [5]),
    .I2(grant),
    .O(basesoc_basesoc_adr[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2936_ (
    .I0(csr_bankarray_adr[3]),
    .I1(csr_bankarray_adr[5]),
    .I2(_1598_[3]),
    .O(_0024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1fff)
  ) _2937_ (
    .I0(basesoc_basesoc_adr[5]),
    .I1(basesoc_basesoc_adr[4]),
    .I2(_1597_[2]),
    .I3(_1597_[3]),
    .O(_1598_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff80)
  ) _2938_ (
    .I0(\VexRiscv.execute_to_memory_BRANCH_DO ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1]),
    .I3(_1668_[3]),
    .O(\VexRiscv._zz_when )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2939_ (
    .I0(_1626_[1]),
    .I1(\VexRiscv.execute_to_memory_ALIGNEMENT_FAULT ),
    .O(_1668_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2940_ (
    .I0(\VexRiscv.memory_arbitration_isValid ),
    .I1(\VexRiscv.execute_to_memory_MEMORY_ENABLE ),
    .O(_1626_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2941_ (
    .I0(_1702_[0]),
    .I1(_1668_[3]),
    .O(_0025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2942_ (
    .I0(\VexRiscv._zz_when ),
    .I1(_1701_[1]),
    .O(_1702_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2943_ (
    .I0(\VexRiscv._zz_execute_ENV_CTRL [0]),
    .I1(\VexRiscv._zz_execute_ENV_CTRL [1]),
    .I2(\VexRiscv.execute_arbitration_isValid ),
    .O(_1701_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _2944_ (
    .I0(_1622_[0]),
    .I1(_1613_[1]),
    .I2(_1615_[1]),
    .I3(_1622_[3]),
    .O(\VexRiscv.when_ShiftPlugins_l169 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2945_ (
    .I0(_1619_[1]),
    .I1(_1621_[1]),
    .I2(_1617_[1]),
    .O(_1622_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _2946_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [7]),
    .I3(_1620_[3]),
    .O(_1621_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _2947_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_1620_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _2948_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I3(_1616_[3]),
    .O(_1617_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _2949_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [1]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_1616_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2950_ (
    .I0(\VexRiscv._zz_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv._zz_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv.execute_arbitration_isValid ),
    .O(_1622_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haa3c)
  ) _2951_ (
    .I0(\VexRiscv._zz_execute_SHIFT_CTRL [1]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .I3(\VexRiscv.when_ShiftPlugins_l169 ),
    .O(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2952_ (
    .I0(basesoc_rx_tick),
    .I1(basesoc_rx_enable),
    .O(basesoc_rx_count_builder_rs232phyrx_next_value_ce0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2953_ (
    .I0(basesoc_tx_tick),
    .I1(basesoc_tx_enable),
    .O(basesoc_tx_count_builder_rs232phytx_next_value_ce0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf088)
  ) _2954_ (
    .I0(basesoc_tx_sink_valid),
    .I1(basesoc_tx_sink_payload_data[7]),
    .I2(basesoc_tx_tick),
    .I3(basesoc_tx_enable),
    .O(basesoc_tx_data_builder_rs232phytx_next_value2[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2955_ (
    .I0(basesoc_tx_sink_valid),
    .I1(basesoc_tx_tick),
    .I2(basesoc_tx_enable),
    .O(basesoc_tx_data_builder_rs232phytx_next_value_ce2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2956_ (
    .I0(_1597_[2]),
    .I1(_1597_[3]),
    .I2(basesoc_basesoc_adr[0]),
    .O(csr_bankarray_adr[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2957_ (
    .I0(\VexRiscv.iBusWishbone_ADR [0]),
    .I1(\VexRiscv.dBusWishbone_ADR [0]),
    .I2(grant),
    .O(basesoc_basesoc_adr[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2958_ (
    .I0(_1597_[2]),
    .I1(_1597_[3]),
    .I2(basesoc_basesoc_adr[2]),
    .O(csr_bankarray_adr[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2959_ (
    .I0(\VexRiscv.iBusWishbone_ADR [2]),
    .I1(\VexRiscv.dBusWishbone_ADR [2]),
    .I2(grant),
    .O(basesoc_basesoc_adr[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6307)
  ) _2960_ (
    .I0(csr_bankarray_adr[1]),
    .I1(csr_bankarray_adr[0]),
    .I2(csr_bankarray_adr[3]),
    .I3(csr_bankarray_adr[2]),
    .O(_1950_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2961_ (
    .I0(_1597_[2]),
    .I1(_1597_[3]),
    .I2(basesoc_basesoc_adr[1]),
    .O(csr_bankarray_adr[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2962_ (
    .I0(\VexRiscv.iBusWishbone_ADR [1]),
    .I1(\VexRiscv.dBusWishbone_ADR [1]),
    .I2(grant),
    .O(basesoc_basesoc_adr[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2963_ (
    .I0(_2588_[0]),
    .I1(csr_bankarray_adr[2]),
    .O(_1308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2964_ (
    .I0(csr_bankarray_adr[0]),
    .I1(csr_bankarray_adr[1]),
    .O(_2588_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0870)
  ) _2965_ (
    .I0(csr_bankarray_adr[2]),
    .I1(csr_bankarray_adr[1]),
    .I2(csr_bankarray_adr[3]),
    .I3(csr_bankarray_adr[0]),
    .O(_1952_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _2966_ (
    .I0(csr_bankarray_adr[1]),
    .I1(csr_bankarray_adr[0]),
    .I2(csr_bankarray_adr[2]),
    .O(_1309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2967_ (
    .I0(csr_bankarray_adr[2]),
    .I1(csr_bankarray_adr[1]),
    .I2(csr_bankarray_adr[0]),
    .O(_1301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ab)
  ) _2968_ (
    .I0(csr_bankarray_adr[1]),
    .I1(csr_bankarray_adr[3]),
    .I2(csr_bankarray_adr[0]),
    .I3(csr_bankarray_adr[2]),
    .O(_1297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2969_ (
    .I0(csr_bankarray_adr[1]),
    .I1(csr_bankarray_adr[0]),
    .O(_1703_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a93)
  ) _2970_ (
    .I0(csr_bankarray_adr[2]),
    .I1(csr_bankarray_adr[3]),
    .I2(csr_bankarray_adr[0]),
    .I3(csr_bankarray_adr[1]),
    .O(_1299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2971_ (
    .I0(csr_bankarray_adr[2]),
    .I1(_1703_[1]),
    .O(_1310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _2972_ (
    .I0(csr_bankarray_adr[0]),
    .I1(csr_bankarray_adr[1]),
    .O(_2504_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _2973_ (
    .I0(csr_bankarray_adr[2]),
    .I1(csr_bankarray_adr[1]),
    .I2(csr_bankarray_adr[0]),
    .O(_1307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2974_ (
    .I0(csr_bankarray_adr[1]),
    .I1(csr_bankarray_adr[2]),
    .I2(csr_bankarray_adr[0]),
    .O(_1302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h800e)
  ) _2975_ (
    .I0(csr_bankarray_adr[2]),
    .I1(csr_bankarray_adr[1]),
    .I2(csr_bankarray_adr[3]),
    .I3(csr_bankarray_adr[0]),
    .O(_1298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbac0)
  ) _2976_ (
    .I0(csr_bankarray_adr[0]),
    .I1(csr_bankarray_adr[2]),
    .I2(csr_bankarray_adr[3]),
    .I3(csr_bankarray_adr[1]),
    .O(_1300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2977_ (
    .I0(_1704_[0]),
    .I1(csr_bankarray_adr[2]),
    .O(_1305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2978_ (
    .I0(csr_bankarray_adr[0]),
    .I1(csr_bankarray_adr[1]),
    .O(_1704_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2979_ (
    .I0(csr_bankarray_adr[5]),
    .I1(_2580_[1]),
    .O(_0001_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2980_ (
    .I0(\VexRiscv.iBusWishbone_ADR [6]),
    .I1(\VexRiscv.dBusWishbone_ADR [6]),
    .I2(grant),
    .O(basesoc_basesoc_adr[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2981_ (
    .I0(\VexRiscv.iBusWishbone_ADR [7]),
    .I1(\VexRiscv.dBusWishbone_ADR [7]),
    .I2(grant),
    .O(basesoc_basesoc_adr[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2982_ (
    .I0(\VexRiscv.iBusWishbone_ADR [8]),
    .I1(\VexRiscv.dBusWishbone_ADR [8]),
    .I2(grant),
    .O(basesoc_basesoc_adr[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2983_ (
    .I0(\VexRiscv.iBusWishbone_ADR [9]),
    .I1(\VexRiscv.dBusWishbone_ADR [9]),
    .I2(grant),
    .O(basesoc_basesoc_adr[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2984_ (
    .I0(\VexRiscv.iBusWishbone_ADR [10]),
    .I1(\VexRiscv.dBusWishbone_ADR [10]),
    .I2(grant),
    .O(basesoc_basesoc_adr[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2985_ (
    .I0(\VexRiscv.iBusWishbone_ADR [11]),
    .I1(\VexRiscv.dBusWishbone_ADR [11]),
    .I2(grant),
    .O(basesoc_basesoc_adr[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2986_ (
    .I0(\VexRiscv.iBusWishbone_ADR [12]),
    .I1(\VexRiscv.dBusWishbone_ADR [12]),
    .I2(grant),
    .O(basesoc_basesoc_adr[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2987_ (
    .I0(\VexRiscv.iBusWishbone_ADR [13]),
    .I1(\VexRiscv.dBusWishbone_ADR [13]),
    .I2(grant),
    .O(basesoc_basesoc_adr[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2988_ (
    .I0(fsm_state[1]),
    .I1(fsm_state[0]),
    .O(_1707_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _2989_ (
    .I0(_1708_[0]),
    .I1(basesoc_basesoc_adr[10]),
    .I2(_1593_[0]),
    .I3(_1708_[3]),
    .O(_2486_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2990_ (
    .I0(core_cmd_tx_conv_converter_mux[0]),
    .I1(core_cmd_tx_conv_converter_mux[2]),
    .I2(core_cmd_tx_conv_converter_mux[1]),
    .O(_1708_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2991_ (
    .I0(core_cmd_tx_conv_converter_mux[1]),
    .I1(core_cmd_tx_conv_converter_mux[2]),
    .I2(core_cmd_tx_conv_converter_mux[0]),
    .O(_1708_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _2992_ (
    .I0(_1710_[3]),
    .I1(basesoc_basesoc_adr[2]),
    .I2(_1566_[1]),
    .I3(_1709_[3]),
    .O(_2486_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2993_ (
    .I0(core_cmd_tx_conv_converter_mux[2]),
    .I1(core_cmd_tx_conv_converter_mux[0]),
    .I2(core_cmd_tx_conv_converter_mux[1]),
    .O(_1710_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _2994_ (
    .I0(core_cmd_tx_conv_converter_mux[1]),
    .I1(core_cmd_tx_conv_converter_mux[0]),
    .I2(core_cmd_tx_conv_converter_mux[2]),
    .O(_1709_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _2995_ (
    .I0(fsm_state[0]),
    .I1(fsm_state[1]),
    .O(_1711_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2996_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[8]),
    .I1(_1710_[1]),
    .I2(_1708_[0]),
    .I3(csr_bankarray_csrbank5_reg_control0_w[9]),
    .O(_2486_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2997_ (
    .I0(core_cmd_tx_conv_converter_mux[0]),
    .I1(core_cmd_tx_conv_converter_mux[1]),
    .I2(core_cmd_tx_conv_converter_mux[2]),
    .O(_1710_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2998_ (
    .I0(core_state[1]),
    .I1(core_state[2]),
    .I2(core_state[0]),
    .O(_1705_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2999_ (
    .I0(core_state[1]),
    .I1(core_state[0]),
    .I2(core_state[2]),
    .O(core_dat_tx_conv_converter_sink_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _3000_ (
    .I0(core_bus_dat_w1[8]),
    .I1(core_bus_dat_w1[24]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_2488_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3001_ (
    .I0(core_bus_dat_w1[16]),
    .I1(core_bus_dat_w1[0]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_2488_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3002_ (
    .I0(core_state[2]),
    .I1(core_state[1]),
    .I2(core_state[0]),
    .O(_1716_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _3003_ (
    .I0(_1716_[1]),
    .I1(core_reg_tx_conv_converter_source_payload_data[1]),
    .I2(_2566_[2]),
    .O(core_source_source_payload_dq[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _3004_ (
    .I0(_2562_[0]),
    .I1(_2562_[1]),
    .I2(core_dat_tx_conv_converter_sink_valid),
    .I3(_2562_[3]),
    .O(_2566_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _3005_ (
    .I0(_2561_[0]),
    .I1(_2561_[1]),
    .I2(_2561_[2]),
    .I3(_1712_[3]),
    .O(_2562_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3006_ (
    .I0(_1711_[0]),
    .I1(_1705_[1]),
    .O(_1712_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _3007_ (
    .I0(_1708_[0]),
    .I1(basesoc_basesoc_adr[11]),
    .I2(_1566_[0]),
    .I3(_1709_[3]),
    .O(_2561_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3008_ (
    .I0(_1593_[1]),
    .I1(_1708_[3]),
    .O(_2561_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3009_ (
    .I0(basesoc_basesoc_adr[0]),
    .I1(_1710_[1]),
    .I2(basesoc_basesoc_adr[3]),
    .I3(_1710_[3]),
    .O(_2561_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _3010_ (
    .I0(core_bus_dat_w1[9]),
    .I1(core_bus_dat_w1[25]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_2562_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3011_ (
    .I0(core_bus_dat_w1[17]),
    .I1(core_bus_dat_w1[1]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_2562_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _3012_ (
    .I0(_1716_[1]),
    .I1(core_reg_tx_conv_converter_source_payload_data[2]),
    .I2(_2560_[2]),
    .O(core_source_source_payload_dq[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _3013_ (
    .I0(_1713_[0]),
    .I1(_1713_[1]),
    .I2(core_dat_tx_conv_converter_sink_valid),
    .I3(_1713_[3]),
    .O(_2560_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _3014_ (
    .I0(_1712_[0]),
    .I1(_1712_[1]),
    .I2(_1712_[2]),
    .I3(_1712_[3]),
    .O(_1713_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _3015_ (
    .I0(_1708_[0]),
    .I1(basesoc_basesoc_adr[12]),
    .I2(_1565_[0]),
    .I3(_1709_[3]),
    .O(_1712_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3016_ (
    .I0(_1593_[2]),
    .I1(_1708_[3]),
    .O(_1712_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3017_ (
    .I0(basesoc_basesoc_adr[1]),
    .I1(_1710_[1]),
    .I2(basesoc_basesoc_adr[4]),
    .I3(_1710_[3]),
    .O(_1712_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _3018_ (
    .I0(core_bus_dat_w1[10]),
    .I1(core_bus_dat_w1[26]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_1713_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3019_ (
    .I0(core_bus_dat_w1[18]),
    .I1(core_bus_dat_w1[2]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_1713_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _3020_ (
    .I0(_1716_[1]),
    .I1(core_reg_tx_conv_converter_source_payload_data[3]),
    .I2(_2490_[2]),
    .I3(_1712_[3]),
    .O(_2491_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _3021_ (
    .I0(_1708_[0]),
    .I1(basesoc_basesoc_adr[13]),
    .I2(_2489_[2]),
    .I3(_2489_[3]),
    .O(_2490_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3022_ (
    .I0(_1566_[2]),
    .I1(_1708_[3]),
    .O(_2489_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _3023_ (
    .I0(_1710_[3]),
    .I1(basesoc_basesoc_adr[5]),
    .I2(_1565_[1]),
    .I3(_1709_[3]),
    .O(_2489_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _3024_ (
    .I0(core_bus_dat_w1[19]),
    .I1(core_bus_dat_w1[27]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_2491_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff8)
  ) _3025_ (
    .I0(core_reg_tx_conv_converter_source_payload_data[4]),
    .I1(_1716_[1]),
    .I2(_1716_[2]),
    .I3(_1716_[3]),
    .O(core_source_source_payload_dq[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _3026_ (
    .I0(_1595_[2]),
    .I1(_1708_[0]),
    .I2(_1715_[2]),
    .I3(_1712_[3]),
    .O(_1716_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _3027_ (
    .I0(_1710_[3]),
    .I1(basesoc_basesoc_adr[6]),
    .I2(_1564_[2]),
    .I3(_1708_[3]),
    .O(_1715_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3028_ (
    .I0(_1714_[0]),
    .I1(_1714_[1]),
    .I2(core_dat_tx_conv_converter_sink_valid),
    .O(_1716_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _3029_ (
    .I0(core_bus_dat_w1[12]),
    .I1(core_bus_dat_w1[28]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_1714_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3030_ (
    .I0(core_bus_dat_w1[20]),
    .I1(core_bus_dat_w1[4]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_1714_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _3031_ (
    .I0(_1716_[1]),
    .I1(core_reg_tx_conv_converter_source_payload_data[5]),
    .I2(_1720_[2]),
    .O(core_source_source_payload_dq[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _3032_ (
    .I0(_1719_[0]),
    .I1(_1719_[1]),
    .I2(core_dat_tx_conv_converter_sink_valid),
    .I3(_1719_[3]),
    .O(_1720_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _3033_ (
    .I0(_1718_[0]),
    .I1(_1711_[0]),
    .I2(_1709_[3]),
    .I3(_1705_[1]),
    .O(_1719_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _3034_ (
    .I0(_1708_[0]),
    .I1(_1595_[3]),
    .I2(_1717_[2]),
    .O(_1718_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _3035_ (
    .I0(_1710_[3]),
    .I1(basesoc_basesoc_adr[7]),
    .I2(_1564_[0]),
    .I3(_1708_[3]),
    .O(_1717_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _3036_ (
    .I0(core_bus_dat_w1[29]),
    .I1(core_bus_dat_w1[13]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_1719_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3037_ (
    .I0(core_bus_dat_w1[21]),
    .I1(core_bus_dat_w1[5]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_1719_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _3038_ (
    .I0(_1716_[1]),
    .I1(core_reg_tx_conv_converter_source_payload_data[6]),
    .I2(_2558_[2]),
    .O(core_source_source_payload_dq[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _3039_ (
    .I0(_2520_[0]),
    .I1(_2520_[1]),
    .I2(core_dat_tx_conv_converter_sink_valid),
    .I3(_2520_[3]),
    .O(_2558_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0e00)
  ) _3040_ (
    .I0(_1709_[3]),
    .I1(_1711_[0]),
    .I2(_2518_[2]),
    .I3(_1705_[1]),
    .O(_2520_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _3041_ (
    .I0(_1710_[3]),
    .I1(basesoc_basesoc_adr[8]),
    .I2(_1711_[0]),
    .I3(_2517_[3]),
    .O(_2518_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _3042_ (
    .I0(_1564_[1]),
    .I1(_1708_[3]),
    .I2(_1594_[0]),
    .I3(_1708_[0]),
    .O(_2517_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _3043_ (
    .I0(core_bus_dat_w1[14]),
    .I1(core_bus_dat_w1[30]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_2520_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3044_ (
    .I0(core_bus_dat_w1[22]),
    .I1(core_bus_dat_w1[6]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_2520_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _3045_ (
    .I0(_1716_[1]),
    .I1(core_reg_tx_conv_converter_source_payload_data[7]),
    .I2(_2519_[2]),
    .O(core_source_source_payload_dq[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _3046_ (
    .I0(_2516_[0]),
    .I1(_1707_[0]),
    .I2(_1705_[1]),
    .I3(_2516_[3]),
    .O(_2519_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3b30)
  ) _3047_ (
    .I0(_1606_[1]),
    .I1(_1709_[3]),
    .I2(_1585_[0]),
    .I3(_2515_[3]),
    .O(_2516_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _3048_ (
    .I0(_1708_[0]),
    .I1(_1594_[1]),
    .I2(_2514_[2]),
    .O(_2515_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _3049_ (
    .I0(_1710_[3]),
    .I1(basesoc_basesoc_adr[9]),
    .I2(_1564_[3]),
    .I3(_1708_[3]),
    .O(_2514_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3050_ (
    .I0(fsm_state[0]),
    .I1(fsm_state[1]),
    .O(_1585_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3051_ (
    .I0(grant),
    .I1(\VexRiscv.dBusWishbone_WE ),
    .O(_1606_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3052_ (
    .I0(_2513_[0]),
    .I1(_2513_[1]),
    .I2(core_dat_tx_conv_converter_sink_valid),
    .O(_2516_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _3053_ (
    .I0(core_bus_dat_w1[31]),
    .I1(core_bus_dat_w1[15]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_2513_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3054_ (
    .I0(core_bus_dat_w1[23]),
    .I1(core_bus_dat_w1[7]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_2513_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3055_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [0]),
    .O(csr_bankarray_csrbank10_out0_r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3056_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[18]),
    .I1(core_sink_sink_payload_dq[2]),
    .I2(\UART.RST ),
    .I3(_1725_[3]),
    .O(_0899_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3057_ (
    .I0(core_dat_rx_conv_converter_demux[1]),
    .I1(_1724_[1]),
    .I2(core_dat_rx_conv_converter_demux[0]),
    .O(_1725_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3058_ (
    .I0(_1585_[0]),
    .I1(_1723_[1]),
    .O(_1724_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3059_ (
    .I0(syncfifo1_level[0]),
    .I1(syncfifo1_level[1]),
    .I2(syncfifo1_level[2]),
    .O(_1723_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3060_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[19]),
    .I1(core_sink_sink_payload_dq[3]),
    .I2(\UART.RST ),
    .I3(_1725_[3]),
    .O(_0900_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3061_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[20]),
    .I1(core_sink_sink_payload_dq[4]),
    .I2(\UART.RST ),
    .I3(_1725_[3]),
    .O(_0901_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3062_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[21]),
    .I1(core_sink_sink_payload_dq[5]),
    .I2(\UART.RST ),
    .I3(_1725_[3]),
    .O(_0902_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3063_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[23]),
    .I1(core_sink_sink_payload_dq[7]),
    .I2(\UART.RST ),
    .I3(_1725_[3]),
    .O(_0904_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3064_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[8]),
    .I1(core_sink_sink_payload_dq[0]),
    .I2(\UART.RST ),
    .I3(_2412_[3]),
    .O(_0905_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3065_ (
    .I0(core_dat_rx_conv_converter_demux[0]),
    .I1(core_dat_rx_conv_converter_demux[1]),
    .I2(_1724_[1]),
    .O(_2412_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3066_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[9]),
    .I1(core_sink_sink_payload_dq[1]),
    .I2(\UART.RST ),
    .I3(_2412_[3]),
    .O(_0906_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _3067_ (
    .I0(_1459_[16]),
    .I1(_1727_[1]),
    .O(_0544_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3068_ (
    .I0(_1568_[0]),
    .I1(\UART.RST ),
    .I2(_1677_[0]),
    .O(_1727_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3069_ (
    .I0(_1631_[1]),
    .I1(_1631_[0]),
    .O(_1677_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000d)
  ) _3070_ (
    .I0(_1579_[0]),
    .I1(_1579_[1]),
    .I2(_1630_[2]),
    .I3(_1579_[2]),
    .O(_1631_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _3071_ (
    .I0(_1578_[0]),
    .I1(_1578_[1]),
    .I2(_1578_[2]),
    .I3(core_burst_r_first),
    .O(_1579_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3072_ (
    .I0(_1577_[0]),
    .I1(_1577_[1]),
    .I2(_1577_[2]),
    .I3(_1577_[3]),
    .O(_1578_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3073_ (
    .I0(_1573_[0]),
    .I1(_1573_[1]),
    .I2(_1573_[2]),
    .I3(_1573_[3]),
    .O(_1577_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3074_ (
    .I0(\VexRiscv.dBusWishbone_ADR [6]),
    .I1(\VexRiscv.iBusWishbone_ADR [6]),
    .I2(grant),
    .I3(_1352_[6]),
    .O(_1573_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3075_ (
    .I0(\VexRiscv.dBusWishbone_ADR [12]),
    .I1(\VexRiscv.iBusWishbone_ADR [12]),
    .I2(grant),
    .I3(_1352_[12]),
    .O(_1573_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _3076_ (
    .I0(\VexRiscv.dBusWishbone_ADR [9]),
    .I1(\VexRiscv.iBusWishbone_ADR [9]),
    .I2(grant),
    .I3(_1352_[9]),
    .O(_1573_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _3077_ (
    .I0(\VexRiscv.dBusWishbone_ADR [10]),
    .I1(\VexRiscv.iBusWishbone_ADR [10]),
    .I2(grant),
    .I3(_1352_[10]),
    .O(_1573_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3078_ (
    .I0(_1352_[24]),
    .I1(_1576_[1]),
    .I2(_1576_[2]),
    .I3(_1576_[3]),
    .O(_1577_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3079_ (
    .I0(\VexRiscv.dBusWishbone_ADR [11]),
    .I1(\VexRiscv.iBusWishbone_ADR [11]),
    .I2(grant),
    .I3(_1352_[11]),
    .O(_1576_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3080_ (
    .I0(\VexRiscv.dBusWishbone_ADR [15]),
    .I1(\VexRiscv.iBusWishbone_ADR [15]),
    .I2(grant),
    .I3(_1352_[15]),
    .O(_1576_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3081_ (
    .I0(\VexRiscv.dBusWishbone_ADR [7]),
    .I1(\VexRiscv.iBusWishbone_ADR [7]),
    .I2(grant),
    .I3(_1352_[7]),
    .O(_1576_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1001)
  ) _3082_ (
    .I0(_1575_[0]),
    .I1(_1575_[1]),
    .I2(basesoc_basesoc_adr[1]),
    .I3(_1352_[1]),
    .O(_1577_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _3083_ (
    .I0(\VexRiscv.dBusWishbone_ADR [3]),
    .I1(\VexRiscv.iBusWishbone_ADR [3]),
    .I2(grant),
    .I3(_1352_[3]),
    .O(_1575_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _3084_ (
    .I0(\VexRiscv.dBusWishbone_ADR [0]),
    .I1(\VexRiscv.iBusWishbone_ADR [0]),
    .I2(grant),
    .I3(_1352_[0]),
    .O(_1575_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3085_ (
    .I0(_1574_[0]),
    .I1(_1574_[1]),
    .I2(_1574_[2]),
    .I3(_1574_[3]),
    .O(_1577_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _3086_ (
    .I0(\VexRiscv.dBusWishbone_ADR [2]),
    .I1(\VexRiscv.iBusWishbone_ADR [2]),
    .I2(grant),
    .I3(_1352_[2]),
    .O(_1574_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h53ac)
  ) _3087_ (
    .I0(\VexRiscv.dBusWishbone_ADR [4]),
    .I1(\VexRiscv.iBusWishbone_ADR [4]),
    .I2(grant),
    .I3(_1352_[4]),
    .O(_1574_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3088_ (
    .I0(\VexRiscv.dBusWishbone_ADR [5]),
    .I1(\VexRiscv.iBusWishbone_ADR [5]),
    .I2(grant),
    .I3(_1352_[5]),
    .O(_1574_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0807)
  ) _3089_ (
    .I0(grant),
    .I1(\VexRiscv.dBusWishbone_WE ),
    .I2(_1352_[30]),
    .I3(core_bus_we1),
    .O(_1574_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3090_ (
    .I0(_1568_[0]),
    .I1(_1568_[1]),
    .I2(_1568_[2]),
    .I3(_1568_[3]),
    .O(_1578_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3091_ (
    .I0(_1565_[0]),
    .I1(_1565_[1]),
    .O(_1568_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3092_ (
    .I0(_1566_[0]),
    .I1(_1566_[1]),
    .I2(_1566_[2]),
    .O(_1568_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3093_ (
    .I0(_1572_[0]),
    .I1(_1572_[1]),
    .I2(_1572_[2]),
    .I3(_1572_[3]),
    .O(_1578_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3094_ (
    .I0(_1352_[25]),
    .I1(_1352_[28]),
    .I2(_1352_[21]),
    .I3(_1352_[22]),
    .O(_1572_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3095_ (
    .I0(_1352_[29]),
    .I1(_1570_[1]),
    .I2(_1570_[2]),
    .I3(_1570_[3]),
    .O(_1572_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3096_ (
    .I0(\VexRiscv.dBusWishbone_ADR [16]),
    .I1(\VexRiscv.iBusWishbone_ADR [16]),
    .I2(grant),
    .I3(_1352_[16]),
    .O(_1570_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3097_ (
    .I0(\VexRiscv.dBusWishbone_ADR [17]),
    .I1(\VexRiscv.iBusWishbone_ADR [17]),
    .I2(grant),
    .I3(_1352_[17]),
    .O(_1570_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3098_ (
    .I0(\VexRiscv.dBusWishbone_ADR [14]),
    .I1(\VexRiscv.iBusWishbone_ADR [14]),
    .I2(grant),
    .I3(_1352_[14]),
    .O(_1570_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3099_ (
    .I0(_1352_[26]),
    .I1(_1571_[1]),
    .I2(_1571_[2]),
    .I3(_1571_[3]),
    .O(_1572_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3100_ (
    .I0(\VexRiscv.dBusWishbone_ADR [20]),
    .I1(\VexRiscv.iBusWishbone_ADR [20]),
    .I2(grant),
    .I3(_1352_[20]),
    .O(_1571_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3101_ (
    .I0(\VexRiscv.dBusWishbone_ADR [8]),
    .I1(\VexRiscv.iBusWishbone_ADR [8]),
    .I2(grant),
    .I3(_1352_[8]),
    .O(_1571_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3102_ (
    .I0(\VexRiscv.dBusWishbone_ADR [13]),
    .I1(\VexRiscv.iBusWishbone_ADR [13]),
    .I2(grant),
    .I3(_1352_[13]),
    .O(_1571_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3103_ (
    .I0(_1352_[23]),
    .I1(_1569_[1]),
    .I2(_1352_[27]),
    .I3(_1569_[3]),
    .O(_1572_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3104_ (
    .I0(\VexRiscv.dBusWishbone_ADR [18]),
    .I1(\VexRiscv.iBusWishbone_ADR [18]),
    .I2(grant),
    .I3(_1352_[18]),
    .O(_1569_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac53)
  ) _3105_ (
    .I0(\VexRiscv.dBusWishbone_ADR [19]),
    .I1(\VexRiscv.iBusWishbone_ADR [19]),
    .I2(grant),
    .I3(_1352_[19]),
    .O(_1569_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3106_ (
    .I0(_1578_[0]),
    .I1(_1578_[1]),
    .I2(_1578_[2]),
    .I3(_1578_[3]),
    .O(_1579_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3107_ (
    .I0(_1563_[0]),
    .I1(core_dat_tx_conv_converter_mux[1]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .O(_1578_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3108_ (
    .I0(_1562_[0]),
    .I1(core_dat_tx_conv_converter_sink_valid),
    .O(_1563_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3109_ (
    .I0(syncfifo0_level[1]),
    .I1(syncfifo0_level[0]),
    .I2(syncfifo0_level[2]),
    .O(_1562_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3110_ (
    .I0(_1585_[0]),
    .I1(_1585_[1]),
    .I2(_1606_[1]),
    .O(_1630_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3111_ (
    .I0(_1584_[0]),
    .I1(_1584_[1]),
    .I2(_1584_[2]),
    .I3(_1584_[3]),
    .O(_1585_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _3112_ (
    .I0(core_cycles[7]),
    .I1(_1546_[6]),
    .I2(_1582_[2]),
    .O(_1584_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _3113_ (
    .I0(core_cycles[6]),
    .I1(_1546_[5]),
    .I2(_1546_[0]),
    .I3(core_cycles[1]),
    .O(_1582_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4100)
  ) _3114_ (
    .I0(_1581_[0]),
    .I1(core_cycles[5]),
    .I2(_1546_[4]),
    .I3(core_cycles[0]),
    .O(_1584_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3115_ (
    .I0(core_cycles[4]),
    .I1(_1546_[3]),
    .O(_1581_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _3116_ (
    .I0(core_cycles[2]),
    .I1(_1546_[1]),
    .I2(_1583_[2]),
    .I3(_1583_[3]),
    .O(_1584_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _3117_ (
    .I0(_1546_[3]),
    .I1(core_cycles[4]),
    .I2(core_cycles[3]),
    .I3(_1546_[2]),
    .O(_1583_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _3118_ (
    .I0(_1546_[5]),
    .I1(core_cycles[6]),
    .I2(core_cycles[1]),
    .I3(_1546_[0]),
    .O(_1583_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3119_ (
    .I0(_1562_[0]),
    .I1(_1580_[1]),
    .O(_1584_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3120_ (
    .I0(core_state[0]),
    .I1(core_state[2]),
    .I2(core_state[1]),
    .O(_1580_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3121_ (
    .I0(_1561_[0]),
    .I1(core_dat_rx_conv_converter_source_valid),
    .O(_1579_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3122_ (
    .I0(core_state[0]),
    .I1(core_state[1]),
    .I2(core_state[2]),
    .O(_1561_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3123_ (
    .I0(_1629_[0]),
    .I1(interface0_ack),
    .I2(basesoc_basesoc_ram_bus_ack),
    .I3(basesoc_ram_bus_ram_bus_ack),
    .O(_1631_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3124_ (
    .I0(_1628_[0]),
    .I1(_1628_[1]),
    .I2(_1628_[2]),
    .I3(_1628_[3]),
    .O(_1629_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3125_ (
    .I0(_1627_[0]),
    .I1(_1627_[1]),
    .O(_1628_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3126_ (
    .I0(count[7]),
    .I1(count[6]),
    .I2(count[5]),
    .I3(count[4]),
    .O(_1627_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3127_ (
    .I0(count[17]),
    .I1(count[10]),
    .I2(count[9]),
    .I3(count[8]),
    .O(_1627_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3128_ (
    .I0(count[12]),
    .I1(count[11]),
    .I2(count[19]),
    .I3(count[18]),
    .O(_1628_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3129_ (
    .I0(count[16]),
    .I1(count[15]),
    .I2(count[14]),
    .I3(count[13]),
    .O(_1628_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3130_ (
    .I0(count[3]),
    .I1(count[2]),
    .I2(count[1]),
    .I3(count[0]),
    .O(_1628_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3131_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[10]),
    .I1(core_sink_sink_payload_dq[2]),
    .I2(\UART.RST ),
    .I3(_2412_[3]),
    .O(_0907_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3132_ (
    .I0(_1751_[0]),
    .I1(multiregimpl10_1),
    .O(hyperramsdrphy_source_payload_dq[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1400)
  ) _3133_ (
    .I0(_1634_[0]),
    .I1(hyperramsdrphy_ios_rwds_i),
    .I2(hyperramsdrphy_rwds_i_d),
    .I3(hyperramsdrphy_sink_payload_dat_r),
    .O(_1751_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3134_ (
    .I0(syncfifo0_level[2]),
    .I1(syncfifo0_level[1]),
    .I2(syncfifo0_level[0]),
    .O(_1634_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3135_ (
    .I0(_1751_[0]),
    .I1(multiregimpl12),
    .O(hyperramsdrphy_source_payload_dq[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3136_ (
    .I0(_1751_[0]),
    .I1(multiregimpl14),
    .O(hyperramsdrphy_source_payload_dq[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3137_ (
    .I0(_1751_[0]),
    .I1(multiregimpl16),
    .O(hyperramsdrphy_source_payload_dq[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3138_ (
    .I0(_1751_[0]),
    .I1(multiregimpl18),
    .O(hyperramsdrphy_source_payload_dq[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3139_ (
    .I0(_1751_[0]),
    .I1(multiregimpl20_1),
    .O(hyperramsdrphy_source_payload_dq[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3140_ (
    .I0(_1751_[0]),
    .I1(multiregimpl22),
    .O(hyperramsdrphy_source_payload_dq[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3141_ (
    .I0(_1751_[0]),
    .I1(multiregimpl24),
    .O(hyperramsdrphy_source_payload_dq[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3142_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[11]),
    .I1(core_sink_sink_payload_dq[3]),
    .I2(\UART.RST ),
    .I3(_2412_[3]),
    .O(_0908_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3143_ (
    .I0(basesoc_bus_errors[26]),
    .I1(_1359_[26]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3144_ (
    .I0(_2029_[0]),
    .I1(_2029_[1]),
    .I2(_1629_[0]),
    .O(_2030_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3145_ (
    .I0(_1753_[0]),
    .I1(_1753_[1]),
    .I2(_1753_[2]),
    .I3(_1753_[3]),
    .O(_2029_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3146_ (
    .I0(basesoc_bus_errors[8]),
    .I1(basesoc_bus_errors[7]),
    .I2(basesoc_bus_errors[21]),
    .I3(basesoc_bus_errors[6]),
    .O(_1753_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3147_ (
    .I0(basesoc_bus_errors[11]),
    .I1(basesoc_bus_errors[18]),
    .I2(basesoc_bus_errors[9]),
    .I3(basesoc_bus_errors[19]),
    .O(_1753_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3148_ (
    .I0(basesoc_bus_errors[2]),
    .I1(basesoc_bus_errors[24]),
    .I2(basesoc_bus_errors[25]),
    .I3(basesoc_bus_errors[0]),
    .O(_1753_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3149_ (
    .I0(basesoc_bus_errors[4]),
    .I1(basesoc_bus_errors[22]),
    .I2(basesoc_bus_errors[3]),
    .I3(basesoc_bus_errors[23]),
    .O(_1753_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3150_ (
    .I0(_2028_[0]),
    .I1(_2028_[1]),
    .I2(_2028_[2]),
    .I3(_2028_[3]),
    .O(_2029_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3151_ (
    .I0(basesoc_bus_errors[10]),
    .I1(basesoc_bus_errors[20]),
    .I2(basesoc_bus_errors[5]),
    .I3(basesoc_bus_errors[31]),
    .O(_2028_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3152_ (
    .I0(basesoc_bus_errors[26]),
    .I1(basesoc_bus_errors[28]),
    .I2(basesoc_bus_errors[12]),
    .I3(basesoc_bus_errors[17]),
    .O(_2028_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3153_ (
    .I0(basesoc_bus_errors[14]),
    .I1(basesoc_bus_errors[13]),
    .I2(basesoc_bus_errors[15]),
    .I3(basesoc_bus_errors[16]),
    .O(_2028_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3154_ (
    .I0(basesoc_bus_errors[30]),
    .I1(basesoc_bus_errors[27]),
    .I2(basesoc_bus_errors[29]),
    .I3(basesoc_bus_errors[1]),
    .O(_2028_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3155_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [1]),
    .O(basesoc_uart_rxtx_r[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3156_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [2]),
    .O(basesoc_uart_rxtx_r[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3157_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [3]),
    .O(basesoc_uart_rxtx_r[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3158_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [4]),
    .O(basesoc_uart_rxtx_r[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3159_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [5]),
    .O(basesoc_uart_rxtx_r[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3160_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [6]),
    .O(basesoc_uart_rxtx_r[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3161_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [7]),
    .O(basesoc_uart_rxtx_r[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3162_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[12]),
    .I1(core_sink_sink_payload_dq[4]),
    .I2(\UART.RST ),
    .I3(_2412_[3]),
    .O(_0909_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3163_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[25]),
    .I1(core_sink_sink_payload_dq[1]),
    .I2(\UART.RST ),
    .I3(_1755_[3]),
    .O(_0096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3164_ (
    .I0(core_dat_rx_conv_converter_demux[1]),
    .I1(core_dat_rx_conv_converter_demux[0]),
    .I2(_1724_[1]),
    .O(_1755_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3165_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[13]),
    .I1(core_sink_sink_payload_dq[5]),
    .I2(\UART.RST ),
    .I3(_2412_[3]),
    .O(_0910_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3166_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[14]),
    .I1(core_sink_sink_payload_dq[6]),
    .I2(\UART.RST ),
    .I3(_2412_[3]),
    .O(_0911_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3167_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[15]),
    .I1(core_sink_sink_payload_dq[7]),
    .I2(\UART.RST ),
    .I3(_2412_[3]),
    .O(_0912_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3168_ (
    .I0(\UART_1.uart_tx_i.n296_q [0]),
    .I1(_2411_[1]),
    .I2(\UART.RST ),
    .I3(_1761_[3]),
    .O(_0913_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3169_ (
    .I0(_1758_[0]),
    .I1(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .O(_1761_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3170_ (
    .I0(_1757_[0]),
    .I1(_1757_[1]),
    .O(_1758_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3171_ (
    .I0(\UART_1.uart_tx_i.n257_o ),
    .I1(\UART_1.uart_tx_i.n250_o ),
    .O(_1757_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _3172_ (
    .I0(\UART_1.uart_tx_i.n237_o ),
    .I1(\UART_1.uart_tx_i.n232_o ),
    .I2(\UART_1.uart_tx_i.n227_o ),
    .I3(\UART_1.uart_tx_i.n245_o ),
    .O(_1757_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3173_ (
    .I0(_1760_[0]),
    .I1(\UART_1.uart_tx_i.n186_o [0]),
    .O(_2411_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3174_ (
    .I0(\UART_1.uart_tx_i.n296_q [0]),
    .I1(\UART_1.uart_tx_i.n296_q [1]),
    .I2(\UART_1.uart_tx_i.n311_o ),
    .O(_1760_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3175_ (
    .I0(\UART_1.uart_tx_i.n296_q [1]),
    .I1(_1761_[1]),
    .I2(\UART.RST ),
    .I3(_1761_[3]),
    .O(_0914_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3176_ (
    .I0(_1760_[0]),
    .I1(\UART_1.uart_tx_i.n186_o [1]),
    .O(_1761_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3177_ (
    .I0(_1727_[1]),
    .I1(_1459_[15]),
    .O(_0543_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3178_ (
    .I0(\UART_1.uart_tx_i.n311_o ),
    .I1(_2407_[1]),
    .I2(\UART.RST ),
    .I3(_1761_[3]),
    .O(_0915_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3179_ (
    .I0(_1760_[0]),
    .I1(\UART_1.uart_tx_i.n186_o [2]),
    .O(_2407_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3180_ (
    .I0(_1764_[0]),
    .I1(_2403_[1]),
    .O(_0916_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3181_ (
    .I0(\UART_1.uart_tx_i.n232_o ),
    .I1(_1762_[1]),
    .I2(_1757_[0]),
    .O(_1764_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3182_ (
    .I0(\UART_1.uart_tx_i.n245_o ),
    .I1(\UART_1.uart_tx_i.n237_o ),
    .I2(\UART_1.uart_tx_i.n227_o ),
    .O(_1762_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3183_ (
    .I0(_1763_[0]),
    .I1(\UART_1.uart_tx_i.tx_clk_divider_i.n345_o [0]),
    .I2(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .I3(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_2403_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3184_ (
    .I0(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .I1(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .I2(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .I3(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .O(_1763_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3185_ (
    .I0(_1764_[0]),
    .I1(_2398_[1]),
    .O(_0917_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3186_ (
    .I0(_1763_[0]),
    .I1(\UART_1.uart_tx_i.tx_clk_divider_i.n345_o [1]),
    .I2(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .I3(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_2398_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3187_ (
    .I0(_1764_[0]),
    .I1(_1764_[1]),
    .O(_0918_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3188_ (
    .I0(_1763_[0]),
    .I1(\UART_1.uart_tx_i.tx_clk_divider_i.n345_o [2]),
    .I2(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .I3(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_1764_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3189_ (
    .I0(_1764_[0]),
    .I1(_2406_[1]),
    .O(_0919_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3190_ (
    .I0(_1763_[0]),
    .I1(\UART_1.uart_tx_i.tx_clk_divider_i.n345_o [3]),
    .I2(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .I3(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_2406_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _3191_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[14]),
    .I2(_2374_[2]),
    .I3(\UART.RST ),
    .O(_0615_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _3192_ (
    .I0(_1775_[0]),
    .I1(_1775_[1]),
    .I2(_1585_[0]),
    .O(_1776_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3193_ (
    .I0(_1562_[0]),
    .I1(_1716_[1]),
    .I2(core_reg_tx_conv_converter_last),
    .O(_1775_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3194_ (
    .I0(core_state[0]),
    .I1(core_state[1]),
    .I2(core_state[2]),
    .I3(core_reg_rx_conv_converter_source_valid),
    .O(_1775_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3195_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[14]),
    .O(_2374_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _3196_ (
    .I0(_1459_[14]),
    .I1(_1727_[1]),
    .O(_0542_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3197_ (
    .I0(_1727_[1]),
    .I1(_1459_[13]),
    .O(_0541_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3198_ (
    .I0(_1727_[1]),
    .I1(_1459_[12]),
    .O(_0540_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3199_ (
    .I0(_1766_[0]),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .O(\UART_1.uart_rx_i.n58_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3200_ (
    .I0(\UART_1.uart_rx_i.n135_o ),
    .I1(\UART_1.uart_rx_i.n130_o ),
    .I2(_1765_[2]),
    .I3(\UART_1.uart_rx_i.n125_o ),
    .O(_1766_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3201_ (
    .I0(\UART_1.uart_rx_i.n117_o ),
    .I1(\UART_1.uart_rx_i.n112_o ),
    .O(_1765_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3202_ (
    .I0(\UART_1.uart_rx_i.n163_q [0]),
    .I1(_2372_[1]),
    .I2(\UART.RST ),
    .I3(\UART_1.uart_rx_i.n58_o ),
    .O(_0921_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3203_ (
    .I0(_1767_[0]),
    .I1(\UART_1.uart_rx_i.n62_o [0]),
    .O(_2372_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3204_ (
    .I0(\UART_1.uart_rx_i.n163_q [0]),
    .I1(\UART_1.uart_rx_i.n163_q [1]),
    .I2(\UART_1.uart_rx_i.n163_q [2]),
    .O(_1767_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3205_ (
    .I0(\UART_1.uart_rx_i.n163_q [1]),
    .I1(_1768_[1]),
    .I2(\UART.RST ),
    .I3(\UART_1.uart_rx_i.n58_o ),
    .O(_0922_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3206_ (
    .I0(_1767_[0]),
    .I1(\UART_1.uart_rx_i.n62_o [1]),
    .O(_1768_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3207_ (
    .I0(\UART_1.uart_rx_i.n163_q [2]),
    .I1(_2373_[1]),
    .I2(\UART.RST ),
    .I3(\UART_1.uart_rx_i.n58_o ),
    .O(_0923_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3208_ (
    .I0(_1767_[0]),
    .I1(\UART_1.uart_rx_i.n62_o [2]),
    .O(_2373_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3209_ (
    .I0(\UART.RST ),
    .I1(_2370_[1]),
    .I2(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I3(\UART_1.n23_q ),
    .O(_0924_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3210_ (
    .I0(\UART_1.uart_rx_i.n130_o ),
    .I1(\UART_1.uart_rx_i.n125_o ),
    .I2(_1765_[2]),
    .I3(\UART_1.uart_rx_i.n135_o ),
    .O(_2370_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3211_ (
    .I0(_1778_[0]),
    .I1(\spi_master.n37_o [0]),
    .O(_0925_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _3212_ (
    .I0(\spi_master.clk_toggles [0]),
    .I1(\spi_master.clk_toggles [4]),
    .I2(_1777_[2]),
    .I3(\spi_master.n129_q ),
    .O(_1778_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3213_ (
    .I0(\spi_master.clk_toggles [1]),
    .I1(\spi_master.clk_toggles [3]),
    .I2(\spi_master.clk_toggles [2]),
    .O(_1777_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3214_ (
    .I0(_1778_[0]),
    .I1(\spi_master.n37_o [1]),
    .O(_0926_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3215_ (
    .I0(_1778_[0]),
    .I1(\spi_master.n37_o [2]),
    .O(_0927_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3216_ (
    .I0(_1778_[0]),
    .I1(\spi_master.n37_o [3]),
    .O(_0928_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3217_ (
    .I0(_1778_[0]),
    .I1(\spi_master.n37_o [4]),
    .O(_0929_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3218_ (
    .I0(basesoc_bus_errors[28]),
    .I1(_1359_[28]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3219_ (
    .I0(_1783_[0]),
    .I1(\UART_1.os_clk_divider_ias.n31_o [0]),
    .O(_0930_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3220_ (
    .I0(\UART_1.os_clk_divider_ias.clk_div_cnt_mark ),
    .I1(\UART.RST ),
    .O(_1783_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3221_ (
    .I0(\UART_1.os_clk_divider_ias.clk_div_cnt [0]),
    .I1(\UART_1.os_clk_divider_ias.clk_div_cnt [1]),
    .I2(\UART_1.os_clk_divider_ias.clk_div_cnt [3]),
    .I3(\UART_1.os_clk_divider_ias.clk_div_cnt [2]),
    .O(\UART_1.os_clk_divider_ias.clk_div_cnt_mark )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3222_ (
    .I0(_1783_[0]),
    .I1(\UART_1.os_clk_divider_ias.n31_o [1]),
    .O(_0931_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3223_ (
    .I0(_1727_[1]),
    .I1(_1459_[11]),
    .O(_0539_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3224_ (
    .I0(_2337_[0]),
    .I1(_2369_[1]),
    .O(_0934_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3225_ (
    .I0(\UART_1.uart_rx_i.n130_o ),
    .I1(\UART_1.uart_rx_i.n125_o ),
    .I2(_2336_[2]),
    .O(_2337_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3226_ (
    .I0(\UART_1.uart_rx_i.n135_o ),
    .I1(\UART_1.uart_rx_i.n117_o ),
    .I2(\UART_1.uart_rx_i.n112_o ),
    .O(_2336_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3227_ (
    .I0(_1785_[0]),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.n319_o [0]),
    .I2(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .I3(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_2369_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3228_ (
    .I0(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .I2(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .I3(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .O(_1785_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3229_ (
    .I0(_1783_[0]),
    .I1(\UART_1.os_clk_divider_ias.n31_o [3]),
    .O(_0933_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3230_ (
    .I0(_2337_[0]),
    .I1(_2368_[1]),
    .O(_0935_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3231_ (
    .I0(_1785_[0]),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.n319_o [1]),
    .I2(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .I3(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_2368_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3232_ (
    .I0(_2337_[0]),
    .I1(_2343_[1]),
    .O(_0936_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3233_ (
    .I0(_1785_[0]),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.n319_o [2]),
    .I2(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .I3(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_2343_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3234_ (
    .I0(_2337_[0]),
    .I1(_2337_[1]),
    .O(_0937_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3235_ (
    .I0(_1785_[0]),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.n319_o [3]),
    .I2(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .I3(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_2337_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _3236_ (
    .I0(_2118_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3237_ (
    .I0(_2117_[0]),
    .I1(_2117_[1]),
    .O(_2118_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3238_ (
    .I0(\VexRiscv.decode_arbitration_isStuck ),
    .I1(_1698_[0]),
    .O(_2117_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h2fff)
  ) _3239_ (
    .I0(_1632_[1]),
    .I1(_1632_[0]),
    .I2(_1697_[2]),
    .I3(_1633_[1]),
    .O(\VexRiscv.decode_arbitration_isStuck )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _3240_ (
    .I0(_1631_[0]),
    .I1(_1631_[1]),
    .I2(\VexRiscv.dBusWishbone_WE ),
    .I3(_1567_[1]),
    .O(_1632_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _3241_ (
    .I0(\VexRiscv.dBusWishbone_CYC ),
    .I1(_1625_[1]),
    .I2(_1625_[2]),
    .I3(_1625_[3]),
    .O(_1633_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3242_ (
    .I0(_1623_[0]),
    .I1(\VexRiscv.when_ShiftPlugins_l169 ),
    .O(_1625_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3243_ (
    .I0(\VexRiscv.execute_LightShifterPlugin_amplitude [1]),
    .I1(\VexRiscv.execute_LightShifterPlugin_amplitude [2]),
    .I2(\VexRiscv.execute_LightShifterPlugin_amplitude [3]),
    .I3(\VexRiscv.execute_LightShifterPlugin_amplitude [4]),
    .O(_1623_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _3244_ (
    .I0(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [1]),
    .I1(_1617_[1]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv.execute_LightShifterPlugin_amplitude [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _3245_ (
    .I0(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [2]),
    .I1(_1615_[1]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv.execute_LightShifterPlugin_amplitude [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _3246_ (
    .I0(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [3]),
    .I1(_1613_[1]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv.execute_LightShifterPlugin_amplitude [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _3247_ (
    .I0(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [4]),
    .I1(_1619_[1]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv.execute_LightShifterPlugin_amplitude [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3248_ (
    .I0(\VexRiscv.execute_ALIGNEMENT_FAULT ),
    .I1(\VexRiscv.execute_arbitration_isValid ),
    .I2(\VexRiscv.decode_to_execute_MEMORY_ENABLE ),
    .O(_1625_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0ec0)
  ) _3249_ (
    .I0(\VexRiscv.dBus_cmd_payload_address [1]),
    .I1(\VexRiscv.dBus_cmd_payload_address [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv.execute_ALIGNEMENT_FAULT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _3250_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [1]),
    .I1(\VexRiscv._zz_execute_SRC1 [1]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _3251_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .I1(\VexRiscv.decode_to_execute_RS1 [1]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_SRC1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _3252_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [0]),
    .I1(\VexRiscv._zz_execute_SRC1 [0]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _3253_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .I1(\VexRiscv.decode_to_execute_RS1 [0]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_SRC1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _3254_ (
    .I0(\VexRiscv.lastStageIsFiring ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(_1624_[2]),
    .O(_1625_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3255_ (
    .I0(\VexRiscv.execute_arbitration_isValid ),
    .I1(\VexRiscv.decode_to_execute_IS_CSR ),
    .O(_1624_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _3256_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]),
    .I2(_1683_[2]),
    .O(_1684_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _3257_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackBuffer_valid ),
    .O(_1683_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _3258_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [7]),
    .I2(_1680_[2]),
    .O(_1681_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _3259_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [8]),
    .I2(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_1680_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _3260_ (
    .I0(_1678_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I3(\VexRiscv._zz_decode_IS_CSR_3 ),
    .O(_1686_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3261_ (
    .I0(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .O(_1678_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _3262_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [9]),
    .I2(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_1692_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _3263_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]),
    .I2(_1689_[2]),
    .O(_1690_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h90)
  ) _3264_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackBuffer_valid ),
    .O(_1689_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _3265_ (
    .I0(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I1(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_63 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _3266_ (
    .I0(\VexRiscv._zz_writeBack_ENV_CTRL [1]),
    .I1(\VexRiscv.lastStageIsFiring ),
    .I2(\VexRiscv._zz_writeBack_ENV_CTRL [0]),
    .I3(_1688_[3]),
    .O(_1696_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _3267_ (
    .I0(\VexRiscv._zz_execute_ENV_CTRL [1]),
    .I1(\VexRiscv.execute_arbitration_isValid ),
    .I2(\VexRiscv._zz_execute_ENV_CTRL [0]),
    .I3(_1687_[3]),
    .O(_1688_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3268_ (
    .I0(\VexRiscv._zz_memory_ENV_CTRL [1]),
    .I1(\VexRiscv._zz_memory_ENV_CTRL [0]),
    .I2(\VexRiscv.memory_arbitration_isValid ),
    .O(_1687_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3269_ (
    .I0(\VexRiscv.execute_to_memory_MEMORY_STORE ),
    .I1(_1626_[1]),
    .O(_1632_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _3270_ (
    .I0(_1677_[0]),
    .I1(_1567_[0]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .I3(_1677_[3]),
    .O(_1698_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3271_ (
    .I0(_1676_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid ),
    .O(_1677_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3272_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [0]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [1]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [2]),
    .O(_1676_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3273_ (
    .I0(_1801_[0]),
    .I1(_1669_[2]),
    .I2(_1676_[0]),
    .O(_2117_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3274_ (
    .I0(_1747_[1]),
    .I1(_1701_[1]),
    .O(_1801_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3275_ (
    .I0(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .O(_1731_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3276_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I1(_1678_[0]),
    .O(_1734_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3277_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]),
    .O(_1733_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3278_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]),
    .I1(_1741_[1]),
    .I2(_1741_[2]),
    .I3(_1741_[3]),
    .O(_1745_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3279_ (
    .I0(_1734_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I2(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(_1741_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3280_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .I1(_1740_[1]),
    .O(_1741_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3281_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .O(_1740_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3282_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [8]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [9]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [10]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11]),
    .O(_1741_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3283_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I2(_1742_[2]),
    .I3(_1742_[3]),
    .O(_1744_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3284_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]),
    .O(_1742_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3285_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .O(_1742_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3286_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I1(_1742_[3]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .O(_1743_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3287_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .O(_1743_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3288_ (
    .I0(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .I2(_1730_[2]),
    .O(_1746_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3289_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [1]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [0]),
    .O(_1730_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _3290_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]),
    .I3(_1733_[3]),
    .O(_1737_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3291_ (
    .I0(_1730_[2]),
    .I1(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .O(_1736_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _3292_ (
    .I0(\VexRiscv.execute_to_memory_BRANCH_DO ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(\VexRiscv._zz_when ),
    .I3(_1591_[2]),
    .O(_1669_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _3293_ (
    .I0(\VexRiscv._zz_writeBack_ENV_CTRL [1]),
    .I1(\VexRiscv.lastStageIsFiring ),
    .I2(\VexRiscv._zz_writeBack_ENV_CTRL [0]),
    .I3(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_1591_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _3294_ (
    .I0(_1588_[0]),
    .I1(\VexRiscv.CsrPlugin_hadException ),
    .O(\VexRiscv.when_CsrPlugin_l1390 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3295_ (
    .I0(\VexRiscv.CsrPlugin_exception ),
    .I1(\VexRiscv.CsrPlugin_hadException ),
    .I2(_1587_[2]),
    .O(_1588_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3296_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_2 ),
    .I1(\VexRiscv.CsrPlugin_exceptionPendings_1 ),
    .I2(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 ),
    .I3(\VexRiscv.CsrPlugin_interrupt_valid ),
    .O(_1587_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _3297_ (
    .I0(_2118_[0]),
    .I1(_1728_[0]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .I3(_1646_[3]),
    .O(_0938_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3298_ (
    .I0(_1677_[0]),
    .I1(_1567_[0]),
    .O(_1728_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _3299_ (
    .I0(basesoc_reset_storage[0]),
    .I1(basesoc_reset_re),
    .I2(\UART.RST ),
    .I3(basesoc_cpu_rst),
    .O(_1646_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3300_ (
    .I0(_1646_[3]),
    .I1(\VexRiscv.CsrPlugin_exception ),
    .O(_0939_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3301_ (
    .I0(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .I1(_1729_[0]),
    .I2(_1646_[3]),
    .O(_0940_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3302_ (
    .I0(_1632_[0]),
    .I1(_1632_[1]),
    .O(\VexRiscv.execute_arbitration_isStuckByOthers )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _3303_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_2 ),
    .I1(\VexRiscv._zz_when ),
    .I2(_1591_[2]),
    .O(_1729_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3304_ (
    .I0(_1652_[0]),
    .I1(basesoc_rx_data[0]),
    .O(_0941_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3305_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(_1651_[1]),
    .O(_1652_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3306_ (
    .I0(basesoc_rx_tick),
    .I1(basesoc_rx_enable),
    .O(basesoc_rx_data_builder_rs232phyrx_next_value_ce1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3307_ (
    .I0(basesoc_rx_count[1]),
    .I1(basesoc_rx_count[2]),
    .I2(basesoc_rx_count[0]),
    .I3(basesoc_rx_count[3]),
    .O(_1651_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3308_ (
    .I0(_1652_[0]),
    .I1(basesoc_rx_data[1]),
    .O(_0942_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3309_ (
    .I0(_1652_[0]),
    .I1(basesoc_rx_data[2]),
    .O(_0943_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3310_ (
    .I0(_1652_[0]),
    .I1(basesoc_rx_data[3]),
    .O(_0944_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3311_ (
    .I0(_1652_[0]),
    .I1(basesoc_rx_data[4]),
    .O(_0945_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3312_ (
    .I0(_1652_[0]),
    .I1(basesoc_rx_data[5]),
    .O(_0946_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _3313_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3]),
    .I1(\VexRiscv.CsrPlugin_hadException ),
    .O(_0123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3314_ (
    .I0(_1652_[0]),
    .I1(basesoc_rx_data[6]),
    .O(_0947_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3315_ (
    .I0(_1652_[0]),
    .I1(basesoc_rx_data[7]),
    .O(_0948_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3316_ (
    .I0(basesoc_basesoc_adr[0]),
    .I1(core_bus_adr1[0]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0949_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _3317_ (
    .I0(_1585_[0]),
    .I1(_1585_[1]),
    .I2(_1585_[2]),
    .O(_1586_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _3318_ (
    .I0(_1579_[0]),
    .I1(_1579_[1]),
    .I2(_1579_[2]),
    .O(_1585_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3319_ (
    .I0(basesoc_basesoc_adr[1]),
    .I1(core_bus_adr1[1]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0950_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3320_ (
    .I0(basesoc_basesoc_adr[2]),
    .I1(core_bus_adr1[2]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0951_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3321_ (
    .I0(i2c0_oe),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1653_[3]),
    .O(_0637_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3322_ (
    .I0(_1643_[0]),
    .I1(_1608_[1]),
    .O(_1653_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3323_ (
    .I0(_1600_[1]),
    .I1(_1642_[1]),
    .I2(_1600_[0]),
    .I3(_1641_[2]),
    .O(_1643_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3324_ (
    .I0(_1640_[0]),
    .I1(_1599_[0]),
    .O(_1641_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h01ff)
  ) _3325_ (
    .I0(basesoc_basesoc_adr[8]),
    .I1(basesoc_basesoc_adr[0]),
    .I2(basesoc_basesoc_adr[1]),
    .I3(_1598_[1]),
    .O(_1640_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb000)
  ) _3326_ (
    .I0(_1598_[0]),
    .I1(_1598_[1]),
    .I2(_1598_[2]),
    .I3(_1598_[3]),
    .O(_1599_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1fff)
  ) _3327_ (
    .I0(basesoc_basesoc_adr[2]),
    .I1(basesoc_basesoc_adr[3]),
    .I2(_1597_[2]),
    .I3(_1597_[3]),
    .O(_1598_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3328_ (
    .I0(basesoc_basesoc_adr[6]),
    .I1(basesoc_basesoc_adr[7]),
    .O(_1598_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3329_ (
    .I0(basesoc_basesoc_adr[9]),
    .I1(_1598_[1]),
    .I2(basesoc_basesoc_adr[10]),
    .O(_1642_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3330_ (
    .I0(basesoc_basesoc_adr[12]),
    .I1(basesoc_basesoc_adr[11]),
    .I2(_1598_[1]),
    .O(_1600_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3331_ (
    .I0(_1598_[1]),
    .I1(basesoc_basesoc_adr[13]),
    .O(_1600_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3332_ (
    .I0(_1598_[1]),
    .I1(_1606_[1]),
    .O(_1608_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3333_ (
    .I0(basesoc_basesoc_adr[3]),
    .I1(core_bus_adr1[3]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0952_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3334_ (
    .I0(basesoc_basesoc_adr[4]),
    .I1(core_bus_adr1[4]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0953_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3335_ (
    .I0(basesoc_basesoc_adr[5]),
    .I1(core_bus_adr1[5]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0954_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3336_ (
    .I0(basesoc_basesoc_adr[6]),
    .I1(core_bus_adr1[6]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0955_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3337_ (
    .I0(basesoc_basesoc_adr[7]),
    .I1(core_bus_adr1[7]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0956_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3338_ (
    .I0(basesoc_basesoc_adr[8]),
    .I1(core_bus_adr1[8]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0957_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3339_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[4]),
    .I1(core_sink_sink_payload_dq[4]),
    .I2(\UART.RST ),
    .I3(_1930_[3]),
    .O(_0091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3340_ (
    .I0(_1723_[1]),
    .I1(_1585_[0]),
    .I2(core_reg_rx_conv_converter_demux),
    .O(_1930_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3341_ (
    .I0(basesoc_basesoc_adr[9]),
    .I1(core_bus_adr1[9]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0958_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3342_ (
    .I0(basesoc_basesoc_adr[10]),
    .I1(core_bus_adr1[10]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0959_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _3343_ (
    .I0(basesoc_scratch_storage[10]),
    .I1(_1791_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3344_ (
    .I0(_1604_[0]),
    .I1(_1654_[1]),
    .O(_1655_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3345_ (
    .I0(_1599_[0]),
    .I1(_1601_[1]),
    .O(_1604_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3346_ (
    .I0(basesoc_basesoc_adr[1]),
    .I1(basesoc_basesoc_adr[8]),
    .I2(_1598_[1]),
    .I3(basesoc_basesoc_adr[0]),
    .O(_1601_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3347_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1600_[2]),
    .I3(_1637_[3]),
    .O(_1654_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _3348_ (
    .I0(basesoc_basesoc_adr[9]),
    .I1(basesoc_basesoc_adr[10]),
    .I2(_1598_[1]),
    .O(_1600_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _3349_ (
    .I0(basesoc_basesoc_adr[11]),
    .I1(basesoc_basesoc_adr[12]),
    .I2(_1598_[1]),
    .O(_1637_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3350_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [10]),
    .O(_1791_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _3351_ (
    .I0(i2c0_sda0),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1653_[3]),
    .O(_0638_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3352_ (
    .I0(basesoc_basesoc_adr[12]),
    .I1(core_bus_adr1[12]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0961_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3353_ (
    .I0(basesoc_timer_load_storage[16]),
    .I1(_1800_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3354_ (
    .I0(_1798_[0]),
    .I1(_1641_[2]),
    .O(_1799_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3355_ (
    .I0(_1780_[3]),
    .I1(_1608_[1]),
    .O(_1798_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3356_ (
    .I0(_1600_[1]),
    .I1(_1607_[1]),
    .I2(_1665_[3]),
    .O(_1780_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3357_ (
    .I0(_1598_[1]),
    .I1(basesoc_basesoc_adr[9]),
    .I2(basesoc_basesoc_adr[10]),
    .O(_1607_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3358_ (
    .I0(basesoc_basesoc_adr[11]),
    .I1(_1598_[1]),
    .I2(basesoc_basesoc_adr[12]),
    .O(_1665_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3359_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [16]),
    .O(_1800_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3360_ (
    .I0(basesoc_basesoc_adr[13]),
    .I1(core_bus_adr1[13]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0962_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3361_ (
    .I0(\UART.RST ),
    .I1(basesoc_ram_bus_ram_bus_ack),
    .I2(_1794_[2]),
    .O(_0161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3362_ (
    .I0(_1568_[0]),
    .I1(_1793_[1]),
    .O(_1794_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3363_ (
    .I0(_1566_[1]),
    .I1(_1792_[1]),
    .I2(_1792_[2]),
    .O(_1793_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3364_ (
    .I0(_1596_[0]),
    .I1(_1566_[0]),
    .O(_1792_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3365_ (
    .I0(_1568_[1]),
    .I1(_1568_[2]),
    .O(_1792_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3366_ (
    .I0(_1595_[2]),
    .I1(core_bus_adr1[14]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0963_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3367_ (
    .I0(basesoc_timer_load_storage[18]),
    .I1(_1799_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3368_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [18]),
    .O(_1799_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3369_ (
    .I0(_1595_[3]),
    .I1(core_bus_adr1[15]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0964_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3370_ (
    .I0(_1594_[0]),
    .I1(core_bus_adr1[16]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0965_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3371_ (
    .I0(_1594_[1]),
    .I1(core_bus_adr1[17]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0966_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3372_ (
    .I0(_1593_[0]),
    .I1(core_bus_adr1[18]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0967_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3373_ (
    .I0(_1593_[1]),
    .I1(core_bus_adr1[19]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0968_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3374_ (
    .I0(csr_bankarray_adr[2]),
    .I1(csr_bankarray_adr[0]),
    .O(_1306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3375_ (
    .I0(\UART.DOUT [3]),
    .I1(csr_bankarray_csrbank30_rx_data_w[3]),
    .I2(\UART.RST ),
    .I3(\UART.DOUT_VLD ),
    .O(_0882_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3376_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[4]),
    .I1(\UART.DOUT [4]),
    .I2(\UART.RST ),
    .I3(\UART.DOUT_VLD ),
    .O(_0883_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3377_ (
    .I0(basesoc_scratch_storage[15]),
    .I1(_1934_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3378_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [15]),
    .O(_1934_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3379_ (
    .I0(basesoc_scratch_storage[16]),
    .I1(_1800_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3380_ (
    .I0(_1564_[2]),
    .I1(core_bus_adr1[22]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0971_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3381_ (
    .I0(_1564_[0]),
    .I1(core_bus_adr1[23]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0972_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3382_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[10]),
    .I1(_1791_[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0627_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3383_ (
    .I0(_1662_[0]),
    .I1(_1912_[1]),
    .O(_1913_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3384_ (
    .I0(csr_bankarray_adr[3]),
    .I1(_1609_[2]),
    .I2(_1640_[0]),
    .I3(csr_bankarray_adr[2]),
    .O(_1662_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3385_ (
    .I0(_1598_[0]),
    .I1(_1598_[3]),
    .O(_1609_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3386_ (
    .I0(_1600_[1]),
    .I1(_1600_[0]),
    .I2(_1608_[1]),
    .I3(_1638_[2]),
    .O(_1912_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3387_ (
    .I0(basesoc_basesoc_adr[10]),
    .I1(basesoc_basesoc_adr[9]),
    .I2(_1598_[1]),
    .O(_1638_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3388_ (
    .I0(_1564_[1]),
    .I1(core_bus_adr1[24]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0973_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3389_ (
    .I0(_1564_[3]),
    .I1(core_bus_adr1[25]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0974_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3390_ (
    .I0(_1566_[1]),
    .I1(core_bus_adr1[26]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0975_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3391_ (
    .I0(_1566_[0]),
    .I1(core_bus_adr1[27]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0976_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3392_ (
    .I0(_1565_[0]),
    .I1(core_bus_adr1[28]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0977_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3393_ (
    .I0(_1565_[1]),
    .I1(core_bus_adr1[29]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0978_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3394_ (
    .I0(_1908_[0]),
    .I1(\UART.os_clk_divider_ias.n31_o [2]),
    .O(_0117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3395_ (
    .I0(\UART.os_clk_divider_ias.clk_div_cnt_mark ),
    .I1(\UART.RST ),
    .O(_1908_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3396_ (
    .I0(\UART.os_clk_divider_ias.clk_div_cnt [0]),
    .I1(\UART.os_clk_divider_ias.clk_div_cnt [1]),
    .I2(\UART.os_clk_divider_ias.clk_div_cnt [3]),
    .I3(\UART.os_clk_divider_ias.clk_div_cnt [2]),
    .O(\UART.os_clk_divider_ias.clk_div_cnt_mark )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _3397_ (
    .I0(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 ),
    .I1(\VexRiscv.execute_arbitration_isStuck ),
    .I2(_1803_[2]),
    .O(_0979_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3398_ (
    .I0(_1802_[0]),
    .I1(_1646_[3]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ),
    .I3(\VexRiscv.CsrPlugin_interrupt_valid ),
    .O(_1803_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3399_ (
    .I0(_1801_[0]),
    .I1(_1669_[2]),
    .O(_1802_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _3400_ (
    .I0(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .I1(_1633_[1]),
    .O(\VexRiscv.execute_arbitration_isStuck )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3401_ (
    .I0(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 ),
    .I1(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 ),
    .I2(_1809_[2]),
    .I3(_1803_[2]),
    .O(_0980_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3402_ (
    .I0(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ),
    .I2(\VexRiscv.CsrPlugin_interrupt_valid ),
    .O(_1809_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _3403_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_1748_[1]),
    .I2(_1804_[2]),
    .I3(_1646_[3]),
    .O(_0981_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3404_ (
    .I0(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .I1(_1729_[0]),
    .O(_1804_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _3405_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_1 ),
    .I1(_1701_[1]),
    .I2(_1669_[2]),
    .O(_1748_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _3406_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_2380_[1]),
    .I2(_2380_[2]),
    .I3(_1646_[3]),
    .O(_0982_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3407_ (
    .I0(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .I1(_2062_[1]),
    .O(_2380_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3408_ (
    .I0(\VexRiscv._zz_when ),
    .I1(_1591_[2]),
    .O(_2062_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3409_ (
    .I0(_1747_[2]),
    .I1(\VexRiscv.execute_arbitration_isValid ),
    .O(_2380_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3410_ (
    .I0(_1701_[1]),
    .I1(_1669_[2]),
    .O(_1747_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _3411_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[13]),
    .I2(_1776_[2]),
    .I3(\UART.RST ),
    .O(_0614_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3412_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[13]),
    .O(_1776_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _3413_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_2380_[1]),
    .I2(_2392_[2]),
    .I3(_1646_[3]),
    .O(_0983_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3414_ (
    .I0(\VexRiscv.decode_arbitration_isStuck ),
    .I1(_1802_[0]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ),
    .O(_2392_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3415_ (
    .I0(_1803_[2]),
    .I1(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 ),
    .O(_0984_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3416_ (
    .I0(\VexRiscv.CsrPlugin_mie_MEIE ),
    .I1(\VexRiscv.CsrPlugin_mip_MEIP ),
    .O(\VexRiscv._zz_when_CsrPlugin_l1302_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3417_ (
    .I0(_1588_[0]),
    .I1(_2375_[1]),
    .I2(_1646_[3]),
    .O(_0985_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _3418_ (
    .I0(\VexRiscv.CsrPlugin_mie_MSIE ),
    .I1(\VexRiscv.CsrPlugin_mip_MSIP ),
    .I2(\VexRiscv._zz_when_CsrPlugin_l1302_2 ),
    .I3(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .O(_2375_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _3419_ (
    .I0(_1567_[1]),
    .I1(_1677_[0]),
    .I2(_1726_[2]),
    .I3(_1646_[3]),
    .O(_0986_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _3420_ (
    .I0(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .I1(_1625_[1]),
    .I2(_1669_[2]),
    .I3(\VexRiscv.dBusWishbone_CYC ),
    .O(_1726_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _3421_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]),
    .I1(_1806_[1]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0987_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3422_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_1624_[2]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ),
    .O(_1646_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha0cf)
  ) _3423_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I1(_1805_[1]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [0]),
    .O(_1806_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _3424_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [0]),
    .I2(_1789_[2]),
    .I3(_1789_[3]),
    .O(_1805_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3425_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I1(\VexRiscv.CsrPlugin_mcause_exceptionCode [0]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I3(\VexRiscv.CsrPlugin_mtval [0]),
    .O(_1789_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h07ff)
  ) _3426_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_4032 ),
    .I1(\VexRiscv.externalInterruptArray_regNext [0]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]),
    .O(_1789_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3a00)
  ) _3427_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]),
    .I1(_1808_[1]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0988_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha0cf)
  ) _3428_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I1(_1807_[1]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [1]),
    .O(_1808_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _3429_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [1]),
    .I2(_1790_[2]),
    .I3(_1790_[3]),
    .O(_1807_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3430_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I1(\VexRiscv.CsrPlugin_mcause_exceptionCode [1]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I3(\VexRiscv.CsrPlugin_mtval [1]),
    .O(_1790_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h07ff)
  ) _3431_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_4032 ),
    .I1(\VexRiscv.externalInterruptArray_regNext [1]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]),
    .O(_1790_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3432_ (
    .I0(_2034_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [2]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _3433_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [2]),
    .I2(_1810_[2]),
    .I3(_1810_[3]),
    .O(_2034_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3434_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I1(\VexRiscv.CsrPlugin_mcause_exceptionCode [2]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I3(\VexRiscv.CsrPlugin_mtval [2]),
    .O(_1810_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h07ff)
  ) _3435_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_4032 ),
    .I1(\VexRiscv.externalInterruptArray_regNext [2]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]),
    .O(_1810_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haf0c)
  ) _3436_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .I1(\VexRiscv.decode_to_execute_RS1 [2]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_SRC1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3437_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0989_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3438_ (
    .I0(_1898_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [3]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3439_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [3]),
    .I2(\VexRiscv.CsrPlugin_mepc [3]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1897_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3440_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_836 ),
    .I1(\VexRiscv.CsrPlugin_mip_MSIP ),
    .I2(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I3(\VexRiscv.CsrPlugin_mcause_exceptionCode [3]),
    .O(_1897_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _3441_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .I1(\VexRiscv.decode_to_execute_RS1 [3]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_SRC1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3442_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0990_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3443_ (
    .I0(_2401_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [4]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3444_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [4]),
    .I2(_2400_[2]),
    .O(_2401_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3445_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [4]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2400_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _3446_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .I1(\VexRiscv.decode_to_execute_RS1 [4]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(\VexRiscv._zz_execute_SRC1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3447_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0991_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3448_ (
    .I0(_2036_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [5]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3449_ (
    .I0(_1754_[0]),
    .I1(\VexRiscv.decode_to_execute_RS1 [5]),
    .O(\VexRiscv._zz_execute_SRC1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3450_ (
    .I0(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .I1(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .O(_1754_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3451_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [5]),
    .I2(_1812_[2]),
    .O(_2036_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3452_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [5]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1812_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3453_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0992_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _3454_ (
    .I0(basesoc_scratch_storage[18]),
    .I1(_1799_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3455_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(_1349_[3]),
    .O(_0167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3456_ (
    .I0(\UART_1.DOUT [7]),
    .I1(csr_bankarray_csrbank29_rx_data_w[7]),
    .I2(\UART.RST ),
    .I3(\UART_1.DOUT_VLD ),
    .O(_0863_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _3457_ (
    .I0(uart_ice40_rx_trigger_d),
    .I1(\UART_1.DOUT_VLD ),
    .I2(_1813_[2]),
    .I3(\UART.RST ),
    .O(_0864_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3458_ (
    .I0(uart_ice40_pending_re),
    .I1(uart_ice40_pending_r),
    .I2(csr_bankarray_csrbank29_ev_pending_w),
    .O(_1813_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3459_ (
    .I0(\UART.RST ),
    .I1(_1639_[0]),
    .I2(_1771_[0]),
    .O(_0865_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3460_ (
    .I0(_1770_[0]),
    .I1(_1608_[1]),
    .O(_1771_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3461_ (
    .I0(_1642_[1]),
    .I1(_1600_[1]),
    .I2(_1607_[2]),
    .O(_1770_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3462_ (
    .I0(_1598_[1]),
    .I1(basesoc_basesoc_adr[11]),
    .I2(basesoc_basesoc_adr[12]),
    .O(_1607_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3463_ (
    .I0(csr_bankarray_adr[3]),
    .I1(_1601_[1]),
    .I2(_1609_[2]),
    .I3(csr_bankarray_adr[2]),
    .O(_1639_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3464_ (
    .I0(\UART_1.DIN [0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1772_[3]),
    .O(_0866_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3465_ (
    .I0(_1771_[0]),
    .I1(_1641_[2]),
    .O(_1772_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3466_ (
    .I0(basesoc_timer_value[27]),
    .I1(basesoc_timer_value_status[27]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0339_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3467_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[6]),
    .I1(core_sink_sink_payload_dq[6]),
    .I2(\UART.RST ),
    .I3(_1815_[3]),
    .O(_0511_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3468_ (
    .I0(_1724_[1]),
    .I1(core_dat_rx_conv_converter_demux[1]),
    .I2(core_dat_rx_conv_converter_demux[0]),
    .O(_1815_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3469_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[3]),
    .I1(core_sink_sink_payload_dq[3]),
    .I2(\UART.RST ),
    .I3(_1815_[3]),
    .O(_0508_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3470_ (
    .I0(_2142_[1]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [6]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3471_ (
    .I0(_1754_[0]),
    .I1(\VexRiscv.decode_to_execute_RS1 [6]),
    .O(\VexRiscv._zz_execute_SRC1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3472_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [6]),
    .I2(_2141_[2]),
    .O(_2142_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3473_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [6]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2141_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3474_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0993_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3475_ (
    .I0(basesoc_timer_reload_storage[17]),
    .I1(_1655_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3476_ (
    .I0(_1798_[0]),
    .I1(_1604_[0]),
    .O(_1816_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3477_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [17]),
    .O(_1655_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3478_ (
    .I0(_2058_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [7]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3479_ (
    .I0(_1754_[0]),
    .I1(\VexRiscv.decode_to_execute_RS1 [7]),
    .O(\VexRiscv._zz_execute_SRC1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _3480_ (
    .I0(\VexRiscv.CsrPlugin_mstatus_MPIE ),
    .I1(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .I2(_2057_[2]),
    .I3(_2057_[3]),
    .O(_2058_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3481_ (
    .I0(\VexRiscv.CsrPlugin_mtval [7]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I2(\VexRiscv.CsrPlugin_mie_MTIE ),
    .I3(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .O(_2057_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3482_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [7]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2057_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3483_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0994_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3484_ (
    .I0(_1918_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [8]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3485_ (
    .I0(_1754_[0]),
    .I1(\VexRiscv.decode_to_execute_RS1 [8]),
    .O(\VexRiscv._zz_execute_SRC1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3486_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [8]),
    .I2(_1917_[2]),
    .O(_1918_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3487_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [8]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1917_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3488_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0995_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3489_ (
    .I0(_1818_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [9]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3490_ (
    .I0(_1754_[0]),
    .I1(\VexRiscv.decode_to_execute_RS1 [9]),
    .O(\VexRiscv._zz_execute_SRC1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3491_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [9]),
    .I2(_1817_[2]),
    .O(_1818_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3492_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [9]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1817_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3493_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0996_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3494_ (
    .I0(_2451_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [10]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3495_ (
    .I0(_1754_[0]),
    .I1(\VexRiscv.decode_to_execute_RS1 [10]),
    .O(\VexRiscv._zz_execute_SRC1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3496_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [10]),
    .I2(_2329_[2]),
    .O(_2451_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3497_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [10]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2329_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3498_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0997_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3499_ (
    .I0(_1820_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [12]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3500_ (
    .I0(_1819_[0]),
    .I1(_1819_[1]),
    .O(_1820_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3501_ (
    .I0(\VexRiscv.CsrPlugin_mepc [12]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I2(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .I3(\VexRiscv.CsrPlugin_mstatus_MPP [1]),
    .O(_1819_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3502_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [12]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1819_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3503_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [12]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3504_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0999_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3505_ (
    .I0(_1822_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [13]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3506_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [13]),
    .I2(_1821_[2]),
    .O(_1822_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3507_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [13]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1821_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3508_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [13]),
    .I1(\VexRiscv.switch_Misc_l232_2 ),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3509_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3510_ (
    .I0(_2068_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [15]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3511_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [15]),
    .I2(_1823_[2]),
    .O(_2068_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3512_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [15]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1823_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3513_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .I1(\VexRiscv.decode_to_execute_RS1 [15]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3514_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3515_ (
    .I0(_2042_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [14]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3516_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [14]),
    .I2(_2041_[2]),
    .O(_2042_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3517_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [14]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2041_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3518_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .I1(\VexRiscv.decode_to_execute_RS1 [14]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3519_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3520_ (
    .I0(_2061_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [16]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3521_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [16]),
    .I2(_2056_[2]),
    .O(_2061_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3522_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [16]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2056_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3523_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .I1(\VexRiscv.decode_to_execute_RS1 [16]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3524_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3525_ (
    .I0(_1825_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [18]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3526_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [18]),
    .I2(_1824_[2]),
    .O(_1825_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3527_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [18]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1824_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3528_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .I1(\VexRiscv.decode_to_execute_RS1 [18]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3529_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3530_ (
    .I0(_2064_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [19]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3531_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [19]),
    .I2(_2060_[2]),
    .O(_2064_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3532_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [19]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2060_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3533_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .I1(\VexRiscv.decode_to_execute_RS1 [19]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3534_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3535_ (
    .I0(basesoc_timer_value_status[26]),
    .I1(basesoc_timer_value[26]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0338_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _3536_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]),
    .I1(\VexRiscv.CsrPlugin_hadException ),
    .O(_0124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3537_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[3]),
    .I1(core_sink_sink_payload_dq[3]),
    .I2(\UART.RST ),
    .I3(_1930_[3]),
    .O(_0090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _3538_ (
    .I0(_1849_[0]),
    .I1(core_cycles[5]),
    .I2(_2328_[2]),
    .I3(\UART.RST ),
    .O(_0500_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _3539_ (
    .I0(core_state[0]),
    .I1(_1848_[1]),
    .I2(_1848_[2]),
    .O(_1849_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he000)
  ) _3540_ (
    .I0(core_state[1]),
    .I1(_1844_[1]),
    .I2(_1826_[0]),
    .I3(_1844_[3]),
    .O(_1848_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3541_ (
    .I0(core_cmd_tx_conv_converter_mux[1]),
    .I1(_1706_[1]),
    .I2(core_cmd_tx_conv_converter_mux[0]),
    .I3(core_cmd_tx_conv_converter_mux[2]),
    .O(_1707_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3542_ (
    .I0(_1562_[0]),
    .I1(_1705_[1]),
    .O(_1706_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3543_ (
    .I0(_1562_[0]),
    .I1(_1584_[1]),
    .I2(_1584_[2]),
    .I3(_1584_[0]),
    .O(_1841_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3544_ (
    .I0(_1585_[0]),
    .I1(_1606_[1]),
    .O(_1841_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3545_ (
    .I0(_1840_[0]),
    .I1(core_state[0]),
    .I2(core_state[1]),
    .I3(core_state[2]),
    .O(_1842_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3546_ (
    .I0(core_cycles[2]),
    .I1(_1839_[1]),
    .I2(core_cycles[3]),
    .I3(_1839_[3]),
    .O(_1840_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3547_ (
    .I0(core_cycles[5]),
    .I1(core_cycles[4]),
    .I2(core_cycles[7]),
    .I3(core_cycles[6]),
    .O(_1839_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3548_ (
    .I0(core_cycles[1]),
    .I1(core_cycles[0]),
    .O(_1839_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3549_ (
    .I0(_1585_[1]),
    .I1(_1775_[1]),
    .O(_1844_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3eff)
  ) _3550_ (
    .I0(_1562_[0]),
    .I1(core_state[0]),
    .I2(core_state[2]),
    .I3(core_state[1]),
    .O(_1826_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _3551_ (
    .I0(_1631_[1]),
    .I1(core_dat_rx_conv_converter_source_valid),
    .O(_1846_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _3552_ (
    .I0(_1707_[0]),
    .I1(_1705_[1]),
    .I2(_1707_[2]),
    .O(_1845_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3553_ (
    .I0(_1826_[0]),
    .I1(_1355_[5]),
    .O(_2328_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3554_ (
    .I0(_2321_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [21]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3555_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [21]),
    .I2(_1855_[2]),
    .O(_2321_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3556_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [21]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1855_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3557_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .I1(\VexRiscv.decode_to_execute_RS1 [21]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3558_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3559_ (
    .I0(basesoc_timer_reload_storage[16]),
    .I1(_1800_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3560_ (
    .I0(_1871_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [22]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3561_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [22]),
    .I2(_1773_[2]),
    .O(_1871_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3562_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [22]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1773_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3563_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .I1(\VexRiscv.decode_to_execute_RS1 [22]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3564_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3565_ (
    .I0(_1827_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [23]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3566_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [23]),
    .I2(_1756_[2]),
    .O(_1827_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3567_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [23]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1756_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3568_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .I1(\VexRiscv.decode_to_execute_RS1 [23]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3569_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3570_ (
    .I0(_2146_[1]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [24]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3571_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [24]),
    .I2(_1828_[2]),
    .O(_2146_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3572_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [24]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1828_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3573_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .I1(\VexRiscv.decode_to_execute_RS1 [24]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3574_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3575_ (
    .I0(_2313_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [25]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3576_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [25]),
    .I2(_2312_[2]),
    .O(_2313_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3577_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [25]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2312_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3578_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .I1(\VexRiscv.decode_to_execute_RS1 [25]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3579_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3580_ (
    .I0(_2049_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [26]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3581_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [26]),
    .I2(_2048_[2]),
    .O(_2049_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3582_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [26]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2048_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3583_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .I1(\VexRiscv.decode_to_execute_RS1 [26]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3584_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3585_ (
    .I0(_1833_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [27]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3586_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [27]),
    .I2(_1832_[2]),
    .O(_1833_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3587_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [27]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1832_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3588_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .I1(\VexRiscv.decode_to_execute_RS1 [27]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3589_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3590_ (
    .I0(_1915_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [28]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3591_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [28]),
    .I2(_1914_[2]),
    .O(_1915_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3592_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [28]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1914_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3593_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .I1(\VexRiscv.decode_to_execute_RS1 [28]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3594_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3595_ (
    .I0(_1835_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [29]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3596_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [29]),
    .I2(_1834_[2]),
    .O(_1835_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3597_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [29]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1834_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3598_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .I1(\VexRiscv.decode_to_execute_RS1 [29]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3599_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3600_ (
    .I0(_2147_[1]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [30]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3601_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [30]),
    .I2(_1836_[2]),
    .O(_2147_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3602_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [30]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1836_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _3603_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .I1(\VexRiscv.decode_to_execute_RS1 [30]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3604_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _3605_ (
    .I0(_1849_[0]),
    .I1(core_cycles[4]),
    .I2(_2358_[2]),
    .I3(\UART.RST ),
    .O(_0499_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3606_ (
    .I0(_1826_[0]),
    .I1(_1355_[4]),
    .O(_2358_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _3607_ (
    .I0(_1728_[0]),
    .I1(\VexRiscv.iBusWishbone_CYC ),
    .O(\VexRiscv.IBusSimplePlugin_cmd_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _3608_ (
    .I0(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .I1(_1750_[2]),
    .I2(_1646_[3]),
    .O(_1019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3609_ (
    .I0(_1699_[1]),
    .I1(_1749_[1]),
    .I2(_1749_[2]),
    .I3(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .O(_1750_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _3610_ (
    .I0(_1698_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid ),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(_1699_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3611_ (
    .I0(_1748_[0]),
    .I1(_1748_[1]),
    .I2(_1748_[2]),
    .O(_1749_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _3612_ (
    .I0(\VexRiscv.CsrPlugin_exceptionPendings_0 ),
    .I1(_1747_[1]),
    .I2(_1747_[2]),
    .O(_1748_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3613_ (
    .I0(_1729_[0]),
    .I1(\VexRiscv.CsrPlugin_exception ),
    .I2(_1591_[2]),
    .I3(\VexRiscv.IBusSimplePlugin_fetchPc_booted ),
    .O(_1748_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3614_ (
    .I0(\VexRiscv.IBusSimplePlugin_pending_value [0]),
    .I1(\VexRiscv.IBusSimplePlugin_pending_value [2]),
    .I2(\VexRiscv.IBusSimplePlugin_pending_value [1]),
    .O(_1749_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _3615_ (
    .I0(_1645_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [31]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3616_ (
    .I0(_1644_[0]),
    .I1(_1644_[1]),
    .O(_1645_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3617_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .I1(\VexRiscv.CsrPlugin_mcause_interrupt ),
    .I2(\VexRiscv.CsrPlugin_mepc [31]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1644_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3618_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [31]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1644_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3619_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [31]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3620_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _3621_ (
    .I0(_1750_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_fetchPc_inc ),
    .I2(_1750_[2]),
    .I3(_1646_[3]),
    .O(_1020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3622_ (
    .I0(_1699_[1]),
    .I1(_1592_[2]),
    .O(_1750_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3623_ (
    .I0(\VexRiscv.execute_to_memory_BRANCH_DO ),
    .I1(\VexRiscv.memory_arbitration_isValid ),
    .I2(_1591_[2]),
    .O(_1592_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3624_ (
    .I0(_2454_[0]),
    .I1(_1415_[0]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3625_ (
    .I0(_1838_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]),
    .I2(_1591_[2]),
    .O(_2454_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3626_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [0]),
    .I1(\VexRiscv.CsrPlugin_mepc [2]),
    .I2(_1590_[2]),
    .O(_1838_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3627_ (
    .I0(_1589_[0]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [28]),
    .O(_1590_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3628_ (
    .I0(\VexRiscv._zz_writeBack_ENV_CTRL [1]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [29]),
    .I2(\VexRiscv.lastStageIsFiring ),
    .I3(\VexRiscv._zz_writeBack_ENV_CTRL [0]),
    .O(_1589_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3629_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [2]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [2]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3630_ (
    .I0(_1592_[2]),
    .I1(_1699_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_fetchPc_booted ),
    .O(_1700_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _3631_ (
    .I0(_1849_[0]),
    .I1(core_cycles[3]),
    .I2(_1849_[2]),
    .I3(\UART.RST ),
    .O(_0498_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3632_ (
    .I0(_1826_[0]),
    .I1(_1355_[3]),
    .O(_1849_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3633_ (
    .I0(_2150_[0]),
    .I1(_1415_[1]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3634_ (
    .I0(_2149_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]),
    .I2(_1591_[2]),
    .O(_2150_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3635_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [1]),
    .I1(\VexRiscv.CsrPlugin_mepc [3]),
    .I2(_1590_[2]),
    .O(_2149_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3636_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [3]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [3]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3637_ (
    .I0(_1851_[0]),
    .I1(_1415_[2]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3638_ (
    .I0(_1850_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]),
    .I2(_1591_[2]),
    .O(_1851_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3639_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [2]),
    .I1(\VexRiscv.CsrPlugin_mepc [4]),
    .I2(_1590_[2]),
    .O(_1850_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3640_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [4]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [4]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3641_ (
    .I0(_2331_[0]),
    .I1(_1415_[3]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3642_ (
    .I0(_2330_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]),
    .I2(_1591_[2]),
    .O(_2331_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3643_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [3]),
    .I1(\VexRiscv.CsrPlugin_mepc [5]),
    .I2(_1590_[2]),
    .O(_2330_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3644_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [5]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [5]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3645_ (
    .I0(_2391_[0]),
    .I1(_1415_[4]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3646_ (
    .I0(_2155_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]),
    .I2(_1591_[2]),
    .O(_2391_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3647_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [4]),
    .I1(\VexRiscv.CsrPlugin_mepc [6]),
    .I2(_1590_[2]),
    .O(_2155_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3648_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [6]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [6]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _3649_ (
    .I0(_1849_[0]),
    .I1(core_cycles[2]),
    .I2(_1852_[2]),
    .I3(\UART.RST ),
    .O(_0497_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3650_ (
    .I0(_1826_[0]),
    .I1(_1355_[2]),
    .O(_1852_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _3651_ (
    .I0(_1849_[0]),
    .I1(core_cycles[1]),
    .I2(_2325_[2]),
    .I3(\UART.RST ),
    .O(_0496_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3652_ (
    .I0(_1826_[0]),
    .I1(_1355_[1]),
    .O(_2325_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3653_ (
    .I0(core_cmd_tx_conv_converter_mux[1]),
    .I1(_2284_[1]),
    .I2(\UART.RST ),
    .I3(_1706_[1]),
    .O(_0493_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _3654_ (
    .I0(core_cmd_tx_conv_converter_mux[1]),
    .I1(core_cmd_tx_conv_converter_mux[0]),
    .I2(core_cmd_tx_conv_converter_mux[2]),
    .I3(_1392_[1]),
    .O(_2284_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3655_ (
    .I0(_1854_[0]),
    .I1(_1415_[6]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3656_ (
    .I0(_1853_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]),
    .I2(_1591_[2]),
    .O(_1854_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3657_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [6]),
    .I1(\VexRiscv.CsrPlugin_mepc [8]),
    .I2(_1590_[2]),
    .O(_1853_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3658_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [8]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [8]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3659_ (
    .I0(_2394_[0]),
    .I1(_1415_[7]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3660_ (
    .I0(_2393_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]),
    .I2(_1591_[2]),
    .O(_2394_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3661_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [7]),
    .I1(\VexRiscv.CsrPlugin_mepc [9]),
    .I2(_1590_[2]),
    .O(_2393_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3662_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [9]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [9]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3663_ (
    .I0(_2140_[0]),
    .I1(_1415_[8]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3664_ (
    .I0(_2139_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]),
    .I2(_1591_[2]),
    .O(_2140_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3665_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [8]),
    .I1(\VexRiscv.CsrPlugin_mepc [10]),
    .I2(_1590_[2]),
    .O(_2139_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3666_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [10]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [10]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3667_ (
    .I0(_1857_[0]),
    .I1(_1415_[9]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3668_ (
    .I0(_1856_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]),
    .I2(_1591_[2]),
    .O(_1857_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3669_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [9]),
    .I1(\VexRiscv.CsrPlugin_mepc [11]),
    .I2(_1590_[2]),
    .O(_1856_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3670_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [11]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [11]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3671_ (
    .I0(_2382_[0]),
    .I1(_1415_[10]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3672_ (
    .I0(_2381_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]),
    .I2(_1591_[2]),
    .O(_2382_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3673_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [10]),
    .I1(\VexRiscv.CsrPlugin_mepc [12]),
    .I2(_1590_[2]),
    .O(_2381_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3674_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [12]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [12]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3675_ (
    .I0(_2340_[0]),
    .I1(_1415_[11]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3676_ (
    .I0(_2323_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]),
    .I2(_1591_[2]),
    .O(_2340_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3677_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [11]),
    .I1(\VexRiscv.CsrPlugin_mepc [13]),
    .I2(_1590_[2]),
    .O(_2323_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3678_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [13]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [13]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3679_ (
    .I0(core_cmd_tx_conv_converter_mux[0]),
    .I1(_1858_[1]),
    .I2(\UART.RST ),
    .I3(_1706_[1]),
    .O(_0492_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _3680_ (
    .I0(core_cmd_tx_conv_converter_mux[1]),
    .I1(core_cmd_tx_conv_converter_mux[0]),
    .I2(core_cmd_tx_conv_converter_mux[2]),
    .I3(_1392_[0]),
    .O(_1858_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3681_ (
    .I0(basesoc_timer_value_status[25]),
    .I1(basesoc_timer_value[25]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0337_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3682_ (
    .I0(_1592_[0]),
    .I1(_1415_[12]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3683_ (
    .I0(_1591_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]),
    .I2(_1591_[2]),
    .O(_1592_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3684_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [12]),
    .I1(\VexRiscv.CsrPlugin_mepc [14]),
    .I2(_1590_[2]),
    .O(_1591_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3685_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [14]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [14]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3686_ (
    .I0(_1908_[0]),
    .I1(\UART.os_clk_divider_ias.n31_o [1]),
    .O(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3687_ (
    .I0(basesoc_timer_reload_storage[15]),
    .I1(_1934_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3688_ (
    .I0(_1860_[0]),
    .I1(_1415_[13]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3689_ (
    .I0(_1859_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]),
    .I2(_1591_[2]),
    .O(_1860_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3690_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [13]),
    .I1(\VexRiscv.CsrPlugin_mepc [15]),
    .I2(_1590_[2]),
    .O(_1859_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3691_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [15]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [15]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _3692_ (
    .I0(_1862_[0]),
    .I1(core_bus_sel1[1]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0488_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _3693_ (
    .I0(\VexRiscv.dBus_cmd_halfPipe_payload_address [1]),
    .I1(_1636_[1]),
    .I2(_1606_[1]),
    .O(_1862_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3694_ (
    .I0(\VexRiscv.dBus_cmd_halfPipe_payload_address [0]),
    .I1(\VexRiscv.dBus_cmd_halfPipe_payload_size [0]),
    .I2(\VexRiscv.dBus_cmd_halfPipe_payload_size [1]),
    .O(_1636_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3695_ (
    .I0(_2416_[0]),
    .I1(_1415_[14]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3696_ (
    .I0(_2415_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]),
    .I2(_1591_[2]),
    .O(_2416_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3697_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [14]),
    .I1(\VexRiscv.CsrPlugin_mepc [16]),
    .I2(_1590_[2]),
    .O(_2415_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3698_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [16]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [16]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3699_ (
    .I0(_2335_[0]),
    .I1(_1415_[15]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3700_ (
    .I0(_2334_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]),
    .I2(_1591_[2]),
    .O(_2335_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3701_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [15]),
    .I1(\VexRiscv.CsrPlugin_mepc [17]),
    .I2(_1590_[2]),
    .O(_2334_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3702_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [17]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [17]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3703_ (
    .I0(_1864_[0]),
    .I1(_1415_[17]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3704_ (
    .I0(_1863_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]),
    .I2(_1591_[2]),
    .O(_1864_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3705_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [17]),
    .I1(\VexRiscv.CsrPlugin_mepc [19]),
    .I2(_1590_[2]),
    .O(_1863_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3706_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [19]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [19]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3707_ (
    .I0(_2420_[0]),
    .I1(_1415_[18]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3708_ (
    .I0(_2338_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]),
    .I2(_1591_[2]),
    .O(_2420_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3709_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [18]),
    .I1(\VexRiscv.CsrPlugin_mepc [20]),
    .I2(_1590_[2]),
    .O(_2338_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3710_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [20]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [20]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3711_ (
    .I0(_2379_[0]),
    .I1(_1415_[20]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3712_ (
    .I0(_2378_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]),
    .I2(_1591_[2]),
    .O(_2379_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3713_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [20]),
    .I1(\VexRiscv.CsrPlugin_mepc [22]),
    .I2(_1590_[2]),
    .O(_2378_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3714_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [22]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [22]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3715_ (
    .I0(_1866_[0]),
    .I1(_1415_[19]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3716_ (
    .I0(_1865_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]),
    .I2(_1591_[2]),
    .O(_1866_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3717_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [19]),
    .I1(\VexRiscv.CsrPlugin_mepc [21]),
    .I2(_1590_[2]),
    .O(_1865_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3718_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [21]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [21]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3719_ (
    .I0(_2351_[0]),
    .I1(_1415_[21]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3720_ (
    .I0(_2350_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]),
    .I2(_1591_[2]),
    .O(_2351_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3721_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [21]),
    .I1(\VexRiscv.CsrPlugin_mepc [23]),
    .I2(_1590_[2]),
    .O(_2350_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3722_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [23]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [23]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3723_ (
    .I0(basesoc_timer_value_status[24]),
    .I1(basesoc_timer_value[24]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0336_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3724_ (
    .I0(_1869_[0]),
    .I1(_1415_[23]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3725_ (
    .I0(_1868_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]),
    .I2(_1591_[2]),
    .O(_1869_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3726_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [23]),
    .I1(\VexRiscv.CsrPlugin_mepc [25]),
    .I2(_1590_[2]),
    .O(_1868_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3727_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [25]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [25]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3728_ (
    .I0(basesoc_timer_reload_storage[14]),
    .I1(_1878_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3729_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [14]),
    .O(_1878_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3730_ (
    .I0(_1787_[0]),
    .I1(_1415_[24]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3731_ (
    .I0(_1786_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]),
    .I2(_1591_[2]),
    .O(_1787_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3732_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [24]),
    .I1(\VexRiscv.CsrPlugin_mepc [26]),
    .I2(_1590_[2]),
    .O(_1786_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3733_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [26]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [26]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3734_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [30]),
    .I1(core_bus_dat_w1[30]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0485_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3735_ (
    .I0(\UART.RST ),
    .I1(\UART.DOUT_VLD ),
    .O(_1253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3736_ (
    .I0(\UART.uart_tx_i.n257_o ),
    .I1(\UART.uart_tx_i.n250_o ),
    .O(_1829_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3737_ (
    .I0(\UART.uart_tx_i.n227_o ),
    .I1(\UART.uart_tx_i.n232_o ),
    .O(_1829_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3738_ (
    .I0(\UART.uart_tx_i.n237_o ),
    .I1(_1829_[1]),
    .I2(\UART.uart_tx_i.n245_o ),
    .I3(_1829_[3]),
    .O(_2031_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3739_ (
    .I0(_1831_[0]),
    .I1(_1415_[26]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3740_ (
    .I0(_1830_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]),
    .I2(_1591_[2]),
    .O(_1831_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3741_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [26]),
    .I1(\VexRiscv.CsrPlugin_mepc [28]),
    .I2(_1590_[2]),
    .O(_1830_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3742_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [28]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [28]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3743_ (
    .I0(_1650_[0]),
    .I1(_1415_[28]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3744_ (
    .I0(_1649_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]),
    .I2(_1591_[2]),
    .O(_1650_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3745_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [28]),
    .I1(\VexRiscv.CsrPlugin_mepc [30]),
    .I2(_1590_[2]),
    .O(_1649_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3746_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [30]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [30]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3747_ (
    .I0(_1774_[0]),
    .I1(_1774_[1]),
    .O(_1238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3748_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[13]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[13]),
    .O(_1774_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3749_ (
    .I0(_1599_[0]),
    .I1(_1599_[1]),
    .O(_1605_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3750_ (
    .I0(basesoc_basesoc_adr[0]),
    .I1(basesoc_basesoc_adr[8]),
    .I2(basesoc_basesoc_adr[1]),
    .I3(_1598_[1]),
    .O(_1599_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3751_ (
    .I0(_1662_[3]),
    .I1(_1600_[1]),
    .I2(_1600_[2]),
    .I3(_1637_[3]),
    .O(_1774_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h01ff)
  ) _3752_ (
    .I0(_1599_[1]),
    .I1(_1640_[0]),
    .I2(_1601_[1]),
    .I3(_1599_[0]),
    .O(_1662_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3753_ (
    .I0(_1648_[0]),
    .I1(_1415_[27]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3754_ (
    .I0(_1647_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]),
    .I2(_1591_[2]),
    .O(_1648_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3755_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [27]),
    .I1(\VexRiscv.CsrPlugin_mepc [29]),
    .I2(_1590_[2]),
    .O(_1647_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3756_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [29]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [29]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3757_ (
    .I0(_1872_[0]),
    .I1(_1774_[1]),
    .O(_1237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3758_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[14]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[14]),
    .O(_1872_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3759_ (
    .I0(_2445_[0]),
    .I1(_1415_[29]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _3760_ (
    .I0(_2444_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]),
    .I2(_1591_[2]),
    .O(_2445_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3761_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [29]),
    .I1(\VexRiscv.CsrPlugin_mepc [31]),
    .I2(_1590_[2]),
    .O(_2444_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3762_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [31]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [31]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3763_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[5]),
    .I1(\UART.DOUT [5]),
    .I2(\UART.RST ),
    .I3(\UART.DOUT_VLD ),
    .O(_0884_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3764_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[6]),
    .I1(\UART.DOUT [6]),
    .I2(\UART.RST ),
    .I3(\UART.DOUT_VLD ),
    .O(_0885_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3765_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[7]),
    .I1(\UART.DOUT [7]),
    .I2(\UART.RST ),
    .I3(\UART.DOUT_VLD ),
    .O(_0886_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _3766_ (
    .I0(uart_logging_rx_trigger_d),
    .I1(\UART.DOUT_VLD ),
    .I2(_2597_[2]),
    .I3(\UART.RST ),
    .O(_0887_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _3767_ (
    .I0(uart_logging_pending_re),
    .I1(uart_logging_pending_r),
    .I2(csr_bankarray_csrbank30_ev_pending_w),
    .O(_2597_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3768_ (
    .I0(\UART.RST ),
    .I1(_1639_[0]),
    .I2(_1610_[2]),
    .O(_0888_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3769_ (
    .I0(_1608_[0]),
    .I1(_1608_[1]),
    .O(_1610_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3770_ (
    .I0(_1600_[1]),
    .I1(_1607_[1]),
    .I2(_1607_[2]),
    .O(_1608_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3771_ (
    .I0(\UART.DIN [0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1961_[3]),
    .O(_0889_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3772_ (
    .I0(_1610_[2]),
    .I1(_1641_[2]),
    .O(_1961_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3773_ (
    .I0(\UART.DIN [1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1961_[3]),
    .O(_0890_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3774_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(basesoc_rx_data[3]),
    .O(_0170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3775_ (
    .I0(\UART.DIN [4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1961_[3]),
    .O(_0893_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3776_ (
    .I0(\UART.DIN [5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1961_[3]),
    .O(_0894_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3777_ (
    .I0(\UART.DIN [6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1961_[3]),
    .O(_0895_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3778_ (
    .I0(\UART.DIN [7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1961_[3]),
    .O(_0896_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3779_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[2]),
    .I1(\UART.DOUT [2]),
    .I2(\UART.RST ),
    .I3(\UART.DOUT_VLD ),
    .O(_0881_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3780_ (
    .I0(_2449_[0]),
    .I1(_1774_[1]),
    .O(_1236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3781_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[15]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[15]),
    .O(_2449_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3782_ (
    .I0(_2339_[0]),
    .I1(_1774_[1]),
    .O(_1229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3783_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[22]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[22]),
    .O(_2339_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3784_ (
    .I0(_2332_[0]),
    .I1(_1774_[1]),
    .O(_1228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3785_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[23]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[23]),
    .O(_2332_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3786_ (
    .I0(basesoc_scratch_storage[17]),
    .I1(_1655_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3787_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[16]),
    .I1(core_sink_sink_payload_dq[0]),
    .I2(\UART.RST ),
    .I3(_1725_[3]),
    .O(_0897_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3788_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[12]),
    .I1(_2151_[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0629_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3789_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [12]),
    .O(_2151_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3790_ (
    .I0(\UART_1.DIN [2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1772_[3]),
    .O(_0868_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3791_ (
    .I0(\UART_1.DIN [7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1772_[3]),
    .O(_0873_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3792_ (
    .I0(\UART.RST ),
    .I1(\UART_1.DOUT_VLD ),
    .O(_0874_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3793_ (
    .I0(\UART_1.DIN [3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1772_[3]),
    .O(_0869_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3794_ (
    .I0(\UART.uart_rx_i.n130_o ),
    .I1(_2072_[1]),
    .I2(\UART.uart_rx_i.n125_o ),
    .I3(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .O(\UART.uart_rx_i.n58_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3795_ (
    .I0(\UART.uart_rx_i.n135_o ),
    .I1(\UART.uart_rx_i.n117_o ),
    .I2(\UART.uart_rx_i.n112_o ),
    .O(_2072_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3796_ (
    .I0(\UART.uart_rx_i.n163_q [0]),
    .I1(_2371_[1]),
    .I2(\UART.RST ),
    .I3(\UART.uart_rx_i.n58_o ),
    .O(_0111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _3797_ (
    .I0(\UART.uart_rx_i.n163_q [1]),
    .I1(\UART.uart_rx_i.n163_q [0]),
    .I2(\UART.uart_rx_i.n163_q [2]),
    .I3(\UART.uart_rx_i.n62_o [0]),
    .O(_2371_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3798_ (
    .I0(\UART_1.DIN [4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1772_[3]),
    .O(_0870_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3799_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [28]),
    .I1(core_bus_dat_w1[28]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0483_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3800_ (
    .I0(_1611_[0]),
    .I1(\UART.RST ),
    .O(_0876_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3801_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank30_ev_enable0_w),
    .I2(_1610_[2]),
    .I3(_1610_[3]),
    .O(_1611_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3802_ (
    .I0(csr_bankarray_adr[3]),
    .I1(_1599_[1]),
    .I2(_1609_[2]),
    .I3(csr_bankarray_adr[2]),
    .O(_1610_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3803_ (
    .I0(_1861_[0]),
    .I1(\UART.RST ),
    .O(_0877_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3804_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(uart_logging_pending_r),
    .I2(_1610_[2]),
    .I3(_1639_[0]),
    .O(_1861_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3805_ (
    .I0(_2363_[0]),
    .I1(_1774_[1]),
    .O(_1221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3806_ (
    .I0(basesoc_bus_errors[30]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[30]),
    .O(_2363_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3807_ (
    .I0(\UART.RST ),
    .I1(_1605_[0]),
    .I2(_1610_[2]),
    .O(_0878_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3808_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[0]),
    .I1(\UART.DOUT [0]),
    .I2(\UART.RST ),
    .I3(\UART.DOUT_VLD ),
    .O(_0879_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3809_ (
    .I0(_2404_[0]),
    .I1(\UART.RST ),
    .O(_0666_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3810_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank20_out0_w),
    .I2(_1605_[0]),
    .I3(_1959_[3]),
    .O(_2404_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3811_ (
    .I0(_1600_[0]),
    .I1(_1600_[1]),
    .I2(_1608_[1]),
    .I3(_1600_[2]),
    .O(_1959_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3812_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [27]),
    .I1(core_bus_dat_w1[27]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0482_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3813_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [26]),
    .I1(core_bus_dat_w1[26]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0481_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3814_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [25]),
    .I1(core_bus_dat_w1[25]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0480_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3815_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [24]),
    .I1(core_bus_dat_w1[24]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0479_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3816_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [23]),
    .I1(core_bus_dat_w1[23]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0478_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3817_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [22]),
    .I1(core_bus_dat_w1[22]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0477_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3818_ (
    .I0(_2567_[0]),
    .I1(\UART.RST ),
    .O(_0667_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3819_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank21_oe0_w),
    .I2(_1641_[2]),
    .I3(_2395_[3]),
    .O(_2567_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3820_ (
    .I0(_1600_[0]),
    .I1(_1600_[1]),
    .I2(_1608_[1]),
    .I3(_1638_[2]),
    .O(_2395_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3821_ (
    .I0(_2396_[0]),
    .I1(\UART.RST ),
    .O(_0668_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3822_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank21_out0_w),
    .I2(_1605_[0]),
    .I3(_2395_[3]),
    .O(_2396_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3823_ (
    .I0(_2366_[0]),
    .I1(\UART.RST ),
    .O(_0669_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3824_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank22_out0_w),
    .I2(_2365_[2]),
    .I3(_1608_[1]),
    .O(_2366_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3825_ (
    .I0(_1641_[2]),
    .I1(_1642_[1]),
    .I2(_1600_[0]),
    .I3(_1600_[1]),
    .O(_2365_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _3826_ (
    .I0(csr_bankarray_csrbank8_ss_n0_w),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2452_[3]),
    .O(_0670_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3827_ (
    .I0(_1662_[0]),
    .I1(_1945_[1]),
    .O(_2452_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3828_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1600_[2]),
    .I3(_1665_[3]),
    .O(_1945_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3829_ (
    .I0(\spi_master.n28_o [0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1946_[3]),
    .O(_0671_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3830_ (
    .I0(_1641_[2]),
    .I1(_1945_[1]),
    .O(_1946_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3831_ (
    .I0(\spi_master.n28_o [1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1946_[3]),
    .O(_0672_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3832_ (
    .I0(\spi_master.n28_o [2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1946_[3]),
    .O(_0673_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3833_ (
    .I0(\spi_master.n28_o [3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1946_[3]),
    .O(_0674_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3834_ (
    .I0(\spi_master.n28_o [4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1946_[3]),
    .O(_0675_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3835_ (
    .I0(\spi_master.n28_o [5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1946_[3]),
    .O(_0676_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3836_ (
    .I0(\spi_master.n28_o [6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1946_[3]),
    .O(_0677_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3837_ (
    .I0(\spi_master.n28_o [7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1946_[3]),
    .O(_0678_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3838_ (
    .I0(_1752_[0]),
    .I1(\UART.RST ),
    .O(_0679_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3839_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank24_out0_w),
    .I2(_1722_[2]),
    .I3(_1608_[1]),
    .O(_1752_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3840_ (
    .I0(_1641_[2]),
    .I1(_1600_[1]),
    .I2(_1600_[2]),
    .I3(_1665_[3]),
    .O(_1722_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3841_ (
    .I0(csr_bankarray_csrbank25_out0_w[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1667_[3]),
    .O(_0680_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3842_ (
    .I0(_1666_[0]),
    .I1(_1608_[1]),
    .O(_1667_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3843_ (
    .I0(_1641_[2]),
    .I1(_1642_[1]),
    .I2(_1600_[1]),
    .I3(_1665_[3]),
    .O(_1666_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3844_ (
    .I0(csr_bankarray_csrbank25_out0_w[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1667_[3]),
    .O(_0681_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3845_ (
    .I0(csr_bankarray_csrbank25_out0_w[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1667_[3]),
    .O(_0682_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3846_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq[1]),
    .O(_0685_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3847_ (
    .I0(_1634_[0]),
    .I1(clockdomainsrenamer_state[1]),
    .I2(clockdomainsrenamer_state[0]),
    .O(_1635_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3848_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq[2]),
    .O(_0686_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3849_ (
    .I0(\UART.RST ),
    .I1(_2384_[3]),
    .O(_0684_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3850_ (
    .I0(_1945_[1]),
    .I1(_1662_[2]),
    .O(_2384_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3851_ (
    .I0(basesoc_basesoc_adr[8]),
    .I1(_1609_[2]),
    .I2(_1661_[2]),
    .O(_1662_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3852_ (
    .I0(csr_bankarray_adr[0]),
    .I1(csr_bankarray_adr[1]),
    .I2(_1598_[2]),
    .O(_1661_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3853_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq[3]),
    .O(_0687_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3854_ (
    .I0(csr_bankarray_csrbank25_out0_w[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1667_[3]),
    .O(_0683_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3855_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq[4]),
    .O(_0688_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _3856_ (
    .I0(basesoc_scratch_storage[20]),
    .I1(_2377_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3857_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [20]),
    .O(_2377_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3858_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [21]),
    .I1(core_bus_dat_w1[21]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0476_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3859_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [19]),
    .I1(core_bus_dat_w1[19]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0474_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3860_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_rwds_oe),
    .O(_0692_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3861_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq[7]),
    .O(_0691_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3862_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_rwds),
    .O(_0693_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3863_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq_oe),
    .O(_0694_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3864_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq[6]),
    .O(_0690_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3865_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq[0]),
    .O(_0695_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3866_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_sink_payload_dq[5]),
    .O(_0689_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3867_ (
    .I0(_1652_[0]),
    .I1(_2386_[1]),
    .O(_0696_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _3868_ (
    .I0(basesoc_rx_rx),
    .I1(basesoc_rx_rx_d),
    .I2(basesoc_rx_enable),
    .I3(\UART.RST ),
    .O(_2386_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _3869_ (
    .I0(basesoc_tx_sink_valid),
    .I1(basesoc_tx_enable),
    .I2(_1939_[2]),
    .I3(\UART.RST ),
    .O(_0697_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3870_ (
    .I0(_1938_[0]),
    .I1(basesoc_tx_tick),
    .I2(basesoc_tx_enable),
    .O(_1939_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3871_ (
    .I0(basesoc_tx_count[1]),
    .I1(basesoc_tx_count[2]),
    .I2(basesoc_tx_count[0]),
    .I3(basesoc_tx_count[3]),
    .O(_1938_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3872_ (
    .I0(\UART.RST ),
    .I1(_1792_[1]),
    .I2(_1566_[1]),
    .I3(_1792_[2]),
    .O(_2818_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3873_ (
    .I0(\UART.RST ),
    .I1(_1793_[1]),
    .O(_0698_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3874_ (
    .I0(\UART.RST ),
    .I1(_1568_[3]),
    .I2(_1792_[1]),
    .O(_0699_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3875_ (
    .I0(\UART.RST ),
    .I1(_1597_[2]),
    .O(_0700_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0708)
  ) _3876_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_phase[0]),
    .I2(\UART.RST ),
    .I3(syncfifo0_consume[0]),
    .O(_0701_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3877_ (
    .I0(\UART.RST ),
    .I1(\UART.n23_q ),
    .I2(_1874_[2]),
    .I3(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .O(_0110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3878_ (
    .I0(\UART.uart_rx_i.n117_o ),
    .I1(\UART.uart_rx_i.n112_o ),
    .I2(_1873_[2]),
    .I3(\UART.uart_rx_i.n135_o ),
    .O(_1874_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3879_ (
    .I0(\UART.uart_rx_i.n130_o ),
    .I1(\UART.uart_rx_i.n125_o ),
    .O(_1873_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3880_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(basesoc_rx_data[5]),
    .O(_0172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3881_ (
    .I0(_2169_[0]),
    .I1(_2405_[1]),
    .O(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3882_ (
    .I0(_1829_[3]),
    .I1(_2167_[1]),
    .I2(\UART.uart_tx_i.n227_o ),
    .O(_2169_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3883_ (
    .I0(\UART.uart_tx_i.n245_o ),
    .I1(\UART.uart_tx_i.n237_o ),
    .I2(\UART.uart_tx_i.n232_o ),
    .O(_2167_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _3884_ (
    .I0(_2168_[0]),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.n345_o [3]),
    .I2(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .I3(\UART.os_clk_divider_ias.div_mark ),
    .O(_2405_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3885_ (
    .I0(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .I2(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .I3(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .O(_2168_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3886_ (
    .I0(basesoc_timer_load_storage[29]),
    .I1(_2341_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3887_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [29]),
    .O(_2341_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _3888_ (
    .I0(basesoc_scratch_storage[21]),
    .I1(_2197_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3889_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [21]),
    .O(_2197_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3890_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(basesoc_rx_data[6]),
    .O(_0173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _3891_ (
    .I0(syncfifo0_level[2]),
    .I1(_2402_[1]),
    .I2(\UART.RST ),
    .I3(_2252_[3]),
    .O(_0705_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h78)
  ) _3892_ (
    .I0(_1635_[0]),
    .I1(hyperramsdrphy_phase[0]),
    .I2(_2221_[2]),
    .O(_2252_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1554)
  ) _3893_ (
    .I0(_1562_[0]),
    .I1(core_state[0]),
    .I2(core_state[1]),
    .I3(core_state[2]),
    .O(_2221_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3894_ (
    .I0(_1420_[2]),
    .I1(_1386_[2]),
    .I2(_2221_[2]),
    .O(_2402_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3895_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(basesoc_rx_data[7]),
    .O(_0174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3896_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [18]),
    .I1(core_bus_dat_w1[18]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0473_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3897_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [17]),
    .I1(core_bus_dat_w1[17]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0472_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3898_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [16]),
    .I1(core_bus_dat_w1[16]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0471_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3899_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [15]),
    .I1(core_bus_dat_w1[15]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0470_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3900_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [14]),
    .I1(core_bus_dat_w1[14]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0469_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3901_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [13]),
    .I1(core_bus_dat_w1[13]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0468_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _3902_ (
    .I0(\UART.RST ),
    .I1(_2221_[2]),
    .I2(syncfifo0_produce[0]),
    .O(_0706_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0708)
  ) _3903_ (
    .I0(_2221_[2]),
    .I1(syncfifo0_produce[0]),
    .I2(\UART.RST ),
    .I3(syncfifo0_produce[1]),
    .O(_0707_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h41)
  ) _3904_ (
    .I0(\UART.RST ),
    .I1(_1723_[1]),
    .I2(syncfifo1_consume[0]),
    .O(_0708_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b04)
  ) _3905_ (
    .I0(_1723_[1]),
    .I1(syncfifo1_consume[0]),
    .I2(\UART.RST ),
    .I3(syncfifo1_consume[1]),
    .O(_0709_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _3906_ (
    .I0(syncfifo1_level[0]),
    .I1(_2390_[1]),
    .I2(\UART.RST ),
    .I3(_2388_[3]),
    .O(_0710_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _3907_ (
    .I0(_1876_[0]),
    .I1(_1723_[1]),
    .O(_2388_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _3908_ (
    .I0(hyperramsdrphy_source_last),
    .I1(_1751_[0]),
    .I2(_1875_[2]),
    .O(_1876_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3909_ (
    .I0(clockdomainsrenamer_state[0]),
    .I1(clockdomainsrenamer_state[1]),
    .O(hyperramsdrphy_source_last)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3910_ (
    .I0(syncfifo1_level[0]),
    .I1(syncfifo1_level[1]),
    .I2(syncfifo1_level[2]),
    .O(_1875_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3911_ (
    .I0(_1423_[0]),
    .I1(_1389_[0]),
    .I2(_1876_[0]),
    .O(_2390_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _3912_ (
    .I0(syncfifo1_level[1]),
    .I1(_2388_[1]),
    .I2(\UART.RST ),
    .I3(_2388_[3]),
    .O(_0711_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3913_ (
    .I0(_1423_[1]),
    .I1(_1389_[1]),
    .I2(_1876_[0]),
    .O(_2388_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _3914_ (
    .I0(syncfifo1_level[2]),
    .I1(_2399_[1]),
    .I2(\UART.RST ),
    .I3(_2388_[3]),
    .O(_0712_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3915_ (
    .I0(_1423_[2]),
    .I1(_1389_[2]),
    .I2(_1876_[0]),
    .O(_2399_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _3916_ (
    .I0(\UART.RST ),
    .I1(_1876_[0]),
    .I2(syncfifo1_produce[0]),
    .O(_0713_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0708)
  ) _3917_ (
    .I0(_1876_[0]),
    .I1(syncfifo1_produce[0]),
    .I2(\UART.RST ),
    .I3(syncfifo1_produce[1]),
    .O(_0714_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3918_ (
    .I0(_2387_[0]),
    .I1(\UART.RST ),
    .O(_0715_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3919_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank27_en0_w),
    .I2(_1796_[0]),
    .I3(_1605_[0]),
    .O(_2387_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3920_ (
    .I0(_1795_[0]),
    .I1(_1608_[1]),
    .O(_1796_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3921_ (
    .I0(_1600_[1]),
    .I1(_1600_[2]),
    .I2(_1607_[2]),
    .O(_1795_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3922_ (
    .I0(_2389_[0]),
    .I1(\UART.RST ),
    .O(_0716_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3923_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank27_ev_enable0_w),
    .I2(_1796_[0]),
    .I3(_1780_[1]),
    .O(_2389_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3924_ (
    .I0(basesoc_basesoc_adr[8]),
    .I1(_1779_[1]),
    .I2(_1609_[2]),
    .O(_1780_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3925_ (
    .I0(csr_bankarray_adr[3]),
    .I1(csr_bankarray_adr[0]),
    .I2(csr_bankarray_adr[2]),
    .I3(csr_bankarray_adr[1]),
    .O(_1779_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3926_ (
    .I0(csr_bankarray_csrbank27_load0_w[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0717_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3927_ (
    .I0(_1796_[0]),
    .I1(_1641_[2]),
    .O(_1877_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3928_ (
    .I0(csr_bankarray_csrbank27_load0_w[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0718_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3929_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[9]),
    .I1(_2198_[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0626_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3930_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [9]),
    .O(_2198_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3931_ (
    .I0(csr_bankarray_csrbank27_load0_w[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0719_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3932_ (
    .I0(\UART.RST ),
    .I1(_2165_[3]),
    .O(_0633_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3933_ (
    .I0(_1912_[1]),
    .I1(_1605_[0]),
    .O(_2165_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3934_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(basesoc_rx_data[1]),
    .O(_0168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3935_ (
    .I0(csr_bankarray_csrbank8_control0_w[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2384_[3]),
    .O(_0643_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _3936_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank17_out0_w),
    .I2(_2383_[2]),
    .I3(_2383_[3]),
    .O(_1213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3937_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank17_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank17_oe0_w),
    .O(_2383_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3938_ (
    .I0(_1603_[0]),
    .I1(_1603_[1]),
    .I2(_1603_[2]),
    .O(_1604_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h01ff)
  ) _3939_ (
    .I0(basesoc_basesoc_adr[8]),
    .I1(basesoc_basesoc_adr[0]),
    .I2(basesoc_basesoc_adr[1]),
    .I3(_1602_[2]),
    .O(_1603_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3940_ (
    .I0(_1568_[0]),
    .I1(interface0_ack),
    .I2(_1597_[2]),
    .O(_1602_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _3941_ (
    .I0(basesoc_basesoc_adr[4]),
    .I1(basesoc_basesoc_adr[5]),
    .I2(_1598_[0]),
    .I3(_1602_[2]),
    .O(_1603_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _3942_ (
    .I0(basesoc_basesoc_adr[3]),
    .I1(basesoc_basesoc_adr[2]),
    .I2(_1602_[2]),
    .O(_1603_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3943_ (
    .I0(_1600_[1]),
    .I1(_1637_[3]),
    .I2(_1638_[2]),
    .O(_2383_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _3944_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[12]),
    .I2(_2385_[2]),
    .I3(\UART.RST ),
    .O(_0613_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3945_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[12]),
    .O(_2385_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _3946_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank18_out0_w),
    .I2(_2603_[2]),
    .I3(_2603_[3]),
    .O(_1212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3947_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank18_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank18_oe0_w),
    .O(_2603_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3948_ (
    .I0(_1642_[1]),
    .I1(_1600_[1]),
    .I2(_1637_[3]),
    .O(_2603_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _3949_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[1]),
    .I2(_2279_[2]),
    .I3(_1781_[3]),
    .O(_1199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hef00)
  ) _3950_ (
    .I0(_1610_[3]),
    .I1(_1780_[1]),
    .I2(_1663_[0]),
    .I3(_1780_[3]),
    .O(_1781_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _3951_ (
    .I0(_1662_[0]),
    .I1(_1639_[0]),
    .I2(_1662_[2]),
    .I3(_1662_[3]),
    .O(_1663_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3952_ (
    .I0(basesoc_timer_reload_storage[1]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[1]),
    .O(_2279_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _3953_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[2]),
    .I2(_1781_[2]),
    .I3(_1781_[3]),
    .O(_1198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3954_ (
    .I0(basesoc_timer_reload_storage[2]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[2]),
    .O(_1781_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _3955_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[3]),
    .I2(_2360_[2]),
    .I3(_1781_[3]),
    .O(_1197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _3956_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[3]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[3]),
    .O(_2360_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3957_ (
    .I0(_2483_[0]),
    .I1(\UART.RST ),
    .O(_0648_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3958_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank11_out0_w),
    .I2(_1605_[0]),
    .I3(_2482_[3]),
    .O(_2483_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3959_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1607_[1]),
    .I3(_1665_[3]),
    .O(_2482_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3960_ (
    .I0(\UART.RST ),
    .I1(hyperramsdrphy_phase[0]),
    .O(_0634_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _3961_ (
    .I0(_2201_[0]),
    .I1(\UART.RST ),
    .O(_0650_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _3962_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank12_out0_w),
    .I2(_1605_[0]),
    .I3(_2200_[3]),
    .O(_2201_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3963_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1600_[2]),
    .I3(_1607_[2]),
    .O(_2200_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3964_ (
    .I0(csr_bankarray_csrbank27_load0_w[4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0721_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3965_ (
    .I0(csr_bankarray_csrbank27_load0_w[5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0722_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3966_ (
    .I0(csr_bankarray_csrbank27_load0_w[6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0723_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3967_ (
    .I0(csr_bankarray_csrbank27_load0_w[7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0724_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3968_ (
    .I0(csr_bankarray_csrbank27_load0_w[8]),
    .I1(_2159_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0725_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3969_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [8]),
    .O(_2159_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3970_ (
    .I0(csr_bankarray_csrbank27_load0_w[9]),
    .I1(_2198_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0726_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3971_ (
    .I0(csr_bankarray_csrbank27_load0_w[10]),
    .I1(_1791_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0727_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3972_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [10]),
    .I1(core_bus_dat_w1[10]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0465_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3973_ (
    .I0(csr_bankarray_csrbank27_load0_w[11]),
    .I1(_1935_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0728_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3974_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [11]),
    .O(_1935_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3975_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[14]),
    .I1(_1878_[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0631_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3976_ (
    .I0(csr_bankarray_csrbank27_load0_w[12]),
    .I1(_2151_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0729_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3977_ (
    .I0(csr_bankarray_csrbank27_load0_w[14]),
    .I1(_1878_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0731_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3978_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [9]),
    .I1(core_bus_dat_w1[9]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0464_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3979_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [8]),
    .I1(core_bus_dat_w1[8]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0463_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3980_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [7]),
    .I1(core_bus_dat_w1[7]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0462_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3981_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [6]),
    .I1(core_bus_dat_w1[6]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0461_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3982_ (
    .I0(csr_bankarray_csrbank27_load0_w[15]),
    .I1(_1934_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0732_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3983_ (
    .I0(csr_bankarray_csrbank27_load0_w[16]),
    .I1(_1800_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0733_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3984_ (
    .I0(csr_bankarray_csrbank27_load0_w[17]),
    .I1(_1655_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0734_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3985_ (
    .I0(csr_bankarray_csrbank27_load0_w[18]),
    .I1(_1799_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0735_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3986_ (
    .I0(csr_bankarray_csrbank27_load0_w[19]),
    .I1(_2160_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0736_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3987_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [19]),
    .O(_2160_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3988_ (
    .I0(csr_bankarray_csrbank27_load0_w[20]),
    .I1(_2377_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0737_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3989_ (
    .I0(csr_bankarray_csrbank27_load0_w[21]),
    .I1(_2197_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0738_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3990_ (
    .I0(csr_bankarray_csrbank27_load0_w[22]),
    .I1(_2196_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0739_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3991_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [22]),
    .O(_2196_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3992_ (
    .I0(csr_bankarray_csrbank27_load0_w[23]),
    .I1(_2347_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0740_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3993_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [23]),
    .O(_2347_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3994_ (
    .I0(csr_bankarray_csrbank27_load0_w[24]),
    .I1(_2250_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0741_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3995_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [24]),
    .O(_2250_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3996_ (
    .I0(csr_bankarray_csrbank27_load0_w[25]),
    .I1(_1958_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0742_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3997_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [25]),
    .O(_1958_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3998_ (
    .I0(csr_bankarray_csrbank27_load0_w[27]),
    .I1(_2346_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0744_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3999_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [27]),
    .O(_2346_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4000_ (
    .I0(csr_bankarray_csrbank27_load0_w[28]),
    .I1(_2344_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0745_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4001_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [28]),
    .O(_2344_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4002_ (
    .I0(csr_bankarray_csrbank27_load0_w[29]),
    .I1(_2341_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0746_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4003_ (
    .I0(_2169_[0]),
    .I1(_2188_[1]),
    .O(_0107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _4004_ (
    .I0(_2168_[0]),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.n345_o [1]),
    .I2(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .I3(\UART.os_clk_divider_ias.div_mark ),
    .O(_2188_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4005_ (
    .I0(csr_bankarray_csrbank27_load0_w[30]),
    .I1(_2357_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0747_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4006_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [30]),
    .O(_2357_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4007_ (
    .I0(timer1_pending_r),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2376_[3]),
    .O(_0749_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4008_ (
    .I0(_1796_[0]),
    .I1(_1610_[3]),
    .O(_2376_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4009_ (
    .I0(\UART.RST ),
    .I1(_1598_[1]),
    .O(_0750_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4010_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0617_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4011_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0618_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4012_ (
    .I0(basesoc_scratch_storage[23]),
    .I1(_2347_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4013_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0620_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4014_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0621_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4015_ (
    .I0(\UART.uart_rx_i.n163_q [2]),
    .I1(_2359_[1]),
    .I2(\UART.RST ),
    .I3(\UART.uart_rx_i.n58_o ),
    .O(_0113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4016_ (
    .I0(\UART.uart_rx_i.n163_q [1]),
    .I1(\UART.uart_rx_i.n163_q [0]),
    .I2(\UART.uart_rx_i.n163_q [2]),
    .I3(\UART.uart_rx_i.n62_o [2]),
    .O(_2359_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4017_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0622_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4018_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[0]),
    .O(_0176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4019_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0623_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4020_ (
    .I0(basesoc_scratch_storage[24]),
    .I1(_2250_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4021_ (
    .I0(\VexRiscv.CsrPlugin_hadException ),
    .I1(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]),
    .O(_0125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4022_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(_1349_[1]),
    .O(_0165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4023_ (
    .I0(\UART.RST ),
    .I1(_1874_[2]),
    .I2(\UART.n23_q ),
    .I3(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .O(_0114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _4024_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[15]),
    .I2(_2413_[2]),
    .I3(\UART.RST ),
    .O(_0616_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4025_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[15]),
    .O(_2413_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4026_ (
    .I0(_2186_[0]),
    .I1(_1639_[1]),
    .I2(_1604_[2]),
    .O(basesoc_uart_tx_fifo_wrport_we)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4027_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1638_[2]),
    .I3(_1607_[2]),
    .O(_1639_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4028_ (
    .I0(_1939_[1]),
    .I1(basesoc_uart_tx_fifo_level0[4]),
    .O(_2186_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4029_ (
    .I0(basesoc_uart_tx_fifo_level0[1]),
    .I1(basesoc_uart_tx_fifo_level0[0]),
    .I2(basesoc_uart_tx_fifo_level0[3]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .O(_1939_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _4030_ (
    .I0(_2187_[0]),
    .I1(basesoc_uart_tx_fifo_level0[4]),
    .I2(_2565_[2]),
    .I3(\UART.RST ),
    .O(_0443_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _4031_ (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_do_read),
    .O(_2187_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _4032_ (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(_1939_[1]),
    .I2(_1939_[2]),
    .I3(basesoc_tx_sink_valid),
    .O(basesoc_uart_tx_fifo_do_read)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _4033_ (
    .I0(_1462_[4]),
    .I1(_1374_[4]),
    .I2(basesoc_uart_tx_fifo_wrport_we),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_2565_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4034_ (
    .I0(basesoc_timer_load_storage[26]),
    .I1(_2349_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4035_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [26]),
    .O(_2349_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _4036_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[6]),
    .I2(_2453_[2]),
    .I3(\UART.RST ),
    .O(_0607_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4037_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[6]),
    .O(_2453_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _4038_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[7]),
    .I2(_2419_[2]),
    .I3(\UART.RST ),
    .O(_0608_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4039_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[7]),
    .O(_2419_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4040_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(_1349_[0]),
    .O(_0164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4041_ (
    .I0(csr_bankarray_csrbank27_reload0_w[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0751_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4042_ (
    .I0(_1796_[0]),
    .I1(_1604_[0]),
    .O(_1797_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4043_ (
    .I0(csr_bankarray_csrbank27_reload0_w[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0752_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4044_ (
    .I0(csr_bankarray_csrbank27_reload0_w[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0753_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4045_ (
    .I0(csr_bankarray_csrbank27_reload0_w[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0754_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4046_ (
    .I0(csr_bankarray_csrbank27_reload0_w[4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0755_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4047_ (
    .I0(csr_bankarray_csrbank27_reload0_w[5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0756_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4048_ (
    .I0(csr_bankarray_csrbank27_reload0_w[6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0757_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4049_ (
    .I0(csr_bankarray_csrbank27_reload0_w[7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0758_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4050_ (
    .I0(csr_bankarray_csrbank27_reload0_w[8]),
    .I1(_2159_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0759_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4051_ (
    .I0(csr_bankarray_csrbank27_reload0_w[9]),
    .I1(_2198_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0760_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4052_ (
    .I0(csr_bankarray_csrbank27_reload0_w[10]),
    .I1(_1791_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0761_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4053_ (
    .I0(csr_bankarray_csrbank27_reload0_w[11]),
    .I1(_1935_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0762_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4054_ (
    .I0(csr_bankarray_csrbank27_reload0_w[12]),
    .I1(_2151_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0763_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4055_ (
    .I0(csr_bankarray_csrbank27_reload0_w[13]),
    .I1(_2053_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0764_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4056_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [13]),
    .O(_2053_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4057_ (
    .I0(csr_bankarray_csrbank27_reload0_w[14]),
    .I1(_1878_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0765_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4058_ (
    .I0(csr_bankarray_csrbank27_reload0_w[15]),
    .I1(_1934_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0766_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4059_ (
    .I0(csr_bankarray_csrbank27_reload0_w[16]),
    .I1(_1800_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0767_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4060_ (
    .I0(csr_bankarray_csrbank27_reload0_w[17]),
    .I1(_1655_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0768_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _4061_ (
    .I0(_2187_[0]),
    .I1(basesoc_uart_tx_fifo_level0[1]),
    .I2(_2361_[2]),
    .I3(\UART.RST ),
    .O(_0440_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _4062_ (
    .I0(_1462_[1]),
    .I1(_1374_[1]),
    .I2(basesoc_uart_tx_fifo_wrport_we),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_2361_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _4063_ (
    .I0(_2187_[0]),
    .I1(basesoc_uart_tx_fifo_level0[0]),
    .I2(_2189_[2]),
    .I3(\UART.RST ),
    .O(_0439_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _4064_ (
    .I0(_1462_[0]),
    .I1(_1374_[0]),
    .I2(basesoc_uart_tx_fifo_wrport_we),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_2189_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4065_ (
    .I0(basesoc_uart_tx_fifo_consume[3]),
    .I1(_1371_[3]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_0438_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4066_ (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(_1371_[2]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_0437_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4067_ (
    .I0(basesoc_uart_tx_fifo_consume[1]),
    .I1(_1371_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_0436_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4068_ (
    .I0(basesoc_uart_tx_fifo_consume[0]),
    .I1(_1371_[0]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_0435_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4069_ (
    .I0(\UART.RST ),
    .I1(_1784_[3]),
    .O(_0434_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4070_ (
    .I0(_1662_[0]),
    .I1(_1639_[1]),
    .O(_1784_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _4071_ (
    .I0(basesoc_uart_rx_trigger_d),
    .I1(basesoc_uart_rx0),
    .I2(_2362_[2]),
    .I3(\UART.RST ),
    .O(_0433_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4072_ (
    .I0(basesoc_uart_pending_re),
    .I1(basesoc_uart_pending_r[1]),
    .I2(basesoc_uart_rx1),
    .O(_2362_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _4073_ (
    .I0(_1881_[2]),
    .I1(basesoc_uart_rx_fifo_do_read),
    .I2(\UART.RST ),
    .O(_0432_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4074_ (
    .I0(basesoc_uart_rx_fifo_level0[4]),
    .I1(_1879_[0]),
    .I2(_1881_[2]),
    .O(basesoc_uart_rx_fifo_do_read)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4075_ (
    .I0(basesoc_uart_pending_re),
    .I1(basesoc_uart_pending_r[1]),
    .I2(basesoc_uart_rx0),
    .O(_1881_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4076_ (
    .I0(basesoc_uart_rx_fifo_level0[3]),
    .I1(basesoc_uart_rx_fifo_level0[2]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .O(_1879_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4077_ (
    .I0(_1880_[0]),
    .I1(_1880_[1]),
    .I2(_1651_[1]),
    .O(basesoc_uart_rx_fifo_wrport_we)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4078_ (
    .I0(_1879_[0]),
    .I1(basesoc_uart_rx_fifo_level0[4]),
    .O(_1880_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4079_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(basesoc_rx_rx),
    .O(_1880_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4080_ (
    .I0(basesoc_uart_rx_fifo_produce[3]),
    .I1(_1377_[3]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_rx_fifo_wrport_we),
    .O(_0431_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4081_ (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(_1377_[2]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_rx_fifo_wrport_we),
    .O(_0430_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4082_ (
    .I0(basesoc_uart_rx_fifo_produce[1]),
    .I1(_1377_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_rx_fifo_wrport_we),
    .O(_0429_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4083_ (
    .I0(basesoc_uart_rx_fifo_produce[0]),
    .I1(_1377_[0]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_rx_fifo_wrport_we),
    .O(_0428_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _4084_ (
    .I0(_1882_[0]),
    .I1(basesoc_uart_rx_fifo_level0[4]),
    .I2(_2342_[2]),
    .I3(\UART.RST ),
    .O(_0427_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _4085_ (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_do_read),
    .O(_1882_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _4086_ (
    .I0(_1465_[4]),
    .I1(_1383_[4]),
    .I2(basesoc_uart_rx_fifo_wrport_we),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_2342_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _4087_ (
    .I0(_1882_[0]),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(_1882_[2]),
    .I3(\UART.RST ),
    .O(_0426_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _4088_ (
    .I0(_1465_[3]),
    .I1(_1383_[3]),
    .I2(basesoc_uart_rx_fifo_wrport_we),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_1882_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _4089_ (
    .I0(_1882_[0]),
    .I1(basesoc_uart_rx_fifo_level0[2]),
    .I2(_2352_[2]),
    .I3(\UART.RST ),
    .O(_0425_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _4090_ (
    .I0(_1465_[2]),
    .I1(_1383_[2]),
    .I2(basesoc_uart_rx_fifo_wrport_we),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_2352_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _4091_ (
    .I0(_1882_[0]),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(_2348_[2]),
    .I3(\UART.RST ),
    .O(_0424_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _4092_ (
    .I0(_1465_[1]),
    .I1(_1383_[1]),
    .I2(basesoc_uart_rx_fifo_wrport_we),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_2348_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4093_ (
    .I0(csr_bankarray_csrbank27_reload0_w[18]),
    .I1(_1799_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0769_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4094_ (
    .I0(csr_bankarray_csrbank27_reload0_w[19]),
    .I1(_2160_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0770_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4095_ (
    .I0(csr_bankarray_csrbank27_reload0_w[20]),
    .I1(_2377_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0771_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4096_ (
    .I0(csr_bankarray_csrbank27_reload0_w[21]),
    .I1(_2197_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0772_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4097_ (
    .I0(csr_bankarray_csrbank27_reload0_w[22]),
    .I1(_2196_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0773_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4098_ (
    .I0(csr_bankarray_csrbank27_reload0_w[23]),
    .I1(_2347_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0774_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4099_ (
    .I0(csr_bankarray_csrbank27_reload0_w[24]),
    .I1(_2250_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0775_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4100_ (
    .I0(csr_bankarray_csrbank27_reload0_w[25]),
    .I1(_1958_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0776_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4101_ (
    .I0(csr_bankarray_csrbank27_reload0_w[26]),
    .I1(_2349_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0777_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4102_ (
    .I0(csr_bankarray_csrbank27_reload0_w[27]),
    .I1(_2346_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0778_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4103_ (
    .I0(csr_bankarray_csrbank27_reload0_w[28]),
    .I1(_2344_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0779_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4104_ (
    .I0(csr_bankarray_csrbank27_reload0_w[29]),
    .I1(_2341_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0780_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4105_ (
    .I0(csr_bankarray_csrbank27_reload0_w[30]),
    .I1(_2357_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0781_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4106_ (
    .I0(csr_bankarray_csrbank27_reload0_w[31]),
    .I1(_2154_[1]),
    .I2(\UART.RST ),
    .I3(_1797_[3]),
    .O(_0782_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4107_ (
    .I0(interface0_ack),
    .I1(\VexRiscv.dBusWishbone_DAT_MOSI [31]),
    .O(_2154_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4108_ (
    .I0(\UART.RST ),
    .I1(_2376_[3]),
    .O(_0783_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4109_ (
    .I0(_2493_[0]),
    .I1(\UART.RST ),
    .O(_0784_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4110_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank27_update_value0_w),
    .I2(_1796_[0]),
    .I3(_1662_[2]),
    .O(_2493_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4111_ (
    .I0(\UART.RST ),
    .I1(_1662_[2]),
    .I2(_1796_[0]),
    .O(_0785_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _4112_ (
    .I0(timer1_value[0]),
    .I1(csr_bankarray_csrbank27_value_w[0]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0786_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _4113_ (
    .I0(_1882_[0]),
    .I1(basesoc_uart_rx_fifo_level0[0]),
    .I2(_2345_[2]),
    .I3(\UART.RST ),
    .O(_0423_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _4114_ (
    .I0(_1465_[0]),
    .I1(_1383_[0]),
    .I2(basesoc_uart_rx_fifo_wrport_we),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_2345_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4115_ (
    .I0(basesoc_uart_rx_fifo_consume[3]),
    .I1(_1380_[3]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_0422_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4116_ (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(_1380_[2]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_0421_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4117_ (
    .I0(basesoc_uart_rx_fifo_consume[1]),
    .I1(_1380_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_0420_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4118_ (
    .I0(basesoc_uart_rx_fifo_consume[0]),
    .I1(_1380_[0]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_rx_fifo_do_read),
    .O(_0419_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4119_ (
    .I0(\UART.RST ),
    .I1(basesoc_tx_enable),
    .I2(_1362_[32]),
    .O(_0418_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4120_ (
    .I0(basesoc_uart_pending_r[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1784_[3]),
    .O(_0417_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4121_ (
    .I0(basesoc_uart_pending_r[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1784_[3]),
    .O(_0416_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4122_ (
    .I0(csr_bankarray_csrbank27_value_w[2]),
    .I1(timer1_value[2]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0788_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4123_ (
    .I0(csr_bankarray_csrbank27_value_w[3]),
    .I1(timer1_value[3]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0789_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4124_ (
    .I0(csr_bankarray_csrbank27_value_w[4]),
    .I1(timer1_value[4]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0790_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4125_ (
    .I0(csr_bankarray_csrbank27_value_w[5]),
    .I1(timer1_value[5]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0791_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4126_ (
    .I0(csr_bankarray_csrbank27_value_w[6]),
    .I1(timer1_value[6]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0792_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4127_ (
    .I0(csr_bankarray_csrbank27_value_w[7]),
    .I1(timer1_value[7]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0793_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4128_ (
    .I0(csr_bankarray_csrbank27_value_w[8]),
    .I1(timer1_value[8]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0794_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4129_ (
    .I0(csr_bankarray_csrbank27_value_w[9]),
    .I1(timer1_value[9]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0795_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4130_ (
    .I0(csr_bankarray_csrbank27_value_w[10]),
    .I1(timer1_value[10]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0796_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4131_ (
    .I0(_1782_[0]),
    .I1(\UART.RST ),
    .O(_0657_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4132_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank16_oe0_w),
    .I2(_1641_[2]),
    .I3(_1641_[3]),
    .O(_1782_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4133_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1600_[2]),
    .I3(_1637_[3]),
    .O(_1641_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4134_ (
    .I0(csr_bankarray_csrbank27_value_w[11]),
    .I1(timer1_value[11]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0797_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4135_ (
    .I0(csr_bankarray_csrbank27_value_w[12]),
    .I1(timer1_value[12]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0798_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4136_ (
    .I0(csr_bankarray_csrbank27_value_w[13]),
    .I1(timer1_value[13]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0799_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4137_ (
    .I0(csr_bankarray_csrbank27_value_w[14]),
    .I1(timer1_value[14]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0800_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4138_ (
    .I0(csr_bankarray_csrbank27_value_w[15]),
    .I1(timer1_value[15]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0801_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4139_ (
    .I0(csr_bankarray_csrbank27_value_w[16]),
    .I1(timer1_value[16]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0802_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4140_ (
    .I0(csr_bankarray_csrbank27_value_w[17]),
    .I1(timer1_value[17]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0803_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4141_ (
    .I0(csr_bankarray_csrbank27_value_w[18]),
    .I1(timer1_value[18]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0804_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4142_ (
    .I0(basesoc_uart_rx2),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1721_[3]),
    .O(_0415_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4143_ (
    .I0(_1639_[0]),
    .I1(_1639_[1]),
    .O(_1721_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4144_ (
    .I0(basesoc_uart_tx2),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1721_[3]),
    .O(_0414_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4145_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[31]),
    .O(_0413_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4146_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[30]),
    .O(_0412_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4147_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[29]),
    .O(_0411_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4148_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[28]),
    .O(_0410_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4149_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[27]),
    .O(_0409_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4150_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[26]),
    .O(_0408_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4151_ (
    .I0(_1362_[25]),
    .I1(basesoc_tx_enable),
    .O(_0407_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4152_ (
    .I0(_1362_[24]),
    .I1(basesoc_tx_enable),
    .O(_0406_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4153_ (
    .I0(_1362_[23]),
    .I1(basesoc_tx_enable),
    .O(_0405_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4154_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[22]),
    .O(_0404_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4155_ (
    .I0(_1362_[21]),
    .I1(basesoc_tx_enable),
    .O(_0403_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4156_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[20]),
    .O(_0402_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4157_ (
    .I0(csr_bankarray_csrbank27_value_w[19]),
    .I1(timer1_value[19]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0805_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4158_ (
    .I0(csr_bankarray_csrbank27_value_w[20]),
    .I1(timer1_value[20]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0806_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4159_ (
    .I0(csr_bankarray_csrbank27_value_w[21]),
    .I1(timer1_value[21]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0807_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4160_ (
    .I0(csr_bankarray_csrbank27_value_w[22]),
    .I1(timer1_value[22]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0808_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4161_ (
    .I0(csr_bankarray_csrbank27_value_w[23]),
    .I1(timer1_value[23]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0809_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4162_ (
    .I0(csr_bankarray_csrbank27_value_w[24]),
    .I1(timer1_value[24]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0810_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4163_ (
    .I0(csr_bankarray_csrbank27_value_w[25]),
    .I1(timer1_value[25]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0811_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4164_ (
    .I0(csr_bankarray_csrbank27_value_w[26]),
    .I1(timer1_value[26]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0812_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4165_ (
    .I0(csr_bankarray_csrbank27_value_w[27]),
    .I1(timer1_value[27]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0813_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4166_ (
    .I0(csr_bankarray_csrbank27_value_w[28]),
    .I1(timer1_value[28]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0814_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4167_ (
    .I0(csr_bankarray_csrbank27_value_w[29]),
    .I1(timer1_value[29]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0815_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4168_ (
    .I0(csr_bankarray_csrbank27_value_w[30]),
    .I1(timer1_value[30]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0816_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4169_ (
    .I0(csr_bankarray_csrbank27_value_w[31]),
    .I1(timer1_value[31]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0817_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _4170_ (
    .I0(timer1_zero_trigger_d),
    .I1(_1886_[2]),
    .I2(_2630_[2]),
    .I3(\UART.RST ),
    .O(_0818_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4171_ (
    .I0(_1885_[0]),
    .I1(_1885_[1]),
    .I2(_1885_[2]),
    .I3(_1885_[3]),
    .O(_1886_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4172_ (
    .I0(_1883_[0]),
    .I1(_1883_[1]),
    .O(_1885_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4173_ (
    .I0(timer1_value[29]),
    .I1(timer1_value[30]),
    .I2(timer1_value[31]),
    .I3(timer1_value[1]),
    .O(_1883_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4174_ (
    .I0(timer1_value[25]),
    .I1(timer1_value[26]),
    .I2(timer1_value[27]),
    .I3(timer1_value[28]),
    .O(_1883_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4175_ (
    .I0(_1884_[0]),
    .I1(_1884_[1]),
    .I2(_1884_[2]),
    .I3(_1884_[3]),
    .O(_1885_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4176_ (
    .I0(timer1_value[5]),
    .I1(timer1_value[6]),
    .I2(timer1_value[7]),
    .I3(timer1_value[8]),
    .O(_1884_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4177_ (
    .I0(timer1_value[0]),
    .I1(timer1_value[2]),
    .I2(timer1_value[3]),
    .I3(timer1_value[4]),
    .O(_1884_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4178_ (
    .I0(timer1_value[13]),
    .I1(timer1_value[14]),
    .I2(timer1_value[15]),
    .I3(timer1_value[16]),
    .O(_1884_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4179_ (
    .I0(timer1_value[9]),
    .I1(timer1_value[10]),
    .I2(timer1_value[11]),
    .I3(timer1_value[12]),
    .O(_1884_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4180_ (
    .I0(timer1_value[21]),
    .I1(timer1_value[22]),
    .I2(timer1_value[23]),
    .I3(timer1_value[24]),
    .O(_1885_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4181_ (
    .I0(timer1_value[17]),
    .I1(timer1_value[18]),
    .I2(timer1_value[19]),
    .I3(timer1_value[20]),
    .O(_1885_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4182_ (
    .I0(timer1_pending_re),
    .I1(timer1_pending_r),
    .I2(csr_bankarray_csrbank27_ev_pending_w),
    .O(_2630_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4183_ (
    .I0(csr_bankarray_csrbank27_load0_w[0]),
    .I1(_2190_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0819_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4184_ (
    .I0(_1438_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[0]),
    .I2(_1886_[2]),
    .O(_2190_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4185_ (
    .I0(csr_bankarray_csrbank27_load0_w[1]),
    .I1(_1978_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0820_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4186_ (
    .I0(_1438_[1]),
    .I1(csr_bankarray_csrbank27_reload0_w[1]),
    .I2(_1886_[2]),
    .O(_1978_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4187_ (
    .I0(csr_bankarray_csrbank27_load0_w[2]),
    .I1(_2327_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0821_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4188_ (
    .I0(_1438_[2]),
    .I1(csr_bankarray_csrbank27_reload0_w[2]),
    .I2(_1886_[2]),
    .O(_2327_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4189_ (
    .I0(csr_bankarray_csrbank27_load0_w[3]),
    .I1(_2205_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0822_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4190_ (
    .I0(_1438_[3]),
    .I1(csr_bankarray_csrbank27_reload0_w[3]),
    .I2(_1886_[2]),
    .O(_2205_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4191_ (
    .I0(csr_bankarray_csrbank27_load0_w[4]),
    .I1(_2417_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0823_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4192_ (
    .I0(_1438_[4]),
    .I1(csr_bankarray_csrbank27_reload0_w[4]),
    .I2(_1886_[2]),
    .O(_2417_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4193_ (
    .I0(csr_bankarray_csrbank27_load0_w[5]),
    .I1(_2414_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0824_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4194_ (
    .I0(_1438_[5]),
    .I1(csr_bankarray_csrbank27_reload0_w[5]),
    .I2(_1886_[2]),
    .O(_2414_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4195_ (
    .I0(csr_bankarray_csrbank27_load0_w[6]),
    .I1(_2356_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0825_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4196_ (
    .I0(_1438_[6]),
    .I1(csr_bankarray_csrbank27_reload0_w[6]),
    .I2(_1886_[2]),
    .O(_2356_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4197_ (
    .I0(csr_bankarray_csrbank27_load0_w[7]),
    .I1(_2443_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0826_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4198_ (
    .I0(_1438_[7]),
    .I1(csr_bankarray_csrbank27_reload0_w[7]),
    .I2(_1886_[2]),
    .O(_2443_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4199_ (
    .I0(csr_bankarray_csrbank27_load0_w[8]),
    .I1(_2324_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0827_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4200_ (
    .I0(_1438_[8]),
    .I1(csr_bankarray_csrbank27_reload0_w[8]),
    .I2(_1886_[2]),
    .O(_2324_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4201_ (
    .I0(_2203_[0]),
    .I1(\UART.RST ),
    .O(_0659_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4202_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank17_oe0_w),
    .I2(_1641_[2]),
    .I3(_2202_[3]),
    .O(_2203_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4203_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1637_[3]),
    .I3(_1638_[2]),
    .O(_2202_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4204_ (
    .I0(csr_bankarray_csrbank27_load0_w[11]),
    .I1(_2589_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0830_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4205_ (
    .I0(_1438_[11]),
    .I1(csr_bankarray_csrbank27_reload0_w[11]),
    .I2(_1886_[2]),
    .O(_2589_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4206_ (
    .I0(csr_bankarray_csrbank27_load0_w[12]),
    .I1(_2239_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0831_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4207_ (
    .I0(_1438_[12]),
    .I1(csr_bankarray_csrbank27_reload0_w[12]),
    .I2(_1886_[2]),
    .O(_2239_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4208_ (
    .I0(basesoc_timer_pending_r),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2326_[3]),
    .O(_0275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4209_ (
    .I0(_1798_[0]),
    .I1(_1610_[3]),
    .O(_2326_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4210_ (
    .I0(_2238_[0]),
    .I1(\UART.RST ),
    .O(_0660_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4211_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank17_out0_w),
    .I2(_1605_[0]),
    .I3(_2202_[3]),
    .O(_2238_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4212_ (
    .I0(csr_bankarray_csrbank27_load0_w[13]),
    .I1(_2211_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0832_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4213_ (
    .I0(_1438_[13]),
    .I1(csr_bankarray_csrbank27_reload0_w[13]),
    .I2(_1886_[2]),
    .O(_2211_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4214_ (
    .I0(csr_bankarray_csrbank27_load0_w[15]),
    .I1(_2596_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0834_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4215_ (
    .I0(_1438_[15]),
    .I1(csr_bankarray_csrbank27_reload0_w[15]),
    .I2(_1886_[2]),
    .O(_2596_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4216_ (
    .I0(_2447_[0]),
    .I1(\UART.RST ),
    .O(_0661_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4217_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank18_oe0_w),
    .I2(_1641_[2]),
    .I3(_2446_[3]),
    .O(_2447_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4218_ (
    .I0(_1642_[1]),
    .I1(_1600_[1]),
    .I2(_1608_[1]),
    .I3(_1637_[3]),
    .O(_2446_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4219_ (
    .I0(csr_bankarray_csrbank27_load0_w[16]),
    .I1(_1887_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0835_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4220_ (
    .I0(_1438_[16]),
    .I1(csr_bankarray_csrbank27_reload0_w[16]),
    .I2(_1886_[2]),
    .O(_1887_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4221_ (
    .I0(csr_bankarray_csrbank27_load0_w[17]),
    .I1(_2237_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0836_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4222_ (
    .I0(_1438_[17]),
    .I1(csr_bankarray_csrbank27_reload0_w[17]),
    .I2(_1886_[2]),
    .O(_2237_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4223_ (
    .I0(csr_bankarray_csrbank27_load0_w[18]),
    .I1(_2074_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0837_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4224_ (
    .I0(_1438_[18]),
    .I1(csr_bankarray_csrbank27_reload0_w[18]),
    .I2(_1886_[2]),
    .O(_2074_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4225_ (
    .I0(csr_bankarray_csrbank27_load0_w[21]),
    .I1(_1888_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0840_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4226_ (
    .I0(_1438_[21]),
    .I1(csr_bankarray_csrbank27_reload0_w[21]),
    .I2(_1886_[2]),
    .O(_1888_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4227_ (
    .I0(csr_bankarray_csrbank27_load0_w[24]),
    .I1(_2448_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0843_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4228_ (
    .I0(_1438_[24]),
    .I1(csr_bankarray_csrbank27_reload0_w[24]),
    .I2(_1886_[2]),
    .O(_2448_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4229_ (
    .I0(\UART.uart_rx_i.n163_q [1]),
    .I1(_2073_[1]),
    .I2(\UART.RST ),
    .I3(\UART.uart_rx_i.n58_o ),
    .O(_0112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4230_ (
    .I0(\UART.uart_rx_i.n163_q [1]),
    .I1(\UART.uart_rx_i.n163_q [2]),
    .I2(\UART.uart_rx_i.n163_q [0]),
    .I3(\UART.uart_rx_i.n62_o [1]),
    .O(_2073_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4231_ (
    .I0(csr_bankarray_csrbank27_load0_w[29]),
    .I1(_1889_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0848_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4232_ (
    .I0(_1438_[29]),
    .I1(csr_bankarray_csrbank27_reload0_w[29]),
    .I2(_1886_[2]),
    .O(_1889_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4233_ (
    .I0(_2440_[0]),
    .I1(\UART.RST ),
    .O(_0664_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4234_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank19_out0_w),
    .I2(_1605_[0]),
    .I3(_2071_[3]),
    .O(_2440_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4235_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1637_[3]),
    .I3(_1607_[1]),
    .O(_2071_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4236_ (
    .I0(csr_bankarray_csrbank27_load0_w[30]),
    .I1(_2070_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0849_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4237_ (
    .I0(_1438_[30]),
    .I1(csr_bankarray_csrbank27_reload0_w[30]),
    .I2(_1886_[2]),
    .O(_2070_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4238_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[15]),
    .I1(_1934_[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0632_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4239_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[2]),
    .O(_0178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4240_ (
    .I0(_2069_[0]),
    .I1(\UART.RST ),
    .O(_0852_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4241_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank29_control0_w),
    .I2(_1771_[0]),
    .I3(_1605_[0]),
    .O(_2069_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4242_ (
    .I0(_2066_[0]),
    .I1(\UART.RST ),
    .O(_0853_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4243_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank29_ev_enable0_w),
    .I2(_1771_[0]),
    .I3(_1610_[3]),
    .O(_2066_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4244_ (
    .I0(_1362_[19]),
    .I1(basesoc_tx_enable),
    .O(_0401_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4245_ (
    .I0(\UART.RST ),
    .I1(_1605_[0]),
    .I2(_1771_[0]),
    .O(_0855_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4246_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[0]),
    .I1(\UART_1.DOUT [0]),
    .I2(\UART.RST ),
    .I3(\UART_1.DOUT_VLD ),
    .O(_0856_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4247_ (
    .I0(_2065_[0]),
    .I1(\UART.RST ),
    .O(_0854_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4248_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(uart_ice40_pending_r),
    .I2(_1771_[0]),
    .I3(_1639_[0]),
    .O(_2065_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4249_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[1]),
    .I1(\UART_1.DOUT [1]),
    .I2(\UART.RST ),
    .I3(\UART_1.DOUT_VLD ),
    .O(_0857_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4250_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[2]),
    .I1(\UART_1.DOUT [2]),
    .I2(\UART.RST ),
    .I3(\UART_1.DOUT_VLD ),
    .O(_0858_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4251_ (
    .I0(_2067_[0]),
    .I1(\UART.RST ),
    .O(_0656_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4252_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank15_out0_w),
    .I2(_1605_[0]),
    .I3(_2063_[3]),
    .O(_2067_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4253_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1607_[1]),
    .I3(_1607_[2]),
    .O(_2063_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4254_ (
    .I0(\UART.RST ),
    .I1(basesoc_rx_enable),
    .I2(_1365_[32]),
    .O(_0276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4255_ (
    .I0(_1891_[0]),
    .I1(\UART.RST ),
    .O(_0654_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4256_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank14_out0_w),
    .I2(_1605_[0]),
    .I3(_1890_[3]),
    .O(_1891_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4257_ (
    .I0(_1600_[1]),
    .I1(_1642_[1]),
    .I2(_1608_[1]),
    .I3(_1607_[2]),
    .O(_1890_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4258_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[4]),
    .I1(\UART_1.DOUT [4]),
    .I2(\UART.RST ),
    .I3(\UART_1.DOUT_VLD ),
    .O(_0860_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4259_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[5]),
    .I1(\UART_1.DOUT [5]),
    .I2(\UART.RST ),
    .I3(\UART_1.DOUT_VLD ),
    .O(_0861_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4260_ (
    .I0(\UART_1.DIN [5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1772_[3]),
    .O(_0871_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4261_ (
    .I0(_1362_[18]),
    .I1(basesoc_tx_enable),
    .O(_0400_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4262_ (
    .I0(\UART_1.DIN [6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1772_[3]),
    .O(_0872_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4263_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[1]),
    .I1(\UART.DOUT [1]),
    .I2(\UART.RST ),
    .I3(\UART.DOUT_VLD ),
    .O(_0880_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4264_ (
    .I0(_1362_[17]),
    .I1(basesoc_tx_enable),
    .O(_0399_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _4265_ (
    .I0(_2055_[0]),
    .I1(_1750_[2]),
    .I2(_1646_[3]),
    .O(_1051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4266_ (
    .I0(_1802_[0]),
    .I1(_1699_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid ),
    .O(_2055_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4267_ (
    .I0(basesoc_timer_value_status[23]),
    .I1(basesoc_timer_value[23]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0335_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4268_ (
    .I0(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .I1(_2062_[1]),
    .I2(_1646_[3]),
    .I3(\VexRiscv.memory_arbitration_isValid ),
    .O(_1053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4269_ (
    .I0(_2035_[2]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_836 ),
    .O(_1054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4270_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_1624_[2]),
    .I2(\VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ),
    .O(_2035_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4271_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[14]),
    .O(_0396_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4272_ (
    .I0(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv.when_ShiftPlugins_l169 ),
    .O(_1892_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4273_ (
    .I0(_1893_[0]),
    .I1(_1747_[2]),
    .I2(_1646_[3]),
    .O(_1056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _4274_ (
    .I0(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .I1(_1623_[0]),
    .I2(_1892_[2]),
    .O(_1893_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc500)
  ) _4275_ (
    .I0(_2059_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .I2(_2051_[1]),
    .I3(_1646_[3]),
    .O(_1057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4276_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_1624_[2]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .I3(\VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ),
    .O(_2051_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0305)
  ) _4277_ (
    .I0(\VexRiscv.CsrPlugin_mstatus_MPIE ),
    .I1(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .I2(_1590_[2]),
    .I3(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2059_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4278_ (
    .I0(basesoc_timer_reload_storage[13]),
    .I1(_2053_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _4279_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]),
    .I1(_1741_[2]),
    .I2(_1894_[2]),
    .I3(_1894_[3]),
    .O(_1055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _4280_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I1(\VexRiscv._zz__zz_decode_IS_CSR_63 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .O(_1894_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _4281_ (
    .I0(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(_1894_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4282_ (
    .I0(_1432_[0]),
    .I1(_1427_[0]),
    .I2(_1802_[0]),
    .I3(_1646_[3]),
    .O(_1058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4283_ (
    .I0(_1646_[3]),
    .I1(\VexRiscv.lastStageIsFiring ),
    .I2(\VexRiscv._zz_lastStageRegFileWrite_valid ),
    .O(_1061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc500)
  ) _4284_ (
    .I0(_2052_[0]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(_2051_[1]),
    .I3(_1646_[3]),
    .O(_1062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fbb)
  ) _4285_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .I2(\VexRiscv.CsrPlugin_mstatus_MPIE ),
    .I3(_1590_[2]),
    .O(_2052_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4286_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[13]),
    .I2(_2054_[2]),
    .I3(_1781_[3]),
    .O(_1187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4287_ (
    .I0(basesoc_timer_reload_storage[13]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[13]),
    .O(_2054_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4288_ (
    .I0(_1432_[2]),
    .I1(_1427_[2]),
    .I2(_1802_[0]),
    .I3(_1646_[3]),
    .O(_1060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _4289_ (
    .I0(_2039_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [11]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4290_ (
    .I0(_1754_[0]),
    .I1(\VexRiscv.decode_to_execute_RS1 [11]),
    .O(\VexRiscv._zz_execute_SRC1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4291_ (
    .I0(_1895_[0]),
    .I1(_1895_[1]),
    .I2(_1895_[2]),
    .O(_2039_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4292_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [11]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .I3(\VexRiscv.CsrPlugin_mstatus_MPP [0]),
    .O(_1895_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4293_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_836 ),
    .I1(\VexRiscv.CsrPlugin_mip_MEIP ),
    .I2(\VexRiscv.CsrPlugin_mie_MEIE ),
    .I3(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .O(_1895_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4294_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [11]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1895_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4295_ (
    .I0(\VexRiscv.CsrPlugin_mie_MEIE ),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I2(_1899_[2]),
    .I3(_1646_[3]),
    .O(_1063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4296_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_1624_[2]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .I3(\VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ),
    .O(_1899_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4297_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[14]),
    .I2(_1896_[2]),
    .I3(_1781_[3]),
    .O(_1186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4298_ (
    .I0(basesoc_timer_reload_storage[14]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[14]),
    .O(_1896_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _4299_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I1(_2051_[1]),
    .I2(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .I3(_2051_[3]),
    .O(_1065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf100)
  ) _4300_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mstatus_MPP [0]),
    .I2(_1590_[2]),
    .I3(_1646_[3]),
    .O(_2051_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _4301_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I1(_2051_[1]),
    .I2(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .I3(_2424_[3]),
    .O(_1066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf100)
  ) _4302_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mstatus_MPP [1]),
    .I2(_1590_[2]),
    .I3(_1646_[3]),
    .O(_2424_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4303_ (
    .I0(\VexRiscv.CsrPlugin_mie_MSIE ),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I2(_1899_[2]),
    .I3(_1646_[3]),
    .O(_1067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4304_ (
    .I0(\VexRiscv.decode_arbitration_isStuck ),
    .I1(_1748_[0]),
    .I2(_1646_[3]),
    .O(_1068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf1ff)
  ) _4305_ (
    .I0(basesoc_tx_sink_valid),
    .I1(basesoc_tx_enable),
    .I2(\UART.RST ),
    .I3(_2439_[3]),
    .O(_0127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _4306_ (
    .I0(_2422_[0]),
    .I1(basesoc_tx_data[0]),
    .I2(basesoc_tx_tick),
    .I3(basesoc_tx_enable),
    .O(_2439_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4307_ (
    .I0(basesoc_timer_value_status[22]),
    .I1(basesoc_timer_value[22]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0334_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4308_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[30]),
    .I2(_2455_[2]),
    .I3(_1781_[3]),
    .O(_1170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4309_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[30]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[30]),
    .O(_2455_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4310_ (
    .I0(_1646_[3]),
    .I1(\VexRiscv.IBusSimplePlugin_pending_next [2]),
    .O(_1072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4311_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[28]),
    .I2(_2425_[2]),
    .I3(_1910_[3]),
    .O(_1140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hef00)
  ) _4312_ (
    .I0(_1610_[3]),
    .I1(_1780_[1]),
    .I2(_1663_[0]),
    .I3(_1795_[0]),
    .O(_1910_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4313_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[28]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[28]),
    .O(_2425_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4314_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[1]),
    .I1(core_sink_sink_payload_dq[1]),
    .I2(\UART.RST ),
    .I3(_1930_[3]),
    .O(_0088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4315_ (
    .I0(\spi_master_1.n129_q ),
    .I1(\spi_master_1.n28_o [0]),
    .O(_1073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4316_ (
    .I0(_2423_[0]),
    .I1(_2423_[1]),
    .I2(_1664_[3]),
    .O(_1100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _4317_ (
    .I0(_1663_[0]),
    .I1(_1600_[1]),
    .I2(_1600_[0]),
    .I3(_1638_[2]),
    .O(_1664_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4318_ (
    .I0(csr_bankarray_csrbank5_reg_rdata_w[9]),
    .I1(_1639_[0]),
    .I2(_1604_[2]),
    .I3(core_latency[1]),
    .O(_2423_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4319_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[9]),
    .I1(_1605_[0]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[9]),
    .O(_2423_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4320_ (
    .I0(_2162_[2]),
    .I1(\spi_master_1.n37_o [0]),
    .O(_1074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _4321_ (
    .I0(\spi_master_1.clk_toggles [0]),
    .I1(_1900_[1]),
    .I2(\spi_master_1.clk_toggles [4]),
    .I3(\spi_master_1.n129_q ),
    .O(_2162_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _4322_ (
    .I0(\spi_master_1.clk_toggles [3]),
    .I1(\spi_master_1.clk_toggles [1]),
    .I2(\spi_master_1.clk_toggles [2]),
    .O(_1900_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4323_ (
    .I0(_2162_[2]),
    .I1(\spi_master_1.n37_o [1]),
    .O(_1075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4324_ (
    .I0(_2162_[2]),
    .I1(\spi_master_1.n37_o [2]),
    .O(_1076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4325_ (
    .I0(_2162_[2]),
    .I1(\spi_master_1.n37_o [3]),
    .O(_1077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4326_ (
    .I0(_2162_[2]),
    .I1(\spi_master_1.n37_o [4]),
    .O(_1078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4327_ (
    .I0(_1639_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[10]),
    .I2(_1901_[2]),
    .I3(_1664_[3]),
    .O(_1099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4328_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[10]),
    .I1(_1662_[0]),
    .I2(_1604_[2]),
    .I3(core_latency[2]),
    .O(_1901_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4329_ (
    .I0(_1646_[3]),
    .I1(\VexRiscv.IBusSimplePlugin_pending_next [1]),
    .O(_1071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4330_ (
    .I0(\UART_1.uart_tx_i.n245_o ),
    .I1(\UART_1.uart_tx_i.n237_o ),
    .I2(\UART_1.uart_tx_i.n232_o ),
    .I3(\UART_1.uart_tx_i.n227_o ),
    .O(_2301_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4331_ (
    .I0(_2318_[0]),
    .I1(_1902_[1]),
    .O(_1080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4332_ (
    .I0(_1600_[1]),
    .I1(_1600_[2]),
    .I2(_1665_[3]),
    .O(_1902_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4333_ (
    .I0(_1604_[0]),
    .I1(\spi_master.n148_q [7]),
    .I2(_1604_[2]),
    .I3(\spi_master.n28_o [7]),
    .O(_2318_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4334_ (
    .I0(_2320_[0]),
    .I1(_1902_[1]),
    .O(_1081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4335_ (
    .I0(_1604_[0]),
    .I1(\spi_master.n148_q [6]),
    .I2(_1604_[2]),
    .I3(\spi_master.n28_o [6]),
    .O(_2320_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4336_ (
    .I0(_1646_[3]),
    .I1(\VexRiscv.IBusSimplePlugin_pending_next [0]),
    .O(_1070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4337_ (
    .I0(_2317_[0]),
    .I1(_1902_[1]),
    .O(_1082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4338_ (
    .I0(_1604_[0]),
    .I1(\spi_master.n148_q [5]),
    .I2(_1604_[2]),
    .I3(\spi_master.n28_o [5]),
    .O(_2317_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4339_ (
    .I0(_1902_[0]),
    .I1(_1902_[1]),
    .O(_1083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4340_ (
    .I0(_1604_[0]),
    .I1(\spi_master.n148_q [4]),
    .I2(_1604_[2]),
    .I3(\spi_master.n28_o [4]),
    .O(_1902_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4341_ (
    .I0(basesoc_timer_load_storage[16]),
    .I1(_2319_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0361_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4342_ (
    .I0(_1445_[16]),
    .I1(basesoc_timer_reload_storage[16]),
    .I2(_1944_[0]),
    .O(_2319_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4343_ (
    .I0(_1943_[0]),
    .I1(_1943_[1]),
    .I2(_1943_[2]),
    .I3(_1943_[3]),
    .O(_1944_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4344_ (
    .I0(_1942_[0]),
    .I1(_1942_[1]),
    .O(_1943_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4345_ (
    .I0(basesoc_timer_value[31]),
    .I1(basesoc_timer_value[30]),
    .I2(basesoc_timer_value[29]),
    .I3(basesoc_timer_value[28]),
    .O(_1942_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4346_ (
    .I0(basesoc_timer_value[3]),
    .I1(basesoc_timer_value[2]),
    .I2(basesoc_timer_value[1]),
    .I3(basesoc_timer_value[0]),
    .O(_1942_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4347_ (
    .I0(_1941_[0]),
    .I1(_1941_[1]),
    .I2(_1941_[2]),
    .I3(_1941_[3]),
    .O(_1943_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4348_ (
    .I0(basesoc_timer_value[23]),
    .I1(basesoc_timer_value[22]),
    .I2(basesoc_timer_value[21]),
    .I3(basesoc_timer_value[20]),
    .O(_1941_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4349_ (
    .I0(basesoc_timer_value[27]),
    .I1(basesoc_timer_value[26]),
    .I2(basesoc_timer_value[25]),
    .I3(basesoc_timer_value[24]),
    .O(_1941_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4350_ (
    .I0(basesoc_timer_value[15]),
    .I1(basesoc_timer_value[14]),
    .I2(basesoc_timer_value[13]),
    .I3(basesoc_timer_value[12]),
    .O(_1941_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4351_ (
    .I0(basesoc_timer_value[19]),
    .I1(basesoc_timer_value[18]),
    .I2(basesoc_timer_value[17]),
    .I3(basesoc_timer_value[16]),
    .O(_1941_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4352_ (
    .I0(basesoc_timer_value[7]),
    .I1(basesoc_timer_value[6]),
    .I2(basesoc_timer_value[5]),
    .I3(basesoc_timer_value[4]),
    .O(_1943_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4353_ (
    .I0(basesoc_timer_value[11]),
    .I1(basesoc_timer_value[10]),
    .I2(basesoc_timer_value[9]),
    .I3(basesoc_timer_value[8]),
    .O(_1943_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4354_ (
    .I0(_2199_[0]),
    .I1(_1902_[1]),
    .O(_1084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4355_ (
    .I0(_1604_[0]),
    .I1(\spi_master.n148_q [3]),
    .I2(_1604_[2]),
    .I3(\spi_master.n28_o [3]),
    .O(_2199_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4356_ (
    .I0(_1662_[2]),
    .I1(\spi_master.cpha ),
    .I2(_2148_[2]),
    .I3(_1902_[1]),
    .O(_1085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4357_ (
    .I0(_1604_[0]),
    .I1(\spi_master.n148_q [2]),
    .I2(_1604_[2]),
    .I3(\spi_master.n28_o [2]),
    .O(_2148_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _4358_ (
    .I0(\VexRiscv.execute_arbitration_isStuck ),
    .I1(_1748_[1]),
    .I2(_2259_[2]),
    .I3(_1646_[3]),
    .O(_1069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4359_ (
    .I0(\VexRiscv.decode_arbitration_isStuck ),
    .I1(_1748_[0]),
    .O(_2259_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4360_ (
    .I0(_1662_[2]),
    .I1(\spi_master.cpol ),
    .I2(_2145_[2]),
    .I3(_1902_[1]),
    .O(_1086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4361_ (
    .I0(_1604_[0]),
    .I1(\spi_master.n148_q [1]),
    .I2(_1604_[2]),
    .I3(\spi_master.n28_o [1]),
    .O(_2145_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4362_ (
    .I0(_2367_[0]),
    .I1(_1902_[1]),
    .O(_1087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _4363_ (
    .I0(\spi_master.busy ),
    .I1(_1605_[0]),
    .I2(_1903_[2]),
    .I3(_1903_[3]),
    .O(_2367_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4364_ (
    .I0(csr_bankarray_csrbank8_ss_n0_w),
    .I1(_1662_[0]),
    .I2(_1604_[0]),
    .I3(\spi_master.n148_q [0]),
    .O(_1903_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4365_ (
    .I0(_1662_[2]),
    .I1(csr_bankarray_csrbank8_control0_w[0]),
    .I2(_1604_[2]),
    .I3(\spi_master.n28_o [0]),
    .O(_1903_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4366_ (
    .I0(_1905_[0]),
    .I1(i2c1_sda0),
    .O(_1088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4367_ (
    .I0(_1641_[2]),
    .I1(_1904_[1]),
    .O(_1905_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4368_ (
    .I0(_1600_[1]),
    .I1(_1600_[0]),
    .I2(_1607_[1]),
    .O(_1904_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4369_ (
    .I0(_1905_[0]),
    .I1(i2c1_oe),
    .O(_1089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4370_ (
    .I0(\VexRiscv.CsrPlugin_mie_MTIE ),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .I2(_1899_[2]),
    .I3(_1646_[3]),
    .O(_1064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0e00)
  ) _4371_ (
    .I0(_1604_[0]),
    .I1(_1641_[2]),
    .I2(_2595_[2]),
    .I3(_1904_[1]),
    .O(_1090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4372_ (
    .I0(csr_bankarray_csrbank7_r_w),
    .I1(i2c1_scl_1),
    .I2(_1604_[2]),
    .O(_2595_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4373_ (
    .I0(_1643_[0]),
    .I1(i2c0_sda0),
    .O(_1091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4374_ (
    .I0(_1643_[0]),
    .I1(i2c0_oe),
    .O(_1092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _4375_ (
    .I0(_1906_[0]),
    .I1(_1600_[1]),
    .I2(_1600_[0]),
    .I3(_1642_[1]),
    .O(_1093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4376_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank6_r_w),
    .I2(_1604_[2]),
    .I3(i2c0_scl_1),
    .O(_1906_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4377_ (
    .I0(_1432_[1]),
    .I1(_1427_[1]),
    .I2(_1802_[0]),
    .I3(_1646_[3]),
    .O(_1059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4378_ (
    .I0(_1639_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[15]),
    .I2(_1867_[2]),
    .I3(_1664_[3]),
    .O(_1094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4379_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[15]),
    .I1(_1662_[0]),
    .I2(_1604_[2]),
    .I3(core_latency[7]),
    .O(_1867_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4380_ (
    .I0(_1639_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[14]),
    .I2(_1814_[2]),
    .I3(_1664_[3]),
    .O(_1095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4381_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[14]),
    .I1(_1662_[0]),
    .I2(_1604_[2]),
    .I3(core_latency[6]),
    .O(_1814_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4382_ (
    .I0(_1639_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[13]),
    .I2(_1837_[2]),
    .I3(_1664_[3]),
    .O(_1096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4383_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[13]),
    .I1(_1662_[0]),
    .I2(_1604_[2]),
    .I3(core_latency[5]),
    .O(_1837_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4384_ (
    .I0(_1639_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[12]),
    .I2(_1811_[2]),
    .I3(_1664_[3]),
    .O(_1097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4385_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[12]),
    .I1(_1662_[0]),
    .I2(_1604_[2]),
    .I3(core_latency[4]),
    .O(_1811_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4386_ (
    .I0(_1639_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[11]),
    .I2(_1769_[2]),
    .I3(_1664_[3]),
    .O(_1098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4387_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[11]),
    .I1(_1662_[0]),
    .I2(_1604_[2]),
    .I3(core_latency[3]),
    .O(_1769_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4388_ (
    .I0(_1870_[0]),
    .I1(_1802_[0]),
    .I2(_1646_[3]),
    .O(_1052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4389_ (
    .I0(_1698_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(_1870_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _4390_ (
    .I0(_1907_[0]),
    .I1(_1415_[25]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _4391_ (
    .I0(_1759_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]),
    .I2(_1591_[2]),
    .O(_1907_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4392_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [25]),
    .I1(\VexRiscv.CsrPlugin_mepc [27]),
    .I2(_1590_[2]),
    .O(_1759_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4393_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [27]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [27]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _4394_ (
    .I0(_1675_[0]),
    .I1(_1415_[22]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _4395_ (
    .I0(_1674_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]),
    .I2(_1591_[2]),
    .O(_1675_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4396_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [22]),
    .I1(\VexRiscv.CsrPlugin_mepc [24]),
    .I2(_1590_[2]),
    .O(_1674_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4397_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [24]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _4398_ (
    .I0(_1672_[0]),
    .I1(_1415_[16]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _4399_ (
    .I0(_1671_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]),
    .I2(_1591_[2]),
    .O(_1672_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4400_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [16]),
    .I1(\VexRiscv.CsrPlugin_mepc [18]),
    .I2(_1590_[2]),
    .O(_1671_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4401_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [18]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [18]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4402_ (
    .I0(_1670_[0]),
    .I1(_1670_[1]),
    .I2(_1664_[3]),
    .O(_1101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4403_ (
    .I0(csr_bankarray_csrbank5_reg_rdata_w[8]),
    .I1(_1639_[0]),
    .I2(_1604_[2]),
    .I3(core_latency[0]),
    .O(_1670_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4404_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[8]),
    .I1(_1605_[0]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[8]),
    .O(_1670_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4405_ (
    .I0(_1909_[0]),
    .I1(_1909_[1]),
    .I2(_1664_[3]),
    .O(_1102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4406_ (
    .I0(csr_bankarray_csrbank5_reg_rdata_w[7]),
    .I1(_1639_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank5_config0_w[7]),
    .O(_1909_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4407_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank5_reg_control0_w[7]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[7]),
    .O(_1909_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4408_ (
    .I0(basesoc_timer_reload_storage[12]),
    .I1(_2151_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4409_ (
    .I0(_2113_[0]),
    .I1(_2113_[1]),
    .I2(_1664_[3]),
    .O(_1103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4410_ (
    .I0(csr_bankarray_csrbank5_reg_rdata_w[6]),
    .I1(_1639_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank5_config0_w[6]),
    .O(_2113_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4411_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank5_reg_control0_w[6]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[6]),
    .O(_2113_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4412_ (
    .I0(_1673_[0]),
    .I1(_1673_[1]),
    .I2(_1664_[3]),
    .O(_1104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4413_ (
    .I0(csr_bankarray_csrbank5_reg_rdata_w[5]),
    .I1(_1639_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank5_config0_w[5]),
    .O(_1673_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4414_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank5_reg_control0_w[5]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[5]),
    .O(_1673_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4415_ (
    .I0(_1936_[0]),
    .I1(_1936_[1]),
    .I2(_1664_[3]),
    .O(_1105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4416_ (
    .I0(_1639_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[4]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank5_config0_w[4]),
    .O(_1936_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4417_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank5_reg_control0_w[4]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[4]),
    .O(_1936_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _4418_ (
    .I0(_1664_[0]),
    .I1(_1664_[1]),
    .I2(_1664_[2]),
    .I3(_1664_[3]),
    .O(_1106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4419_ (
    .I0(_1660_[0]),
    .I1(csr_bankarray_csrbank5_reg_control0_w[3]),
    .I2(_1660_[2]),
    .I3(csr_bankarray_csrbank5_reg_rdata_w[3]),
    .O(_1664_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4420_ (
    .I0(basesoc_basesoc_adr[3]),
    .I1(_1603_[1]),
    .I2(_1656_[3]),
    .I3(_1659_[3]),
    .O(_1660_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4421_ (
    .I0(_1602_[2]),
    .I1(basesoc_basesoc_adr[2]),
    .O(_1656_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _4422_ (
    .I0(basesoc_basesoc_adr[1]),
    .I1(basesoc_basesoc_adr[8]),
    .I2(_1602_[2]),
    .I3(basesoc_basesoc_adr[0]),
    .O(_1659_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4423_ (
    .I0(_1603_[1]),
    .I1(_1603_[2]),
    .I2(_1658_[2]),
    .O(_1660_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _4424_ (
    .I0(basesoc_basesoc_adr[0]),
    .I1(basesoc_basesoc_adr[8]),
    .I2(basesoc_basesoc_adr[1]),
    .I3(_1602_[2]),
    .O(_1658_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4425_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[3]),
    .I1(_1657_[1]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank5_config0_w[3]),
    .O(_1664_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4426_ (
    .I0(basesoc_basesoc_adr[3]),
    .I1(_1603_[1]),
    .I2(_1603_[0]),
    .I3(_1656_[3]),
    .O(_1657_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4427_ (
    .I0(_1603_[1]),
    .I1(_1603_[2]),
    .I2(_1659_[3]),
    .O(_1664_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4428_ (
    .I0(_2291_[0]),
    .I1(_2291_[1]),
    .I2(_1664_[3]),
    .O(_1107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4429_ (
    .I0(csr_bankarray_csrbank5_reg_rdata_w[2]),
    .I1(_1639_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank5_config0_w[2]),
    .O(_2291_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4430_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank5_reg_control0_w[2]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[2]),
    .O(_2291_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4431_ (
    .I0(_2234_[0]),
    .I1(_2234_[1]),
    .I2(_1664_[3]),
    .O(_1108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4432_ (
    .I0(csr_bankarray_csrbank5_reg_rdata_w[1]),
    .I1(_1639_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank5_config0_w[1]),
    .O(_2234_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4433_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[1]),
    .I1(_1605_[0]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[1]),
    .O(_2234_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4434_ (
    .I0(_2289_[0]),
    .I1(_2289_[1]),
    .I2(_1664_[3]),
    .O(_1109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4435_ (
    .I0(_1711_[0]),
    .I1(_1662_[2]),
    .I2(_1919_[2]),
    .O(_2289_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4436_ (
    .I0(_1639_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank5_config0_w[0]),
    .O(_1919_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4437_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[0]),
    .I1(_1605_[0]),
    .I2(_1662_[0]),
    .I3(csr_bankarray_csrbank5_reg_wdata0_w[0]),
    .O(_2289_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4438_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank4_out0_w),
    .I2(_2288_[2]),
    .I3(_2288_[3]),
    .O(_1110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4439_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank4_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank4_oe0_w),
    .O(_2288_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4440_ (
    .I0(_1600_[1]),
    .I1(_1600_[0]),
    .I2(_1600_[2]),
    .O(_2288_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4441_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank3_out0_w),
    .I2(_1920_[2]),
    .I3(_1920_[3]),
    .O(_1111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4442_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank3_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank3_oe0_w),
    .O(_1920_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4443_ (
    .I0(_1600_[1]),
    .I1(_1637_[3]),
    .I2(_1607_[1]),
    .O(_1920_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4444_ (
    .I0(_2285_[0]),
    .I1(_1608_[0]),
    .O(_1112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4445_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[7]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART.DIN [7]),
    .O(_2285_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4446_ (
    .I0(_2364_[0]),
    .I1(_1608_[0]),
    .O(_1113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4447_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[6]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART.DIN [6]),
    .O(_2364_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _4448_ (
    .I0(_2290_[0]),
    .I1(_1415_[5]),
    .I2(_1592_[2]),
    .O(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _4449_ (
    .I0(_2287_[0]),
    .I1(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]),
    .I2(_1591_[2]),
    .O(_2290_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4450_ (
    .I0(\VexRiscv.CsrPlugin_mtvec_base [5]),
    .I1(\VexRiscv.CsrPlugin_mepc [7]),
    .I2(_1590_[2]),
    .O(_2287_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4451_ (
    .I0(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [7]),
    .I1(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [7]),
    .I2(_1700_[2]),
    .I3(_1646_[3]),
    .O(_1026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4452_ (
    .I0(_2316_[0]),
    .I1(_1608_[0]),
    .O(_1114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4453_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[5]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART.DIN [5]),
    .O(_2316_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4454_ (
    .I0(_2286_[0]),
    .I1(_1608_[0]),
    .O(_1115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4455_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[4]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART.DIN [4]),
    .O(_2286_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4456_ (
    .I0(_2315_[0]),
    .I1(_1608_[0]),
    .O(_1116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4457_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[3]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART.DIN [3]),
    .O(_2315_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4458_ (
    .I0(_1662_[2]),
    .I1(\UART.FRAME_ERROR ),
    .I2(_2295_[2]),
    .I3(_1608_[0]),
    .O(_1117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4459_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[2]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART.DIN [2]),
    .O(_2295_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4460_ (
    .I0(_1662_[2]),
    .I1(\UART.DOUT_VLD ),
    .I2(_1979_[2]),
    .I3(_1608_[0]),
    .O(_1118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4461_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank30_rx_data_w[1]),
    .I2(_1604_[2]),
    .I3(\UART.DIN [1]),
    .O(_1979_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _4462_ (
    .I0(_2294_[0]),
    .I1(_1662_[2]),
    .I2(_1639_[0]),
    .I3(csr_bankarray_csrbank30_ev_pending_w),
    .O(_2479_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4463_ (
    .I0(_1610_[3]),
    .I1(csr_bankarray_csrbank30_ev_enable0_w),
    .I2(_1605_[0]),
    .I3(csr_bankarray_csrbank30_control0_w),
    .O(_2479_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4464_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank2_out0_w),
    .I2(_1788_[2]),
    .I3(_1788_[3]),
    .O(_1120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4465_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank2_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank2_oe0_w),
    .O(_1788_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4466_ (
    .I0(_1600_[1]),
    .I1(_1642_[1]),
    .I2(_1637_[3]),
    .O(_1788_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4467_ (
    .I0(_2296_[0]),
    .I1(_1770_[0]),
    .O(_1121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4468_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[7]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART_1.DIN [7]),
    .O(_2296_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4469_ (
    .I0(_2311_[0]),
    .I1(_1770_[0]),
    .O(_1122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4470_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank29_rx_data_w[6]),
    .I2(_1604_[2]),
    .I3(\UART_1.DIN [6]),
    .O(_2311_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4471_ (
    .I0(_1921_[0]),
    .I1(_1770_[0]),
    .O(_1123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4472_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[5]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART_1.DIN [5]),
    .O(_1921_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4473_ (
    .I0(_2292_[0]),
    .I1(_1770_[0]),
    .O(_1124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4474_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank29_rx_data_w[4]),
    .I2(_1604_[2]),
    .I3(\UART_1.DIN [4]),
    .O(_2292_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4475_ (
    .I0(_2303_[0]),
    .I1(_1770_[0]),
    .O(_1125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4476_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank29_rx_data_w[3]),
    .I2(_1604_[2]),
    .I3(\UART_1.DIN [3]),
    .O(_2303_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4477_ (
    .I0(_1662_[2]),
    .I1(\UART_1.FRAME_ERROR ),
    .I2(_1922_[2]),
    .I3(_1770_[0]),
    .O(_1126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4478_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank29_rx_data_w[2]),
    .I2(_1604_[2]),
    .I3(\UART_1.DIN [2]),
    .O(_1922_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _4479_ (
    .I0(_1924_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [20]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4480_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [20]),
    .I2(_1923_[2]),
    .O(_1924_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4481_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [20]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_1923_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _4482_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .I1(\VexRiscv.decode_to_execute_RS1 [20]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4483_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4484_ (
    .I0(_1662_[2]),
    .I1(\UART_1.DOUT_VLD ),
    .I2(_2310_[2]),
    .I3(_1770_[0]),
    .O(_1127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4485_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[1]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(\UART_1.DIN [1]),
    .O(_2310_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4486_ (
    .I0(_2450_[0]),
    .I1(_2450_[1]),
    .I2(_2450_[2]),
    .I3(_1770_[0]),
    .O(_1128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4487_ (
    .I0(csr_bankarray_csrbank29_control0_w),
    .I1(_1660_[0]),
    .I2(_2298_[2]),
    .O(_2450_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4488_ (
    .I0(\UART_1.DOUT_VLD ),
    .I1(_1662_[0]),
    .I2(_1641_[2]),
    .I3(\UART_1.DIN [0]),
    .O(_2298_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4489_ (
    .I0(csr_bankarray_csrbank29_ev_pending_w),
    .I1(_1660_[2]),
    .I2(_1610_[3]),
    .I3(csr_bankarray_csrbank29_ev_enable0_w),
    .O(_2450_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _4490_ (
    .I0(_2302_[0]),
    .I1(_1951_[0]),
    .I2(_1664_[0]),
    .I3(csr_bankarray_csrbank29_rx_data_w[0]),
    .O(_2450_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _4491_ (
    .I0(basesoc_basesoc_adr[8]),
    .I1(_1950_[1]),
    .I2(_1603_[2]),
    .I3(_1603_[1]),
    .O(_1951_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _4492_ (
    .I0(\UART_1.uart_tx_i.n250_o ),
    .I1(\UART_1.uart_tx_i.n257_o ),
    .I2(_2301_[2]),
    .I3(_1764_[0]),
    .O(_2302_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4493_ (
    .I0(_1925_[0]),
    .I1(_1641_[2]),
    .I2(basesoc_uart_rx_fifo_fifo_out_payload_data[7]),
    .O(_1129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4494_ (
    .I0(_1600_[1]),
    .I1(_1638_[2]),
    .I2(_1607_[2]),
    .O(_1925_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4495_ (
    .I0(_1925_[0]),
    .I1(_1641_[2]),
    .I2(basesoc_uart_rx_fifo_fifo_out_payload_data[6]),
    .O(_1130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _4496_ (
    .I0(_2045_[0]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv._zz_execute_SRC1 [17]),
    .O(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4497_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .I1(\VexRiscv.CsrPlugin_mepc [17]),
    .I2(_2044_[2]),
    .O(_2045_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4498_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .I1(\VexRiscv.CsrPlugin_mtval [17]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .O(_2044_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _4499_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .I1(\VexRiscv.decode_to_execute_RS1 [17]),
    .I2(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .O(\VexRiscv._zz_execute_SRC1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4500_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_1004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4501_ (
    .I0(_1925_[0]),
    .I1(_1641_[2]),
    .I2(basesoc_uart_rx_fifo_fifo_out_payload_data[5]),
    .O(_1131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4502_ (
    .I0(_1925_[0]),
    .I1(_1641_[2]),
    .I2(basesoc_uart_rx_fifo_fifo_out_payload_data[4]),
    .O(_1132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4503_ (
    .I0(_1925_[0]),
    .I1(_1641_[2]),
    .I2(basesoc_uart_rx_fifo_fifo_out_payload_data[3]),
    .O(_1133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4504_ (
    .I0(_1925_[0]),
    .I1(_1641_[2]),
    .I2(basesoc_uart_rx_fifo_fifo_out_payload_data[2]),
    .O(_1134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4505_ (
    .I0(_2314_[0]),
    .I1(_2314_[1]),
    .I2(_1925_[0]),
    .O(_1135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4506_ (
    .I0(basesoc_uart_rx0),
    .I1(_1662_[2]),
    .I2(_1639_[0]),
    .I3(basesoc_uart_rx2),
    .O(_2314_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4507_ (
    .I0(basesoc_uart_rx1),
    .I1(_1662_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_uart_rx_fifo_fifo_out_payload_data[1]),
    .O(_2314_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4508_ (
    .I0(basesoc_basesoc_adr[3]),
    .I1(_1603_[1]),
    .I2(_1656_[3]),
    .I3(_1658_[2]),
    .O(_1953_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _4509_ (
    .I0(_1880_[0]),
    .I1(_1953_[0]),
    .I2(basesoc_uart_rx0),
    .I3(_1660_[0]),
    .O(_2477_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _4510_ (
    .I0(basesoc_basesoc_adr[8]),
    .I1(basesoc_basesoc_adr[3]),
    .I2(_1603_[1]),
    .I3(_1952_[3]),
    .O(_1953_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4511_ (
    .I0(basesoc_uart_tx1),
    .I1(_1657_[1]),
    .I2(_1641_[2]),
    .I3(basesoc_uart_rx_fifo_fifo_out_payload_data[0]),
    .O(_2462_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4512_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[31]),
    .I2(_2299_[2]),
    .I3(_1910_[3]),
    .O(_1137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4513_ (
    .I0(csr_bankarray_csrbank27_reload0_w[31]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[31]),
    .O(_2299_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4514_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[30]),
    .I2(_2297_[2]),
    .I3(_1910_[3]),
    .O(_1138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4515_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[30]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[30]),
    .O(_2297_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4516_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]),
    .I1(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I2(_1646_[2]),
    .I3(_1646_[3]),
    .O(_0998_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4517_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[29]),
    .I2(_2304_[2]),
    .I3(_1910_[3]),
    .O(_1139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4518_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[29]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[29]),
    .O(_2304_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4519_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[24]),
    .I1(core_sink_sink_payload_dq[0]),
    .I2(\UART.RST ),
    .I3(_1755_[3]),
    .O(_0095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4520_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[27]),
    .I2(_2300_[2]),
    .I3(_1910_[3]),
    .O(_1141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4521_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[27]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[27]),
    .O(_2300_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _4522_ (
    .I0(_1668_[3]),
    .I1(\VexRiscv.execute_to_memory_MEMORY_STORE ),
    .I2(\VexRiscv._zz_when ),
    .O(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4523_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[26]),
    .I2(_1910_[2]),
    .I3(_1910_[3]),
    .O(_1142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4524_ (
    .I0(csr_bankarray_csrbank27_reload0_w[26]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[26]),
    .O(_1910_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4525_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[25]),
    .I2(_1926_[2]),
    .I3(_1910_[3]),
    .O(_1143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4526_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[25]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[25]),
    .O(_1926_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4527_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[24]),
    .I2(_2563_[2]),
    .I3(_1910_[3]),
    .O(_1144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4528_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[24]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[24]),
    .O(_2563_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4529_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[23]),
    .I2(_1916_[2]),
    .I3(_1910_[3]),
    .O(_1145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4530_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[23]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[23]),
    .O(_1916_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4531_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[22]),
    .I2(_1927_[2]),
    .I3(_1910_[3]),
    .O(_1146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4532_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[22]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[22]),
    .O(_1927_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4533_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[21]),
    .I2(_1911_[2]),
    .I3(_1910_[3]),
    .O(_1147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4534_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[21]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[21]),
    .O(_1911_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4535_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[20]),
    .I2(_2442_[2]),
    .I3(_1910_[3]),
    .O(_1148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4536_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[20]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[20]),
    .O(_2442_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4537_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[19]),
    .I2(_1928_[2]),
    .I3(_1910_[3]),
    .O(_1149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4538_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[19]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[19]),
    .O(_1928_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4539_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[18]),
    .I2(_2116_[2]),
    .I3(_1910_[3]),
    .O(_1150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4540_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[18]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[18]),
    .O(_2116_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4541_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[17]),
    .I2(_2305_[2]),
    .I3(_1910_[3]),
    .O(_1151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4542_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[17]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[17]),
    .O(_2305_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4543_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[16]),
    .I2(_1929_[2]),
    .I3(_1910_[3]),
    .O(_1152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4544_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[16]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[16]),
    .O(_1929_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4545_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[15]),
    .I2(_2309_[2]),
    .I3(_1910_[3]),
    .O(_1153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4546_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[15]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[15]),
    .O(_2309_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4547_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[14]),
    .I2(_2306_[2]),
    .I3(_1910_[3]),
    .O(_1154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4548_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[14]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[14]),
    .O(_2306_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4549_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[2]),
    .I1(core_sink_sink_payload_dq[2]),
    .I2(\UART.RST ),
    .I3(_1930_[3]),
    .O(_0089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4550_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[13]),
    .I2(_2441_[2]),
    .I3(_1910_[3]),
    .O(_1155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4551_ (
    .I0(csr_bankarray_csrbank27_reload0_w[13]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[13]),
    .O(_2441_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4552_ (
    .I0(basesoc_bus_errors[12]),
    .I1(_1359_[12]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4553_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[23]),
    .O(_0199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4554_ (
    .I0(basesoc_timer_load_storage[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4555_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[11]),
    .I2(_1931_[2]),
    .I3(_1910_[3]),
    .O(_1157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4556_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[11]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[11]),
    .O(_1931_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4557_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[12]),
    .I2(_2307_[2]),
    .I3(_1910_[3]),
    .O(_1156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4558_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[12]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[12]),
    .O(_2307_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4559_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[10]),
    .I2(_2548_[2]),
    .I3(_1910_[3]),
    .O(_1158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4560_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[10]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[10]),
    .O(_2548_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4561_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[9]),
    .I2(_1932_[2]),
    .I3(_1910_[3]),
    .O(_1159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4562_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[9]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[9]),
    .O(_1932_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4563_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[8]),
    .I2(_2615_[2]),
    .I3(_1910_[3]),
    .O(_1160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4564_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[8]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[8]),
    .O(_2615_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4565_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[7]),
    .I2(_2410_[2]),
    .I3(_1910_[3]),
    .O(_1161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4566_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[7]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[7]),
    .O(_2410_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4567_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[6]),
    .I2(_1933_[2]),
    .I3(_1910_[3]),
    .O(_1162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4568_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[6]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[6]),
    .O(_1933_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4569_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[5]),
    .I2(_2594_[2]),
    .I3(_1910_[3]),
    .O(_1163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4570_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[5]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[5]),
    .O(_2594_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4571_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[4]),
    .I2(_2418_[2]),
    .I3(_1910_[3]),
    .O(_1164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4572_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[4]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[4]),
    .O(_2418_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4573_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[3]),
    .I2(_1940_[2]),
    .I3(_1910_[3]),
    .O(_1165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4574_ (
    .I0(csr_bankarray_csrbank27_reload0_w[3]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[3]),
    .O(_1940_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4575_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[2]),
    .I2(_2456_[2]),
    .I3(_1910_[3]),
    .O(_1166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4576_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[2]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[2]),
    .O(_2456_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4577_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank27_value_w[1]),
    .I2(_2421_[2]),
    .I3(_1910_[3]),
    .O(_1167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4578_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank27_reload0_w[1]),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[1]),
    .O(_2421_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4579_ (
    .I0(_2354_[0]),
    .I1(_1910_[3]),
    .O(_1168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4580_ (
    .I0(_2353_[0]),
    .I1(_2353_[1]),
    .I2(_2353_[2]),
    .I3(_2353_[3]),
    .O(_2354_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4581_ (
    .I0(_1951_[0]),
    .I1(csr_bankarray_csrbank27_update_value0_w),
    .I2(_1664_[0]),
    .I3(csr_bankarray_csrbank27_reload0_w[0]),
    .O(_2353_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4582_ (
    .I0(csr_bankarray_csrbank27_ev_enable0_w),
    .I1(_1780_[1]),
    .I2(_1953_[2]),
    .I3(csr_bankarray_csrbank27_ev_pending_w),
    .O(_2353_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4583_ (
    .I0(csr_bankarray_csrbank27_en0_w),
    .I1(_1660_[0]),
    .I2(_1641_[2]),
    .I3(csr_bankarray_csrbank27_load0_w[0]),
    .O(_2353_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4584_ (
    .I0(_1886_[2]),
    .I1(_1660_[2]),
    .I2(_1657_[1]),
    .I3(csr_bankarray_csrbank27_value_w[0]),
    .O(_2353_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4585_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[31]),
    .I2(_2355_[2]),
    .I3(_1781_[3]),
    .O(_1169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4586_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[31]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[31]),
    .O(_2355_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4587_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[29]),
    .I2(_1937_[2]),
    .I3(_1781_[3]),
    .O(_1171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4588_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[29]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[29]),
    .O(_1937_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4589_ (
    .I0(basesoc_timer_value_status[21]),
    .I1(basesoc_timer_value[21]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0333_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4590_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[6]),
    .I1(core_sink_sink_payload_dq[6]),
    .I2(\UART.RST ),
    .I3(_1930_[3]),
    .O(_0093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4591_ (
    .I0(basesoc_bus_errors[17]),
    .I1(_1359_[17]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4592_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[25]),
    .O(_0201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4593_ (
    .I0(basesoc_timer_load_storage[4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4594_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[28]),
    .I2(_2428_[2]),
    .I3(_1781_[3]),
    .O(_1172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4595_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[28]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[28]),
    .O(_2428_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4596_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[27]),
    .I2(_2430_[2]),
    .I3(_1781_[3]),
    .O(_1173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4597_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[27]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[27]),
    .O(_2430_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4598_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[26]),
    .I2(_2426_[2]),
    .I3(_1781_[3]),
    .O(_1174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4599_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[26]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[26]),
    .O(_2426_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4600_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[25]),
    .I2(_2431_[2]),
    .I3(_1781_[3]),
    .O(_1175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4601_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[25]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[25]),
    .O(_2431_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4602_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[24]),
    .I2(_2433_[2]),
    .I3(_1781_[3]),
    .O(_1176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4603_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[24]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[24]),
    .O(_2433_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4604_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[23]),
    .I2(_2427_[2]),
    .I3(_1781_[3]),
    .O(_1177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4605_ (
    .I0(basesoc_timer_reload_storage[23]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[23]),
    .O(_2427_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4606_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[22]),
    .I2(_2434_[2]),
    .I3(_1781_[3]),
    .O(_1178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4607_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[22]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[22]),
    .O(_2434_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4608_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[21]),
    .I2(_2435_[2]),
    .I3(_1781_[3]),
    .O(_1179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4609_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[21]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[21]),
    .O(_2435_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4610_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[20]),
    .I2(_2429_[2]),
    .I3(_1781_[3]),
    .O(_1180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4611_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[20]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[20]),
    .O(_2429_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4612_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[19]),
    .I2(_2436_[2]),
    .I3(_1781_[3]),
    .O(_1181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4613_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[19]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[19]),
    .O(_2436_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4614_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[18]),
    .I2(_2438_[2]),
    .I3(_1781_[3]),
    .O(_1182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4615_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[18]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[18]),
    .O(_2438_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4616_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[17]),
    .I2(_2432_[2]),
    .I3(_1781_[3]),
    .O(_1183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4617_ (
    .I0(basesoc_timer_reload_storage[17]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[17]),
    .O(_2432_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4618_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[16]),
    .I2(_2820_[2]),
    .I3(_1781_[3]),
    .O(_1184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4619_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[16]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[16]),
    .O(_2820_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4620_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[15]),
    .I2(_2816_[2]),
    .I3(_1781_[3]),
    .O(_1185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4621_ (
    .I0(basesoc_timer_reload_storage[15]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[15]),
    .O(_2816_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4622_ (
    .I0(basesoc_timer_load_storage[17]),
    .I1(_1655_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4623_ (
    .I0(\UART.uart_tx_i.n311_o ),
    .I1(_2437_[1]),
    .I2(\UART.RST ),
    .I3(_2033_[3]),
    .O(_0105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4624_ (
    .I0(_2031_[0]),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.div_mark ),
    .O(_2033_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4625_ (
    .I0(_2032_[0]),
    .I1(\UART.uart_tx_i.n186_o [2]),
    .O(_2437_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4626_ (
    .I0(\UART.uart_tx_i.n311_o ),
    .I1(\UART.uart_tx_i.n296_q [1]),
    .I2(\UART.uart_tx_i.n296_q [0]),
    .O(_2032_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4627_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[12]),
    .I2(_1947_[2]),
    .I3(_1781_[3]),
    .O(_1188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4628_ (
    .I0(basesoc_timer_reload_storage[12]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[12]),
    .O(_1947_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4629_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[11]),
    .I2(_2819_[2]),
    .I3(_1781_[3]),
    .O(_1189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4630_ (
    .I0(basesoc_timer_reload_storage[11]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[11]),
    .O(_2819_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4631_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[10]),
    .I2(_2409_[2]),
    .I3(_1781_[3]),
    .O(_1190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4632_ (
    .I0(basesoc_timer_reload_storage[10]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[10]),
    .O(_2409_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4633_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[9]),
    .I2(_1948_[2]),
    .I3(_1781_[3]),
    .O(_1191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4634_ (
    .I0(basesoc_timer_reload_storage[9]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[9]),
    .O(_1948_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4635_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[8]),
    .I2(_2408_[2]),
    .I3(_1781_[3]),
    .O(_1192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4636_ (
    .I0(basesoc_timer_reload_storage[8]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[8]),
    .O(_2408_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4637_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[7]),
    .I2(_2322_[2]),
    .I3(_1781_[3]),
    .O(_1193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4638_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[7]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[7]),
    .O(_2322_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4639_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[6]),
    .I2(_1949_[2]),
    .I3(_1781_[3]),
    .O(_1194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4640_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[6]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[6]),
    .O(_1949_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4641_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[5]),
    .I2(_2333_[2]),
    .I3(_1781_[3]),
    .O(_1195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4642_ (
    .I0(basesoc_timer_reload_storage[5]),
    .I1(_1604_[0]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[5]),
    .O(_2333_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4643_ (
    .I0(_1662_[0]),
    .I1(basesoc_timer_value_status[4]),
    .I2(_2308_[2]),
    .I3(_1781_[3]),
    .O(_1196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4644_ (
    .I0(_1604_[0]),
    .I1(basesoc_timer_reload_storage[4]),
    .I2(_1604_[2]),
    .I3(basesoc_timer_load_storage[4]),
    .O(_2308_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4645_ (
    .I0(_1955_[0]),
    .I1(_1781_[3]),
    .O(_1200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4646_ (
    .I0(_1954_[0]),
    .I1(_1954_[1]),
    .I2(_1954_[2]),
    .I3(_1954_[3]),
    .O(_1955_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4647_ (
    .I0(_1951_[0]),
    .I1(basesoc_timer_update_value_storage),
    .I2(_1664_[0]),
    .I3(basesoc_timer_reload_storage[0]),
    .O(_1954_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4648_ (
    .I0(_1953_[0]),
    .I1(basesoc_timer_enable_storage),
    .I2(_1953_[2]),
    .I3(basesoc_timer_pending_status),
    .O(_1954_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4649_ (
    .I0(basesoc_timer_en_storage),
    .I1(_1660_[0]),
    .I2(_1641_[2]),
    .I3(basesoc_timer_load_storage[0]),
    .O(_1954_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4650_ (
    .I0(_1944_[0]),
    .I1(_1660_[2]),
    .I2(_1657_[1]),
    .I3(basesoc_timer_value_status[0]),
    .O(_1954_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4651_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank21_out0_w),
    .I2(_1956_[2]),
    .I3(_1956_[3]),
    .O(_1201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4652_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank21_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank21_oe0_w),
    .O(_1956_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4653_ (
    .I0(_1600_[0]),
    .I1(_1600_[1]),
    .I2(_1638_[2]),
    .O(_1956_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4654_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank20_out0_w),
    .I2(_1605_[2]),
    .I3(_1605_[3]),
    .O(_1202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4655_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank20_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank20_oe0_w),
    .O(_1605_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4656_ (
    .I0(_1600_[0]),
    .I1(_1600_[1]),
    .I2(_1600_[2]),
    .O(_1605_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4657_ (
    .I0(_1957_[0]),
    .I1(_1957_[1]),
    .O(_1206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4658_ (
    .I0(_1600_[1]),
    .I1(_1637_[3]),
    .I2(_1638_[2]),
    .O(_1957_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4659_ (
    .I0(_1604_[0]),
    .I1(\spi_master_1.n148_q [4]),
    .I2(_1604_[2]),
    .I3(\spi_master_1.n28_o [4]),
    .O(_1957_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4660_ (
    .I0(_2895_[0]),
    .I1(_1957_[1]),
    .O(_1205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4661_ (
    .I0(_1604_[0]),
    .I1(\spi_master_1.n148_q [5]),
    .I2(_1604_[2]),
    .I3(\spi_master_1.n28_o [5]),
    .O(_2895_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4662_ (
    .I0(_2893_[0]),
    .I1(_1957_[1]),
    .O(_1207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4663_ (
    .I0(_1604_[0]),
    .I1(\spi_master_1.n148_q [3]),
    .I2(_1604_[2]),
    .I3(\spi_master_1.n28_o [3]),
    .O(_2893_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4664_ (
    .I0(_2616_[0]),
    .I1(_1957_[1]),
    .O(_1204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4665_ (
    .I0(_1604_[0]),
    .I1(\spi_master_1.n148_q [6]),
    .I2(_1604_[2]),
    .I3(\spi_master_1.n28_o [6]),
    .O(_2616_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4666_ (
    .I0(_1662_[2]),
    .I1(\spi_master_1.cpha ),
    .I2(_2892_[2]),
    .I3(_1957_[1]),
    .O(_1208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4667_ (
    .I0(_1604_[0]),
    .I1(\spi_master_1.n148_q [2]),
    .I2(_1604_[2]),
    .I3(\spi_master_1.n28_o [2]),
    .O(_2892_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4668_ (
    .I0(_2890_[0]),
    .I1(_1957_[1]),
    .O(_1203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4669_ (
    .I0(_1604_[0]),
    .I1(\spi_master_1.n148_q [7]),
    .I2(_1604_[2]),
    .I3(\spi_master_1.n28_o [7]),
    .O(_2890_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4670_ (
    .I0(_1662_[2]),
    .I1(\spi_master_1.cpol ),
    .I2(_2896_[2]),
    .I3(_1957_[1]),
    .O(_1209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4671_ (
    .I0(_1604_[0]),
    .I1(\spi_master_1.n148_q [1]),
    .I2(_1604_[2]),
    .I3(\spi_master_1.n28_o [1]),
    .O(_2896_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4672_ (
    .I0(_2889_[0]),
    .I1(_2889_[1]),
    .I2(_1957_[1]),
    .O(_1210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4673_ (
    .I0(\spi_master_1.busy ),
    .I1(_1605_[0]),
    .I2(_2888_[2]),
    .O(_2889_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4674_ (
    .I0(_1662_[0]),
    .I1(csr_bankarray_csrbank1_ss_n0_w),
    .I2(_1604_[2]),
    .I3(\spi_master_1.n28_o [0]),
    .O(_2888_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4675_ (
    .I0(csr_bankarray_csrbank1_control0_w[0]),
    .I1(_1662_[2]),
    .I2(_1604_[0]),
    .I3(\spi_master_1.n148_q [0]),
    .O(_2889_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4676_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank19_out0_w),
    .I2(_2894_[2]),
    .I3(_2894_[3]),
    .O(_1211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4677_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank19_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank19_oe0_w),
    .O(_2894_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4678_ (
    .I0(_1600_[1]),
    .I1(_1637_[3]),
    .I2(_1607_[1]),
    .O(_2894_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4679_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank16_out0_w),
    .I2(_2886_[2]),
    .I3(_2886_[3]),
    .O(_1214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4680_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank16_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank16_oe0_w),
    .O(_2886_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4681_ (
    .I0(_1600_[1]),
    .I1(_1600_[2]),
    .I2(_1637_[3]),
    .O(_2886_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4682_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank15_out0_w),
    .I2(_2891_[2]),
    .I3(_2891_[3]),
    .O(_1215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4683_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank15_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank15_oe0_w),
    .O(_2891_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4684_ (
    .I0(_1600_[1]),
    .I1(_1607_[1]),
    .I2(_1607_[2]),
    .O(_2891_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4685_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank14_out0_w),
    .I2(_2884_[2]),
    .I3(_2884_[3]),
    .O(_1216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4686_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank14_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank14_oe0_w),
    .O(_2884_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4687_ (
    .I0(_1600_[1]),
    .I1(_1642_[1]),
    .I2(_1607_[2]),
    .O(_2884_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4688_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank13_out0_w),
    .I2(_2887_[2]),
    .I3(_2887_[3]),
    .O(_1217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4689_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank13_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank13_oe0_w),
    .O(_2887_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4690_ (
    .I0(_1600_[1]),
    .I1(_1638_[2]),
    .I2(_1607_[2]),
    .O(_2887_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4691_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank12_out0_w),
    .I2(_2882_[2]),
    .I3(_2882_[3]),
    .O(_1218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4692_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank12_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank12_oe0_w),
    .O(_2882_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4693_ (
    .I0(_1600_[1]),
    .I1(_1600_[2]),
    .I2(_1607_[2]),
    .O(_2882_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4694_ (
    .I0(_1605_[0]),
    .I1(csr_bankarray_csrbank11_out0_w),
    .I2(_2885_[2]),
    .I3(_2885_[3]),
    .O(_1219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4695_ (
    .I0(_1604_[0]),
    .I1(csr_bankarray_csrbank11_in_w),
    .I2(_1604_[2]),
    .I3(csr_bankarray_csrbank11_oe0_w),
    .O(_2885_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _4696_ (
    .I0(_1600_[1]),
    .I1(_1607_[1]),
    .I2(_1665_[3]),
    .O(_2885_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4697_ (
    .I0(_2880_[0]),
    .I1(_1774_[1]),
    .O(_1220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4698_ (
    .I0(basesoc_bus_errors[31]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[31]),
    .O(_2880_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _4699_ (
    .I0(basesoc_scratch_storage[25]),
    .I1(_1958_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4700_ (
    .I0(_2883_[0]),
    .I1(_1774_[1]),
    .O(_1222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4701_ (
    .I0(basesoc_bus_errors[29]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[29]),
    .O(_2883_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4702_ (
    .I0(_2878_[0]),
    .I1(_1774_[1]),
    .O(_1223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4703_ (
    .I0(basesoc_bus_errors[28]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[28]),
    .O(_2878_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4704_ (
    .I0(_2876_[0]),
    .I1(_1774_[1]),
    .O(_1224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4705_ (
    .I0(basesoc_bus_errors[27]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[27]),
    .O(_2876_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4706_ (
    .I0(_2881_[0]),
    .I1(_1774_[1]),
    .O(_1225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4707_ (
    .I0(basesoc_bus_errors[26]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[26]),
    .O(_2881_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4708_ (
    .I0(_2875_[0]),
    .I1(_1774_[1]),
    .O(_1226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4709_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[25]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[25]),
    .O(_2875_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4710_ (
    .I0(_2874_[0]),
    .I1(_1774_[1]),
    .O(_1227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4711_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[24]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[24]),
    .O(_2874_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4712_ (
    .I0(_2879_[0]),
    .I1(_1774_[1]),
    .O(_1230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4713_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[21]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[21]),
    .O(_2879_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4714_ (
    .I0(_2873_[0]),
    .I1(_1774_[1]),
    .O(_1231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4715_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[20]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[20]),
    .O(_2873_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4716_ (
    .I0(_2871_[0]),
    .I1(_1774_[1]),
    .O(_1232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4717_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[19]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[19]),
    .O(_2871_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4718_ (
    .I0(_2877_[0]),
    .I1(_1774_[1]),
    .O(_1233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4719_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[18]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[18]),
    .O(_2877_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4720_ (
    .I0(_2870_[0]),
    .I1(_1774_[1]),
    .O(_1234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4721_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[17]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[17]),
    .O(_2870_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4722_ (
    .I0(_2868_[0]),
    .I1(_1774_[1]),
    .O(_1235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4723_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[16]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[16]),
    .O(_2868_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4724_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[5]),
    .I1(core_sink_sink_payload_dq[5]),
    .I2(\UART.RST ),
    .I3(_1930_[3]),
    .O(_0092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4725_ (
    .I0(basesoc_bus_errors[10]),
    .I1(_1359_[10]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4726_ (
    .I0(_2867_[0]),
    .I1(_1774_[1]),
    .O(_1239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4727_ (
    .I0(basesoc_bus_errors[12]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[12]),
    .O(_2867_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4728_ (
    .I0(_2865_[0]),
    .I1(_1774_[1]),
    .O(_1240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4729_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[11]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[11]),
    .O(_2865_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4730_ (
    .I0(_2872_[0]),
    .I1(_1774_[1]),
    .O(_1241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4731_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[10]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[10]),
    .O(_2872_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4732_ (
    .I0(_2864_[0]),
    .I1(_1774_[1]),
    .O(_1242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4733_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[9]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[9]),
    .O(_2864_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4734_ (
    .I0(_2862_[0]),
    .I1(_1774_[1]),
    .O(_1243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4735_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[8]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[8]),
    .O(_2862_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4736_ (
    .I0(_2869_[0]),
    .I1(_1774_[1]),
    .O(_1244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4737_ (
    .I0(basesoc_bus_errors[7]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[7]),
    .O(_2869_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4738_ (
    .I0(_2861_[0]),
    .I1(_1774_[1]),
    .O(_1245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4739_ (
    .I0(basesoc_bus_errors[6]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[6]),
    .O(_2861_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4740_ (
    .I0(_2860_[0]),
    .I1(_1774_[1]),
    .O(_1246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4741_ (
    .I0(basesoc_bus_errors[5]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[5]),
    .O(_2860_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4742_ (
    .I0(_2866_[0]),
    .I1(_1774_[1]),
    .O(_1247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4743_ (
    .I0(basesoc_bus_errors[4]),
    .I1(_1605_[0]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[4]),
    .O(_2866_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4744_ (
    .I0(_2859_[0]),
    .I1(_1774_[1]),
    .O(_1248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4745_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[3]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[3]),
    .O(_2859_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4746_ (
    .I0(_2858_[0]),
    .I1(_1774_[1]),
    .O(_1249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4747_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[2]),
    .I2(_1604_[0]),
    .I3(basesoc_scratch_storage[2]),
    .O(_2858_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4748_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[1]),
    .I2(_2863_[2]),
    .I3(_1774_[1]),
    .O(_1250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4749_ (
    .I0(_1604_[0]),
    .I1(basesoc_scratch_storage[1]),
    .I2(_1604_[2]),
    .I3(basesoc_cpu_rst),
    .O(_2863_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _4750_ (
    .I0(_1566_[2]),
    .I1(core_bus_adr1[21]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0970_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _4751_ (
    .I0(_1593_[2]),
    .I1(core_bus_adr1[20]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0969_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _4752_ (
    .I0(_1605_[0]),
    .I1(basesoc_bus_errors[0]),
    .I2(_2857_[2]),
    .I3(_1774_[1]),
    .O(_1251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4753_ (
    .I0(_1604_[0]),
    .I1(basesoc_scratch_storage[0]),
    .I2(_1604_[2]),
    .I3(basesoc_reset_storage[0]),
    .O(_2857_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4754_ (
    .I0(basesoc_basesoc_adr[11]),
    .I1(core_bus_adr1[11]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0960_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4755_ (
    .I0(_1783_[0]),
    .I1(\UART_1.os_clk_divider_ias.n31_o [2]),
    .O(_0932_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _4756_ (
    .I0(\UART.RST ),
    .I1(\UART_1.n23_q ),
    .I2(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I3(_2370_[1]),
    .O(_0920_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4757_ (
    .I0(_1666_[0]),
    .I1(csr_bankarray_csrbank25_out0_w[1]),
    .O(_0079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4758_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(basesoc_rx_data[2]),
    .O(_0169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4759_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[22]),
    .I1(core_sink_sink_payload_dq[6]),
    .I2(\UART.RST ),
    .I3(_1725_[3]),
    .O(_0903_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4760_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(_1349_[2]),
    .O(_0166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _4761_ (
    .I0(_1703_[1]),
    .I1(csr_bankarray_adr[2]),
    .O(_1303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'heb)
  ) _4762_ (
    .I0(csr_bankarray_adr[1]),
    .I1(csr_bankarray_adr[0]),
    .I2(csr_bankarray_adr[2]),
    .O(_1304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4763_ (
    .I0(basesoc_scratch_storage[19]),
    .I1(_2160_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4764_ (
    .I0(basesoc_timer_load_storage[27]),
    .I1(_2346_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4765_ (
    .I0(basesoc_timer_load_storage[25]),
    .I1(_1958_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4766_ (
    .I0(\spi_master.cpol ),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_2384_[3]),
    .O(_0644_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4767_ (
    .I0(_2856_[0]),
    .I1(\UART.RST ),
    .O(_0649_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4768_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank12_oe0_w),
    .I2(_1641_[2]),
    .I3(_2200_[3]),
    .O(_2856_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4769_ (
    .I0(_1908_[0]),
    .I1(\UART.os_clk_divider_ias.n31_o [0]),
    .O(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4770_ (
    .I0(_2854_[0]),
    .I1(\UART.RST ),
    .O(_0665_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4771_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank20_oe0_w),
    .I2(_1641_[2]),
    .I3(_1959_[3]),
    .O(_2854_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4772_ (
    .I0(_2855_[0]),
    .I1(\UART.RST ),
    .O(_0663_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4773_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank19_oe0_w),
    .I2(_1641_[2]),
    .I3(_2071_[3]),
    .O(_2855_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4774_ (
    .I0(_2853_[0]),
    .I1(\UART.RST ),
    .O(_0647_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4775_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank11_oe0_w),
    .I2(_1641_[2]),
    .I3(_2482_[3]),
    .O(_2853_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4776_ (
    .I0(_2852_[0]),
    .I1(\UART.RST ),
    .O(_0646_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4777_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank10_out0_w),
    .I2(_1960_[2]),
    .I3(_1608_[1]),
    .O(_2852_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _4778_ (
    .I0(_1600_[1]),
    .I1(_1642_[1]),
    .I2(_1641_[2]),
    .I3(_1665_[3]),
    .O(_1960_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4779_ (
    .I0(basesoc_timer_load_storage[28]),
    .I1(_2344_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4780_ (
    .I0(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .I1(basesoc_rx_data[4]),
    .O(_0171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4781_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[17]),
    .I1(core_sink_sink_payload_dq[1]),
    .I2(\UART.RST ),
    .I3(_1725_[3]),
    .O(_0898_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4782_ (
    .I0(_1722_[2]),
    .I1(csr_bankarray_csrbank24_out0_w),
    .O(_0082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4783_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[29]),
    .O(_0205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4784_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[30]),
    .O(_0206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4785_ (
    .I0(basesoc_timer_load_storage[6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4786_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[3]),
    .O(_0179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4787_ (
    .I0(basesoc_timer_reload_storage[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4788_ (
    .I0(basesoc_timer_load_storage[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4789_ (
    .I0(\UART.DIN [3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1961_[3]),
    .O(_0892_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4790_ (
    .I0(\UART.DIN [2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1961_[3]),
    .O(_0891_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _4791_ (
    .I0(_2851_[0]),
    .I1(\UART.RST ),
    .O(_0875_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _4792_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank30_control0_w),
    .I2(_1610_[2]),
    .I3(_1605_[0]),
    .O(_2851_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4793_ (
    .I0(\UART_1.DIN [1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1772_[3]),
    .O(_0867_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4794_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[6]),
    .I1(\UART_1.DOUT [6]),
    .I2(\UART.RST ),
    .I3(\UART_1.DOUT_VLD ),
    .O(_0862_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4795_ (
    .I0(csr_bankarray_csrbank29_rx_data_w[3]),
    .I1(\UART_1.DOUT [3]),
    .I2(\UART.RST ),
    .I3(\UART_1.DOUT_VLD ),
    .O(_0859_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _4796_ (
    .I0(\UART.RST ),
    .I1(_1886_[2]),
    .O(_0851_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _4797_ (
    .I0(csr_bankarray_csrbank27_load0_w[31]),
    .I1(_2850_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0850_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4798_ (
    .I0(_1438_[31]),
    .I1(csr_bankarray_csrbank27_reload0_w[31]),
    .I2(_1886_[2]),
    .O(_2850_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _4799_ (
    .I0(basesoc_bus_errors[20]),
    .I1(_1359_[20]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h2fff)
  ) _4800_ (
    .I0(_1970_[3]),
    .I1(_2757_[1]),
    .I2(_2757_[2]),
    .I3(_2757_[3]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4801_ (
    .I0(_1964_[0]),
    .I1(_1964_[1]),
    .I2(_1964_[2]),
    .I3(_1964_[3]),
    .O(_2757_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _4802_ (
    .I0(csr_bankarray_dat_r[0]),
    .I1(csr_bankarray_sel_r),
    .I2(_1963_[2]),
    .I3(_1963_[3]),
    .O(_1964_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _4803_ (
    .I0(_1962_[0]),
    .I1(_1962_[1]),
    .I2(_1962_[2]),
    .I3(_1962_[3]),
    .O(_1963_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4804_ (
    .I0(csr_bankarray_interface13_bank_bus_dat_r[0]),
    .I1(csr_bankarray_interface14_bank_bus_dat_r[0]),
    .I2(csr_bankarray_interface15_bank_bus_dat_r[0]),
    .I3(csr_bankarray_interface16_bank_bus_dat_r[0]),
    .O(_1962_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4805_ (
    .I0(csr_bankarray_interface29_bank_bus_dat_r[0]),
    .I1(csr_bankarray_interface11_bank_bus_dat_r[0]),
    .I2(csr_bankarray_interface30_bank_bus_dat_r[0]),
    .I3(csr_bankarray_interface12_bank_bus_dat_r[0]),
    .O(_1962_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4806_ (
    .I0(csr_bankarray_interface3_bank_bus_dat_r[0]),
    .I1(csr_bankarray_interface21_bank_bus_dat_r[0]),
    .I2(csr_bankarray_interface20_bank_bus_dat_r[0]),
    .I3(csr_bankarray_interface19_bank_bus_dat_r[0]),
    .O(_1962_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4807_ (
    .I0(csr_bankarray_interface7_bank_bus_dat_r[0]),
    .I1(csr_bankarray_interface17_bank_bus_dat_r[0]),
    .I2(csr_bankarray_interface4_bank_bus_dat_r[0]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[0]),
    .O(_1962_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4808_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[0]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[0]),
    .I2(csr_bankarray_interface10_bank_bus_dat_r[0]),
    .I3(csr_bankarray_interface28_bank_bus_dat_r[0]),
    .O(_1963_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _4809_ (
    .I0(csr_bankarray_interface23_bank_bus_dat_r[0]),
    .I1(csr_bankarray_interface6_bank_bus_dat_r[0]),
    .I2(csr_bankarray_interface9_bank_bus_dat_r[0]),
    .O(_1964_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4810_ (
    .I0(csr_bankarray_interface8_bank_bus_dat_r[0]),
    .I1(csr_bankarray_interface25_bank_bus_dat_r[0]),
    .I2(csr_bankarray_interface22_bank_bus_dat_r[0]),
    .I3(csr_bankarray_interface24_bank_bus_dat_r[0]),
    .O(_1964_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4811_ (
    .I0(csr_bankarray_interface18_bank_bus_dat_r[0]),
    .I1(csr_bankarray_interface2_bank_bus_dat_r[0]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[0]),
    .I3(csr_bankarray_interface1_bank_bus_dat_r[0]),
    .O(_1964_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _4812_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[0]),
    .I3(_1629_[0]),
    .O(_2757_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _4813_ (
    .I0(_1968_[0]),
    .I1(_1968_[1]),
    .I2(_1968_[2]),
    .O(_2757_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _4814_ (
    .I0(slave_sel_r[0]),
    .I1(_1967_[1]),
    .I2(_1967_[2]),
    .O(_1968_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4815_ (
    .I0(_1966_[0]),
    .I1(_1966_[1]),
    .I2(_1966_[2]),
    .I3(slave_sel_r[1]),
    .O(_1967_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _4816_ (
    .I0(slave_sel_r[0]),
    .I1(_1965_[1]),
    .I2(_1965_[2]),
    .I3(slave_sel_r[1]),
    .O(_1968_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _4817_ (
    .I0(interface0_ack),
    .I1(slave_sel_r[3]),
    .O(_1970_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _4818_ (
    .I0(_1629_[0]),
    .I1(_2256_[1]),
    .I2(_2256_[2]),
    .I3(_2256_[3]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4819_ (
    .I0(_1970_[0]),
    .I1(_1970_[1]),
    .I2(_1970_[2]),
    .I3(_1970_[3]),
    .O(_2256_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4820_ (
    .I0(csr_bankarray_dat_r[1]),
    .I1(csr_bankarray_sel_r),
    .I2(_1969_[2]),
    .O(_1970_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4821_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[1]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[1]),
    .I2(csr_bankarray_interface28_bank_bus_dat_r[1]),
    .I3(csr_bankarray_interface29_bank_bus_dat_r[1]),
    .O(_1969_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4822_ (
    .I0(csr_bankarray_interface1_bank_bus_dat_r[1]),
    .I1(csr_bankarray_interface8_bank_bus_dat_r[1]),
    .I2(csr_bankarray_interface25_bank_bus_dat_r[1]),
    .I3(csr_bankarray_interface6_bank_bus_dat_r[1]),
    .O(_1970_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4823_ (
    .I0(csr_bankarray_interface30_bank_bus_dat_r[1]),
    .I1(csr_bankarray_interface7_bank_bus_dat_r[1]),
    .I2(csr_bankarray_interface5_bank_bus_dat_r[1]),
    .I3(csr_bankarray_interface0_bank_bus_dat_r[1]),
    .O(_1970_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _4824_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[1]),
    .I3(_2253_[3]),
    .O(_2256_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4825_ (
    .I0(_1971_[0]),
    .I1(_1971_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2253_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4826_ (
    .I0(_2255_[0]),
    .I1(_2255_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2256_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4827_ (
    .I0(_2254_[0]),
    .I1(_2254_[1]),
    .I2(_1966_[2]),
    .O(_2255_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _4828_ (
    .I0(_1629_[0]),
    .I1(_2785_[1]),
    .I2(_2785_[2]),
    .I3(_2785_[3]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4829_ (
    .I0(_2784_[0]),
    .I1(_2784_[1]),
    .I2(_2784_[2]),
    .I3(_1970_[3]),
    .O(_2785_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _4830_ (
    .I0(csr_bankarray_dat_r[2]),
    .I1(csr_bankarray_sel_r),
    .I2(_2783_[2]),
    .O(_2784_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4831_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[2]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[2]),
    .I2(csr_bankarray_interface28_bank_bus_dat_r[2]),
    .I3(csr_bankarray_interface29_bank_bus_dat_r[2]),
    .O(_2783_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4832_ (
    .I0(csr_bankarray_interface1_bank_bus_dat_r[2]),
    .I1(csr_bankarray_interface8_bank_bus_dat_r[2]),
    .I2(csr_bankarray_interface25_bank_bus_dat_r[2]),
    .I3(csr_bankarray_interface6_bank_bus_dat_r[2]),
    .O(_2784_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4833_ (
    .I0(csr_bankarray_interface30_bank_bus_dat_r[2]),
    .I1(csr_bankarray_interface7_bank_bus_dat_r[2]),
    .I2(csr_bankarray_interface5_bank_bus_dat_r[2]),
    .I3(csr_bankarray_interface0_bank_bus_dat_r[2]),
    .O(_2784_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _4834_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[2]),
    .I3(_2782_[3]),
    .O(_2785_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4835_ (
    .I0(_2781_[0]),
    .I1(_2781_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2782_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4836_ (
    .I0(_2780_[0]),
    .I1(_2780_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2785_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4837_ (
    .I0(_1972_[0]),
    .I1(_1972_[1]),
    .I2(_1966_[2]),
    .O(_2780_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _4838_ (
    .I0(_1629_[0]),
    .I1(_2778_[1]),
    .I2(_2778_[2]),
    .I3(_2778_[3]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _4839_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[3]),
    .I3(_2777_[3]),
    .O(_2778_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4840_ (
    .I0(_2776_[0]),
    .I1(_2776_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2777_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4841_ (
    .I0(_2773_[0]),
    .I1(_2773_[1]),
    .I2(_2773_[2]),
    .I3(_1970_[3]),
    .O(_2778_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4842_ (
    .I0(csr_bankarray_interface0_bank_bus_dat_r[3]),
    .I1(csr_bankarray_interface1_bank_bus_dat_r[3]),
    .I2(csr_bankarray_interface8_bank_bus_dat_r[3]),
    .I3(csr_bankarray_interface25_bank_bus_dat_r[3]),
    .O(_2773_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4843_ (
    .I0(csr_bankarray_interface28_bank_bus_dat_r[3]),
    .I1(csr_bankarray_interface29_bank_bus_dat_r[3]),
    .I2(csr_bankarray_interface30_bank_bus_dat_r[3]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[3]),
    .O(_2773_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _4844_ (
    .I0(csr_bankarray_dat_r[3]),
    .I1(csr_bankarray_sel_r),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[3]),
    .I3(csr_bankarray_interface27_bank_bus_dat_r[3]),
    .O(_2773_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4845_ (
    .I0(_2775_[0]),
    .I1(_2775_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2778_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4846_ (
    .I0(_2774_[0]),
    .I1(_2774_[1]),
    .I2(_1966_[2]),
    .O(_2775_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _4847_ (
    .I0(_1629_[0]),
    .I1(_2756_[1]),
    .I2(_2756_[2]),
    .I3(_2756_[3]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _4848_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[4]),
    .I3(_2754_[3]),
    .O(_2756_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4849_ (
    .I0(_1973_[0]),
    .I1(_1973_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2754_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4850_ (
    .I0(_2755_[0]),
    .I1(_2755_[1]),
    .I2(_2755_[2]),
    .I3(_1970_[3]),
    .O(_2756_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _4851_ (
    .I0(csr_bankarray_interface0_bank_bus_dat_r[4]),
    .I1(csr_bankarray_interface1_bank_bus_dat_r[4]),
    .I2(csr_bankarray_interface8_bank_bus_dat_r[4]),
    .O(_2755_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4852_ (
    .I0(csr_bankarray_interface28_bank_bus_dat_r[4]),
    .I1(csr_bankarray_interface29_bank_bus_dat_r[4]),
    .I2(csr_bankarray_interface30_bank_bus_dat_r[4]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[4]),
    .O(_2755_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _4853_ (
    .I0(csr_bankarray_dat_r[4]),
    .I1(csr_bankarray_sel_r),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[4]),
    .I3(csr_bankarray_interface27_bank_bus_dat_r[4]),
    .O(_2755_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4854_ (
    .I0(_2753_[0]),
    .I1(_2753_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2756_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4855_ (
    .I0(_1974_[0]),
    .I1(_1974_[1]),
    .I2(_1966_[2]),
    .O(_2753_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _4856_ (
    .I0(_1629_[0]),
    .I1(_2749_[1]),
    .I2(_2749_[2]),
    .I3(_2749_[3]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _4857_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[5]),
    .I3(_2748_[3]),
    .O(_2749_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4858_ (
    .I0(_2747_[0]),
    .I1(_2747_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2748_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4859_ (
    .I0(_2744_[0]),
    .I1(_2744_[1]),
    .I2(_2744_[2]),
    .I3(_1970_[3]),
    .O(_2749_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _4860_ (
    .I0(csr_bankarray_interface0_bank_bus_dat_r[5]),
    .I1(csr_bankarray_interface1_bank_bus_dat_r[5]),
    .I2(csr_bankarray_interface8_bank_bus_dat_r[5]),
    .O(_2744_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4861_ (
    .I0(csr_bankarray_interface28_bank_bus_dat_r[5]),
    .I1(csr_bankarray_interface29_bank_bus_dat_r[5]),
    .I2(csr_bankarray_interface30_bank_bus_dat_r[5]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[5]),
    .O(_2744_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _4862_ (
    .I0(csr_bankarray_dat_r[5]),
    .I1(csr_bankarray_sel_r),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[5]),
    .I3(csr_bankarray_interface27_bank_bus_dat_r[5]),
    .O(_2744_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4863_ (
    .I0(_2746_[0]),
    .I1(_2746_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2749_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4864_ (
    .I0(_2745_[0]),
    .I1(_2745_[1]),
    .I2(_1966_[2]),
    .O(_2746_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _4865_ (
    .I0(_1629_[0]),
    .I1(_2739_[1]),
    .I2(_2739_[2]),
    .I3(_2739_[3]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _4866_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[6]),
    .I3(_2737_[3]),
    .O(_2739_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4867_ (
    .I0(_1975_[0]),
    .I1(_1975_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2737_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4868_ (
    .I0(_2738_[0]),
    .I1(_2738_[1]),
    .I2(_2738_[2]),
    .I3(_1970_[3]),
    .O(_2739_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _4869_ (
    .I0(csr_bankarray_interface0_bank_bus_dat_r[6]),
    .I1(csr_bankarray_interface1_bank_bus_dat_r[6]),
    .I2(csr_bankarray_interface8_bank_bus_dat_r[6]),
    .O(_2738_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4870_ (
    .I0(csr_bankarray_interface28_bank_bus_dat_r[6]),
    .I1(csr_bankarray_interface29_bank_bus_dat_r[6]),
    .I2(csr_bankarray_interface30_bank_bus_dat_r[6]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[6]),
    .O(_2738_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _4871_ (
    .I0(csr_bankarray_dat_r[6]),
    .I1(csr_bankarray_sel_r),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[6]),
    .I3(csr_bankarray_interface27_bank_bus_dat_r[6]),
    .O(_2738_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4872_ (
    .I0(_2736_[0]),
    .I1(_2736_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2739_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4873_ (
    .I0(_1976_[0]),
    .I1(_1976_[1]),
    .I2(_1966_[2]),
    .O(_2736_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _4874_ (
    .I0(_2124_[0]),
    .I1(_1970_[3]),
    .I2(_2124_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4875_ (
    .I0(_1629_[0]),
    .I1(_2123_[1]),
    .I2(_2123_[2]),
    .I3(_2123_[3]),
    .O(_2124_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4876_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[7]),
    .I2(slave_sel_r[2]),
    .O(_2123_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4877_ (
    .I0(_2122_[0]),
    .I1(_2122_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2123_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4878_ (
    .I0(_2121_[0]),
    .I1(_2121_[1]),
    .I2(_1966_[2]),
    .O(_2122_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4879_ (
    .I0(_1977_[0]),
    .I1(_1977_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2123_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _4880_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[7]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[7]),
    .I2(_2120_[2]),
    .I3(_2120_[3]),
    .O(_2124_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _4881_ (
    .I0(csr_bankarray_interface0_bank_bus_dat_r[7]),
    .I1(csr_bankarray_interface1_bank_bus_dat_r[7]),
    .I2(csr_bankarray_interface8_bank_bus_dat_r[7]),
    .O(_2120_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4882_ (
    .I0(csr_bankarray_interface28_bank_bus_dat_r[7]),
    .I1(csr_bankarray_interface29_bank_bus_dat_r[7]),
    .I2(csr_bankarray_interface30_bank_bus_dat_r[7]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[7]),
    .O(_2120_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _4883_ (
    .I0(_1629_[0]),
    .I1(_2771_[1]),
    .I2(_2771_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4884_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[8]),
    .I3(_2770_[3]),
    .O(_2771_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4885_ (
    .I0(_1981_[0]),
    .I1(_1970_[3]),
    .I2(_1981_[2]),
    .O(_2770_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4886_ (
    .I0(_1980_[0]),
    .I1(_1980_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_1981_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4887_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[8]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[8]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[8]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[8]),
    .O(_1981_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4888_ (
    .I0(_2769_[0]),
    .I1(_2769_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2771_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _4889_ (
    .I0(_2768_[0]),
    .I1(_2768_[1]),
    .I2(_1966_[2]),
    .O(_2769_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _4890_ (
    .I0(_1629_[0]),
    .I1(_2765_[1]),
    .I2(_2765_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4891_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[9]),
    .I3(_1984_[3]),
    .O(_2765_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4892_ (
    .I0(_1983_[0]),
    .I1(_1970_[3]),
    .I2(_1983_[2]),
    .O(_1984_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4893_ (
    .I0(_1982_[0]),
    .I1(_1982_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_1983_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4894_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[9]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[9]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[9]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[9]),
    .O(_1983_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4895_ (
    .I0(_2764_[0]),
    .I1(_2764_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2765_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _4896_ (
    .I0(_2763_[0]),
    .I1(_2763_[1]),
    .I2(_1966_[2]),
    .O(_2764_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _4897_ (
    .I0(_1629_[0]),
    .I1(_1990_[1]),
    .I2(_1990_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4898_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[10]),
    .I3(_1989_[3]),
    .O(_1990_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4899_ (
    .I0(_1988_[0]),
    .I1(_1970_[3]),
    .I2(_1988_[2]),
    .O(_1989_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4900_ (
    .I0(_1987_[0]),
    .I1(_1987_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_1988_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4901_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[10]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[10]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[10]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[10]),
    .O(_1988_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4902_ (
    .I0(_1986_[0]),
    .I1(_1986_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_1990_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _4903_ (
    .I0(_1985_[0]),
    .I1(_1985_[1]),
    .I2(_1966_[2]),
    .O(_1986_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _4904_ (
    .I0(_1629_[0]),
    .I1(_2732_[1]),
    .I2(_2732_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4905_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[11]),
    .I3(_2731_[3]),
    .O(_2732_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4906_ (
    .I0(_2730_[0]),
    .I1(_1970_[3]),
    .I2(_2730_[2]),
    .O(_2731_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4907_ (
    .I0(_2729_[0]),
    .I1(_2729_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2730_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4908_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[11]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[11]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[11]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[11]),
    .O(_2730_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4909_ (
    .I0(_1992_[0]),
    .I1(_1992_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2732_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _4910_ (
    .I0(_1991_[0]),
    .I1(_1991_[1]),
    .I2(_1966_[2]),
    .O(_1992_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _4911_ (
    .I0(_1629_[0]),
    .I1(_2727_[1]),
    .I2(_2727_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4912_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[12]),
    .I3(_2724_[3]),
    .O(_2727_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4913_ (
    .I0(_2723_[0]),
    .I1(_1970_[3]),
    .I2(_2723_[2]),
    .O(_2724_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4914_ (
    .I0(_2722_[0]),
    .I1(_2722_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2723_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4915_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[12]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[12]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[12]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[12]),
    .O(_2723_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4916_ (
    .I0(_2726_[0]),
    .I1(_2726_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2727_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _4917_ (
    .I0(_2725_[0]),
    .I1(_2725_[1]),
    .I2(_1966_[2]),
    .O(_2726_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _4918_ (
    .I0(_1629_[0]),
    .I1(_2130_[1]),
    .I2(_2130_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4919_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[13]),
    .I3(_2127_[3]),
    .O(_2130_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4920_ (
    .I0(_2126_[0]),
    .I1(_1970_[3]),
    .I2(_2126_[2]),
    .O(_2127_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4921_ (
    .I0(_2125_[0]),
    .I1(_2125_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2126_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4922_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[13]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[13]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[13]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[13]),
    .O(_2126_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4923_ (
    .I0(_2129_[0]),
    .I1(_2129_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2130_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _4924_ (
    .I0(_2128_[0]),
    .I1(_2128_[1]),
    .I2(_1966_[2]),
    .O(_2129_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _4925_ (
    .I0(_1629_[0]),
    .I1(_2761_[1]),
    .I2(_2761_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4926_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[14]),
    .I3(_2760_[3]),
    .O(_2761_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4927_ (
    .I0(_2281_[0]),
    .I1(_1970_[3]),
    .I2(_2281_[2]),
    .O(_2760_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4928_ (
    .I0(_2280_[0]),
    .I1(_2280_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2281_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4929_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[14]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[14]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[14]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[14]),
    .O(_2281_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4930_ (
    .I0(_2759_[0]),
    .I1(_2759_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2761_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _4931_ (
    .I0(_2758_[0]),
    .I1(_2758_[1]),
    .I2(_1966_[2]),
    .O(_2759_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _4932_ (
    .I0(_1629_[0]),
    .I1(_2703_[1]),
    .I2(_2703_[2]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _4933_ (
    .I0(slave_sel_r[2]),
    .I1(_1579_[0]),
    .I2(core_dat_rx_conv_converter_source_payload_data[15]),
    .I3(_1995_[3]),
    .O(_2703_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _4934_ (
    .I0(_1994_[0]),
    .I1(_1970_[3]),
    .I2(_1994_[2]),
    .O(_1995_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4935_ (
    .I0(_1993_[0]),
    .I1(_1993_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_1994_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4936_ (
    .I0(csr_bankarray_interface26_bank_bus_dat_r[15]),
    .I1(csr_bankarray_interface27_bank_bus_dat_r[15]),
    .I2(csr_bankarray_interface0_bank_bus_dat_r[15]),
    .I3(csr_bankarray_interface5_bank_bus_dat_r[15]),
    .O(_1994_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _4937_ (
    .I0(_2702_[0]),
    .I1(_2702_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2703_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _4938_ (
    .I0(_2701_[0]),
    .I1(_2701_[1]),
    .I2(_1966_[2]),
    .O(_2702_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4939_ (
    .I0(_1629_[0]),
    .I1(_2000_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4940_ (
    .I0(_1999_[0]),
    .I1(_1999_[1]),
    .I2(_1999_[2]),
    .I3(_1999_[3]),
    .O(_2000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4941_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[16]),
    .I2(slave_sel_r[2]),
    .O(_1999_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4942_ (
    .I0(_1998_[0]),
    .I1(_1998_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_1999_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4943_ (
    .I0(_1997_[0]),
    .I1(_1997_[1]),
    .I2(_1966_[2]),
    .O(_1998_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _4944_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[16]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[16]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[16]),
    .I3(_1970_[3]),
    .O(_1999_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4945_ (
    .I0(_1996_[0]),
    .I1(_1996_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_1999_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4946_ (
    .I0(_1629_[0]),
    .I1(_2716_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4947_ (
    .I0(_2715_[0]),
    .I1(_2715_[1]),
    .I2(_2715_[2]),
    .I3(_2715_[3]),
    .O(_2716_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4948_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[17]),
    .I2(slave_sel_r[2]),
    .O(_2715_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4949_ (
    .I0(_2713_[0]),
    .I1(_2713_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2715_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4950_ (
    .I0(_2712_[0]),
    .I1(_2712_[1]),
    .I2(_1966_[2]),
    .O(_2713_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _4951_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[17]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[17]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[17]),
    .I3(_1970_[3]),
    .O(_2715_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4952_ (
    .I0(_2714_[0]),
    .I1(_2714_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2715_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4953_ (
    .I0(_1629_[0]),
    .I1(_2692_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4954_ (
    .I0(_2691_[0]),
    .I1(_2691_[1]),
    .I2(_2691_[2]),
    .I3(_2691_[3]),
    .O(_2692_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4955_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[18]),
    .I2(slave_sel_r[2]),
    .O(_2691_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4956_ (
    .I0(_2689_[0]),
    .I1(_2689_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2691_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4957_ (
    .I0(_2001_[0]),
    .I1(_2001_[1]),
    .I2(_1966_[2]),
    .O(_2689_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _4958_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[18]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[18]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[18]),
    .I3(_1970_[3]),
    .O(_2691_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4959_ (
    .I0(_2690_[0]),
    .I1(_2690_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2691_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4960_ (
    .I0(_1629_[0]),
    .I1(_2138_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4961_ (
    .I0(_2137_[0]),
    .I1(_2137_[1]),
    .I2(_2137_[2]),
    .I3(_2137_[3]),
    .O(_2138_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4962_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[19]),
    .I2(slave_sel_r[2]),
    .O(_2137_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4963_ (
    .I0(_2003_[0]),
    .I1(_2003_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2137_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4964_ (
    .I0(_2002_[0]),
    .I1(_2002_[1]),
    .I2(_1966_[2]),
    .O(_2003_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _4965_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[19]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[19]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[19]),
    .I3(_1970_[3]),
    .O(_2137_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4966_ (
    .I0(_2136_[0]),
    .I1(_2136_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2137_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4967_ (
    .I0(_1629_[0]),
    .I1(_2708_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4968_ (
    .I0(_2707_[0]),
    .I1(_2707_[1]),
    .I2(_2707_[2]),
    .I3(_2707_[3]),
    .O(_2708_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4969_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[20]),
    .I2(slave_sel_r[2]),
    .O(_2707_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4970_ (
    .I0(_2706_[0]),
    .I1(_2706_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2707_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4971_ (
    .I0(_2705_[0]),
    .I1(_2705_[1]),
    .I2(_1966_[2]),
    .O(_2706_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _4972_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[20]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[20]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[20]),
    .I3(_1970_[3]),
    .O(_2707_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4973_ (
    .I0(_2704_[0]),
    .I1(_2704_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2707_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4974_ (
    .I0(_1629_[0]),
    .I1(_2684_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4975_ (
    .I0(_2007_[0]),
    .I1(_2007_[1]),
    .I2(_2007_[2]),
    .I3(_2007_[3]),
    .O(_2684_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4976_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[21]),
    .I2(slave_sel_r[2]),
    .O(_2007_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4977_ (
    .I0(_2006_[0]),
    .I1(_2006_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2007_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4978_ (
    .I0(_2005_[0]),
    .I1(_2005_[1]),
    .I2(_1966_[2]),
    .O(_2006_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _4979_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[21]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[21]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[21]),
    .I3(_1970_[3]),
    .O(_2007_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4980_ (
    .I0(_2004_[0]),
    .I1(_2004_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2007_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4981_ (
    .I0(_1629_[0]),
    .I1(_2012_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4982_ (
    .I0(_2011_[0]),
    .I1(_2011_[1]),
    .I2(_2011_[2]),
    .I3(_2011_[3]),
    .O(_2012_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4983_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[22]),
    .I2(slave_sel_r[2]),
    .O(_2011_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4984_ (
    .I0(_2010_[0]),
    .I1(_2010_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2011_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4985_ (
    .I0(_2009_[0]),
    .I1(_2009_[1]),
    .I2(_1966_[2]),
    .O(_2010_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _4986_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[22]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[22]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[22]),
    .I3(_1970_[3]),
    .O(_2011_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4987_ (
    .I0(_2008_[0]),
    .I1(_2008_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2011_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4988_ (
    .I0(_1629_[0]),
    .I1(_2697_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4989_ (
    .I0(_2696_[0]),
    .I1(_2696_[1]),
    .I2(_2696_[2]),
    .I3(_2696_[3]),
    .O(_2697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4990_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[23]),
    .I2(slave_sel_r[2]),
    .O(_2696_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4991_ (
    .I0(_2694_[0]),
    .I1(_2694_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2696_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4992_ (
    .I0(_2693_[0]),
    .I1(_2693_[1]),
    .I2(_1966_[2]),
    .O(_2694_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _4993_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[23]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[23]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[23]),
    .I3(_1970_[3]),
    .O(_2696_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _4994_ (
    .I0(_2695_[0]),
    .I1(_2695_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2696_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _4995_ (
    .I0(_1629_[0]),
    .I1(_2679_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _4996_ (
    .I0(_2678_[0]),
    .I1(_2678_[1]),
    .I2(_2678_[2]),
    .I3(_2678_[3]),
    .O(_2679_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _4997_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[24]),
    .I2(slave_sel_r[2]),
    .O(_2678_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _4998_ (
    .I0(_2676_[0]),
    .I1(_2676_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2678_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _4999_ (
    .I0(_2013_[0]),
    .I1(_2013_[1]),
    .I2(_1966_[2]),
    .O(_2676_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _5000_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[24]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[24]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[24]),
    .I3(_1970_[3]),
    .O(_2678_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _5001_ (
    .I0(_2677_[0]),
    .I1(_2677_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2678_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5002_ (
    .I0(_1629_[0]),
    .I1(_2752_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5003_ (
    .I0(_2751_[0]),
    .I1(_2751_[1]),
    .I2(_2751_[2]),
    .I3(_2751_[3]),
    .O(_2752_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5004_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[25]),
    .I2(slave_sel_r[2]),
    .O(_2751_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _5005_ (
    .I0(_2015_[0]),
    .I1(_2015_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2751_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5006_ (
    .I0(_2014_[0]),
    .I1(_2014_[1]),
    .I2(_1966_[2]),
    .O(_2015_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _5007_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[25]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[25]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[25]),
    .I3(_1970_[3]),
    .O(_2751_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _5008_ (
    .I0(_2750_[0]),
    .I1(_2750_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2751_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5009_ (
    .I0(_1629_[0]),
    .I1(_2721_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5010_ (
    .I0(_2720_[0]),
    .I1(_2720_[1]),
    .I2(_2720_[2]),
    .I3(_2720_[3]),
    .O(_2721_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5011_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[26]),
    .I2(slave_sel_r[2]),
    .O(_2720_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _5012_ (
    .I0(_2719_[0]),
    .I1(_2719_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2720_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5013_ (
    .I0(_2718_[0]),
    .I1(_2718_[1]),
    .I2(_1966_[2]),
    .O(_2719_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _5014_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[26]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[26]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[26]),
    .I3(_1970_[3]),
    .O(_2720_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _5015_ (
    .I0(_2717_[0]),
    .I1(_2717_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2720_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5016_ (
    .I0(_1629_[0]),
    .I1(_2711_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5017_ (
    .I0(_2019_[0]),
    .I1(_2019_[1]),
    .I2(_2019_[2]),
    .I3(_2019_[3]),
    .O(_2711_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5018_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[27]),
    .I2(slave_sel_r[2]),
    .O(_2019_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _5019_ (
    .I0(_2018_[0]),
    .I1(_2018_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2019_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5020_ (
    .I0(_2017_[0]),
    .I1(_2017_[1]),
    .I2(_1966_[2]),
    .O(_2018_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _5021_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[27]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[27]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[27]),
    .I3(_1970_[3]),
    .O(_2019_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _5022_ (
    .I0(_2016_[0]),
    .I1(_2016_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2019_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5023_ (
    .I0(_1629_[0]),
    .I1(_2024_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5024_ (
    .I0(_2023_[0]),
    .I1(_2023_[1]),
    .I2(_2023_[2]),
    .I3(_2023_[3]),
    .O(_2024_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5025_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[28]),
    .I2(slave_sel_r[2]),
    .O(_2023_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _5026_ (
    .I0(_2022_[0]),
    .I1(_2022_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2023_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5027_ (
    .I0(_2021_[0]),
    .I1(_2021_[1]),
    .I2(_1966_[2]),
    .O(_2022_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _5028_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[28]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[28]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[28]),
    .I3(_1970_[3]),
    .O(_2023_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _5029_ (
    .I0(_2020_[0]),
    .I1(_2020_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2023_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5030_ (
    .I0(_1629_[0]),
    .I1(_2135_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5031_ (
    .I0(_2134_[0]),
    .I1(_2134_[1]),
    .I2(_2134_[2]),
    .I3(_2134_[3]),
    .O(_2135_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5032_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[29]),
    .I2(slave_sel_r[2]),
    .O(_2134_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _5033_ (
    .I0(_2132_[0]),
    .I1(_2132_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2134_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5034_ (
    .I0(_2131_[0]),
    .I1(_2131_[1]),
    .I2(_1966_[2]),
    .O(_2132_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _5035_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[29]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[29]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[29]),
    .I3(_1970_[3]),
    .O(_2134_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _5036_ (
    .I0(_2133_[0]),
    .I1(_2133_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2134_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5037_ (
    .I0(_1629_[0]),
    .I1(_2743_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5038_ (
    .I0(_2742_[0]),
    .I1(_2742_[1]),
    .I2(_2742_[2]),
    .I3(_2742_[3]),
    .O(_2743_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5039_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[30]),
    .I2(slave_sel_r[2]),
    .O(_2742_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _5040_ (
    .I0(_2740_[0]),
    .I1(_2740_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2742_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5041_ (
    .I0(_2025_[0]),
    .I1(_2025_[1]),
    .I2(_1966_[2]),
    .O(_2740_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _5042_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[30]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[30]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[30]),
    .I3(_1970_[3]),
    .O(_2742_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _5043_ (
    .I0(_2741_[0]),
    .I1(_2741_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2742_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5044_ (
    .I0(_1629_[0]),
    .I1(_2735_[1]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5045_ (
    .I0(_2734_[0]),
    .I1(_2734_[1]),
    .I2(_2734_[2]),
    .I3(_2734_[3]),
    .O(_2735_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5046_ (
    .I0(_1579_[0]),
    .I1(core_dat_rx_conv_converter_source_payload_data[31]),
    .I2(slave_sel_r[2]),
    .O(_2734_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha300)
  ) _5047_ (
    .I0(_2027_[0]),
    .I1(_2027_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[1]),
    .O(_2734_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5048_ (
    .I0(_2026_[0]),
    .I1(_2026_[1]),
    .I2(_1966_[2]),
    .O(_2027_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _5049_ (
    .I0(csr_bankarray_interface27_bank_bus_dat_r[31]),
    .I1(csr_bankarray_interface0_bank_bus_dat_r[31]),
    .I2(csr_bankarray_interface26_bank_bus_dat_r[31]),
    .I3(_1970_[3]),
    .O(_2734_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _5050_ (
    .I0(_2733_[0]),
    .I1(_2733_[1]),
    .I2(_1968_[2]),
    .I3(slave_sel_r[0]),
    .O(_2734_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5051_ (
    .I0(\UART.RST ),
    .I1(basesoc_rx_rx),
    .O(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5052_ (
    .I0(basesoc_timer_load_storage[7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5053_ (
    .I0(basesoc_bus_errors[5]),
    .I1(_1359_[5]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5054_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[4]),
    .O(_0180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5055_ (
    .I0(csr_bankarray_csrbank27_load0_w[28]),
    .I1(_2849_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0847_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5056_ (
    .I0(_1438_[28]),
    .I1(csr_bankarray_csrbank27_reload0_w[28]),
    .I2(_1886_[2]),
    .O(_2849_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5057_ (
    .I0(csr_bankarray_csrbank27_load0_w[27]),
    .I1(_2847_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0846_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5058_ (
    .I0(_1438_[27]),
    .I1(csr_bankarray_csrbank27_reload0_w[27]),
    .I2(_1886_[2]),
    .O(_2847_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5059_ (
    .I0(\UART.uart_tx_i.n296_q [1]),
    .I1(_2033_[1]),
    .I2(\UART.RST ),
    .I3(_2033_[3]),
    .O(_0104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5060_ (
    .I0(_2032_[0]),
    .I1(\UART.uart_tx_i.n186_o [1]),
    .O(_2033_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5061_ (
    .I0(basesoc_scratch_storage[26]),
    .I1(_2349_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5062_ (
    .I0(csr_bankarray_csrbank27_load0_w[26]),
    .I1(_2846_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0845_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5063_ (
    .I0(_1438_[26]),
    .I1(csr_bankarray_csrbank27_reload0_w[26]),
    .I2(_1886_[2]),
    .O(_2846_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5064_ (
    .I0(basesoc_timer_reload_storage[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5065_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[5]),
    .O(_0181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5066_ (
    .I0(basesoc_scratch_storage[8]),
    .I1(_2159_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5ccc)
  ) _5067_ (
    .I0(_1806_[1]),
    .I1(_2848_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5068_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mepc [0]),
    .O(_2848_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5ccc)
  ) _5069_ (
    .I0(_1808_[1]),
    .I1(_2843_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5070_ (
    .I0(\VexRiscv.when_CsrPlugin_l1390 ),
    .I1(\VexRiscv.CsrPlugin_mepc [1]),
    .O(_2843_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5071_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]),
    .I1(_2035_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5072_ (
    .I0(\VexRiscv.CsrPlugin_mepc [2]),
    .I1(\VexRiscv.lastStagePc [2]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2035_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5073_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .I1(_2845_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5074_ (
    .I0(\VexRiscv.CsrPlugin_mepc [3]),
    .I1(\VexRiscv.lastStagePc [3]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2845_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5075_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]),
    .I1(_2841_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5076_ (
    .I0(\VexRiscv.CsrPlugin_mepc [4]),
    .I1(\VexRiscv.lastStagePc [4]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2841_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5077_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]),
    .I1(_2037_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5078_ (
    .I0(\VexRiscv.CsrPlugin_mepc [5]),
    .I1(\VexRiscv.lastStagePc [5]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2037_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5079_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]),
    .I1(_2844_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5080_ (
    .I0(\VexRiscv.CsrPlugin_mepc [6]),
    .I1(\VexRiscv.lastStagePc [6]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2844_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5081_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .I1(_2839_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5082_ (
    .I0(\VexRiscv.CsrPlugin_mepc [7]),
    .I1(\VexRiscv.lastStagePc [7]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2839_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5083_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]),
    .I1(_2038_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5084_ (
    .I0(\VexRiscv.CsrPlugin_mepc [8]),
    .I1(\VexRiscv.lastStagePc [8]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2038_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5085_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]),
    .I1(_2842_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5086_ (
    .I0(\VexRiscv.CsrPlugin_mepc [9]),
    .I1(\VexRiscv.lastStagePc [9]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2842_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5087_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]),
    .I1(_2837_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5088_ (
    .I0(\VexRiscv.CsrPlugin_mepc [10]),
    .I1(\VexRiscv.lastStagePc [10]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2837_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5089_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .I1(_2040_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5090_ (
    .I0(\VexRiscv.CsrPlugin_mepc [11]),
    .I1(\VexRiscv.lastStagePc [11]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2040_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5091_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .I1(_2840_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5092_ (
    .I0(\VexRiscv.CsrPlugin_mepc [12]),
    .I1(\VexRiscv.lastStagePc [12]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2840_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5093_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]),
    .I1(_2835_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5094_ (
    .I0(\VexRiscv.CsrPlugin_mepc [13]),
    .I1(\VexRiscv.lastStagePc [13]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2835_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5095_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]),
    .I1(_2043_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5096_ (
    .I0(\VexRiscv.CsrPlugin_mepc [14]),
    .I1(\VexRiscv.lastStagePc [14]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2043_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5097_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]),
    .I1(_2838_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5098_ (
    .I0(\VexRiscv.CsrPlugin_mepc [15]),
    .I1(\VexRiscv.lastStagePc [15]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2838_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5099_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]),
    .I1(_2833_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5100_ (
    .I0(\VexRiscv.CsrPlugin_mepc [16]),
    .I1(\VexRiscv.lastStagePc [16]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2833_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5101_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]),
    .I1(_2046_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5102_ (
    .I0(\VexRiscv.CsrPlugin_mepc [17]),
    .I1(\VexRiscv.lastStagePc [17]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2046_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5103_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]),
    .I1(_2836_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5104_ (
    .I0(\VexRiscv.CsrPlugin_mepc [18]),
    .I1(\VexRiscv.lastStagePc [18]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2836_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5105_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]),
    .I1(_2831_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5106_ (
    .I0(\VexRiscv.CsrPlugin_mepc [19]),
    .I1(\VexRiscv.lastStagePc [19]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2831_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5107_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]),
    .I1(_2047_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5108_ (
    .I0(\VexRiscv.CsrPlugin_mepc [20]),
    .I1(\VexRiscv.lastStagePc [20]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2047_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5109_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]),
    .I1(_2834_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5110_ (
    .I0(\VexRiscv.CsrPlugin_mepc [21]),
    .I1(\VexRiscv.lastStagePc [21]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2834_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5111_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]),
    .I1(_2829_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5112_ (
    .I0(\VexRiscv.CsrPlugin_mepc [22]),
    .I1(\VexRiscv.lastStagePc [22]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2829_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5113_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]),
    .I1(_2397_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5114_ (
    .I0(\VexRiscv.CsrPlugin_mepc [23]),
    .I1(\VexRiscv.lastStagePc [23]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2397_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5115_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]),
    .I1(_2832_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5116_ (
    .I0(\VexRiscv.CsrPlugin_mepc [24]),
    .I1(\VexRiscv.lastStagePc [24]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2832_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5117_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]),
    .I1(_2827_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5118_ (
    .I0(\VexRiscv.CsrPlugin_mepc [25]),
    .I1(\VexRiscv.lastStagePc [25]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2827_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5119_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]),
    .I1(_2050_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5120_ (
    .I0(\VexRiscv.CsrPlugin_mepc [26]),
    .I1(\VexRiscv.lastStagePc [26]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2050_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5121_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]),
    .I1(_2830_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5122_ (
    .I0(\VexRiscv.CsrPlugin_mepc [27]),
    .I1(\VexRiscv.lastStagePc [27]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2830_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5123_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]),
    .I1(_2825_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5124_ (
    .I0(\VexRiscv.CsrPlugin_mepc [28]),
    .I1(\VexRiscv.lastStagePc [28]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2825_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5125_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]),
    .I1(_2075_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5126_ (
    .I0(\VexRiscv.CsrPlugin_mepc [29]),
    .I1(\VexRiscv.lastStagePc [29]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2075_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5127_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]),
    .I1(_2828_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5128_ (
    .I0(\VexRiscv.CsrPlugin_mepc [30]),
    .I1(\VexRiscv.lastStagePc [30]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2828_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'ha333)
  ) _5129_ (
    .I0(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]),
    .I1(_2823_[1]),
    .I2(_2035_[2]),
    .I3(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .O(_1279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5130_ (
    .I0(\VexRiscv.CsrPlugin_mepc [31]),
    .I1(\VexRiscv.lastStagePc [31]),
    .I2(\VexRiscv.when_CsrPlugin_l1390 ),
    .O(_2823_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5131_ (
    .I0(csr_bankarray_csrbank27_load0_w[25]),
    .I1(_2076_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0844_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5132_ (
    .I0(_1438_[25]),
    .I1(csr_bankarray_csrbank27_reload0_w[25]),
    .I2(_1886_[2]),
    .O(_2076_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5133_ (
    .I0(csr_bankarray_csrbank27_load0_w[23]),
    .I1(_2826_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0842_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5134_ (
    .I0(_1438_[23]),
    .I1(csr_bankarray_csrbank27_reload0_w[23]),
    .I2(_1886_[2]),
    .O(_2826_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5135_ (
    .I0(basesoc_timer_load_storage[30]),
    .I1(_2357_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5136_ (
    .I0(csr_bankarray_csrbank27_load0_w[22]),
    .I1(_2822_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0841_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5137_ (
    .I0(_1438_[22]),
    .I1(csr_bankarray_csrbank27_reload0_w[22]),
    .I2(_1886_[2]),
    .O(_2822_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5138_ (
    .I0(csr_bankarray_csrbank27_load0_w[20]),
    .I1(_2824_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0839_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5139_ (
    .I0(_1438_[20]),
    .I1(csr_bankarray_csrbank27_reload0_w[20]),
    .I2(_1886_[2]),
    .O(_2824_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5140_ (
    .I0(csr_bankarray_csrbank27_load0_w[19]),
    .I1(_2821_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0838_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5141_ (
    .I0(_1438_[19]),
    .I1(csr_bankarray_csrbank27_reload0_w[19]),
    .I2(_1886_[2]),
    .O(_2821_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5142_ (
    .I0(basesoc_timer_load_storage[22]),
    .I1(_2196_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5143_ (
    .I0(_2078_[0]),
    .I1(_2078_[1]),
    .O(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _5144_ (
    .I0(\UART.uart_rx_i.n135_o ),
    .I1(\UART.uart_rx_i.n117_o ),
    .I2(_1873_[2]),
    .I3(\UART.uart_rx_i.n112_o ),
    .O(_2078_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _5145_ (
    .I0(_2077_[0]),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.n319_o [0]),
    .I2(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .I3(\UART.os_clk_divider_ias.div_mark ),
    .O(_2078_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _5146_ (
    .I0(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .I2(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .I3(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .O(_2077_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5147_ (
    .I0(basesoc_scratch_storage[9]),
    .I1(_2198_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _5148_ (
    .I0(_1568_[0]),
    .I1(basesoc_basesoc_ram_bus_ack),
    .I2(_2818_[2]),
    .O(_0160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5149_ (
    .I0(basesoc_scratch_storage[13]),
    .I1(_2053_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5150_ (
    .I0(basesoc_timer_load_storage[21]),
    .I1(_2197_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5151_ (
    .I0(basesoc_bus_errors[31]),
    .I1(_1359_[31]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5152_ (
    .I0(\VexRiscv.CsrPlugin_interrupt_code [3]),
    .I1(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3]),
    .I2(\VexRiscv.CsrPlugin_hadException ),
    .O(\VexRiscv.CsrPlugin_trapCause [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5153_ (
    .I0(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5154_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5155_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5156_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5157_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h40ff)
  ) _5158_ (
    .I0(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .I3(_2817_[3]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h770f)
  ) _5159_ (
    .I0(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I1(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [7]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(_2817_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _5160_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _5161_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _5162_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _5163_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _5164_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _5165_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _5166_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _5167_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5168_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [0]),
    .I1(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5169_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [1]),
    .I1(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5170_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [2]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [2]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5171_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [3]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [3]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5172_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [4]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [4]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5173_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [5]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [5]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5174_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [6]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [6]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5175_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [7]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [7]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5176_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [8]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [8]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5177_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [9]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [9]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5178_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [10]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [10]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5179_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [11]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [11]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5180_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [12]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [12]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5181_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [13]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [13]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5182_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [14]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [14]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5183_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [15]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [15]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5184_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [16]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [16]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5185_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [17]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [17]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5186_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [18]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [18]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5187_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [19]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [19]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5188_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [20]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [20]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5189_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [21]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [21]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5190_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [22]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [22]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5191_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [23]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [23]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5192_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [24]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [24]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5193_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [25]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [25]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5194_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [26]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [26]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5195_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [27]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [27]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5196_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [28]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [28]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5197_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [29]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [29]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5198_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [30]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [30]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'haccc)
  ) _5199_ (
    .I0(\VexRiscv.decode_to_execute_RS1 [31]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [31]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv.execute_BranchPlugin_branch_src1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _5200_ (
    .I0(_2273_[0]),
    .I1(_2273_[1]),
    .I2(_2273_[2]),
    .I3(_2273_[3]),
    .O(_2274_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _5201_ (
    .I0(_2272_[0]),
    .I1(_2272_[1]),
    .I2(_2272_[2]),
    .I3(_2272_[3]),
    .O(_2273_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _5202_ (
    .I0(_2271_[0]),
    .I1(_2271_[1]),
    .I2(_2271_[2]),
    .I3(_2271_[3]),
    .O(_2272_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1400)
  ) _5203_ (
    .I0(_2085_[0]),
    .I1(_2085_[1]),
    .I2(\VexRiscv._zz_execute_SRC1 [22]),
    .I3(_2085_[3]),
    .O(_2271_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _5204_ (
    .I0(_2084_[0]),
    .I1(_2084_[1]),
    .I2(\VexRiscv._zz_execute_SRC1 [27]),
    .I3(\VexRiscv._zz_execute_SRC1 [28]),
    .O(_2085_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5205_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [28]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2083_[3]),
    .O(_2084_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5206_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [28]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2083_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5207_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [27]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2082_[3]),
    .O(_2084_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5208_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [27]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2082_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5209_ (
    .I0(_2080_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [21]),
    .O(_2085_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5210_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [21]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2079_[3]),
    .O(_2080_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5211_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [21]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2079_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5212_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [22]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2081_[3]),
    .O(_2085_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5213_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [22]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2081_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5214_ (
    .I0(\VexRiscv._zz_execute_SRC1 [11]),
    .I1(_2270_[1]),
    .O(_2271_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5215_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [11]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2086_[3]),
    .O(_2270_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5216_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [11]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2086_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5217_ (
    .I0(_1615_[1]),
    .I1(\VexRiscv._zz_execute_SRC1 [2]),
    .O(_2271_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5218_ (
    .I0(\VexRiscv._zz_execute_SRC1 [7]),
    .I1(_2269_[1]),
    .O(_2271_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5219_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [7]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2268_[3]),
    .O(_2269_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5220_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [7]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2268_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1400)
  ) _5221_ (
    .I0(_2092_[0]),
    .I1(_2092_[1]),
    .I2(\VexRiscv._zz_execute_SRC1 [19]),
    .I3(_2092_[3]),
    .O(_2272_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _5222_ (
    .I0(_1613_[1]),
    .I1(_2091_[1]),
    .I2(\VexRiscv._zz_execute_SRC1 [26]),
    .I3(\VexRiscv._zz_execute_SRC1 [3]),
    .O(_2092_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5223_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [26]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2090_[3]),
    .O(_2091_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5224_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [26]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2090_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5225_ (
    .I0(\VexRiscv._zz_execute_SRC1 [10]),
    .I1(_2088_[1]),
    .O(_2092_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5226_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [10]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2087_[3]),
    .O(_2088_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5227_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [10]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2087_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5228_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [19]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2089_[3]),
    .O(_2092_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5229_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [19]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2089_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _5230_ (
    .I0(_1619_[1]),
    .I1(\VexRiscv._zz_execute_SRC1 [9]),
    .I2(_2226_[0]),
    .I3(\VexRiscv._zz_execute_SRC1 [4]),
    .O(_2272_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5231_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [9]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2225_[3]),
    .O(_2226_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5232_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [9]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2225_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _5233_ (
    .I0(\VexRiscv._zz_execute_SRC1 [8]),
    .I1(_2095_[1]),
    .I2(\VexRiscv._zz_execute_SRC1 [25]),
    .I3(_2095_[3]),
    .O(_2272_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5234_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [8]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2094_[3]),
    .O(_2095_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5235_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [8]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2094_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5236_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [25]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2093_[3]),
    .O(_2095_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5237_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [25]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2093_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _5238_ (
    .I0(_2267_[0]),
    .I1(_2267_[1]),
    .I2(_2267_[2]),
    .I3(_2267_[3]),
    .O(_2273_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5239_ (
    .I0(_2104_[0]),
    .I1(_2104_[1]),
    .I2(_2104_[2]),
    .I3(_2104_[3]),
    .O(_2267_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5240_ (
    .I0(_2103_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [31]),
    .O(_2104_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5241_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [31]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2102_[3]),
    .O(_2103_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5242_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [31]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2102_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5243_ (
    .I0(_2099_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [24]),
    .O(_2104_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5244_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [24]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2098_[3]),
    .O(_2099_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5245_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [24]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2098_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5246_ (
    .I0(_2101_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [30]),
    .O(_2104_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5247_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [30]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2100_[3]),
    .O(_2101_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5248_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [30]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2100_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5249_ (
    .I0(_2097_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [14]),
    .O(_2104_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5250_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [14]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2096_[3]),
    .O(_2097_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5251_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [14]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2096_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _5252_ (
    .I0(_2266_[0]),
    .I1(_2266_[1]),
    .I2(\VexRiscv._zz_execute_SRC1 [13]),
    .I3(\VexRiscv._zz_execute_SRC1 [20]),
    .O(_2267_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5253_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [20]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2265_[3]),
    .O(_2266_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5254_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [20]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2265_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5255_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [13]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2264_[3]),
    .O(_2266_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5256_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [13]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2264_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5257_ (
    .I0(\VexRiscv._zz_execute_SRC1 [6]),
    .I1(_2106_[1]),
    .O(_2267_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5258_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [6]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2105_[3]),
    .O(_2106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5259_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [6]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2105_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5260_ (
    .I0(_2263_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [23]),
    .O(_2267_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5261_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [23]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2262_[3]),
    .O(_2263_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5262_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [23]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2262_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5263_ (
    .I0(_2247_[0]),
    .I1(_2247_[1]),
    .I2(_2247_[2]),
    .I3(_2247_[3]),
    .O(_2273_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5264_ (
    .I0(_2246_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [17]),
    .O(_2247_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5265_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [17]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2245_[3]),
    .O(_2246_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5266_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [17]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2245_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5267_ (
    .I0(_2242_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [18]),
    .O(_2247_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5268_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [18]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2241_[3]),
    .O(_2242_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5269_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [18]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2241_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5270_ (
    .I0(\VexRiscv._zz_execute_SRC1 [5]),
    .I1(_2244_[1]),
    .O(_2247_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5271_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [5]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2243_[3]),
    .O(_2244_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5272_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [5]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2243_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5273_ (
    .I0(_2229_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [12]),
    .O(_2247_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5274_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [12]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2228_[3]),
    .O(_2229_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5275_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [12]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2228_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6000)
  ) _5276_ (
    .I0(_2232_[0]),
    .I1(\VexRiscv._zz_execute_SRC1 [15]),
    .I2(_2261_[2]),
    .I3(_2261_[3]),
    .O(_2273_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _5277_ (
    .I0(_1621_[1]),
    .I1(_1617_[1]),
    .I2(\VexRiscv._zz_execute_SRC1 [1]),
    .I3(\VexRiscv._zz_execute_SRC1 [0]),
    .O(_2261_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _5278_ (
    .I0(_2153_[0]),
    .I1(_2260_[1]),
    .I2(\VexRiscv._zz_execute_SRC1 [29]),
    .I3(\VexRiscv._zz_execute_SRC1 [16]),
    .O(_2261_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5279_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [16]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2152_[3]),
    .O(_2153_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5280_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [16]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2152_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5281_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [29]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2240_[3]),
    .O(_2260_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5282_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [29]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2240_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _5283_ (
    .I0(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [15]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_2231_[3]),
    .O(_2232_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf335)
  ) _5284_ (
    .I0(\VexRiscv.decode_to_execute_RS2 [15]),
    .I1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_2231_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb217)
  ) _5285_ (
    .I0(_2103_[0]),
    .I1(\VexRiscv.dBus_cmd_payload_address [31]),
    .I2(\VexRiscv._zz_execute_SRC1 [31]),
    .I3(\VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED ),
    .O(_2275_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5286_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [31]),
    .I1(\VexRiscv._zz_execute_SRC1 [31]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5287_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [1]),
    .I1(\VexRiscv._zz_execute_SRC1 [1]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5288_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [2]),
    .I1(\VexRiscv._zz_execute_SRC1 [2]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5289_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [3]),
    .I1(\VexRiscv._zz_execute_SRC1 [3]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5290_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [4]),
    .I1(\VexRiscv._zz_execute_SRC1 [4]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5291_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [5]),
    .I1(\VexRiscv._zz_execute_SRC1 [5]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5292_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [6]),
    .I1(\VexRiscv._zz_execute_SRC1 [6]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5293_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [7]),
    .I1(\VexRiscv._zz_execute_SRC1 [7]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5294_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [8]),
    .I1(\VexRiscv._zz_execute_SRC1 [8]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5295_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [9]),
    .I1(\VexRiscv._zz_execute_SRC1 [9]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5296_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [10]),
    .I1(\VexRiscv._zz_execute_SRC1 [10]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5297_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [11]),
    .I1(\VexRiscv._zz_execute_SRC1 [11]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5298_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [12]),
    .I1(\VexRiscv._zz_execute_SRC1 [12]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5299_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [13]),
    .I1(\VexRiscv._zz_execute_SRC1 [13]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5300_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [14]),
    .I1(\VexRiscv._zz_execute_SRC1 [14]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5301_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [15]),
    .I1(\VexRiscv._zz_execute_SRC1 [15]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5302_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [16]),
    .I1(\VexRiscv._zz_execute_SRC1 [16]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5303_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [17]),
    .I1(\VexRiscv._zz_execute_SRC1 [17]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5304_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [18]),
    .I1(\VexRiscv._zz_execute_SRC1 [18]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5305_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [19]),
    .I1(\VexRiscv._zz_execute_SRC1 [19]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5306_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [20]),
    .I1(\VexRiscv._zz_execute_SRC1 [20]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5307_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [21]),
    .I1(\VexRiscv._zz_execute_SRC1 [21]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5308_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [22]),
    .I1(\VexRiscv._zz_execute_SRC1 [22]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5309_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [23]),
    .I1(\VexRiscv._zz_execute_SRC1 [23]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5310_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [24]),
    .I1(\VexRiscv._zz_execute_SRC1 [24]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5311_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [25]),
    .I1(\VexRiscv._zz_execute_SRC1 [25]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5312_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [26]),
    .I1(\VexRiscv._zz_execute_SRC1 [26]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5313_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [27]),
    .I1(\VexRiscv._zz_execute_SRC1 [27]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5314_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [28]),
    .I1(\VexRiscv._zz_execute_SRC1 [28]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5315_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [29]),
    .I1(\VexRiscv._zz_execute_SRC1 [29]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5316_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [30]),
    .I1(\VexRiscv._zz_execute_SRC1 [30]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5317_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [31]),
    .I1(\VexRiscv._zz_execute_SRC1 [31]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _5318_ (
    .I0(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [0]),
    .I1(_1621_[1]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv.execute_LightShifterPlugin_amplitude [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5319_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [2]),
    .I1(\VexRiscv._zz_execute_SRC1 [2]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5320_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [3]),
    .I1(\VexRiscv._zz_execute_SRC1 [3]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5321_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [4]),
    .I1(\VexRiscv._zz_execute_SRC1 [4]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5322_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [5]),
    .I1(\VexRiscv._zz_execute_SRC1 [5]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5323_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [6]),
    .I1(\VexRiscv._zz_execute_SRC1 [6]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5324_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [7]),
    .I1(\VexRiscv._zz_execute_SRC1 [7]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5325_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [8]),
    .I1(\VexRiscv._zz_execute_SRC1 [8]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5326_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [9]),
    .I1(\VexRiscv._zz_execute_SRC1 [9]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5327_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [10]),
    .I1(\VexRiscv._zz_execute_SRC1 [10]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5328_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [11]),
    .I1(\VexRiscv._zz_execute_SRC1 [11]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5329_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [12]),
    .I1(\VexRiscv._zz_execute_SRC1 [12]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5330_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [13]),
    .I1(\VexRiscv._zz_execute_SRC1 [13]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5331_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [14]),
    .I1(\VexRiscv._zz_execute_SRC1 [14]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5332_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [15]),
    .I1(\VexRiscv._zz_execute_SRC1 [15]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5333_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [16]),
    .I1(\VexRiscv._zz_execute_SRC1 [16]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5334_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [17]),
    .I1(\VexRiscv._zz_execute_SRC1 [17]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5335_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [18]),
    .I1(\VexRiscv._zz_execute_SRC1 [18]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5336_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [19]),
    .I1(\VexRiscv._zz_execute_SRC1 [19]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5337_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [20]),
    .I1(\VexRiscv._zz_execute_SRC1 [20]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5338_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [21]),
    .I1(\VexRiscv._zz_execute_SRC1 [21]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5339_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [22]),
    .I1(\VexRiscv._zz_execute_SRC1 [22]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5340_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [23]),
    .I1(\VexRiscv._zz_execute_SRC1 [23]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5341_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [24]),
    .I1(\VexRiscv._zz_execute_SRC1 [24]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5342_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [25]),
    .I1(\VexRiscv._zz_execute_SRC1 [25]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5343_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [26]),
    .I1(\VexRiscv._zz_execute_SRC1 [26]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5344_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [27]),
    .I1(\VexRiscv._zz_execute_SRC1 [27]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5345_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [28]),
    .I1(\VexRiscv._zz_execute_SRC1 [28]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5346_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [29]),
    .I1(\VexRiscv._zz_execute_SRC1 [29]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5347_ (
    .I0(\VexRiscv._zz_execute_SrcPlugin_addSub [30]),
    .I1(\VexRiscv._zz_execute_SRC1 [30]),
    .I2(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .O(\VexRiscv.dBus_cmd_payload_address [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5348_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .O(_2109_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5349_ (
    .I0(\VexRiscv.lastStageIsFiring ),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_ENABLE ),
    .O(_2115_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5350_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [7]),
    .I1(_2108_[0]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5351_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [8]),
    .I1(_2813_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _5352_ (
    .I0(_2109_[3]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [8]),
    .I2(_2812_[2]),
    .I3(_2110_[3]),
    .O(_2813_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5353_ (
    .I0(_2108_[0]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I2(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [14]),
    .O(_2110_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _5354_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24]),
    .I3(_2109_[3]),
    .O(_2812_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5355_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [9]),
    .I1(_2815_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _5356_ (
    .I0(_2109_[3]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [9]),
    .I2(_2811_[2]),
    .I3(_2110_[3]),
    .O(_2815_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _5357_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25]),
    .I3(_2109_[3]),
    .O(_2811_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5358_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [10]),
    .I1(_2809_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _5359_ (
    .I0(_2109_[3]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [10]),
    .I2(_2110_[2]),
    .I3(_2110_[3]),
    .O(_2809_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _5360_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26]),
    .I3(_2109_[3]),
    .O(_2110_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5361_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [11]),
    .I1(_2814_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _5362_ (
    .I0(_2109_[3]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [11]),
    .I2(_2808_[2]),
    .I3(_2110_[3]),
    .O(_2814_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _5363_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27]),
    .I3(_2109_[3]),
    .O(_2808_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5364_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [12]),
    .I1(_2806_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _5365_ (
    .I0(_2109_[3]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [12]),
    .I2(_2111_[2]),
    .I3(_2110_[3]),
    .O(_2806_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _5366_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28]),
    .I3(_2109_[3]),
    .O(_2111_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5367_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [13]),
    .I1(_2810_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _5368_ (
    .I0(_2109_[3]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [13]),
    .I2(_2805_[2]),
    .I3(_2110_[3]),
    .O(_2810_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _5369_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29]),
    .I3(_2109_[3]),
    .O(_2805_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5370_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [14]),
    .I1(_2803_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _5371_ (
    .I0(_2109_[3]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [14]),
    .I2(_2112_[2]),
    .I3(_2110_[3]),
    .O(_2803_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _5372_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30]),
    .I3(_2109_[3]),
    .O(_2112_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5373_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [15]),
    .I1(_2807_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f1)
  ) _5374_ (
    .I0(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2114_[0]),
    .I3(_2110_[3]),
    .O(_2807_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5375_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [15]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31]),
    .I2(_2109_[3]),
    .O(_2114_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5376_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [16]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2801_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _5377_ (
    .I0(_2110_[3]),
    .I1(_2115_[1]),
    .I2(_2115_[2]),
    .O(_2788_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _5378_ (
    .I0(_2114_[0]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(\VexRiscv._zz_lastStageRegFileWrite_payload_address [14]),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .O(_2115_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5379_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [16]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2801_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5380_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [17]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2800_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5381_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [17]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2800_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5382_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [18]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2798_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5383_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [18]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2798_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5384_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [19]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2804_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5385_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [19]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2804_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5386_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [20]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2797_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5387_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [20]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2797_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5388_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [21]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2795_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5389_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [21]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2795_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5390_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [22]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2802_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5391_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [22]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2802_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5392_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [23]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2794_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5393_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [23]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2794_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5394_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2792_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5395_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [24]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2792_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5396_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2799_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5397_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [25]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2799_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5398_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2791_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5399_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [26]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2791_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5400_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2790_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5401_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [27]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2790_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5402_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2796_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5403_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [28]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2796_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5404_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2789_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5405_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [29]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2789_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5406_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2788_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5407_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [30]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2788_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _5408_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31]),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .I2(_2788_[2]),
    .I3(_2793_[3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _5409_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [31]),
    .I1(_2115_[2]),
    .I2(\VexRiscv._zz_5 ),
    .O(_2793_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5410_ (
    .I0(\VexRiscv._zz_5 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5411_ (
    .I0(\VexRiscv._zz_5 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5412_ (
    .I0(\VexRiscv._zz_5 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5413_ (
    .I0(\VexRiscv._zz_5 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5414_ (
    .I0(\VexRiscv._zz_5 ),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_address [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _5415_ (
    .I0(\VexRiscv.lastStageIsFiring ),
    .I1(\VexRiscv._zz_lastStageRegFileWrite_valid ),
    .I2(\VexRiscv._zz_5 ),
    .O(\VexRiscv._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5416_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [8]),
    .I2(_2779_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _5417_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [0]),
    .I1(\VexRiscv.decode_to_execute_RS2 [8]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2779_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5418_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [9]),
    .I2(_2772_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _5419_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [1]),
    .I1(\VexRiscv.decode_to_execute_RS2 [9]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2772_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5420_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [10]),
    .I2(_2767_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _5421_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [2]),
    .I1(\VexRiscv.decode_to_execute_RS2 [10]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2767_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5422_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [11]),
    .I2(_2119_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _5423_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [3]),
    .I1(\VexRiscv.decode_to_execute_RS2 [11]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2119_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5424_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [12]),
    .I2(_2787_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _5425_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [4]),
    .I1(\VexRiscv.decode_to_execute_RS2 [12]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2787_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5426_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [13]),
    .I2(_2786_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _5427_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [5]),
    .I1(\VexRiscv.decode_to_execute_RS2 [13]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2786_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5428_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [14]),
    .I2(_2766_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _5429_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [6]),
    .I1(\VexRiscv.decode_to_execute_RS2 [14]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2766_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5430_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [15]),
    .I2(_2762_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _5431_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [7]),
    .I1(\VexRiscv.decode_to_execute_RS2 [15]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .I3(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2762_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5432_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [0]),
    .I1(\VexRiscv.decode_to_execute_RS2 [16]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5433_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [1]),
    .I1(\VexRiscv.decode_to_execute_RS2 [17]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5434_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [2]),
    .I1(\VexRiscv.decode_to_execute_RS2 [18]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5435_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [3]),
    .I1(\VexRiscv.decode_to_execute_RS2 [19]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5436_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [4]),
    .I1(\VexRiscv.decode_to_execute_RS2 [20]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5437_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [5]),
    .I1(\VexRiscv.decode_to_execute_RS2 [21]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5438_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [6]),
    .I1(\VexRiscv.decode_to_execute_RS2 [22]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5439_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [7]),
    .I1(\VexRiscv.decode_to_execute_RS2 [23]),
    .I2(\VexRiscv.switch_Misc_l232_2 ),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5440_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [24]),
    .I2(_2779_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5441_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [25]),
    .I2(_2772_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5442_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [26]),
    .I2(_2767_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5443_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [27]),
    .I2(_2119_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5444_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [28]),
    .I2(_2787_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5445_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [29]),
    .I2(_2786_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5446_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [30]),
    .I2(_2766_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _5447_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(\VexRiscv.decode_to_execute_RS2 [31]),
    .I2(_2762_[2]),
    .O(\VexRiscv._zz_dBus_cmd_payload_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5448_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [0]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [0]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5449_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [1]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [1]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5450_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [2]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [2]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5451_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [3]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [3]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5452_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [4]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [4]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5453_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [5]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [5]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5454_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [6]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [6]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5455_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [7]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [7]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5456_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [8]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [8]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5457_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [9]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [9]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5458_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [10]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [10]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5459_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [11]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [11]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5460_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [12]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [12]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5461_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [13]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [13]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5462_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [14]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [14]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5463_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [25]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [25]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5464_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [26]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [26]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5465_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [27]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [27]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5466_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [28]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [28]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5467_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [29]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [29]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5468_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [30]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [30]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5469_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [31]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [31]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5470_ (
    .I0(_2709_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5471_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [15]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [15]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2709_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5472_ (
    .I0(_2699_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5473_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [16]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [16]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2699_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5474_ (
    .I0(_2728_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5475_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [17]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [17]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2728_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5476_ (
    .I0(_2698_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5477_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [18]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [18]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2698_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5478_ (
    .I0(_2687_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5479_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [19]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [19]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2687_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5480_ (
    .I0(_2710_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5481_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [20]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [20]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2710_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5482_ (
    .I0(_2686_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5483_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [21]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [21]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2686_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5484_ (
    .I0(_2682_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5485_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [22]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [22]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2682_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5486_ (
    .I0(_2700_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5487_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [23]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [23]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2700_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _5488_ (
    .I0(_2681_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .I2(\VexRiscv.decode_arbitration_isStuck ),
    .O(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5489_ (
    .I0(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [24]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [24]),
    .I2(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2681_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5490_ (
    .I0(_2674_[0]),
    .I1(_1805_[1]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5491_ (
    .I0(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [0]),
    .I1(\VexRiscv._zz_execute_SRC1 [0]),
    .I2(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5492_ (
    .I0(_2688_[0]),
    .I1(_1807_[1]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5493_ (
    .I0(_2685_[0]),
    .I1(_2034_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5494_ (
    .I0(_2673_[0]),
    .I1(_1898_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5495_ (
    .I0(_2671_[0]),
    .I1(_2401_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5496_ (
    .I0(_2669_[0]),
    .I1(_2036_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5497_ (
    .I0(_2142_[0]),
    .I1(_2142_[1]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5498_ (
    .I0(_2683_[0]),
    .I1(_2058_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5499_ (
    .I0(_2680_[0]),
    .I1(_1918_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5500_ (
    .I0(_2668_[0]),
    .I1(_1818_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5501_ (
    .I0(_2666_[0]),
    .I1(_2451_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5502_ (
    .I0(_2664_[0]),
    .I1(_2039_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5503_ (
    .I0(_2143_[0]),
    .I1(_1820_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5504_ (
    .I0(_2675_[0]),
    .I1(_1822_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5505_ (
    .I0(_2672_[0]),
    .I1(_2042_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5506_ (
    .I0(_2663_[0]),
    .I1(_2068_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5507_ (
    .I0(_2661_[0]),
    .I1(_2061_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5508_ (
    .I0(_2659_[0]),
    .I1(_2045_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5509_ (
    .I0(_2144_[0]),
    .I1(_1825_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5510_ (
    .I0(_2670_[0]),
    .I1(_2064_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5511_ (
    .I0(_2667_[0]),
    .I1(_1924_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5512_ (
    .I0(_2658_[0]),
    .I1(_2321_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5513_ (
    .I0(_2657_[0]),
    .I1(_1871_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5514_ (
    .I0(_2656_[0]),
    .I1(_1827_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5515_ (
    .I0(_2146_[0]),
    .I1(_2146_[1]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5516_ (
    .I0(_2665_[0]),
    .I1(_2313_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5517_ (
    .I0(_2662_[0]),
    .I1(_2049_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5518_ (
    .I0(_2655_[0]),
    .I1(_1833_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5519_ (
    .I0(_2654_[0]),
    .I1(_1915_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5520_ (
    .I0(_2653_[0]),
    .I1(_1835_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5521_ (
    .I0(_2147_[0]),
    .I1(_2147_[1]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5522_ (
    .I0(_2660_[0]),
    .I1(_1645_[0]),
    .I2(_1624_[2]),
    .O(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5523_ (
    .I0(_1621_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5524_ (
    .I0(_1617_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5525_ (
    .I0(_1615_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5526_ (
    .I0(_1613_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5527_ (
    .I0(_1619_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5528_ (
    .I0(_2244_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5529_ (
    .I0(_2106_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5530_ (
    .I0(_2269_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5531_ (
    .I0(_2095_[3]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5532_ (
    .I0(_2226_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5533_ (
    .I0(_2088_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5534_ (
    .I0(_2270_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5535_ (
    .I0(_2229_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5536_ (
    .I0(_2266_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5537_ (
    .I0(_2097_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5538_ (
    .I0(_2232_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5539_ (
    .I0(_2153_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5540_ (
    .I0(_2246_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5541_ (
    .I0(_2242_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5542_ (
    .I0(_2092_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5543_ (
    .I0(_2266_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5544_ (
    .I0(_2080_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5545_ (
    .I0(_2085_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5546_ (
    .I0(_2263_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5547_ (
    .I0(_2099_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5548_ (
    .I0(_2095_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5549_ (
    .I0(_2091_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5550_ (
    .I0(_2084_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5551_ (
    .I0(_2084_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5552_ (
    .I0(_2260_[1]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5553_ (
    .I0(_2101_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5554_ (
    .I0(_2103_[0]),
    .I1(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .O(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5555_ (
    .I0(csr_bankarray_csrbank27_load0_w[14]),
    .I1(_2651_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0833_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5556_ (
    .I0(_1438_[14]),
    .I1(csr_bankarray_csrbank27_reload0_w[14]),
    .I2(_1886_[2]),
    .O(_2651_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5557_ (
    .I0(basesoc_timer_reload_storage[10]),
    .I1(_1791_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5558_ (
    .I0(csr_bankarray_csrbank27_load0_w[10]),
    .I1(_2652_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0829_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5559_ (
    .I0(_1438_[10]),
    .I1(csr_bankarray_csrbank27_reload0_w[10]),
    .I2(_1886_[2]),
    .O(_2652_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5560_ (
    .I0(csr_bankarray_csrbank27_load0_w[9]),
    .I1(_2650_[1]),
    .I2(\UART.RST ),
    .I3(csr_bankarray_csrbank27_en0_w),
    .O(_0828_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5561_ (
    .I0(_1438_[9]),
    .I1(csr_bankarray_csrbank27_reload0_w[9]),
    .I2(_1886_[2]),
    .O(_2650_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5562_ (
    .I0(csr_bankarray_csrbank27_value_w[1]),
    .I1(timer1_value[1]),
    .I2(\UART.RST ),
    .I3(timer1_update_value_re),
    .O(_0787_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5563_ (
    .I0(csr_bankarray_csrbank27_load0_w[31]),
    .I1(_2154_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0748_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5564_ (
    .I0(csr_bankarray_csrbank27_load0_w[26]),
    .I1(_2349_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0743_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5565_ (
    .I0(csr_bankarray_csrbank27_load0_w[13]),
    .I1(_2053_[1]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0730_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5566_ (
    .I0(csr_bankarray_csrbank27_load0_w[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1877_[3]),
    .O(_0720_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5567_ (
    .I0(syncfifo0_level[1]),
    .I1(_2647_[1]),
    .I2(\UART.RST ),
    .I3(_2252_[3]),
    .O(_0704_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5568_ (
    .I0(_1420_[1]),
    .I1(_1386_[1]),
    .I2(_2221_[2]),
    .O(_2647_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5569_ (
    .I0(syncfifo0_level[0]),
    .I1(_2252_[1]),
    .I2(\UART.RST ),
    .I3(_2252_[3]),
    .O(_0703_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5570_ (
    .I0(_1420_[0]),
    .I1(_1386_[0]),
    .I2(_2221_[2]),
    .O(_2252_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5571_ (
    .I0(_2649_[0]),
    .I1(\UART.RST ),
    .O(_0702_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h807f)
  ) _5572_ (
    .I0(_1635_[0]),
    .I1(syncfifo0_consume[0]),
    .I2(hyperramsdrphy_phase[0]),
    .I3(syncfifo0_consume[1]),
    .O(_2649_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5573_ (
    .I0(_2645_[0]),
    .I1(\UART.RST ),
    .O(_0662_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5574_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank18_out0_w),
    .I2(_1605_[0]),
    .I3(_2446_[3]),
    .O(_2645_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5575_ (
    .I0(\UART.RST ),
    .I1(_2156_[1]),
    .O(_0175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5576_ (
    .I0(_1641_[2]),
    .I1(_1654_[1]),
    .O(_2156_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5577_ (
    .I0(_2648_[0]),
    .I1(\UART.RST ),
    .O(_0658_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5578_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank16_out0_w),
    .I2(_1605_[0]),
    .I3(_1641_[3]),
    .O(_2648_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5579_ (
    .I0(_2644_[0]),
    .I1(\UART.RST ),
    .O(_0655_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5580_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank15_oe0_w),
    .I2(_1641_[2]),
    .I3(_2063_[3]),
    .O(_2644_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5581_ (
    .I0(_2157_[0]),
    .I1(\UART.RST ),
    .O(_0653_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5582_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank14_oe0_w),
    .I2(_1641_[2]),
    .I3(_1890_[3]),
    .O(_2157_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5583_ (
    .I0(_2646_[0]),
    .I1(\UART.RST ),
    .O(_0652_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5584_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank13_out0_w),
    .I2(_1605_[0]),
    .I3(_2251_[3]),
    .O(_2646_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _5585_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1638_[2]),
    .I3(_1607_[2]),
    .O(_2251_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5586_ (
    .I0(_2643_[0]),
    .I1(\UART.RST ),
    .O(_0651_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5587_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank13_oe0_w),
    .I2(_1641_[2]),
    .I3(_2251_[3]),
    .O(_2643_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5588_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[6]),
    .O(_0182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5589_ (
    .I0(\spi_master.cpha ),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_2384_[3]),
    .O(_0645_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5590_ (
    .I0(\UART.RST ),
    .I1(hyperramsdrphy_ios_rwds_i),
    .O(_0642_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5591_ (
    .I0(i2c1_sda0),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_2158_[3]),
    .O(_0641_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5592_ (
    .I0(_1905_[0]),
    .I1(_1608_[1]),
    .O(_2158_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5593_ (
    .I0(i2c1_oe),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_2158_[3]),
    .O(_0640_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5594_ (
    .I0(i2c1_scl_1),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2158_[3]),
    .O(_0639_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5595_ (
    .I0(i2c0_scl_1),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1653_[3]),
    .O(_0636_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _5596_ (
    .I0(\UART.RST ),
    .I1(hyperramsdrphy_phase[1]),
    .I2(hyperramsdrphy_phase[0]),
    .O(_0635_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5597_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[13]),
    .I1(_2053_[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0630_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5598_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[11]),
    .I1(_1935_[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0628_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5599_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[8]),
    .I1(_2159_[1]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0625_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5600_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0624_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5601_ (
    .I0(csr_bankarray_csrbank5_reg_wdata0_w[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1913_[3]),
    .O(_0619_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5602_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[11]),
    .I2(_2641_[2]),
    .I3(\UART.RST ),
    .O(_0612_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5603_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[11]),
    .O(_2641_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5604_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[10]),
    .I2(_2640_[2]),
    .I3(\UART.RST ),
    .O(_0611_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5605_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[10]),
    .O(_2640_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5606_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[9]),
    .I2(_2642_[2]),
    .I3(\UART.RST ),
    .O(_0610_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5607_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[9]),
    .O(_2642_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5608_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[8]),
    .I2(_2639_[2]),
    .I3(\UART.RST ),
    .O(_0609_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5609_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[8]),
    .O(_2639_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5610_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[5]),
    .I2(_2637_[2]),
    .I3(\UART.RST ),
    .O(_0606_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5611_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[5]),
    .O(_2637_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5612_ (
    .I0(basesoc_scratch_storage[22]),
    .I1(_2196_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5613_ (
    .I0(basesoc_timer_load_storage[20]),
    .I1(_2377_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5614_ (
    .I0(_2078_[0]),
    .I1(_2636_[1]),
    .O(_0121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _5615_ (
    .I0(_2077_[0]),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.n319_o [2]),
    .I2(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .I3(\UART.os_clk_divider_ias.div_mark ),
    .O(_2636_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5616_ (
    .I0(basesoc_scratch_storage[12]),
    .I1(_2151_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5617_ (
    .I0(basesoc_bus_errors[30]),
    .I1(_1359_[30]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5618_ (
    .I0(_2634_[0]),
    .I1(_2634_[1]),
    .I2(_2634_[2]),
    .O(\spi_master.int_sclk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5619_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[1]),
    .I2(_2638_[2]),
    .I3(\UART.RST ),
    .O(_0602_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5620_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[1]),
    .O(_2638_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5621_ (
    .I0(\spi_master.cpol ),
    .I1(\spi_master.int_sclk ),
    .I2(_1778_[0]),
    .O(\spi_master.n103_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5622_ (
    .I0(\spi_master.n144_q [0]),
    .I1(\spi_master.n28_o [1]),
    .I2(\spi_master.n129_q ),
    .O(\spi_master.n101_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5623_ (
    .I0(\spi_master.n144_q [1]),
    .I1(\spi_master.n28_o [2]),
    .I2(\spi_master.n129_q ),
    .O(\spi_master.n101_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5624_ (
    .I0(\spi_master.n144_q [2]),
    .I1(\spi_master.n28_o [3]),
    .I2(\spi_master.n129_q ),
    .O(\spi_master.n101_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5625_ (
    .I0(\spi_master.n144_q [3]),
    .I1(\spi_master.n28_o [4]),
    .I2(\spi_master.n129_q ),
    .O(\spi_master.n101_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5626_ (
    .I0(\spi_master.n144_q [4]),
    .I1(\spi_master.n28_o [5]),
    .I2(\spi_master.n129_q ),
    .O(\spi_master.n101_o [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5627_ (
    .I0(\spi_master.n144_q [5]),
    .I1(\spi_master.n28_o [6]),
    .I2(\spi_master.n129_q ),
    .O(\spi_master.n101_o [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5628_ (
    .I0(\spi_master.n144_q [6]),
    .I1(\spi_master.n28_o [7]),
    .I2(\spi_master.n129_q ),
    .O(\spi_master.n101_o [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h53)
  ) _5629_ (
    .I0(\spi_master.n132_q ),
    .I1(\spi_master.cpha ),
    .I2(\spi_master.n129_q ),
    .O(\spi_master.n93_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _5630_ (
    .I0(\spi_master.n129_q ),
    .I1(csr_bankarray_csrbank8_control0_w[0]),
    .I2(ice40_control_re),
    .I3(_1778_[0]),
    .O(\spi_master.n87_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5631_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[0]),
    .I2(_2635_[2]),
    .I3(\UART.RST ),
    .O(_0601_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5632_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[0]),
    .O(_2635_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5633_ (
    .I0(_2078_[0]),
    .I1(_2632_[1]),
    .O(_0120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _5634_ (
    .I0(_2077_[0]),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.n319_o [1]),
    .I2(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .I3(\UART.os_clk_divider_ias.div_mark ),
    .O(_2632_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5635_ (
    .I0(basesoc_bus_errors[27]),
    .I1(_1359_[27]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5636_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[8]),
    .I1(_2159_[1]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0599_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5637_ (
    .I0(core_latency[5]),
    .I1(_2053_[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0587_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5638_ (
    .I0(_1641_[2]),
    .I1(_1912_[1]),
    .O(_2166_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5639_ (
    .I0(csr_bankarray_csrbank5_config0_w[7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0581_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5640_ (
    .I0(basesoc_scratch_storage[11]),
    .I1(_1935_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5641_ (
    .I0(basesoc_timer_load_storage[19]),
    .I1(_2160_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5642_ (
    .I0(_2078_[0]),
    .I1(_2633_[1]),
    .O(_0122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _5643_ (
    .I0(_2077_[0]),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.n319_o [3]),
    .I2(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .I3(\UART.os_clk_divider_ias.div_mark ),
    .O(_2633_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5644_ (
    .I0(basesoc_bus_errors[29]),
    .I1(_1359_[29]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _5645_ (
    .I0(_2161_[0]),
    .I1(_2161_[1]),
    .I2(_2161_[2]),
    .O(\spi_master_1.int_sclk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5646_ (
    .I0(csr_bankarray_csrbank5_config0_w[6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0580_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _5647_ (
    .I0(\spi_master_1.cpol ),
    .I1(\spi_master_1.int_sclk ),
    .I2(_2162_[2]),
    .O(\spi_master_1.n103_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5648_ (
    .I0(\spi_master_1.n28_o [1]),
    .I1(\spi_master_1.n144_q [0]),
    .I2(\spi_master_1.n129_q ),
    .O(\spi_master_1.n101_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5649_ (
    .I0(\spi_master_1.n28_o [2]),
    .I1(\spi_master_1.n144_q [1]),
    .I2(\spi_master_1.n129_q ),
    .O(\spi_master_1.n101_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5650_ (
    .I0(\spi_master_1.n28_o [3]),
    .I1(\spi_master_1.n144_q [2]),
    .I2(\spi_master_1.n129_q ),
    .O(\spi_master_1.n101_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5651_ (
    .I0(\spi_master_1.n28_o [4]),
    .I1(\spi_master_1.n144_q [3]),
    .I2(\spi_master_1.n129_q ),
    .O(\spi_master_1.n101_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5652_ (
    .I0(\spi_master_1.n28_o [5]),
    .I1(\spi_master_1.n144_q [4]),
    .I2(\spi_master_1.n129_q ),
    .O(\spi_master_1.n101_o [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5653_ (
    .I0(\spi_master_1.n28_o [6]),
    .I1(\spi_master_1.n144_q [5]),
    .I2(\spi_master_1.n129_q ),
    .O(\spi_master_1.n101_o [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _5654_ (
    .I0(\spi_master_1.n28_o [7]),
    .I1(\spi_master_1.n144_q [6]),
    .I2(\spi_master_1.n129_q ),
    .O(\spi_master_1.n101_o [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5655_ (
    .I0(\spi_master_1.cpha ),
    .I1(\spi_master_1.n132_q ),
    .I2(\spi_master_1.n129_q ),
    .O(\spi_master_1.n93_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _5656_ (
    .I0(\spi_master_1.n129_q ),
    .I1(flash_control_re),
    .I2(csr_bankarray_csrbank1_control0_w[0]),
    .I3(_2162_[2]),
    .O(\spi_master_1.n87_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5657_ (
    .I0(basesoc_scratch_storage[14]),
    .I1(_1878_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5658_ (
    .I0(basesoc_timer_reload_storage[11]),
    .I1(_1935_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _5659_ (
    .I0(csr_bankarray_adr[0]),
    .I1(csr_bankarray_adr[2]),
    .O(_1311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5660_ (
    .I0(csr_bankarray_csrbank5_config0_w[4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0578_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5661_ (
    .I0(_2629_[0]),
    .I1(\UART.RST ),
    .O(_0570_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5662_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank4_oe0_w),
    .I2(_1641_[2]),
    .I3(_2172_[3]),
    .O(_2629_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _5663_ (
    .I0(_1600_[1]),
    .I1(_1600_[0]),
    .I2(_1608_[1]),
    .I3(_1600_[2]),
    .O(_2172_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5664_ (
    .I0(_2619_[3]),
    .I1(fsm_state[0]),
    .I2(_2628_[2]),
    .I3(\UART.RST ),
    .O(_0564_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00fe)
  ) _5665_ (
    .I0(_1775_[0]),
    .I1(_1775_[1]),
    .I2(_1711_[0]),
    .I3(_2164_[3]),
    .O(_2619_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _5666_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[1]),
    .I1(hyperram_reg_control_re),
    .I2(_2163_[2]),
    .O(_2164_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _5667_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[0]),
    .I1(hyperram_reg_control_re),
    .I2(_1711_[0]),
    .O(_2163_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5668_ (
    .I0(_1711_[0]),
    .I1(hyperram_reg_control_re),
    .I2(csr_bankarray_csrbank5_reg_control0_w[0]),
    .O(_2628_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00d4)
  ) _5669_ (
    .I0(\VexRiscv.iBusWishbone_CYC ),
    .I1(\VexRiscv.dBusWishbone_CYC ),
    .I2(grant),
    .I3(\UART.RST ),
    .O(_0573_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5670_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[4]),
    .I2(_2627_[2]),
    .I3(\UART.RST ),
    .O(_0605_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5671_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[4]),
    .O(_2627_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5672_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[3]),
    .I2(_2624_[2]),
    .I3(\UART.RST ),
    .O(_0604_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5673_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[3]),
    .O(_2624_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5674_ (
    .I0(_1776_[0]),
    .I1(csr_bankarray_csrbank5_reg_rdata_w[2]),
    .I2(_2623_[2]),
    .I3(\UART.RST ),
    .O(_0603_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5675_ (
    .I0(_1585_[0]),
    .I1(_1775_[0]),
    .I2(core_reg_rx_conv_converter_source_payload_data[2]),
    .O(_2623_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5676_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[9]),
    .I1(_2198_[1]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0600_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5677_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0598_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5678_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0597_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5679_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0596_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5680_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0595_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5681_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0594_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5682_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0593_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5683_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0591_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5684_ (
    .I0(csr_bankarray_csrbank5_reg_control0_w[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_2165_[3]),
    .O(_0592_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5685_ (
    .I0(\UART.RST ),
    .I1(_2166_[3]),
    .O(_0590_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5686_ (
    .I0(core_latency[7]),
    .I1(_1934_[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0589_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5687_ (
    .I0(core_latency[6]),
    .I1(_1878_[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0588_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5688_ (
    .I0(core_latency[4]),
    .I1(_2151_[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0586_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5689_ (
    .I0(core_latency[2]),
    .I1(_1791_[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0584_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5690_ (
    .I0(core_latency[3]),
    .I1(_1935_[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0585_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5691_ (
    .I0(core_latency[1]),
    .I1(_2198_[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0583_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5692_ (
    .I0(core_latency[0]),
    .I1(_2159_[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0582_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5693_ (
    .I0(basesoc_scratch_storage[27]),
    .I1(_2346_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5694_ (
    .I0(csr_bankarray_csrbank5_config0_w[5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0579_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5695_ (
    .I0(_2169_[0]),
    .I1(_2169_[1]),
    .O(_0106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _5696_ (
    .I0(_2168_[0]),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.n345_o [0]),
    .I2(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .I3(\UART.os_clk_divider_ias.div_mark ),
    .O(_2169_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5697_ (
    .I0(csr_bankarray_csrbank5_config0_w[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0577_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5698_ (
    .I0(csr_bankarray_csrbank5_config0_w[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0576_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5699_ (
    .I0(csr_bankarray_csrbank5_config0_w[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0575_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5700_ (
    .I0(csr_bankarray_csrbank5_config0_w[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2166_[3]),
    .O(_0574_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5701_ (
    .I0(_2171_[0]),
    .I1(\UART.RST ),
    .O(_0569_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5702_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank3_out0_w),
    .I2(_1605_[0]),
    .I3(_2170_[3]),
    .O(_2171_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _5703_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1637_[3]),
    .I3(_1607_[1]),
    .O(_2170_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5704_ (
    .I0(\UART.RST ),
    .I1(_2617_[3]),
    .O(_0572_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5705_ (
    .I0(_1662_[2]),
    .I1(_2174_[1]),
    .O(_2617_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _5706_ (
    .I0(_1600_[1]),
    .I1(_1608_[1]),
    .I2(_1637_[3]),
    .I3(_1638_[2]),
    .O(_2174_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5707_ (
    .I0(_2173_[0]),
    .I1(\UART.RST ),
    .O(_0571_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5708_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank4_out0_w),
    .I2(_1605_[0]),
    .I3(_2172_[3]),
    .O(_2173_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5709_ (
    .I0(_2626_[0]),
    .I1(\UART.RST ),
    .O(_0566_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5710_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank2_oe0_w),
    .I2(_1641_[2]),
    .I3(_2621_[3]),
    .O(_2626_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _5711_ (
    .I0(_1600_[1]),
    .I1(_1642_[1]),
    .I2(_1608_[1]),
    .I3(_1637_[3]),
    .O(_2621_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5712_ (
    .I0(_2625_[0]),
    .I1(\UART.RST ),
    .O(_0568_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5713_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank3_oe0_w),
    .I2(_1641_[2]),
    .I3(_2170_[3]),
    .O(_2625_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5714_ (
    .I0(_2622_[0]),
    .I1(\UART.RST ),
    .O(_0567_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5715_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(csr_bankarray_csrbank2_out0_w),
    .I2(_1605_[0]),
    .I3(_2621_[3]),
    .O(_2622_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5716_ (
    .I0(fsm_state[1]),
    .I1(_2163_[2]),
    .I2(\UART.RST ),
    .I3(_2619_[3]),
    .O(_0565_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5717_ (
    .I0(\spi_master_1.n28_o [7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_2175_[3]),
    .O(_0563_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5718_ (
    .I0(_1641_[2]),
    .I1(_2174_[1]),
    .O(_2175_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5719_ (
    .I0(\spi_master_1.n28_o [6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_2175_[3]),
    .O(_0562_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5720_ (
    .I0(\spi_master_1.n28_o [5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_2175_[3]),
    .O(_0561_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5721_ (
    .I0(\spi_master_1.n28_o [4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_2175_[3]),
    .O(_0560_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5722_ (
    .I0(\spi_master_1.n28_o [3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_2175_[3]),
    .O(_0559_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5723_ (
    .I0(\spi_master_1.n28_o [2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_2175_[3]),
    .O(_0558_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5724_ (
    .I0(\spi_master_1.n28_o [1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_2175_[3]),
    .O(_0557_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5725_ (
    .I0(\spi_master_1.n28_o [0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2175_[3]),
    .O(_0556_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _5726_ (
    .I0(csr_bankarray_csrbank1_ss_n0_w),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2620_[3]),
    .O(_0555_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5727_ (
    .I0(_1662_[0]),
    .I1(_2174_[1]),
    .O(_2620_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5728_ (
    .I0(\spi_master_1.cpha ),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_2617_[3]),
    .O(_0554_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5729_ (
    .I0(\spi_master_1.cpol ),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_2617_[3]),
    .O(_0553_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5730_ (
    .I0(csr_bankarray_csrbank1_control0_w[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2617_[3]),
    .O(_0552_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _5731_ (
    .I0(\UART.RST ),
    .I1(_1665_[3]),
    .I2(_1638_[2]),
    .I3(_1600_[1]),
    .O(_0551_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _5732_ (
    .I0(_2618_[0]),
    .I1(_1844_[3]),
    .I2(\UART.RST ),
    .O(_0550_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _5733_ (
    .I0(_1840_[0]),
    .I1(core_state[0]),
    .I2(core_state[1]),
    .I3(core_state[2]),
    .O(_2618_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5734_ (
    .I0(_1844_[1]),
    .I1(\UART.RST ),
    .O(_0549_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5735_ (
    .I0(_2179_[0]),
    .I1(_2209_[1]),
    .O(_1498_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5736_ (
    .I0(_2178_[0]),
    .I1(_2177_[1]),
    .O(_2179_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5737_ (
    .I0(_1794_[2]),
    .I1(_1606_[1]),
    .O(_2177_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he0)
  ) _5738_ (
    .I0(\VexRiscv.dBus_cmd_halfPipe_payload_address [0]),
    .I1(\VexRiscv.dBus_cmd_halfPipe_payload_address [1]),
    .I2(_1606_[1]),
    .O(_2178_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _5739_ (
    .I0(basesoc_basesoc_adr[10]),
    .I1(basesoc_basesoc_adr[11]),
    .I2(basesoc_basesoc_adr[12]),
    .I3(basesoc_basesoc_adr[13]),
    .O(_2209_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5740_ (
    .I0(_2180_[0]),
    .I1(_2209_[1]),
    .O(_1498_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5741_ (
    .I0(_1862_[0]),
    .I1(_2177_[1]),
    .O(_2180_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5742_ (
    .I0(_2181_[0]),
    .I1(_2209_[1]),
    .O(_1498_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5743_ (
    .I0(_2177_[0]),
    .I1(_2177_[1]),
    .O(_2181_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5744_ (
    .I0(_2176_[0]),
    .I1(_1606_[1]),
    .O(_2177_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fec)
  ) _5745_ (
    .I0(\VexRiscv.dBus_cmd_halfPipe_payload_size [0]),
    .I1(\VexRiscv.dBus_cmd_halfPipe_payload_size [1]),
    .I2(\VexRiscv.dBus_cmd_halfPipe_payload_address [0]),
    .I3(\VexRiscv.dBus_cmd_halfPipe_payload_address [1]),
    .O(_2176_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5746_ (
    .I0(_2183_[0]),
    .I1(_2209_[1]),
    .O(_1498_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5747_ (
    .I0(_2182_[0]),
    .I1(_2177_[1]),
    .O(_2183_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf100)
  ) _5748_ (
    .I0(\VexRiscv.dBus_cmd_halfPipe_payload_address [1]),
    .I1(\VexRiscv.dBus_cmd_halfPipe_payload_size [1]),
    .I2(_1636_[1]),
    .I3(_1606_[1]),
    .O(_2182_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5749_ (
    .I0(_2179_[0]),
    .I1(_2179_[1]),
    .O(_1498_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _5750_ (
    .I0(basesoc_basesoc_adr[11]),
    .I1(basesoc_basesoc_adr[12]),
    .I2(basesoc_basesoc_adr[13]),
    .I3(basesoc_basesoc_adr[10]),
    .O(_2179_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5751_ (
    .I0(_2180_[0]),
    .I1(_2179_[1]),
    .O(_1498_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5752_ (
    .I0(_2181_[0]),
    .I1(_2179_[1]),
    .O(_1498_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5753_ (
    .I0(_2183_[0]),
    .I1(_2179_[1]),
    .O(_1498_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5754_ (
    .I0(_2179_[0]),
    .I1(_2204_[1]),
    .O(_1498_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _5755_ (
    .I0(basesoc_basesoc_adr[10]),
    .I1(basesoc_basesoc_adr[12]),
    .I2(basesoc_basesoc_adr[13]),
    .I3(basesoc_basesoc_adr[11]),
    .O(_2204_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5756_ (
    .I0(_2180_[0]),
    .I1(_2204_[1]),
    .O(_1498_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5757_ (
    .I0(_2181_[0]),
    .I1(_2204_[1]),
    .O(_1498_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5758_ (
    .I0(_2183_[0]),
    .I1(_2204_[1]),
    .O(_1498_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5759_ (
    .I0(_2179_[0]),
    .I1(_2180_[1]),
    .O(_1498_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _5760_ (
    .I0(basesoc_basesoc_adr[12]),
    .I1(basesoc_basesoc_adr[13]),
    .I2(basesoc_basesoc_adr[10]),
    .I3(basesoc_basesoc_adr[11]),
    .O(_2180_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5761_ (
    .I0(_2180_[0]),
    .I1(_2180_[1]),
    .O(_1498_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5762_ (
    .I0(_2181_[0]),
    .I1(_2180_[1]),
    .O(_1498_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5763_ (
    .I0(_2183_[0]),
    .I1(_2180_[1]),
    .O(_1498_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5764_ (
    .I0(_2179_[0]),
    .I1(_2181_[1]),
    .O(_1498_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _5765_ (
    .I0(basesoc_basesoc_adr[10]),
    .I1(basesoc_basesoc_adr[11]),
    .I2(basesoc_basesoc_adr[13]),
    .I3(basesoc_basesoc_adr[12]),
    .O(_2181_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5766_ (
    .I0(_2180_[0]),
    .I1(_2181_[1]),
    .O(_1498_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5767_ (
    .I0(_2181_[0]),
    .I1(_2181_[1]),
    .O(_1498_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5768_ (
    .I0(_2183_[0]),
    .I1(_2181_[1]),
    .O(_1498_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5769_ (
    .I0(_2179_[0]),
    .I1(_2183_[1]),
    .O(_1498_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _5770_ (
    .I0(basesoc_basesoc_adr[11]),
    .I1(basesoc_basesoc_adr[13]),
    .I2(basesoc_basesoc_adr[12]),
    .I3(basesoc_basesoc_adr[10]),
    .O(_2183_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5771_ (
    .I0(_2180_[0]),
    .I1(_2183_[1]),
    .O(_1498_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5772_ (
    .I0(_2181_[0]),
    .I1(_2183_[1]),
    .O(_1498_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5773_ (
    .I0(_2183_[0]),
    .I1(_2183_[1]),
    .O(_1498_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5774_ (
    .I0(_2179_[0]),
    .I1(_2538_[1]),
    .O(_1498_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _5775_ (
    .I0(basesoc_basesoc_adr[10]),
    .I1(basesoc_basesoc_adr[13]),
    .I2(basesoc_basesoc_adr[12]),
    .I3(basesoc_basesoc_adr[11]),
    .O(_2538_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5776_ (
    .I0(_2180_[0]),
    .I1(_2538_[1]),
    .O(_1498_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5777_ (
    .I0(_2181_[0]),
    .I1(_2538_[1]),
    .O(_1498_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5778_ (
    .I0(_2183_[0]),
    .I1(_2538_[1]),
    .O(_1498_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5779_ (
    .I0(_2179_[0]),
    .I1(_2184_[1]),
    .O(_1498_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _5780_ (
    .I0(basesoc_basesoc_adr[13]),
    .I1(basesoc_basesoc_adr[11]),
    .I2(basesoc_basesoc_adr[12]),
    .I3(basesoc_basesoc_adr[10]),
    .O(_2184_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5781_ (
    .I0(_2180_[0]),
    .I1(_2184_[1]),
    .O(_1498_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5782_ (
    .I0(_2181_[0]),
    .I1(_2184_[1]),
    .O(_1498_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5783_ (
    .I0(_2183_[0]),
    .I1(_2184_[1]),
    .O(_1498_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5784_ (
    .I0(_2179_[0]),
    .I1(_2214_[1]),
    .O(_1498_[32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _5785_ (
    .I0(basesoc_basesoc_adr[10]),
    .I1(basesoc_basesoc_adr[11]),
    .I2(basesoc_basesoc_adr[12]),
    .I3(basesoc_basesoc_adr[13]),
    .O(_2214_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5786_ (
    .I0(_2180_[0]),
    .I1(_2214_[1]),
    .O(_1498_[33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5787_ (
    .I0(_2181_[0]),
    .I1(_2214_[1]),
    .O(_1498_[34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5788_ (
    .I0(_2183_[0]),
    .I1(_2214_[1]),
    .O(_1498_[35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5789_ (
    .I0(_1459_[19]),
    .I1(_1727_[1]),
    .O(_0547_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5790_ (
    .I0(_1848_[1]),
    .I1(\UART.RST ),
    .O(_0548_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5791_ (
    .I0(basesoc_bus_errors[1]),
    .I1(_1359_[1]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5792_ (
    .I0(_1459_[18]),
    .I1(_1727_[1]),
    .O(_0546_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5793_ (
    .I0(_1459_[17]),
    .I1(_1727_[1]),
    .O(_0545_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5794_ (
    .I0(_1727_[1]),
    .I1(_1459_[10]),
    .O(_0538_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5795_ (
    .I0(_1459_[9]),
    .I1(_1727_[1]),
    .O(_0537_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5796_ (
    .I0(_1727_[1]),
    .I1(_1459_[8]),
    .O(_0536_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5797_ (
    .I0(_1727_[1]),
    .I1(_1459_[7]),
    .O(_0535_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5798_ (
    .I0(_1459_[6]),
    .I1(_1727_[1]),
    .O(_0534_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5799_ (
    .I0(_1727_[1]),
    .I1(_1459_[5]),
    .O(_0533_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5800_ (
    .I0(_1727_[1]),
    .I1(_1459_[4]),
    .O(_0532_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5801_ (
    .I0(_1727_[1]),
    .I1(_1459_[3]),
    .O(_0531_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5802_ (
    .I0(basesoc_timer_load_storage[24]),
    .I1(_2250_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5803_ (
    .I0(_1727_[1]),
    .I1(_1459_[2]),
    .O(_0530_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5804_ (
    .I0(basesoc_timer_value_status[20]),
    .I1(basesoc_timer_value[20]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0332_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5805_ (
    .I0(basesoc_timer_value_status[19]),
    .I1(basesoc_timer_value[19]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0331_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5806_ (
    .I0(basesoc_timer_value_status[18]),
    .I1(basesoc_timer_value[18]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0330_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5807_ (
    .I0(basesoc_timer_value_status[17]),
    .I1(basesoc_timer_value[17]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0329_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5808_ (
    .I0(basesoc_timer_value_status[16]),
    .I1(basesoc_timer_value[16]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0328_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5809_ (
    .I0(basesoc_timer_value_status[15]),
    .I1(basesoc_timer_value[15]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0327_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5810_ (
    .I0(basesoc_timer_value_status[14]),
    .I1(basesoc_timer_value[14]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0326_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5811_ (
    .I0(basesoc_timer_value_status[13]),
    .I1(basesoc_timer_value[13]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5812_ (
    .I0(_1727_[1]),
    .I1(_1459_[1]),
    .O(_0529_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5813_ (
    .I0(_1727_[1]),
    .I1(_1459_[0]),
    .O(_0528_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _5814_ (
    .I0(_1723_[1]),
    .I1(\UART.RST ),
    .I2(_1585_[0]),
    .I3(_2185_[0]),
    .O(_0527_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b04)
  ) _5815_ (
    .I0(_1562_[0]),
    .I1(_1716_[1]),
    .I2(\UART.RST ),
    .I3(core_reg_tx_conv_converter_last),
    .O(_0526_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _5816_ (
    .I0(_2283_[1]),
    .I1(\UART.RST ),
    .I2(_1724_[1]),
    .O(_0525_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _5817_ (
    .I0(core_dat_rx_conv_converter_demux[1]),
    .I1(core_dat_rx_conv_converter_demux[0]),
    .I2(core_sink_sink_last),
    .O(_2283_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5818_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[15]),
    .I1(core_sink_sink_payload_dq[7]),
    .I2(\UART.RST ),
    .I3(_2282_[3]),
    .O(_0524_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _5819_ (
    .I0(_1723_[1]),
    .I1(core_reg_rx_conv_converter_demux),
    .I2(_1585_[0]),
    .O(_2282_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5820_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[14]),
    .I1(core_sink_sink_payload_dq[6]),
    .I2(\UART.RST ),
    .I3(_2282_[3]),
    .O(_0523_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5821_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[13]),
    .I1(core_sink_sink_payload_dq[5]),
    .I2(\UART.RST ),
    .I3(_2282_[3]),
    .O(_0522_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5822_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[12]),
    .I1(core_sink_sink_payload_dq[4]),
    .I2(\UART.RST ),
    .I3(_2282_[3]),
    .O(_0521_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5823_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[11]),
    .I1(core_sink_sink_payload_dq[3]),
    .I2(\UART.RST ),
    .I3(_2282_[3]),
    .O(_0520_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5824_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[10]),
    .I1(core_sink_sink_payload_dq[2]),
    .I2(\UART.RST ),
    .I3(_2282_[3]),
    .O(_0519_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5825_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[9]),
    .I1(core_sink_sink_payload_dq[1]),
    .I2(\UART.RST ),
    .I3(_2282_[3]),
    .O(_0518_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5826_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[8]),
    .I1(core_sink_sink_payload_dq[0]),
    .I2(\UART.RST ),
    .I3(_2282_[3]),
    .O(_0517_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5827_ (
    .I0(_2185_[0]),
    .I1(\UART.RST ),
    .O(_0516_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h30ef)
  ) _5828_ (
    .I0(core_sink_sink_last),
    .I1(_1723_[1]),
    .I2(_1585_[0]),
    .I3(core_reg_rx_conv_converter_demux),
    .O(_2185_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _5829_ (
    .I0(_1839_[3]),
    .I1(_2613_[1]),
    .I2(core_latency_x2),
    .I3(\UART.RST ),
    .O(_0515_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _5830_ (
    .I0(core_cycles[3]),
    .I1(core_cycles[2]),
    .I2(_1580_[1]),
    .I3(_1839_[1]),
    .O(_2613_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0708)
  ) _5831_ (
    .I0(_1563_[0]),
    .I1(core_dat_tx_conv_converter_mux[0]),
    .I2(\UART.RST ),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_0514_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5832_ (
    .I0(basesoc_timer_value_status[12]),
    .I1(basesoc_timer_value[12]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h14)
  ) _5833_ (
    .I0(\UART.RST ),
    .I1(_1563_[0]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .O(_0513_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5834_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[7]),
    .I1(core_sink_sink_payload_dq[7]),
    .I2(\UART.RST ),
    .I3(_1815_[3]),
    .O(_0512_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5835_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[5]),
    .I1(core_sink_sink_payload_dq[5]),
    .I2(\UART.RST ),
    .I3(_1815_[3]),
    .O(_0510_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5836_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[4]),
    .I1(core_sink_sink_payload_dq[4]),
    .I2(\UART.RST ),
    .I3(_1815_[3]),
    .O(_0509_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5837_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[2]),
    .I1(core_sink_sink_payload_dq[2]),
    .I2(\UART.RST ),
    .I3(_1815_[3]),
    .O(_0507_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5838_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[1]),
    .I1(core_sink_sink_payload_dq[1]),
    .I2(\UART.RST ),
    .I3(_1815_[3]),
    .O(_0506_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5839_ (
    .I0(basesoc_timer_value_status[11]),
    .I1(basesoc_timer_value[11]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5840_ (
    .I0(basesoc_timer_value_status[10]),
    .I1(basesoc_timer_value[10]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5841_ (
    .I0(basesoc_timer_value_status[9]),
    .I1(basesoc_timer_value[9]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5842_ (
    .I0(basesoc_timer_value_status[8]),
    .I1(basesoc_timer_value[8]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5843_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[0]),
    .I1(core_sink_sink_payload_dq[0]),
    .I2(\UART.RST ),
    .I3(_1815_[3]),
    .O(_0505_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5844_ (
    .I0(_2611_[0]),
    .I1(\UART.RST ),
    .O(_0504_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h307f)
  ) _5845_ (
    .I0(core_dat_rx_conv_converter_demux[0]),
    .I1(_2283_[1]),
    .I2(_1724_[1]),
    .I3(core_dat_rx_conv_converter_demux[1]),
    .O(_2611_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0230)
  ) _5846_ (
    .I0(_2283_[1]),
    .I1(\UART.RST ),
    .I2(core_dat_rx_conv_converter_demux[0]),
    .I3(_1724_[1]),
    .O(_0503_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _5847_ (
    .I0(_1849_[0]),
    .I1(core_cycles[7]),
    .I2(_2612_[2]),
    .I3(\UART.RST ),
    .O(_0502_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5848_ (
    .I0(_1826_[0]),
    .I1(_1355_[7]),
    .O(_2612_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _5849_ (
    .I0(_1849_[0]),
    .I1(core_cycles[6]),
    .I2(_2614_[2]),
    .I3(\UART.RST ),
    .O(_0501_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5850_ (
    .I0(_1826_[0]),
    .I1(_1355_[6]),
    .O(_2614_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5851_ (
    .I0(basesoc_timer_value_status[7]),
    .I1(basesoc_timer_value[7]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5852_ (
    .I0(basesoc_timer_value_status[6]),
    .I1(basesoc_timer_value[6]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5853_ (
    .I0(basesoc_timer_value_status[5]),
    .I1(basesoc_timer_value[5]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _5854_ (
    .I0(_1849_[0]),
    .I1(core_cycles[0]),
    .I2(_2610_[2]),
    .I3(\UART.RST ),
    .O(_0495_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5855_ (
    .I0(_1826_[0]),
    .I1(_1355_[0]),
    .O(_2610_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5856_ (
    .I0(core_cmd_tx_conv_converter_mux[2]),
    .I1(_2609_[1]),
    .I2(\UART.RST ),
    .I3(_1706_[1]),
    .O(_0494_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _5857_ (
    .I0(core_cmd_tx_conv_converter_mux[1]),
    .I1(core_cmd_tx_conv_converter_mux[0]),
    .I2(core_cmd_tx_conv_converter_mux[2]),
    .I3(_1392_[2]),
    .O(_2609_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5858_ (
    .I0(_1606_[1]),
    .I1(core_bus_we1),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0491_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _5859_ (
    .I0(_2182_[0]),
    .I1(core_bus_sel1[3]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0490_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _5860_ (
    .I0(_2177_[0]),
    .I1(core_bus_sel1[2]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0489_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c05)
  ) _5861_ (
    .I0(_2178_[0]),
    .I1(core_bus_sel1[0]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0487_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5862_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [31]),
    .I1(core_bus_dat_w1[31]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0486_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5863_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [29]),
    .I1(core_bus_dat_w1[29]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0484_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5864_ (
    .I0(basesoc_timer_reload_storage[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5865_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [20]),
    .I1(core_bus_dat_w1[20]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0475_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5866_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [12]),
    .I1(core_bus_dat_w1[12]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0467_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5867_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [11]),
    .I1(core_bus_dat_w1[11]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0466_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5868_ (
    .I0(_2169_[0]),
    .I1(_2607_[1]),
    .O(_0108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbb0f)
  ) _5869_ (
    .I0(_2168_[0]),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.n345_o [2]),
    .I2(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .I3(\UART.os_clk_divider_ias.div_mark ),
    .O(_2607_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5870_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [5]),
    .I1(core_bus_dat_w1[5]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0460_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5871_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [4]),
    .I1(core_bus_dat_w1[4]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0459_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5872_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [3]),
    .I1(core_bus_dat_w1[3]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0458_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5873_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [2]),
    .I1(core_bus_dat_w1[2]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0457_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5874_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [1]),
    .I1(core_bus_dat_w1[1]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0456_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5875_ (
    .I0(\VexRiscv.dBusWishbone_DAT_MOSI [0]),
    .I1(core_bus_dat_w1[0]),
    .I2(\UART.RST ),
    .I3(_1586_[3]),
    .O(_0455_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5876_ (
    .I0(_2186_[0]),
    .I1(\UART.RST ),
    .O(_0454_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5877_ (
    .I0(_1579_[0]),
    .I1(core_burst_r_first),
    .I2(_2608_[2]),
    .I3(\UART.RST ),
    .O(_0453_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5878_ (
    .I0(_1841_[1]),
    .I1(_1841_[0]),
    .I2(_1580_[1]),
    .O(_2608_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0230)
  ) _5879_ (
    .I0(clockdomainsrenamer_state[0]),
    .I1(\UART.RST ),
    .I2(clockdomainsrenamer_state[1]),
    .I3(_2606_[3]),
    .O(_0452_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _5880_ (
    .I0(_1875_[2]),
    .I1(hyperramsdrphy_source_last),
    .I2(_1635_[0]),
    .I3(_2605_[3]),
    .O(_2606_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _5881_ (
    .I0(_1634_[0]),
    .I1(hyperramsdrphy_phase[1]),
    .I2(hyperramsdrphy_phase[0]),
    .I3(hyperramsdrphy_ios_cs_n),
    .O(_2605_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _5882_ (
    .I0(clockdomainsrenamer_state[1]),
    .I1(clockdomainsrenamer_state[0]),
    .O(hyperramsdrphy_ios_cs_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b04)
  ) _5883_ (
    .I0(clockdomainsrenamer_state[1]),
    .I1(_2606_[3]),
    .I2(\UART.RST ),
    .I3(clockdomainsrenamer_state[0]),
    .O(_0451_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5884_ (
    .I0(\UART.RST ),
    .I1(basesoc_uart_rx0),
    .O(_0450_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f1)
  ) _5885_ (
    .I0(_2186_[0]),
    .I1(basesoc_uart_tx_trigger_d),
    .I2(_2631_[2]),
    .I3(\UART.RST ),
    .O(_0449_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _5886_ (
    .I0(basesoc_uart_pending_re),
    .I1(basesoc_uart_pending_r[0]),
    .I2(basesoc_uart_tx1),
    .O(_2631_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _5887_ (
    .I0(_1939_[2]),
    .I1(basesoc_tx_sink_valid),
    .I2(basesoc_uart_tx_fifo_do_read),
    .I3(\UART.RST ),
    .O(_0448_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5888_ (
    .I0(basesoc_uart_tx_fifo_produce[3]),
    .I1(_1368_[3]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_tx_fifo_wrport_we),
    .O(_0447_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5889_ (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(_1368_[2]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_tx_fifo_wrport_we),
    .O(_0446_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5890_ (
    .I0(basesoc_cpu_rst),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_2156_[1]),
    .O(_0163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5891_ (
    .I0(basesoc_uart_tx_fifo_produce[1]),
    .I1(_1368_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_tx_fifo_wrport_we),
    .O(_0445_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5892_ (
    .I0(basesoc_uart_tx_fifo_produce[0]),
    .I1(_1368_[0]),
    .I2(\UART.RST ),
    .I3(basesoc_uart_tx_fifo_wrport_we),
    .O(_0444_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _5893_ (
    .I0(_2187_[0]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(_2187_[2]),
    .I3(\UART.RST ),
    .O(_0442_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _5894_ (
    .I0(_1462_[3]),
    .I1(_1374_[3]),
    .I2(basesoc_uart_tx_fifo_wrport_we),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_2187_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _5895_ (
    .I0(_2187_[0]),
    .I1(basesoc_uart_tx_fifo_level0[2]),
    .I2(_2604_[2]),
    .I3(\UART.RST ),
    .O(_0441_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _5896_ (
    .I0(_1462_[2]),
    .I1(_1374_[2]),
    .I2(basesoc_uart_tx_fifo_wrport_we),
    .I3(basesoc_uart_tx_fifo_do_read),
    .O(_2604_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5897_ (
    .I0(basesoc_timer_load_storage[31]),
    .I1(_2154_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5898_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[1]),
    .O(_0177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5899_ (
    .I0(_1362_[16]),
    .I1(basesoc_tx_enable),
    .O(_0398_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5900_ (
    .I0(_1362_[15]),
    .I1(basesoc_tx_enable),
    .O(_0397_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5901_ (
    .I0(_1362_[13]),
    .I1(basesoc_tx_enable),
    .O(_0395_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5902_ (
    .I0(_1362_[12]),
    .I1(basesoc_tx_enable),
    .O(_0394_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5903_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[11]),
    .O(_0393_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5904_ (
    .I0(basesoc_timer_value_status[4]),
    .I1(basesoc_timer_value[4]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5905_ (
    .I0(basesoc_timer_value_status[3]),
    .I1(basesoc_timer_value[3]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5906_ (
    .I0(basesoc_timer_value_status[2]),
    .I1(basesoc_timer_value[2]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5907_ (
    .I0(basesoc_timer_value_status[1]),
    .I1(basesoc_timer_value[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5908_ (
    .I0(basesoc_timer_value_status[0]),
    .I1(basesoc_timer_value[0]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _5909_ (
    .I0(\UART.RST ),
    .I1(_1662_[2]),
    .I2(_1798_[0]),
    .O(_0311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _5910_ (
    .I0(_2602_[0]),
    .I1(\UART.RST ),
    .O(_0310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _5911_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(basesoc_timer_update_value_storage),
    .I2(_1798_[0]),
    .I3(_1662_[2]),
    .O(_2602_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5912_ (
    .I0(\UART.RST ),
    .I1(_2326_[3]),
    .O(_0309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5913_ (
    .I0(basesoc_timer_reload_storage[31]),
    .I1(_2154_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5914_ (
    .I0(_1362_[10]),
    .I1(basesoc_tx_enable),
    .O(_0392_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5915_ (
    .I0(_1362_[9]),
    .I1(basesoc_tx_enable),
    .O(_0391_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5916_ (
    .I0(_1362_[8]),
    .I1(basesoc_tx_enable),
    .O(_0390_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5917_ (
    .I0(_1362_[7]),
    .I1(basesoc_tx_enable),
    .O(_0389_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5918_ (
    .I0(_1362_[6]),
    .I1(basesoc_tx_enable),
    .O(_0388_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5919_ (
    .I0(_1362_[5]),
    .I1(basesoc_tx_enable),
    .O(_0387_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5920_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[4]),
    .O(_0386_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5921_ (
    .I0(_1362_[3]),
    .I1(basesoc_tx_enable),
    .O(_0385_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5922_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[2]),
    .O(_0384_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5923_ (
    .I0(basesoc_tx_enable),
    .I1(_1362_[1]),
    .O(_0383_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _5924_ (
    .I0(_1362_[0]),
    .I1(basesoc_tx_enable),
    .O(_0382_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _5925_ (
    .I0(\UART.RST ),
    .I1(_1944_[0]),
    .O(_0381_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5926_ (
    .I0(basesoc_tx_tick),
    .I1(basesoc_tx_enable),
    .I2(_1452_[3]),
    .O(_0380_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5927_ (
    .I0(basesoc_tx_tick),
    .I1(basesoc_tx_enable),
    .I2(_1452_[2]),
    .O(_0379_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5928_ (
    .I0(basesoc_tx_tick),
    .I1(basesoc_tx_enable),
    .I2(_1452_[1]),
    .O(_0378_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _5929_ (
    .I0(basesoc_tx_tick),
    .I1(basesoc_tx_enable),
    .I2(_1452_[0]),
    .O(_0377_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5930_ (
    .I0(basesoc_timer_load_storage[31]),
    .I1(_2601_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0376_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5931_ (
    .I0(_1445_[31]),
    .I1(basesoc_timer_reload_storage[31]),
    .I2(_1944_[0]),
    .O(_2601_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5932_ (
    .I0(basesoc_timer_load_storage[30]),
    .I1(_2598_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0375_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5933_ (
    .I0(_1445_[30]),
    .I1(basesoc_timer_reload_storage[30]),
    .I2(_1944_[0]),
    .O(_2598_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5934_ (
    .I0(basesoc_timer_load_storage[29]),
    .I1(_2592_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0374_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5935_ (
    .I0(_1445_[29]),
    .I1(basesoc_timer_reload_storage[29]),
    .I2(_1944_[0]),
    .O(_2592_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5936_ (
    .I0(basesoc_timer_load_storage[28]),
    .I1(_2600_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0373_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5937_ (
    .I0(_1445_[28]),
    .I1(basesoc_timer_reload_storage[28]),
    .I2(_1944_[0]),
    .O(_2600_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5938_ (
    .I0(basesoc_timer_load_storage[27]),
    .I1(_2591_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5939_ (
    .I0(_1445_[27]),
    .I1(basesoc_timer_reload_storage[27]),
    .I2(_1944_[0]),
    .O(_2591_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5940_ (
    .I0(basesoc_timer_load_storage[26]),
    .I1(_2587_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0371_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5941_ (
    .I0(_1445_[26]),
    .I1(basesoc_timer_reload_storage[26]),
    .I2(_1944_[0]),
    .O(_2587_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5942_ (
    .I0(basesoc_timer_load_storage[25]),
    .I1(_2599_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0370_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5943_ (
    .I0(_1445_[25]),
    .I1(basesoc_timer_reload_storage[25]),
    .I2(_1944_[0]),
    .O(_2599_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5944_ (
    .I0(basesoc_timer_load_storage[24]),
    .I1(_2586_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0369_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5945_ (
    .I0(_1445_[24]),
    .I1(basesoc_timer_reload_storage[24]),
    .I2(_1944_[0]),
    .O(_2586_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5946_ (
    .I0(basesoc_timer_load_storage[23]),
    .I1(_2585_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0368_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5947_ (
    .I0(_1445_[23]),
    .I1(basesoc_timer_reload_storage[23]),
    .I2(_1944_[0]),
    .O(_2585_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5948_ (
    .I0(basesoc_timer_load_storage[22]),
    .I1(_2593_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0367_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5949_ (
    .I0(_1445_[22]),
    .I1(basesoc_timer_reload_storage[22]),
    .I2(_1944_[0]),
    .O(_2593_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5950_ (
    .I0(basesoc_timer_load_storage[21]),
    .I1(_2584_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0366_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5951_ (
    .I0(_1445_[21]),
    .I1(basesoc_timer_reload_storage[21]),
    .I2(_1944_[0]),
    .O(_2584_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5952_ (
    .I0(basesoc_timer_load_storage[20]),
    .I1(_2583_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0365_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5953_ (
    .I0(_1445_[20]),
    .I1(basesoc_timer_reload_storage[20]),
    .I2(_1944_[0]),
    .O(_2583_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5954_ (
    .I0(basesoc_timer_load_storage[19]),
    .I1(_2590_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0364_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5955_ (
    .I0(_1445_[19]),
    .I1(basesoc_timer_reload_storage[19]),
    .I2(_1944_[0]),
    .O(_2590_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5956_ (
    .I0(basesoc_timer_load_storage[18]),
    .I1(_2582_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0363_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5957_ (
    .I0(_1445_[18]),
    .I1(basesoc_timer_reload_storage[18]),
    .I2(_1944_[0]),
    .O(_2582_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5958_ (
    .I0(basesoc_timer_load_storage[17]),
    .I1(_2581_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0362_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5959_ (
    .I0(_1445_[17]),
    .I1(basesoc_timer_reload_storage[17]),
    .I2(_1944_[0]),
    .O(_2581_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5960_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[8]),
    .O(_0184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5961_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[31]),
    .I1(core_sink_sink_payload_dq[7]),
    .I2(\UART.RST ),
    .I3(_1755_[3]),
    .O(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5962_ (
    .I0(basesoc_timer_reload_storage[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _5963_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[7]),
    .O(_0183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5964_ (
    .I0(basesoc_timer_load_storage[15]),
    .I1(_2578_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0360_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5965_ (
    .I0(_1445_[15]),
    .I1(basesoc_timer_reload_storage[15]),
    .I2(_1944_[0]),
    .O(_2578_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5966_ (
    .I0(basesoc_timer_reload_storage[30]),
    .I1(_2357_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5967_ (
    .I0(basesoc_timer_reload_storage[29]),
    .I1(_2341_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5968_ (
    .I0(basesoc_timer_reload_storage[28]),
    .I1(_2344_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5969_ (
    .I0(basesoc_timer_reload_storage[27]),
    .I1(_2346_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5970_ (
    .I0(basesoc_timer_reload_storage[26]),
    .I1(_2349_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5971_ (
    .I0(basesoc_timer_reload_storage[25]),
    .I1(_1958_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _5972_ (
    .I0(basesoc_timer_reload_storage[24]),
    .I1(_2250_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5973_ (
    .I0(basesoc_timer_load_storage[14]),
    .I1(_2579_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0359_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5974_ (
    .I0(_1445_[14]),
    .I1(basesoc_timer_reload_storage[14]),
    .I2(_1944_[0]),
    .O(_2579_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5975_ (
    .I0(basesoc_timer_load_storage[13]),
    .I1(_2575_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0358_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5976_ (
    .I0(_1445_[13]),
    .I1(basesoc_timer_reload_storage[13]),
    .I2(_1944_[0]),
    .O(_2575_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5977_ (
    .I0(basesoc_timer_load_storage[12]),
    .I1(_2191_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0357_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5978_ (
    .I0(_1445_[12]),
    .I1(basesoc_timer_reload_storage[12]),
    .I2(_1944_[0]),
    .O(_2191_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5979_ (
    .I0(basesoc_timer_load_storage[11]),
    .I1(_2577_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0356_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5980_ (
    .I0(_1445_[11]),
    .I1(basesoc_timer_reload_storage[11]),
    .I2(_1944_[0]),
    .O(_2577_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5981_ (
    .I0(basesoc_timer_load_storage[10]),
    .I1(_2573_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0355_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5982_ (
    .I0(_1445_[10]),
    .I1(basesoc_timer_reload_storage[10]),
    .I2(_1944_[0]),
    .O(_2573_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5983_ (
    .I0(basesoc_timer_load_storage[9]),
    .I1(_2192_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0354_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5984_ (
    .I0(_1445_[9]),
    .I1(basesoc_timer_reload_storage[9]),
    .I2(_1944_[0]),
    .O(_2192_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5985_ (
    .I0(basesoc_timer_load_storage[8]),
    .I1(_2576_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0353_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5986_ (
    .I0(_1445_[8]),
    .I1(basesoc_timer_reload_storage[8]),
    .I2(_1944_[0]),
    .O(_2576_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5987_ (
    .I0(basesoc_timer_load_storage[7]),
    .I1(_2571_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0352_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5988_ (
    .I0(_1445_[7]),
    .I1(basesoc_timer_reload_storage[7]),
    .I2(_1944_[0]),
    .O(_2571_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5989_ (
    .I0(basesoc_timer_load_storage[6]),
    .I1(_2193_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5990_ (
    .I0(_1445_[6]),
    .I1(basesoc_timer_reload_storage[6]),
    .I2(_1944_[0]),
    .O(_2193_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5991_ (
    .I0(basesoc_timer_load_storage[5]),
    .I1(_2574_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0350_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5992_ (
    .I0(_1445_[5]),
    .I1(basesoc_timer_reload_storage[5]),
    .I2(_1944_[0]),
    .O(_2574_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5993_ (
    .I0(basesoc_timer_load_storage[4]),
    .I1(_2569_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5994_ (
    .I0(_1445_[4]),
    .I1(basesoc_timer_reload_storage[4]),
    .I2(_1944_[0]),
    .O(_2569_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5995_ (
    .I0(basesoc_timer_load_storage[3]),
    .I1(_2194_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0348_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5996_ (
    .I0(_1445_[3]),
    .I1(basesoc_timer_reload_storage[3]),
    .I2(_1944_[0]),
    .O(_2194_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5997_ (
    .I0(basesoc_timer_load_storage[2]),
    .I1(_2572_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0347_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _5998_ (
    .I0(_1445_[2]),
    .I1(basesoc_timer_reload_storage[2]),
    .I2(_1944_[0]),
    .O(_2572_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _5999_ (
    .I0(basesoc_timer_load_storage[1]),
    .I1(_2568_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0346_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _6000_ (
    .I0(_1445_[1]),
    .I1(basesoc_timer_reload_storage[1]),
    .I2(_1944_[0]),
    .O(_2568_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _6001_ (
    .I0(basesoc_timer_load_storage[0]),
    .I1(_2195_[1]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_en_storage),
    .O(_0345_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _6002_ (
    .I0(_1445_[0]),
    .I1(basesoc_timer_reload_storage[0]),
    .I2(_1944_[0]),
    .O(_2195_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _6003_ (
    .I0(basesoc_timer_zero_trigger_d),
    .I1(_1944_[0]),
    .I2(_2570_[2]),
    .I3(\UART.RST ),
    .O(_0344_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _6004_ (
    .I0(basesoc_timer_pending_re),
    .I1(basesoc_timer_pending_r),
    .I2(basesoc_timer_pending_status),
    .O(_2570_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6005_ (
    .I0(basesoc_timer_value_status[31]),
    .I1(basesoc_timer_value[31]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0343_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6006_ (
    .I0(basesoc_timer_value_status[30]),
    .I1(basesoc_timer_value[30]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0342_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6007_ (
    .I0(basesoc_timer_value_status[29]),
    .I1(basesoc_timer_value[29]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0341_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6008_ (
    .I0(basesoc_timer_value_status[28]),
    .I1(basesoc_timer_value[28]),
    .I2(\UART.RST ),
    .I3(basesoc_timer_update_value_re),
    .O(_0340_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6009_ (
    .I0(basesoc_bus_errors[14]),
    .I1(_1359_[14]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6010_ (
    .I0(basesoc_timer_load_storage[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6011_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[20]),
    .O(_0196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6012_ (
    .I0(basesoc_timer_reload_storage[23]),
    .I1(_2347_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6013_ (
    .I0(basesoc_timer_reload_storage[22]),
    .I1(_2196_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6014_ (
    .I0(basesoc_bus_errors[13]),
    .I1(_1359_[13]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6015_ (
    .I0(basesoc_bus_errors[15]),
    .I1(_1359_[15]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6016_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[21]),
    .O(_0197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6017_ (
    .I0(basesoc_timer_load_storage[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6018_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[22]),
    .O(_0198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6019_ (
    .I0(basesoc_timer_reload_storage[21]),
    .I1(_2197_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6020_ (
    .I0(basesoc_timer_reload_storage[20]),
    .I1(_2377_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6021_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[7]),
    .I1(core_sink_sink_payload_dq[7]),
    .I2(\UART.RST ),
    .I3(_1930_[3]),
    .O(_0094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6022_ (
    .I0(basesoc_bus_errors[16]),
    .I1(_1359_[16]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6023_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[24]),
    .O(_0200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6024_ (
    .I0(basesoc_timer_reload_storage[19]),
    .I1(_2160_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6025_ (
    .I0(basesoc_timer_reload_storage[18]),
    .I1(_1799_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6026_ (
    .I0(basesoc_bus_errors[11]),
    .I1(_1359_[11]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6027_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[26]),
    .O(_0202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _6028_ (
    .I0(basesoc_scratch_storage[28]),
    .I1(_2344_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6029_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[9]),
    .O(_0185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6030_ (
    .I0(basesoc_bus_errors[18]),
    .I1(_1359_[18]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6031_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[27]),
    .O(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6032_ (
    .I0(basesoc_timer_load_storage[5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6033_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[28]),
    .O(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6034_ (
    .I0(basesoc_bus_errors[9]),
    .I1(_1359_[9]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6035_ (
    .I0(basesoc_bus_errors[19]),
    .I1(_1359_[19]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6036_ (
    .I0(_1666_[0]),
    .I1(csr_bankarray_csrbank25_out0_w[2]),
    .O(_0080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6037_ (
    .I0(basesoc_bus_errors[8]),
    .I1(_1359_[8]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _6038_ (
    .I0(_1365_[31]),
    .I1(basesoc_rx_enable),
    .O(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6039_ (
    .I0(_1641_[2]),
    .I1(_2564_[1]),
    .I2(_1600_[1]),
    .O(_0083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6040_ (
    .I0(_1600_[0]),
    .I1(_1607_[1]),
    .I2(csr_bankarray_csrbank23_in_w),
    .O(_2564_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6041_ (
    .I0(_2365_[2]),
    .I1(csr_bankarray_csrbank22_out0_w),
    .O(_0084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6042_ (
    .I0(basesoc_bus_errors[7]),
    .I1(_1359_[7]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6043_ (
    .I0(basesoc_bus_errors[21]),
    .I1(_1359_[21]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6044_ (
    .I0(basesoc_bus_errors[6]),
    .I1(_1359_[6]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6045_ (
    .I0(_1960_[2]),
    .I1(csr_bankarray_csrbank10_out0_w),
    .O(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6046_ (
    .I0(basesoc_timer_load_storage[8]),
    .I1(_2159_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6047_ (
    .I0(basesoc_scratch_storage[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6048_ (
    .I0(basesoc_timer_load_storage[9]),
    .I1(_2198_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6049_ (
    .I0(basesoc_scratch_storage[1]),
    .I1(basesoc_uart_rxtx_r[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6050_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[30]),
    .I1(core_sink_sink_payload_dq[6]),
    .I2(\UART.RST ),
    .I3(_1755_[3]),
    .O(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6051_ (
    .I0(basesoc_timer_reload_storage[4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6052_ (
    .I0(basesoc_timer_reload_storage[5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6053_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[11]),
    .O(_0187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6054_ (
    .I0(basesoc_scratch_storage[29]),
    .I1(_2341_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6055_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[10]),
    .O(_0186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6056_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[13]),
    .O(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6057_ (
    .I0(basesoc_scratch_storage[30]),
    .I1(_2357_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6058_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[12]),
    .O(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6059_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[29]),
    .I1(core_sink_sink_payload_dq[5]),
    .I2(\UART.RST ),
    .I3(_1755_[3]),
    .O(_0100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6060_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[28]),
    .I1(core_sink_sink_payload_dq[4]),
    .I2(\UART.RST ),
    .I3(_1755_[3]),
    .O(_0099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6061_ (
    .I0(basesoc_timer_reload_storage[6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6062_ (
    .I0(basesoc_timer_load_storage[10]),
    .I1(_1791_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6063_ (
    .I0(\spi_master.n129_q ),
    .I1(\spi_master.n28_o [0]),
    .O(_0086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6064_ (
    .I0(basesoc_scratch_storage[2]),
    .I1(basesoc_uart_rxtx_r[2]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6065_ (
    .I0(basesoc_bus_errors[4]),
    .I1(_1359_[4]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6066_ (
    .I0(basesoc_bus_errors[22]),
    .I1(_1359_[22]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6067_ (
    .I0(basesoc_timer_load_storage[11]),
    .I1(_1935_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _6068_ (
    .I0(basesoc_scratch_storage[3]),
    .I1(basesoc_uart_rxtx_r[3]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6069_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[14]),
    .O(_0190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6070_ (
    .I0(basesoc_scratch_storage[31]),
    .I1(_2154_[1]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6071_ (
    .I0(basesoc_timer_reload_storage[7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6072_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[15]),
    .O(_0191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6073_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[27]),
    .I1(core_sink_sink_payload_dq[3]),
    .I2(\UART.RST ),
    .I3(_1755_[3]),
    .O(_0098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _6074_ (
    .I0(_2559_[0]),
    .I1(\UART.RST ),
    .O(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _6075_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(basesoc_timer_en_storage),
    .I2(_1798_[0]),
    .I3(_1605_[0]),
    .O(_2559_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6076_ (
    .I0(\UART.uart_tx_i.n296_q [0]),
    .I1(_2549_[1]),
    .I2(\UART.RST ),
    .I3(_2033_[3]),
    .O(_0103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6077_ (
    .I0(_2032_[0]),
    .I1(\UART.uart_tx_i.n186_o [0]),
    .O(_2549_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6078_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[16]),
    .O(_0192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6079_ (
    .I0(basesoc_timer_reload_storage[8]),
    .I1(_2159_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6080_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[17]),
    .O(_0193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6081_ (
    .I0(core_dat_rx_conv_converter_source_payload_data[26]),
    .I1(core_sink_sink_payload_dq[2]),
    .I2(\UART.RST ),
    .I3(_1755_[3]),
    .O(_0097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _6082_ (
    .I0(_2557_[0]),
    .I1(\UART.RST ),
    .O(_0242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h5333)
  ) _6083_ (
    .I0(csr_bankarray_csrbank10_out0_r),
    .I1(basesoc_timer_enable_storage),
    .I2(_1798_[0]),
    .I3(_1780_[1]),
    .O(_2557_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6084_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[18]),
    .O(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6085_ (
    .I0(basesoc_timer_reload_storage[9]),
    .I1(_2198_[1]),
    .I2(\UART.RST ),
    .I3(_1816_[3]),
    .O(_0286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6086_ (
    .I0(basesoc_bus_errors[3]),
    .I1(_1359_[3]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6087_ (
    .I0(core_reg_rx_conv_converter_source_payload_data[0]),
    .I1(core_sink_sink_payload_dq[0]),
    .I2(\UART.RST ),
    .I3(_1930_[3]),
    .O(_0087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6088_ (
    .I0(basesoc_bus_errors[23]),
    .I1(_1359_[23]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6089_ (
    .I0(basesoc_timer_load_storage[12]),
    .I1(_2151_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _6090_ (
    .I0(basesoc_scratch_storage[4]),
    .I1(basesoc_uart_rxtx_r[4]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6091_ (
    .I0(basesoc_bus_errors[2]),
    .I1(_1359_[2]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6092_ (
    .I0(basesoc_timer_load_storage[13]),
    .I1(_2053_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _6093_ (
    .I0(basesoc_scratch_storage[5]),
    .I1(basesoc_uart_rxtx_r[5]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6094_ (
    .I0(_1600_[1]),
    .I1(_2551_[1]),
    .I2(_1641_[2]),
    .O(_0077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6095_ (
    .I0(_1665_[3]),
    .I1(_1638_[2]),
    .I2(csr_bankarray_csrbank9_in_w),
    .O(_2551_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6096_ (
    .I0(basesoc_reset_storage[0]),
    .I1(csr_bankarray_csrbank10_out0_r),
    .I2(\UART.RST ),
    .I3(_2156_[1]),
    .O(_0162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6097_ (
    .I0(basesoc_bus_errors[24]),
    .I1(_1359_[24]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6098_ (
    .I0(_1666_[0]),
    .I1(csr_bankarray_csrbank25_out0_w[0]),
    .O(_0078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6099_ (
    .I0(basesoc_timer_load_storage[14]),
    .I1(_1878_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6100_ (
    .I0(_1908_[0]),
    .I1(\UART.os_clk_divider_ias.n31_o [3]),
    .O(_0118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6101_ (
    .I0(basesoc_bus_errors[25]),
    .I1(_1359_[25]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6102_ (
    .I0(basesoc_rx_enable),
    .I1(_1365_[19]),
    .O(_0195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _6103_ (
    .I0(basesoc_scratch_storage[6]),
    .I1(basesoc_uart_rxtx_r[6]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6104_ (
    .I0(basesoc_bus_errors[0]),
    .I1(_1359_[0]),
    .I2(\UART.RST ),
    .I3(_2030_[3]),
    .O(_0128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6105_ (
    .I0(_1666_[0]),
    .I1(csr_bankarray_csrbank25_out0_w[3]),
    .O(_0081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6106_ (
    .I0(basesoc_scratch_storage[7]),
    .I1(basesoc_uart_rxtx_r[7]),
    .I2(\UART.RST ),
    .I3(_1655_[3]),
    .O(_0216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6107_ (
    .I0(basesoc_timer_load_storage[15]),
    .I1(_1934_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6108_ (
    .I0(basesoc_timer_load_storage[23]),
    .I1(_2347_[1]),
    .I2(\UART.RST ),
    .I3(_1799_[3]),
    .O(_0266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6109_ (
    .I0(uart_ice40_control_re),
    .I1(csr_bankarray_csrbank29_control0_w),
    .O(_2458_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6110_ (
    .I0(core_state[0]),
    .I1(core_state[2]),
    .O(core_source_source_payload_dat_r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6111_ (
    .I0(_1498_[15]),
    .I1(_1498_[16]),
    .I2(_1498_[17]),
    .O(_0045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _6112_ (
    .I0(\UART.RST ),
    .I1(\UART_1.uart_tx_i.n237_o ),
    .I2(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .I3(_2556_[3]),
    .O(_0023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _6113_ (
    .I0(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .I1(_1760_[0]),
    .I2(\UART.RST ),
    .I3(\UART_1.uart_tx_i.n245_o ),
    .O(_2556_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _6114_ (
    .I0(\UART.uart_rx_i.n163_q [0]),
    .I1(\UART.uart_rx_i.n163_q [2]),
    .I2(\UART.uart_rx_i.n163_q [1]),
    .I3(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .O(_2457_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _6115_ (
    .I0(_2257_[0]),
    .I1(\UART.uart_tx_i.n237_o ),
    .I2(_2257_[2]),
    .O(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _6116_ (
    .I0(\UART.uart_tx_i.tx_clk_divider_i.div_mark ),
    .I1(_2032_[0]),
    .I2(\UART.RST ),
    .I3(\UART.uart_tx_i.n245_o ),
    .O(_2257_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6117_ (
    .I0(\UART.RST ),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.div_mark ),
    .O(_2257_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _6118_ (
    .I0(_2257_[0]),
    .I1(\UART.uart_tx_i.n250_o ),
    .I2(_2555_[2]),
    .O(_0013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _6119_ (
    .I0(_2528_[1]),
    .I1(_2523_[0]),
    .I2(\UART.uart_tx_i.n257_o ),
    .I3(_2554_[3]),
    .O(_2555_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _6120_ (
    .I0(\UART.RST ),
    .I1(_2032_[0]),
    .I2(\UART.uart_tx_i.n245_o ),
    .I3(\UART.uart_tx_i.tx_clk_divider_i.div_mark ),
    .O(_2554_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6121_ (
    .I0(uart_logging_control_re),
    .I1(csr_bankarray_csrbank30_control0_w),
    .O(_2528_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _6122_ (
    .I0(\UART.RST ),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.div_mark ),
    .O(_2523_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf1)
  ) _6123_ (
    .I0(_2528_[1]),
    .I1(_2552_[1]),
    .I2(\UART.RST ),
    .O(_0010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _6124_ (
    .I0(\UART.uart_tx_i.n257_o ),
    .I1(_2257_[0]),
    .I2(\UART.uart_tx_i.n227_o ),
    .O(_2552_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6125_ (
    .I0(_1498_[12]),
    .I1(_1498_[13]),
    .I2(_1498_[14]),
    .O(_0044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6126_ (
    .I0(_1498_[10]),
    .I1(_1498_[11]),
    .I2(_1498_[12]),
    .O(_0043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6127_ (
    .I0(_1498_[7]),
    .I1(_1498_[8]),
    .I2(_1498_[9]),
    .O(_0042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _6128_ (
    .I0(\UART.RST ),
    .I1(\spi_master.n129_q ),
    .I2(csr_bankarray_csrbank8_control0_w[0]),
    .I3(ice40_control_re),
    .O(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6129_ (
    .I0(_1498_[5]),
    .I1(_1498_[6]),
    .I2(_1498_[7]),
    .O(_0041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9600)
  ) _6130_ (
    .I0(_1342_[31]),
    .I1(_1341_[31]),
    .I2(_1343_[31]),
    .I3(_2550_[3]),
    .O(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6131_ (
    .I0(\UART.RST ),
    .I1(\spi_master.n132_q ),
    .I2(\spi_master.n129_q ),
    .O(_2550_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6132_ (
    .I0(\spi_master.clk_toggles [1]),
    .I1(\spi_master.last_bit [1]),
    .I2(\spi_master.clk_toggles [3]),
    .I3(\spi_master.last_bit [3]),
    .O(_2206_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6133_ (
    .I0(_2208_[0]),
    .I1(_2208_[1]),
    .O(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _6134_ (
    .I0(csr_bankarray_csrbank8_control0_w[0]),
    .I1(ice40_control_re),
    .I2(\spi_master.n129_q ),
    .I3(\UART.RST ),
    .O(_2208_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _6135_ (
    .I0(_1345_[4]),
    .I1(_1778_[0]),
    .O(_0028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6136_ (
    .I0(_1778_[0]),
    .I1(\spi_master.n129_q ),
    .O(_0037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6137_ (
    .I0(_1498_[25]),
    .I1(_1498_[26]),
    .I2(_1498_[27]),
    .O(_0049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6138_ (
    .I0(_1498_[27]),
    .I1(_1498_[28]),
    .I2(_1498_[29]),
    .O(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _6139_ (
    .I0(\VexRiscv._zz_when ),
    .I1(_1801_[0]),
    .O(_0029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6140_ (
    .I0(_2035_[2]),
    .I1(\VexRiscv.execute_CsrPlugin_csr_773 ),
    .O(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f88)
  ) _6141_ (
    .I0(_2523_[0]),
    .I1(\UART.uart_tx_i.n232_o ),
    .I2(_2553_[2]),
    .I3(_2528_[1]),
    .O(_0012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf1)
  ) _6142_ (
    .I0(\UART.uart_tx_i.n227_o ),
    .I1(\UART.uart_tx_i.n257_o ),
    .I2(\UART.RST ),
    .O(_2553_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6143_ (
    .I0(_1498_[22]),
    .I1(_1498_[23]),
    .I2(_1498_[24]),
    .O(_0048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6144_ (
    .I0(_1498_[30]),
    .I1(_1498_[31]),
    .I2(_1498_[32]),
    .O(_0051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6145_ (
    .I0(_1498_[2]),
    .I1(_1498_[3]),
    .I2(_1498_[4]),
    .O(_0040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _6146_ (
    .I0(\UART.RST ),
    .I1(\spi_master_1.n129_q ),
    .I2(flash_control_re),
    .I3(csr_bankarray_csrbank1_control0_w[0]),
    .O(_0030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9600)
  ) _6147_ (
    .I0(_1330_[31]),
    .I1(_1329_[31]),
    .I2(_1331_[31]),
    .I3(_2547_[3]),
    .O(_0031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6148_ (
    .I0(\UART.RST ),
    .I1(\spi_master_1.n132_q ),
    .I2(\spi_master_1.n129_q ),
    .O(_2547_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _6149_ (
    .I0(_1326_[4]),
    .I1(\spi_master_1.n132_q ),
    .I2(\spi_master_1.n129_q ),
    .O(_2210_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _6150_ (
    .I0(flash_control_re),
    .I1(csr_bankarray_csrbank1_control0_w[0]),
    .I2(\spi_master_1.n129_q ),
    .I3(\UART.RST ),
    .O(_2210_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6151_ (
    .I0(_2210_[0]),
    .I1(_2210_[1]),
    .O(_0032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _6152_ (
    .I0(\UART.RST ),
    .I1(\UART.n23_q ),
    .I2(\UART.uart_rx_i.n112_o ),
    .I3(_2539_[3]),
    .O(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6153_ (
    .I0(\UART.RST ),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I2(\UART.uart_rx_i.n117_o ),
    .O(_2539_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _6154_ (
    .I0(core_state[2]),
    .I1(core_state[1]),
    .I2(core_state[0]),
    .O(core_source_source_payload_dq_oe)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _6155_ (
    .I0(_2542_[0]),
    .I1(_2542_[1]),
    .O(\VexRiscv.externalInterrupt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _6156_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]),
    .I1(\VexRiscv.externalInterruptArray_regNext [1]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]),
    .I3(\VexRiscv.externalInterruptArray_regNext [0]),
    .O(_2542_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _6157_ (
    .I0(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]),
    .I1(\VexRiscv.externalInterruptArray_regNext [3]),
    .I2(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]),
    .I3(\VexRiscv.externalInterruptArray_regNext [2]),
    .O(_2542_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6158_ (
    .I0(_1678_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(\VexRiscv.decode_IS_CSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _6159_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I1(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .O(\VexRiscv._zz_decode_BRANCH_CTRL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h88f0)
  ) _6160_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I2(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_90 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h88f0)
  ) _6161_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I2(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_88 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6162_ (
    .I0(_2546_[0]),
    .I1(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_16 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _6163_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I1(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .O(_2546_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff10)
  ) _6164_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I2(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .I3(\VexRiscv._zz_decode_IS_CSR_3 ),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_60 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f44)
  ) _6165_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I3(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .O(\VexRiscv.decode_SRC_LESS_UNSIGNED )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _6166_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I2(_2532_[0]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_11 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6167_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I1(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I2(_2529_[1]),
    .O(_2532_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6168_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .I1(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(_2529_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6169_ (
    .I0(_1498_[0]),
    .I1(_1498_[1]),
    .I2(_1498_[2]),
    .O(_0039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6170_ (
    .I0(_2162_[2]),
    .I1(\spi_master_1.n129_q ),
    .O(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _6171_ (
    .I0(_1334_[4]),
    .I1(_2162_[2]),
    .O(_0027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _6172_ (
    .I0(\UART_1.uart_tx_i.n232_o ),
    .I1(\UART_1.uart_tx_i.n237_o ),
    .I2(\UART.RST ),
    .I3(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .O(_0020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _6173_ (
    .I0(\UART_1.uart_tx_i.n296_q [0]),
    .I1(\UART_1.uart_tx_i.n296_q [1]),
    .O(_1323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _6174_ (
    .I0(\UART_1.uart_tx_i.n306_o ),
    .I1(\UART_1.uart_tx_i.n296_q [0]),
    .I2(\UART_1.uart_tx_i.n296_q [1]),
    .I3(_2541_[3]),
    .O(_1549_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _6175_ (
    .I0(\UART_1.uart_tx_i.n305_o ),
    .I1(\UART_1.uart_tx_i.n304_o ),
    .I2(\UART_1.uart_tx_i.n296_q [0]),
    .I3(\UART_1.uart_tx_i.n296_q [1]),
    .O(_2541_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0530)
  ) _6176_ (
    .I0(_2535_[0]),
    .I1(_2275_[3]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I3(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1553_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6177_ (
    .I0(_1621_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [0]),
    .O(_2535_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _6178_ (
    .I0(\UART.uart_tx_i.n302_o ),
    .I1(\UART.uart_tx_i.n296_q [1]),
    .I2(\UART.uart_tx_i.n296_q [0]),
    .I3(_2544_[3]),
    .O(_1548_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _6179_ (
    .I0(\UART.uart_tx_i.n300_o ),
    .I1(\UART.uart_tx_i.n301_o ),
    .I2(\UART.uart_tx_i.n296_q [1]),
    .I3(\UART.uart_tx_i.n296_q [0]),
    .O(_2544_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _6180_ (
    .I0(\UART.uart_tx_i.n296_q [1]),
    .I1(\UART.uart_tx_i.n296_q [0]),
    .O(_1322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _6181_ (
    .I0(\UART.uart_tx_i.n306_o ),
    .I1(\UART.uart_tx_i.n296_q [1]),
    .I2(\UART.uart_tx_i.n296_q [0]),
    .I3(_2212_[3]),
    .O(_1547_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _6182_ (
    .I0(\UART.uart_tx_i.n304_o ),
    .I1(\UART.uart_tx_i.n305_o ),
    .I2(\UART.uart_tx_i.n296_q [1]),
    .I3(\UART.uart_tx_i.n296_q [0]),
    .O(_2212_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _6183_ (
    .I0(\UART_1.uart_tx_i.n302_o ),
    .I1(\UART_1.uart_tx_i.n296_q [0]),
    .I2(\UART_1.uart_tx_i.n296_q [1]),
    .I3(_2534_[3]),
    .O(_1550_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _6184_ (
    .I0(\UART_1.uart_tx_i.n301_o ),
    .I1(\UART_1.uart_tx_i.n300_o ),
    .I2(\UART_1.uart_tx_i.n296_q [0]),
    .I3(\UART_1.uart_tx_i.n296_q [1]),
    .O(_2534_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6185_ (
    .I0(_1498_[17]),
    .I1(_1498_[18]),
    .I2(_1498_[19]),
    .O(_0046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff2)
  ) _6186_ (
    .I0(\UART.uart_rx_i.n112_o ),
    .I1(\UART.n23_q ),
    .I2(_2537_[2]),
    .I3(\UART.RST ),
    .O(_0006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6187_ (
    .I0(\UART.uart_rx_i.n135_o ),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .O(_2537_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _6188_ (
    .I0(\UART_1.n23_q ),
    .I1(_2213_[0]),
    .I2(_2545_[2]),
    .O(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6189_ (
    .I0(\UART.RST ),
    .I1(\UART_1.uart_rx_i.n112_o ),
    .O(_2213_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _6190_ (
    .I0(\UART_1.uart_rx_i.n135_o ),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I2(\UART.RST ),
    .O(_2545_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _6191_ (
    .I0(\UART.RST ),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I2(\UART_1.uart_rx_i.n117_o ),
    .I3(_2543_[3]),
    .O(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _6192_ (
    .I0(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I1(_1767_[0]),
    .I2(\UART.RST ),
    .I3(\UART_1.uart_rx_i.n125_o ),
    .O(_2543_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _6193_ (
    .I0(_2213_[0]),
    .I1(\UART_1.n23_q ),
    .I2(_2213_[2]),
    .O(_0018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6194_ (
    .I0(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I1(\UART.RST ),
    .I2(\UART_1.uart_rx_i.n117_o ),
    .O(_2213_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf1)
  ) _6195_ (
    .I0(_2540_[0]),
    .I1(_2458_[0]),
    .I2(\UART.RST ),
    .O(_0019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _6196_ (
    .I0(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .I1(\UART_1.uart_tx_i.n257_o ),
    .I2(\UART_1.uart_tx_i.n227_o ),
    .O(_2540_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff10)
  ) _6197_ (
    .I0(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .I1(\UART.RST ),
    .I2(\UART_1.uart_tx_i.n232_o ),
    .I3(_2536_[3]),
    .O(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0e00)
  ) _6198_ (
    .I0(\UART_1.uart_tx_i.n227_o ),
    .I1(\UART_1.uart_tx_i.n257_o ),
    .I2(\UART.RST ),
    .I3(_2458_[0]),
    .O(_2536_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6199_ (
    .I0(_1498_[32]),
    .I1(_1498_[33]),
    .I2(_1498_[34]),
    .O(_0052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _6200_ (
    .I0(_1498_[20]),
    .I1(_1498_[21]),
    .I2(_1498_[22]),
    .O(_0047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6201_ (
    .I0(_2533_[2]),
    .I1(_2533_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .O(_1295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6202_ (
    .I0(_1744_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]),
    .O(_2533_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6203_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]),
    .O(_2533_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6204_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .I1(_2533_[1]),
    .I2(_2533_[2]),
    .O(_1294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6205_ (
    .I0(_2217_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .O(_1293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6206_ (
    .I0(_2216_[0]),
    .I1(_1742_[3]),
    .O(_2217_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _6207_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]),
    .I1(_2215_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]),
    .I3(_1742_[2]),
    .O(_2216_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _6208_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]),
    .O(_2215_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6209_ (
    .I0(_1743_[1]),
    .I1(_2216_[0]),
    .O(_1292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6210_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I2(_2217_[0]),
    .O(_1291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6211_ (
    .I0(_2218_[0]),
    .I1(_1743_[0]),
    .O(_1290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _6212_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]),
    .I2(_1742_[2]),
    .I3(_2215_[1]),
    .O(_2218_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6213_ (
    .I0(_2218_[0]),
    .I1(_2531_[1]),
    .O(_1289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _6214_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .O(_2531_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6215_ (
    .I0(_2216_[0]),
    .I1(_2531_[1]),
    .O(_1288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _6216_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I2(_2218_[0]),
    .I3(_1742_[3]),
    .O(_1287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6217_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .I1(_2219_[1]),
    .O(\VexRiscv._zz_decode_ENV_CTRL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6218_ (
    .I0(_1678_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(_2219_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6219_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .I1(_2219_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .O(\VexRiscv._zz_decode_ENV_CTRL [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _6220_ (
    .I0(_1741_[1]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .O(\VexRiscv.decode_CSR_WRITE_OPCODE )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _6221_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_80 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _6222_ (
    .I0(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_70 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6223_ (
    .I0(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_25 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6224_ (
    .I0(_2532_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_8 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6225_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .O(\VexRiscv._zz__zz_decode_IS_CSR_6 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _6226_ (
    .I0(\VexRiscv.decode_SRC_USE_SUB_LESS ),
    .I1(_2530_[1]),
    .O(\VexRiscv.decode_SRC2_FORCE_ZERO )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf5f3)
  ) _6227_ (
    .I0(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .I1(_2529_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I3(\VexRiscv._zz_decode_IS_CSR_3 ),
    .O(_2530_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6228_ (
    .I0(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [30]),
    .I1(\VexRiscv._zz_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv._zz_execute_SHIFT_CTRL [0]),
    .O(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _6229_ (
    .I0(hyperramsdrphy_phase[1]),
    .I1(hyperramsdrphy_phase[0]),
    .I2(_1635_[0]),
    .O(_2492_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _6230_ (
    .I0(gatematepll_locked_s1),
    .I1(crg_rst_n),
    .O(_1321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _6231_ (
    .I0(_2117_[0]),
    .I1(_2117_[1]),
    .I2(_2501_[2]),
    .O(_1428_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _6232_ (
    .I0(_1728_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .O(_2501_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _6233_ (
    .I0(_2501_[2]),
    .I1(_1676_[0]),
    .O(_1424_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _6234_ (
    .I0(hyperram_config_re),
    .I1(csr_bankarray_csrbank5_config0_w[0]),
    .O(hyperramsdrphy_ios_rst_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6235_ (
    .I0(syncfifo1_produce[0]),
    .I1(_1876_[0]),
    .I2(syncfifo1_produce[1]),
    .O(_1319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6236_ (
    .I0(syncfifo0_produce[0]),
    .I1(_2221_[2]),
    .I2(syncfifo0_produce[1]),
    .O(_1315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6237_ (
    .I0(_2221_[2]),
    .I1(syncfifo0_produce[0]),
    .I2(syncfifo0_produce[1]),
    .O(_1316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6238_ (
    .I0(_2294_[0]),
    .I1(_2528_[1]),
    .O(\UART.uart_tx_i.n176_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6239_ (
    .I0(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .I1(_2527_[1]),
    .I2(\UART.os_clk_divider_ias.div_mark ),
    .O(\UART.uart_tx_i.tx_clk_divider_i.n360_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6240_ (
    .I0(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .I1(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .I2(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .O(_2527_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6241_ (
    .I0(_2220_[0]),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .I2(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .O(\UART.uart_rx_i.rx_clk_divider_i.n334_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6242_ (
    .I0(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .I2(\UART.os_clk_divider_ias.div_mark ),
    .O(_2220_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6243_ (
    .I0(syncfifo0_produce[0]),
    .I1(syncfifo0_produce[1]),
    .I2(_2221_[2]),
    .O(_1313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6244_ (
    .I0(syncfifo1_produce[0]),
    .I1(syncfifo1_produce[1]),
    .I2(_1876_[0]),
    .O(_1317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6245_ (
    .I0(_1876_[0]),
    .I1(syncfifo1_produce[0]),
    .I2(syncfifo1_produce[1]),
    .O(_1320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6246_ (
    .I0(syncfifo1_produce[1]),
    .I1(syncfifo1_produce[0]),
    .I2(_1876_[0]),
    .O(_1318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _6247_ (
    .I0(syncfifo0_produce[1]),
    .I1(syncfifo0_produce[0]),
    .I2(_2221_[2]),
    .O(_1314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6248_ (
    .I0(\UART.RST ),
    .I1(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I2(\UART.uart_rx_i.n130_o ),
    .O(_0002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6249_ (
    .I0(_2302_[0]),
    .I1(_2458_[0]),
    .O(\UART_1.uart_tx_i.n176_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6250_ (
    .I0(_2525_[0]),
    .I1(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .I2(\UART_1.os_clk_divider_ias.div_mark ),
    .O(\UART_1.uart_tx_i.tx_clk_divider_i.n360_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _6251_ (
    .I0(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .I1(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .I2(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .O(_2525_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6252_ (
    .I0(_2523_[0]),
    .I1(\UART.uart_tx_i.n250_o ),
    .O(_0003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6253_ (
    .I0(_2222_[0]),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .I2(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .O(\UART_1.uart_rx_i.rx_clk_divider_i.n334_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6254_ (
    .I0(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .I2(\UART_1.os_clk_divider_ias.div_mark ),
    .O(_2222_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6255_ (
    .I0(_2526_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6256_ (
    .I0(_1617_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [1]),
    .O(_2526_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6257_ (
    .I0(_2521_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6258_ (
    .I0(_1615_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [2]),
    .O(_2521_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6259_ (
    .I0(_2223_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6260_ (
    .I0(_1613_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [3]),
    .O(_2223_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6261_ (
    .I0(_2524_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6262_ (
    .I0(_1619_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [4]),
    .O(_2524_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6263_ (
    .I0(_2503_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6264_ (
    .I0(_2244_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [5]),
    .O(_2503_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6265_ (
    .I0(_2224_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6266_ (
    .I0(_2106_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [6]),
    .O(_2224_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6267_ (
    .I0(_2522_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6268_ (
    .I0(_2269_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [7]),
    .O(_2522_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6269_ (
    .I0(_2498_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6270_ (
    .I0(_2095_[3]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [8]),
    .O(_2498_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6271_ (
    .I0(_2227_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6272_ (
    .I0(_2226_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [9]),
    .O(_2227_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6273_ (
    .I0(_2512_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6274_ (
    .I0(_2088_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [10]),
    .O(_2512_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6275_ (
    .I0(_2509_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6276_ (
    .I0(_2270_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [11]),
    .O(_2509_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6277_ (
    .I0(_2230_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6278_ (
    .I0(_2229_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [12]),
    .O(_2230_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6279_ (
    .I0(_2511_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6280_ (
    .I0(_2266_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [13]),
    .O(_2511_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6281_ (
    .I0(_2508_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6282_ (
    .I0(_2097_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [14]),
    .O(_2508_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6283_ (
    .I0(_2233_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6284_ (
    .I0(_2232_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [15]),
    .O(_2233_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6285_ (
    .I0(_2510_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6286_ (
    .I0(_2153_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [16]),
    .O(_2510_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6287_ (
    .I0(_2494_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[49])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6288_ (
    .I0(_2246_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [17]),
    .O(_2494_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6289_ (
    .I0(_2249_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[50])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6290_ (
    .I0(_2242_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [18]),
    .O(_2249_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6291_ (
    .I0(_2499_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6292_ (
    .I0(_2092_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [19]),
    .O(_2499_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6293_ (
    .I0(_2500_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[52])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6294_ (
    .I0(_2266_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [20]),
    .O(_2500_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6295_ (
    .I0(_2235_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[53])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6296_ (
    .I0(_2080_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [21]),
    .O(_2235_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6297_ (
    .I0(_2495_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[54])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6298_ (
    .I0(_2085_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [22]),
    .O(_2495_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6299_ (
    .I0(_2506_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[55])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6300_ (
    .I0(_2263_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [23]),
    .O(_2506_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6301_ (
    .I0(_2248_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[56])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6302_ (
    .I0(_2099_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [24]),
    .O(_2248_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6303_ (
    .I0(_2507_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[57])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6304_ (
    .I0(_2095_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [25]),
    .O(_2507_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6305_ (
    .I0(_2502_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[58])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6306_ (
    .I0(_2091_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [26]),
    .O(_2502_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6307_ (
    .I0(_2236_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[59])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6308_ (
    .I0(_2084_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [27]),
    .O(_2236_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6309_ (
    .I0(_2496_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[60])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6310_ (
    .I0(_2084_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [28]),
    .O(_2496_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6311_ (
    .I0(_2497_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[61])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6312_ (
    .I0(_2260_[1]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [29]),
    .O(_2497_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6313_ (
    .I0(_2258_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[62])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6314_ (
    .I0(_2101_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [30]),
    .O(_2258_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6315_ (
    .I0(_2505_[0]),
    .I1(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .I2(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .O(_1552_[63])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h61ba)
  ) _6316_ (
    .I0(_2103_[0]),
    .I1(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .I3(\VexRiscv._zz_execute_SRC1 [31]),
    .O(_2505_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _6317_ (
    .I0(_1750_[2]),
    .I1(_1428_[0]),
    .O(_1482_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h9)
  ) _6318_ (
    .I0(_1750_[2]),
    .I1(_1428_[0]),
    .O(_1483_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6319_ (
    .I0(\UART.RST ),
    .I1(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I2(\UART_1.uart_rx_i.n130_o ),
    .O(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _6320_ (
    .I0(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .I1(\UART.RST ),
    .I2(\UART_1.uart_tx_i.n250_o ),
    .O(_0005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _6321_ (
    .I0(basesoc_uart_tx2),
    .I1(basesoc_uart_tx1),
    .I2(basesoc_uart_rx1),
    .I3(basesoc_uart_rx2),
    .O(basesoc_uart_irq)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6322_ (
    .I0(basesoc_timer_pending_status),
    .I1(basesoc_timer_enable_storage),
    .O(basesoc_timer_irq)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6323_ (
    .I0(csr_bankarray_csrbank30_ev_pending_w),
    .I1(csr_bankarray_csrbank30_ev_enable0_w),
    .O(uart_logging_irq)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6324_ (
    .I0(csr_bankarray_csrbank29_ev_pending_w),
    .I1(csr_bankarray_csrbank29_ev_enable0_w),
    .O(uart_ice40_irq)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6325_ (
    .I0(csr_bankarray_csrbank11_oe0_w),
    .O(_0055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6326_ (
    .I0(csr_bankarray_csrbank2_oe0_w),
    .O(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6327_ (
    .I0(csr_bankarray_csrbank3_oe0_w),
    .O(_0057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6328_ (
    .I0(csr_bankarray_csrbank4_oe0_w),
    .O(_0058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6329_ (
    .I0(hyperramsdrphy_dq_oe),
    .O(_0059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6330_ (
    .I0(hyperramsdrphy_rwds_oe),
    .O(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6331_ (
    .I0(csr_bankarray_csrbank12_oe0_w),
    .O(_0063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6332_ (
    .I0(csr_bankarray_csrbank13_oe0_w),
    .O(_0064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6333_ (
    .I0(csr_bankarray_csrbank14_oe0_w),
    .O(_0065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6334_ (
    .I0(csr_bankarray_csrbank15_oe0_w),
    .O(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6335_ (
    .I0(csr_bankarray_csrbank16_oe0_w),
    .O(_0067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6336_ (
    .I0(csr_bankarray_csrbank17_oe0_w),
    .O(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6337_ (
    .I0(csr_bankarray_csrbank18_oe0_w),
    .O(_0069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6338_ (
    .I0(csr_bankarray_csrbank19_oe0_w),
    .O(_0070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6339_ (
    .I0(csr_bankarray_csrbank20_oe0_w),
    .O(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6340_ (
    .I0(csr_bankarray_csrbank21_oe0_w),
    .O(_0072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6341_ (
    .I0(csr_bankarray_adr[0]),
    .O(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6342_ (
    .I0(_1703_[1]),
    .O(_1254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6343_ (
    .I0(_1646_[3]),
    .O(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6344_ (
    .I0(_2504_),
    .O(_1312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6345_ (
    .I0(\UART_1.n23_q ),
    .O(\UART_1.n15_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6346_ (
    .I0(\UART.n23_q ),
    .O(\UART.n15_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6347_ (
    .I0(core_latency_x2),
    .O(_1356_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6348_ (
    .I0(\spi_master_1.clk_toggles [0]),
    .O(_1332_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6349_ (
    .I0(\VexRiscv.IBusSimplePlugin_pending_value [2]),
    .O(_1431_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6350_ (
    .I0(csr_bankarray_adr[1]),
    .O(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6351_ (
    .I0(\spi_master.clk_toggles [0]),
    .O(_1336_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6352_ (
    .I0(\spi_master.clk_toggles [1]),
    .O(_1336_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6353_ (
    .I0(\spi_master.clk_toggles [2]),
    .O(_1336_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6354_ (
    .I0(\spi_master.clk_toggles [3]),
    .O(_1336_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6355_ (
    .I0(\spi_master_1.clk_toggles [1]),
    .O(_1332_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6356_ (
    .I0(\spi_master_1.clk_toggles [2]),
    .O(_1332_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6357_ (
    .I0(\spi_master_1.clk_toggles [3]),
    .O(_1332_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6358_ (
    .I0(\VexRiscv.IBusSimplePlugin_pending_value [1]),
    .O(_1431_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6359_ (
    .I0(\VexRiscv.CsrPlugin_hadException ),
    .O(_1296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6360_ (
    .I0(_2492_),
    .O(_0000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6361_ (
    .I0(\UART.UART_RXD ),
    .O(\UART.n11_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6362_ (
    .I0(\UART_1.UART_RXD ),
    .O(\UART_1.n11_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6363_ (
    .I0(\spi_master_1.last_bit [0]),
    .O(_1324_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6364_ (
    .I0(\spi_master_1.last_bit [1]),
    .O(_1324_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6365_ (
    .I0(\spi_master_1.last_bit [2]),
    .O(_1324_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6366_ (
    .I0(\spi_master_1.last_bit [3]),
    .O(_1324_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6367_ (
    .I0(\spi_master.n50_o [0]),
    .O(_1340_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6368_ (
    .I0(\spi_master.n50_o [1]),
    .O(_1340_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6369_ (
    .I0(\spi_master.n50_o [2]),
    .O(_1340_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6370_ (
    .I0(\spi_master.n50_o [3]),
    .O(_1340_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6371_ (
    .I0(\spi_master.n50_o [4]),
    .O(_1340_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6372_ (
    .I0(\spi_master.n50_o [5]),
    .O(_1340_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6373_ (
    .I0(\spi_master_1.last_bit [4]),
    .O(_1324_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6374_ (
    .I0(\spi_master_1.n50_o [0]),
    .O(_1328_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6375_ (
    .I0(\spi_master_1.n50_o [1]),
    .O(_1328_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6376_ (
    .I0(\spi_master_1.n50_o [2]),
    .O(_1328_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6377_ (
    .I0(\spi_master_1.n50_o [3]),
    .O(_1328_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6378_ (
    .I0(\spi_master_1.n50_o [4]),
    .O(_1328_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6379_ (
    .I0(\spi_master_1.n50_o [5]),
    .O(_1328_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6380_ (
    .I0(\spi_master_1.clk_toggles [4]),
    .O(_1332_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _6381_ (
    .I0(\spi_master.clk_toggles [4]),
    .O(_1336_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _6382_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [4]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_1618_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf305)
  ) _6383_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [4]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_1618_[3]),
    .O(_1619_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _6384_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [3]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_1612_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf305)
  ) _6385_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [3]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_1612_[3]),
    .O(_1613_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _6386_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .I1(\VexRiscv._zz_execute_to_memory_PC [2]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .O(_1614_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf305)
  ) _6387_ (
    .I0(\VexRiscv._zz_dBus_cmd_payload_data [2]),
    .I1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .I2(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .I3(_1614_[3]),
    .O(_1615_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h770f)
  ) _6388_ (
    .I0(_2486_[0]),
    .I1(_2486_[1]),
    .I2(_2486_[2]),
    .I3(_1711_[0]),
    .O(_2487_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _6389_ (
    .I0(_1705_[1]),
    .I1(_2487_[1]),
    .I2(core_reg_tx_conv_converter_source_payload_data[0]),
    .I3(_1716_[1]),
    .O(_2488_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h70ff)
  ) _6390_ (
    .I0(_2488_[0]),
    .I1(_2488_[1]),
    .I2(core_dat_tx_conv_converter_sink_valid),
    .I3(_2488_[3]),
    .O(core_source_source_payload_dq[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _6391_ (
    .I0(core_bus_dat_w1[11]),
    .I1(core_bus_dat_w1[3]),
    .I2(core_dat_tx_conv_converter_mux[0]),
    .I3(core_dat_tx_conv_converter_mux[1]),
    .O(_2491_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h70ff)
  ) _6392_ (
    .I0(_2491_[0]),
    .I1(_2491_[1]),
    .I2(core_dat_tx_conv_converter_sink_valid),
    .I3(_2491_[3]),
    .O(core_source_source_payload_dq[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _6393_ (
    .I0(core_bus_sel1[1]),
    .I1(core_bus_sel1[0]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(core_dat_tx_conv_converter_mux[0]),
    .O(_2484_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf305)
  ) _6394_ (
    .I0(core_bus_sel1[3]),
    .I1(core_bus_sel1[2]),
    .I2(core_dat_tx_conv_converter_mux[1]),
    .I3(_2484_[3]),
    .O(_2485_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _6395_ (
    .I0(_2485_[0]),
    .I1(core_dat_tx_conv_converter_sink_valid),
    .O(core_source_source_payload_rwds)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6396_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .I3(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]),
    .O(_1690_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6fff)
  ) _6397_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]),
    .I2(_1690_[2]),
    .I3(_1690_[3]),
    .O(_1694_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6398_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .I3(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]),
    .O(_1684_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6fff)
  ) _6399_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .I1(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]),
    .I2(_1684_[2]),
    .I3(_1684_[3]),
    .O(_1685_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _6400_ (
    .I0(_1685_[0]),
    .I1(_1685_[1]),
    .I2(_1685_[2]),
    .I3(_1685_[3]),
    .O(_1686_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _6401_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [7]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .I2(\VexRiscv.execute_arbitration_isValid ),
    .I3(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .O(_1682_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6402_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .O(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6403_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .O(_1682_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6404_ (
    .I0(_1682_[0]),
    .I1(_1682_[1]),
    .I2(_1682_[2]),
    .O(_1685_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6405_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .O(_1679_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6406_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .O(_1679_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _6407_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .I2(\VexRiscv.lastStageIsFiring ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_valid ),
    .O(_1679_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6408_ (
    .I0(_1679_[0]),
    .I1(_1679_[1]),
    .I2(_1679_[2]),
    .O(_1685_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6409_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [10]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .I3(\VexRiscv.execute_to_memory_INSTRUCTION [11]),
    .O(_1681_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _6410_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [9]),
    .I2(_1681_[2]),
    .I3(_1681_[3]),
    .O(_1685_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6411_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .O(_1693_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6412_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .I2(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .O(_1693_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _6413_ (
    .I0(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .I2(\VexRiscv.lastStageIsFiring ),
    .I3(\VexRiscv._zz_lastStageRegFileWrite_valid ),
    .O(_1693_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _6414_ (
    .I0(_1693_[0]),
    .I1(_1693_[1]),
    .I2(_1693_[2]),
    .I3(_1693_[3]),
    .O(_1694_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6415_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [7]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I3(\VexRiscv.execute_to_memory_INSTRUCTION [8]),
    .O(_1692_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6416_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .I1(\VexRiscv.execute_to_memory_INSTRUCTION [10]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .I3(\VexRiscv.execute_to_memory_INSTRUCTION [11]),
    .O(_1692_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6417_ (
    .I0(_1692_[0]),
    .I1(_1692_[1]),
    .I2(_1692_[2]),
    .O(_1693_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _6418_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [7]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .I2(\VexRiscv.execute_arbitration_isValid ),
    .I3(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .O(_1691_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6419_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .O(_1691_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6420_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .O(_1691_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _6421_ (
    .I0(_1691_[0]),
    .I1(_1691_[1]),
    .I2(_1691_[2]),
    .O(_1694_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hefff)
  ) _6422_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]),
    .I2(_1745_[2]),
    .I3(_1745_[3]),
    .O(_1746_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h33c5)
  ) _6423_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .O(_1732_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _6424_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]),
    .I3(_1733_[3]),
    .O(_1734_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _6425_ (
    .I0(_1734_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .I2(_1734_[2]),
    .O(_1735_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcec0)
  ) _6426_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .I3(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .O(_1737_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcefc)
  ) _6427_ (
    .I0(_1737_[0]),
    .I1(\VexRiscv._zz_decode_IS_CSR_3 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I3(_1737_[3]),
    .O(_1738_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h2ac0)
  ) _6428_ (
    .I0(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .I1(_1738_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .O(_1739_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0e00)
  ) _6429_ (
    .I0(_1734_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .I3(_1730_[2]),
    .O(_1739_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h70)
  ) _6430_ (
    .I0(_1739_[0]),
    .I1(_1739_[1]),
    .I2(_1739_[2]),
    .O(_1746_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _6431_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I1(_1731_[2]),
    .I2(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .O(_1736_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _6432_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I1(_1736_[1]),
    .I2(_1736_[2]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ),
    .O(_1739_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h07ff)
  ) _6433_ (
    .I0(\VexRiscv.execute_CsrPlugin_csr_4032 ),
    .I1(\VexRiscv.externalInterruptArray_regNext [3]),
    .I2(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .I3(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]),
    .O(_1897_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _6434_ (
    .I0(\VexRiscv.CsrPlugin_mie_MSIE ),
    .I1(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .I2(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .I3(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .O(_1897_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _6435_ (
    .I0(_1897_[0]),
    .I1(_1897_[1]),
    .I2(_1897_[2]),
    .I3(_1897_[3]),
    .O(_1898_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0ffb)
  ) _6436_ (
    .I0(_1841_[0]),
    .I1(_1841_[1]),
    .I2(core_state[2]),
    .I3(core_state[0]),
    .O(_1842_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _6437_ (
    .I0(core_state[1]),
    .I1(_1842_[1]),
    .I2(_1707_[2]),
    .I3(_1842_[3]),
    .O(_1843_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _6438_ (
    .I0(_1578_[3]),
    .I1(_1631_[1]),
    .I2(_1775_[0]),
    .I3(_1843_[3]),
    .O(_1844_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _6439_ (
    .I0(core_state[1]),
    .I1(core_state[2]),
    .O(_1847_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _6440_ (
    .I0(_1578_[1]),
    .I1(_1711_[0]),
    .I2(_1846_[2]),
    .I3(core_state[1]),
    .O(_1847_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _6441_ (
    .I0(_1630_[2]),
    .I1(_1775_[0]),
    .I2(_1842_[3]),
    .I3(_1845_[3]),
    .O(_1847_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3e00)
  ) _6442_ (
    .I0(_1847_[0]),
    .I1(core_state[0]),
    .I2(_1847_[2]),
    .I3(_1847_[3]),
    .O(_1848_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h013c)
  ) _6443_ (
    .I0(\UART.uart_tx_i.n312_o ),
    .I1(\UART.uart_tx_i.n250_o ),
    .I2(\UART.uart_tx_i.n237_o ),
    .I3(\UART.uart_tx_i.n245_o ),
    .O(_2480_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hefff)
  ) _6444_ (
    .I0(\UART.RST ),
    .I1(\UART.uart_tx_i.n257_o ),
    .I2(_2480_[2]),
    .I3(_1829_[1]),
    .O(_1252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0130)
  ) _6445_ (
    .I0(\UART_1.uart_tx_i.n312_o ),
    .I1(\UART_1.uart_tx_i.n227_o ),
    .I2(\UART_1.uart_tx_i.n237_o ),
    .I3(\UART_1.uart_tx_i.n245_o ),
    .O(_2464_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _6446_ (
    .I0(\UART_1.uart_tx_i.n232_o ),
    .I1(_2464_[1]),
    .I2(_2301_[2]),
    .I3(\UART_1.uart_tx_i.n250_o ),
    .O(_2472_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hef)
  ) _6447_ (
    .I0(\UART.RST ),
    .I1(\UART_1.uart_tx_i.n257_o ),
    .I2(_2472_[2]),
    .O(_1079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _6448_ (
    .I0(csr_bankarray_csrbank30_rx_data_w[0]),
    .I1(_1601_[1]),
    .I2(\UART.DIN [0]),
    .I3(_1640_[0]),
    .O(_2478_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _6449_ (
    .I0(_1599_[0]),
    .I1(_2478_[1]),
    .I2(\UART.DOUT_VLD ),
    .I3(_1662_[0]),
    .O(_2479_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _6450_ (
    .I0(_2479_[0]),
    .I1(_2479_[1]),
    .I2(_2479_[2]),
    .I3(_1608_[0]),
    .O(_1119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _6451_ (
    .I0(\UART.uart_tx_i.n232_o ),
    .I1(\UART.uart_tx_i.n227_o ),
    .I2(_1829_[1]),
    .I3(\UART.uart_tx_i.n257_o ),
    .O(_2293_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfeff)
  ) _6452_ (
    .I0(\UART.uart_tx_i.n250_o ),
    .I1(\UART.uart_tx_i.n245_o ),
    .I2(\UART.uart_tx_i.n237_o ),
    .I3(_2293_[3]),
    .O(_2294_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _6453_ (
    .I0(_1660_[2]),
    .I1(basesoc_uart_tx2),
    .I2(basesoc_tx_sink_valid),
    .I3(_1953_[2]),
    .O(_2477_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _6454_ (
    .I0(_1951_[0]),
    .I1(_1664_[0]),
    .I2(_2186_[0]),
    .I3(_2462_[3]),
    .O(_2477_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _6455_ (
    .I0(_2477_[0]),
    .I1(_2477_[1]),
    .I2(_2477_[2]),
    .I3(_1925_[0]),
    .O(_1136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb4)
  ) _6456_ (
    .I0(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .I1(_2274_[1]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .O(_2275_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc43e)
  ) _6457_ (
    .I0(\VexRiscv.switch_Misc_l232_2 ),
    .I1(_2275_[1]),
    .I2(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .I3(_2275_[3]),
    .O(_2481_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _6458_ (
    .I0(_2481_[0]),
    .I1(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .O(\VexRiscv._zz_execute_BRANCH_DO_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _6459_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [16]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(_2475_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _6460_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [0]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [8]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(_2475_[3]),
    .O(_2476_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6461_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .I1(_2476_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _6462_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [17]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(_2276_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _6463_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [1]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [9]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(_2276_[3]),
    .O(_2466_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6464_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [1]),
    .I1(_2466_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _6465_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [18]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(_2469_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _6466_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [2]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [10]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(_2469_[3]),
    .O(_2470_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6467_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [2]),
    .I1(_2470_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _6468_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [19]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(_2277_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _6469_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [3]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [11]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(_2277_[3]),
    .O(_2471_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6470_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [3]),
    .I1(_2471_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _6471_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [20]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(_2460_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _6472_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [4]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [12]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(_2460_[3]),
    .O(_2461_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6473_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [4]),
    .I1(_2461_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _6474_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [21]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(_2278_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _6475_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [5]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [13]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(_2278_[3]),
    .O(_2463_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6476_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [5]),
    .I1(_2463_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _6477_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [22]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(_2468_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _6478_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [6]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [14]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(_2468_[3]),
    .O(_2474_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _6479_ (
    .I0(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [6]),
    .I1(_2474_[1]),
    .I2(\VexRiscv._zz_5 ),
    .I3(_2115_[2]),
    .O(\VexRiscv.lastStageRegFileWrite_payload_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3f50)
  ) _6480_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [23]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(_2107_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf305)
  ) _6481_ (
    .I0(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [7]),
    .I1(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [15]),
    .I2(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(_2107_[3]),
    .O(_2108_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _6482_ (
    .I0(_1760_[0]),
    .I1(\UART_1.uart_tx_i.n245_o ),
    .I2(\UART_1.uart_tx_i.n250_o ),
    .O(_2458_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0f44)
  ) _6483_ (
    .I0(_2458_[0]),
    .I1(\UART_1.uart_tx_i.n257_o ),
    .I2(_2458_[2]),
    .I3(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .O(_2459_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6484_ (
    .I0(\UART.RST ),
    .I1(_2459_[1]),
    .O(_0022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f88)
  ) _6485_ (
    .I0(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .I1(\UART.uart_rx_i.n117_o ),
    .I2(_2457_[1]),
    .I3(\UART.uart_rx_i.n125_o ),
    .O(_2467_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _6486_ (
    .I0(\UART.RST ),
    .I1(_2467_[1]),
    .O(_0008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _6487_ (
    .I0(\spi_master.clk_toggles [0]),
    .I1(\spi_master.last_bit [0]),
    .I2(\spi_master.clk_toggles [2]),
    .I3(\spi_master.last_bit [2]),
    .O(_2206_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6fff)
  ) _6488_ (
    .I0(\spi_master.clk_toggles [4]),
    .I1(\spi_master.last_bit [4]),
    .I2(_2206_[2]),
    .I3(_2206_[3]),
    .O(_2207_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _6489_ (
    .I0(_2207_[0]),
    .I1(_1338_[4]),
    .I2(\spi_master.n132_q ),
    .I3(\spi_master.n129_q ),
    .O(_2208_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _6490_ (
    .I0(\UART.uart_tx_i.n232_o ),
    .I1(\UART.uart_tx_i.n237_o ),
    .I2(\UART.RST ),
    .I3(\UART.uart_tx_i.tx_clk_divider_i.div_mark ),
    .O(_0011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _6491_ (
    .I0(\UART.uart_rx_i.n135_o ),
    .I1(\UART.uart_rx_i.n130_o ),
    .I2(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .O(_2457_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _6492_ (
    .I0(\UART.uart_rx_i.n125_o ),
    .I1(_2457_[1]),
    .I2(_2457_[2]),
    .I3(\UART.RST ),
    .O(_0007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff40)
  ) _6493_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I1(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .O(_2465_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _6494_ (
    .I0(_2465_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I3(\VexRiscv._zz_decode_IS_CSR_3 ),
    .O(\VexRiscv.decode_SRC_USE_SUB_LESS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _6495_ (
    .I0(_1767_[0]),
    .I1(\UART_1.uart_rx_i.n125_o ),
    .I2(\UART_1.uart_rx_i.n130_o ),
    .O(_2473_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _6496_ (
    .I0(\UART_1.uart_rx_i.n135_o ),
    .I1(_2473_[1]),
    .I2(\UART.RST ),
    .I3(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .O(_0016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _6497_ (
    .I0(_1694_[0]),
    .I1(_1694_[1]),
    .I2(_1694_[2]),
    .I3(\VexRiscv._zz__zz_decode_IS_CSR_63 ),
    .O(_1695_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _6498_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I2(_1695_[2]),
    .I3(\VexRiscv.CsrPlugin_interrupt_valid ),
    .O(_1696_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he0ff)
  ) _6499_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .I2(_1686_[2]),
    .I3(_1686_[3]),
    .O(_1696_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _6500_ (
    .I0(_1696_[0]),
    .I1(_1696_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ),
    .I3(_1696_[3]),
    .O(_1697_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hc0ef)
  ) _6501_ (
    .I0(_1743_[0]),
    .I1(_1743_[1]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]),
    .O(_1744_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000b)
  ) _6502_ (
    .I0(_1742_[2]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]),
    .O(_1744_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he000)
  ) _6503_ (
    .I0(_1744_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .I2(_1744_[2]),
    .I3(_1744_[3]),
    .O(_1745_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f1)
  ) _6504_ (
    .I0(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .I2(_1731_[2]),
    .I3(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .O(_1732_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcd03)
  ) _6505_ (
    .I0(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I2(_1732_[2]),
    .I3(_1732_[3]),
    .O(_1735_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _6506_ (
    .I0(_1746_[0]),
    .I1(_1746_[1]),
    .I2(_1746_[2]),
    .I3(_1746_[3]),
    .O(_1747_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000b)
  ) _6507_ (
    .I0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .I1(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .I2(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .I3(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .O(_1735_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h370c)
  ) _6508_ (
    .I0(_1735_[0]),
    .I1(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .I2(_1735_[2]),
    .I3(_1735_[3]),
    .O(_1746_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6509_ (
    .A(\spi_master_1.clk_toggles [0]),
    .B(_1324_[0]),
    .CI(1'h1),
    .CO(_1325_[1]),
    .S(_1327_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6510_ (
    .A(\spi_master_1.clk_toggles [1]),
    .B(_1324_[1]),
    .CI(_1325_[1]),
    .CO(_1325_[2]),
    .S(_1327_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6511_ (
    .A(\spi_master_1.clk_toggles [2]),
    .B(_1324_[2]),
    .CI(_1325_[2]),
    .CO(_1325_[3]),
    .S(_1327_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6512_ (
    .A(\spi_master_1.clk_toggles [3]),
    .B(_1324_[3]),
    .CI(_1325_[3]),
    .CO(_1325_[4]),
    .S(_1327_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6513_ (
    .A(\spi_master_1.clk_toggles [4]),
    .B(_1324_[4]),
    .CI(_1325_[4]),
    .CO(_1326_[4]),
    .S(_1327_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6514_ (
    .A(\spi_master_1.clk_toggles [0]),
    .B(_1328_[0]),
    .CI(1'h1),
    .CO(_1329_[1]),
    .S(_1331_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6515_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[10]),
    .CO(_1329_[11]),
    .S(_1331_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6516_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[11]),
    .CO(_1329_[12]),
    .S(_1331_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6517_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[12]),
    .CO(_1329_[13]),
    .S(_1331_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6518_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[13]),
    .CO(_1329_[14]),
    .S(_1331_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6519_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[14]),
    .CO(_1329_[15]),
    .S(_1331_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6520_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[15]),
    .CO(_1329_[16]),
    .S(_1331_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6521_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[16]),
    .CO(_1329_[17]),
    .S(_1331_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6522_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[17]),
    .CO(_1329_[18]),
    .S(_1331_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6523_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[18]),
    .CO(_1329_[19]),
    .S(_1331_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6524_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[19]),
    .CO(_1329_[20]),
    .S(_1331_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6525_ (
    .A(\spi_master_1.clk_toggles [1]),
    .B(_1328_[1]),
    .CI(_1329_[1]),
    .CO(_1329_[2]),
    .S(_1331_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6526_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[20]),
    .CO(_1329_[21]),
    .S(_1331_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6527_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[21]),
    .CO(_1329_[22]),
    .S(_1331_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6528_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[22]),
    .CO(_1329_[23]),
    .S(_1331_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6529_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[23]),
    .CO(_1329_[24]),
    .S(_1331_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6530_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[24]),
    .CO(_1329_[25]),
    .S(_1331_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6531_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[25]),
    .CO(_1329_[26]),
    .S(_1331_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6532_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[26]),
    .CO(_1329_[27]),
    .S(_1331_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6533_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[27]),
    .CO(_1329_[28]),
    .S(_1331_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6534_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[28]),
    .CO(_1329_[29]),
    .S(_1331_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6535_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[29]),
    .CO(_1329_[30]),
    .S(_1331_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6536_ (
    .A(\spi_master_1.clk_toggles [2]),
    .B(_1328_[2]),
    .CI(_1329_[2]),
    .CO(_1329_[3]),
    .S(_1331_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6537_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[30]),
    .CO(_1329_[31]),
    .S(_1331_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6538_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[31]),
    .CO(_1330_[31]),
    .S(_1331_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6539_ (
    .A(\spi_master_1.clk_toggles [3]),
    .B(_1328_[3]),
    .CI(_1329_[3]),
    .CO(_1329_[4]),
    .S(_1331_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6540_ (
    .A(\spi_master_1.clk_toggles [4]),
    .B(_1328_[4]),
    .CI(_1329_[4]),
    .CO(_1329_[5]),
    .S(_1331_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6541_ (
    .A(1'h0),
    .B(_1328_[5]),
    .CI(_1329_[5]),
    .CO(_1329_[6]),
    .S(_1331_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6542_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[6]),
    .CO(_1329_[7]),
    .S(_1331_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6543_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[7]),
    .CO(_1329_[8]),
    .S(_1331_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6544_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[8]),
    .CO(_1329_[9]),
    .S(_1331_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6545_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1329_[9]),
    .CO(_1329_[10]),
    .S(_1331_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6546_ (
    .A(1'h0),
    .B(_1332_[0]),
    .CI(1'h1),
    .CO(_1333_[1]),
    .S(_1335_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6547_ (
    .A(1'h0),
    .B(_1332_[1]),
    .CI(_1333_[1]),
    .CO(_1333_[2]),
    .S(_1335_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6548_ (
    .A(1'h0),
    .B(_1332_[2]),
    .CI(_1333_[2]),
    .CO(_1333_[3]),
    .S(_1335_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6549_ (
    .A(1'h0),
    .B(_1332_[3]),
    .CI(_1333_[3]),
    .CO(_1333_[4]),
    .S(_1335_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6550_ (
    .A(1'h1),
    .B(_1332_[4]),
    .CI(_1333_[4]),
    .CO(_1334_[4]),
    .S(_1335_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6551_ (
    .A(\spi_master.last_bit [0]),
    .B(_1336_[0]),
    .CI(1'h1),
    .CO(_1337_[1]),
    .S(_1339_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6552_ (
    .A(\spi_master.last_bit [1]),
    .B(_1336_[1]),
    .CI(_1337_[1]),
    .CO(_1337_[2]),
    .S(_1339_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6553_ (
    .A(\spi_master.last_bit [2]),
    .B(_1336_[2]),
    .CI(_1337_[2]),
    .CO(_1337_[3]),
    .S(_1339_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6554_ (
    .A(\spi_master.last_bit [3]),
    .B(_1336_[3]),
    .CI(_1337_[3]),
    .CO(_1337_[4]),
    .S(_1339_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:198.18-198.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6555_ (
    .A(\spi_master.last_bit [4]),
    .B(_1336_[4]),
    .CI(_1337_[4]),
    .CO(_1338_[4]),
    .S(_1339_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6556_ (
    .A(\spi_master.clk_toggles [0]),
    .B(_1340_[0]),
    .CI(1'h1),
    .CO(_1341_[1]),
    .S(_1343_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6557_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[10]),
    .CO(_1341_[11]),
    .S(_1343_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6558_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[11]),
    .CO(_1341_[12]),
    .S(_1343_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6559_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[12]),
    .CO(_1341_[13]),
    .S(_1343_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6560_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[13]),
    .CO(_1341_[14]),
    .S(_1343_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6561_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[14]),
    .CO(_1341_[15]),
    .S(_1343_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6562_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[15]),
    .CO(_1341_[16]),
    .S(_1343_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6563_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[16]),
    .CO(_1341_[17]),
    .S(_1343_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6564_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[17]),
    .CO(_1341_[18]),
    .S(_1343_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6565_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[18]),
    .CO(_1341_[19]),
    .S(_1343_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6566_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[19]),
    .CO(_1341_[20]),
    .S(_1343_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6567_ (
    .A(\spi_master.clk_toggles [1]),
    .B(_1340_[1]),
    .CI(_1341_[1]),
    .CO(_1341_[2]),
    .S(_1343_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6568_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[20]),
    .CO(_1341_[21]),
    .S(_1343_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6569_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[21]),
    .CO(_1341_[22]),
    .S(_1343_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6570_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[22]),
    .CO(_1341_[23]),
    .S(_1343_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6571_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[23]),
    .CO(_1341_[24]),
    .S(_1343_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6572_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[24]),
    .CO(_1341_[25]),
    .S(_1343_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6573_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[25]),
    .CO(_1341_[26]),
    .S(_1343_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6574_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[26]),
    .CO(_1341_[27]),
    .S(_1343_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6575_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[27]),
    .CO(_1341_[28]),
    .S(_1343_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6576_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[28]),
    .CO(_1341_[29]),
    .S(_1343_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6577_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[29]),
    .CO(_1341_[30]),
    .S(_1343_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6578_ (
    .A(\spi_master.clk_toggles [2]),
    .B(_1340_[2]),
    .CI(_1341_[2]),
    .CO(_1341_[3]),
    .S(_1343_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6579_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[30]),
    .CO(_1341_[31]),
    .S(_1343_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6580_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[31]),
    .CO(_1342_[31]),
    .S(_1343_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6581_ (
    .A(\spi_master.clk_toggles [3]),
    .B(_1340_[3]),
    .CI(_1341_[3]),
    .CO(_1341_[4]),
    .S(_1343_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6582_ (
    .A(\spi_master.clk_toggles [4]),
    .B(_1340_[4]),
    .CI(_1341_[4]),
    .CO(_1341_[5]),
    .S(_1343_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6583_ (
    .A(1'h0),
    .B(_1340_[5]),
    .CI(_1341_[5]),
    .CO(_1341_[6]),
    .S(_1343_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6584_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[6]),
    .CO(_1341_[7]),
    .S(_1343_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6585_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[7]),
    .CO(_1341_[8]),
    .S(_1343_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6586_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[8]),
    .CO(_1341_[9]),
    .S(_1343_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:184.18-184.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6587_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_1341_[9]),
    .CO(_1341_[10]),
    .S(_1343_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6588_ (
    .A(1'h0),
    .B(_1336_[0]),
    .CI(1'h1),
    .CO(_1344_[1]),
    .S(_1346_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6589_ (
    .A(1'h0),
    .B(_1336_[1]),
    .CI(_1344_[1]),
    .CO(_1344_[2]),
    .S(_1346_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6590_ (
    .A(1'h0),
    .B(_1336_[2]),
    .CI(_1344_[2]),
    .CO(_1344_[3]),
    .S(_1346_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6591_ (
    .A(1'h0),
    .B(_1336_[3]),
    .CI(_1344_[3]),
    .CO(_1344_[4]),
    .S(_1346_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:170.18-170.81|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6592_ (
    .A(1'h1),
    .B(_1336_[4]),
    .CI(_1344_[4]),
    .CO(_1345_[4]),
    .S(_1346_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2240.69-2240.92|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6593_ (
    .A(1'h1),
    .B(basesoc_rx_count[0]),
    .CI(1'h0),
    .CO(_1347_[1]),
    .S(_1349_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2240.69-2240.92|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6594_ (
    .A(1'h0),
    .B(basesoc_rx_count[1]),
    .CI(_1347_[1]),
    .CO(_1347_[2]),
    .S(_1349_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2240.69-2240.92|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6595_ (
    .A(1'h0),
    .B(basesoc_rx_count[2]),
    .CI(_1347_[2]),
    .CO(_1347_[3]),
    .S(_1349_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2240.69-2240.92|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6596_ (
    .A(1'h0),
    .B(basesoc_rx_count[3]),
    .CI(_1347_[3]),
    .CO(_1348_[3]),
    .S(_1349_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6597_ (
    .A(1'h1),
    .B(core_bus_adr1[0]),
    .CI(1'h0),
    .CO(_1350_[1]),
    .S(_1352_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6598_ (
    .A(1'h0),
    .B(core_bus_adr1[10]),
    .CI(_1350_[10]),
    .CO(_1350_[11]),
    .S(_1352_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6599_ (
    .A(1'h0),
    .B(core_bus_adr1[11]),
    .CI(_1350_[11]),
    .CO(_1350_[12]),
    .S(_1352_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6600_ (
    .A(1'h0),
    .B(core_bus_adr1[12]),
    .CI(_1350_[12]),
    .CO(_1350_[13]),
    .S(_1352_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6601_ (
    .A(1'h0),
    .B(core_bus_adr1[13]),
    .CI(_1350_[13]),
    .CO(_1350_[14]),
    .S(_1352_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6602_ (
    .A(1'h0),
    .B(core_bus_adr1[14]),
    .CI(_1350_[14]),
    .CO(_1350_[15]),
    .S(_1352_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6603_ (
    .A(1'h0),
    .B(core_bus_adr1[15]),
    .CI(_1350_[15]),
    .CO(_1350_[16]),
    .S(_1352_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6604_ (
    .A(1'h0),
    .B(core_bus_adr1[16]),
    .CI(_1350_[16]),
    .CO(_1350_[17]),
    .S(_1352_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6605_ (
    .A(1'h0),
    .B(core_bus_adr1[17]),
    .CI(_1350_[17]),
    .CO(_1350_[18]),
    .S(_1352_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6606_ (
    .A(1'h0),
    .B(core_bus_adr1[18]),
    .CI(_1350_[18]),
    .CO(_1350_[19]),
    .S(_1352_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6607_ (
    .A(1'h0),
    .B(core_bus_adr1[19]),
    .CI(_1350_[19]),
    .CO(_1350_[20]),
    .S(_1352_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6608_ (
    .A(1'h0),
    .B(core_bus_adr1[1]),
    .CI(_1350_[1]),
    .CO(_1350_[2]),
    .S(_1352_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6609_ (
    .A(1'h0),
    .B(core_bus_adr1[20]),
    .CI(_1350_[20]),
    .CO(_1350_[21]),
    .S(_1352_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6610_ (
    .A(1'h0),
    .B(core_bus_adr1[21]),
    .CI(_1350_[21]),
    .CO(_1350_[22]),
    .S(_1352_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6611_ (
    .A(1'h0),
    .B(core_bus_adr1[22]),
    .CI(_1350_[22]),
    .CO(_1350_[23]),
    .S(_1352_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6612_ (
    .A(1'h0),
    .B(core_bus_adr1[23]),
    .CI(_1350_[23]),
    .CO(_1350_[24]),
    .S(_1352_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6613_ (
    .A(1'h0),
    .B(core_bus_adr1[24]),
    .CI(_1350_[24]),
    .CO(_1350_[25]),
    .S(_1352_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6614_ (
    .A(1'h0),
    .B(core_bus_adr1[25]),
    .CI(_1350_[25]),
    .CO(_1350_[26]),
    .S(_1352_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6615_ (
    .A(1'h0),
    .B(core_bus_adr1[26]),
    .CI(_1350_[26]),
    .CO(_1350_[27]),
    .S(_1352_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6616_ (
    .A(1'h0),
    .B(core_bus_adr1[27]),
    .CI(_1350_[27]),
    .CO(_1350_[28]),
    .S(_1352_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6617_ (
    .A(1'h0),
    .B(core_bus_adr1[28]),
    .CI(_1350_[28]),
    .CO(_1350_[29]),
    .S(_1352_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6618_ (
    .A(1'h0),
    .B(core_bus_adr1[29]),
    .CI(_1350_[29]),
    .CO(_1350_[30]),
    .S(_1352_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6619_ (
    .A(1'h0),
    .B(core_bus_adr1[2]),
    .CI(_1350_[2]),
    .CO(_1350_[3]),
    .S(_1352_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6620_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1350_[30]),
    .CO(_1351_[30]),
    .S(_1352_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6621_ (
    .A(1'h0),
    .B(core_bus_adr1[3]),
    .CI(_1350_[3]),
    .CO(_1350_[4]),
    .S(_1352_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6622_ (
    .A(1'h0),
    .B(core_bus_adr1[4]),
    .CI(_1350_[4]),
    .CO(_1350_[5]),
    .S(_1352_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6623_ (
    .A(1'h0),
    .B(core_bus_adr1[5]),
    .CI(_1350_[5]),
    .CO(_1350_[6]),
    .S(_1352_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6624_ (
    .A(1'h0),
    .B(core_bus_adr1[6]),
    .CI(_1350_[6]),
    .CO(_1350_[7]),
    .S(_1352_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6625_ (
    .A(1'h0),
    .B(core_bus_adr1[7]),
    .CI(_1350_[7]),
    .CO(_1350_[8]),
    .S(_1352_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6626_ (
    .A(1'h0),
    .B(core_bus_adr1[8]),
    .CI(_1350_[8]),
    .CO(_1350_[9]),
    .S(_1352_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2654.103-2654.123|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6627_ (
    .A(1'h0),
    .B(core_bus_adr1[9]),
    .CI(_1350_[9]),
    .CO(_1350_[10]),
    .S(_1352_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6628_ (
    .A(1'h1),
    .B(core_cycles[0]),
    .CI(1'h0),
    .CO(_1353_[1]),
    .S(_1355_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6629_ (
    .A(1'h0),
    .B(core_cycles[1]),
    .CI(_1353_[1]),
    .CO(_1353_[2]),
    .S(_1355_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6630_ (
    .A(1'h0),
    .B(core_cycles[2]),
    .CI(_1353_[2]),
    .CO(_1353_[3]),
    .S(_1355_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6631_ (
    .A(1'h0),
    .B(core_cycles[3]),
    .CI(_1353_[3]),
    .CO(_1353_[4]),
    .S(_1355_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6632_ (
    .A(1'h0),
    .B(core_cycles[4]),
    .CI(_1353_[4]),
    .CO(_1353_[5]),
    .S(_1355_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6633_ (
    .A(1'h0),
    .B(core_cycles[5]),
    .CI(_1353_[5]),
    .CO(_1353_[6]),
    .S(_1355_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6634_ (
    .A(1'h0),
    .B(core_cycles[6]),
    .CI(_1353_[6]),
    .CO(_1353_[7]),
    .S(_1355_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2882.50-2882.68|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6635_ (
    .A(1'h0),
    .B(core_cycles[7]),
    .CI(_1353_[7]),
    .CO(_1354_[7]),
    .S(_1355_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6636_ (
    .A(1'h1),
    .B(basesoc_bus_errors[0]),
    .CI(1'h0),
    .CO(_1357_[1]),
    .S(_1359_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6637_ (
    .A(1'h0),
    .B(basesoc_bus_errors[10]),
    .CI(_1357_[10]),
    .CO(_1357_[11]),
    .S(_1359_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6638_ (
    .A(1'h0),
    .B(basesoc_bus_errors[11]),
    .CI(_1357_[11]),
    .CO(_1357_[12]),
    .S(_1359_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6639_ (
    .A(1'h0),
    .B(basesoc_bus_errors[12]),
    .CI(_1357_[12]),
    .CO(_1357_[13]),
    .S(_1359_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6640_ (
    .A(1'h0),
    .B(basesoc_bus_errors[13]),
    .CI(_1357_[13]),
    .CO(_1357_[14]),
    .S(_1359_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6641_ (
    .A(1'h0),
    .B(basesoc_bus_errors[14]),
    .CI(_1357_[14]),
    .CO(_1357_[15]),
    .S(_1359_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6642_ (
    .A(1'h0),
    .B(basesoc_bus_errors[15]),
    .CI(_1357_[15]),
    .CO(_1357_[16]),
    .S(_1359_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6643_ (
    .A(1'h0),
    .B(basesoc_bus_errors[16]),
    .CI(_1357_[16]),
    .CO(_1357_[17]),
    .S(_1359_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6644_ (
    .A(1'h0),
    .B(basesoc_bus_errors[17]),
    .CI(_1357_[17]),
    .CO(_1357_[18]),
    .S(_1359_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6645_ (
    .A(1'h0),
    .B(basesoc_bus_errors[18]),
    .CI(_1357_[18]),
    .CO(_1357_[19]),
    .S(_1359_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6646_ (
    .A(1'h0),
    .B(basesoc_bus_errors[19]),
    .CI(_1357_[19]),
    .CO(_1357_[20]),
    .S(_1359_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6647_ (
    .A(1'h0),
    .B(basesoc_bus_errors[1]),
    .CI(_1357_[1]),
    .CO(_1357_[2]),
    .S(_1359_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6648_ (
    .A(1'h0),
    .B(basesoc_bus_errors[20]),
    .CI(_1357_[20]),
    .CO(_1357_[21]),
    .S(_1359_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6649_ (
    .A(1'h0),
    .B(basesoc_bus_errors[21]),
    .CI(_1357_[21]),
    .CO(_1357_[22]),
    .S(_1359_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6650_ (
    .A(1'h0),
    .B(basesoc_bus_errors[22]),
    .CI(_1357_[22]),
    .CO(_1357_[23]),
    .S(_1359_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6651_ (
    .A(1'h0),
    .B(basesoc_bus_errors[23]),
    .CI(_1357_[23]),
    .CO(_1357_[24]),
    .S(_1359_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6652_ (
    .A(1'h0),
    .B(basesoc_bus_errors[24]),
    .CI(_1357_[24]),
    .CO(_1357_[25]),
    .S(_1359_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6653_ (
    .A(1'h0),
    .B(basesoc_bus_errors[25]),
    .CI(_1357_[25]),
    .CO(_1357_[26]),
    .S(_1359_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6654_ (
    .A(1'h0),
    .B(basesoc_bus_errors[26]),
    .CI(_1357_[26]),
    .CO(_1357_[27]),
    .S(_1359_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6655_ (
    .A(1'h0),
    .B(basesoc_bus_errors[27]),
    .CI(_1357_[27]),
    .CO(_1357_[28]),
    .S(_1359_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6656_ (
    .A(1'h0),
    .B(basesoc_bus_errors[28]),
    .CI(_1357_[28]),
    .CO(_1357_[29]),
    .S(_1359_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6657_ (
    .A(1'h0),
    .B(basesoc_bus_errors[29]),
    .CI(_1357_[29]),
    .CO(_1357_[30]),
    .S(_1359_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6658_ (
    .A(1'h0),
    .B(basesoc_bus_errors[2]),
    .CI(_1357_[2]),
    .CO(_1357_[3]),
    .S(_1359_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6659_ (
    .A(1'h0),
    .B(basesoc_bus_errors[30]),
    .CI(_1357_[30]),
    .CO(_1357_[31]),
    .S(_1359_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6660_ (
    .A(1'h0),
    .B(basesoc_bus_errors[31]),
    .CI(_1357_[31]),
    .CO(_1358_[31]),
    .S(_1359_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6661_ (
    .A(1'h0),
    .B(basesoc_bus_errors[3]),
    .CI(_1357_[3]),
    .CO(_1357_[4]),
    .S(_1359_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6662_ (
    .A(1'h0),
    .B(basesoc_bus_errors[4]),
    .CI(_1357_[4]),
    .CO(_1357_[5]),
    .S(_1359_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6663_ (
    .A(1'h0),
    .B(basesoc_bus_errors[5]),
    .CI(_1357_[5]),
    .CO(_1357_[6]),
    .S(_1359_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6664_ (
    .A(1'h0),
    .B(basesoc_bus_errors[6]),
    .CI(_1357_[6]),
    .CO(_1357_[7]),
    .S(_1359_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6665_ (
    .A(1'h0),
    .B(basesoc_bus_errors[7]),
    .CI(_1357_[7]),
    .CO(_1357_[8]),
    .S(_1359_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6666_ (
    .A(1'h0),
    .B(basesoc_bus_errors[8]),
    .CI(_1357_[8]),
    .CO(_1357_[9]),
    .S(_1359_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4704.36-4704.61|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6667_ (
    .A(1'h0),
    .B(basesoc_bus_errors[9]),
    .CI(_1357_[9]),
    .CO(_1357_[10]),
    .S(_1359_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6668_ (
    .A(1'h1),
    .B(basesoc_tx_phase[0]),
    .CI(1'h0),
    .CO(_1360_[1]),
    .S(_1362_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6669_ (
    .A(1'h1),
    .B(basesoc_tx_phase[10]),
    .CI(_1360_[10]),
    .CO(_1360_[11]),
    .S(_1362_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6670_ (
    .A(1'h0),
    .B(basesoc_tx_phase[11]),
    .CI(_1360_[11]),
    .CO(_1360_[12]),
    .S(_1362_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6671_ (
    .A(1'h1),
    .B(basesoc_tx_phase[12]),
    .CI(_1360_[12]),
    .CO(_1360_[13]),
    .S(_1362_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6672_ (
    .A(1'h1),
    .B(basesoc_tx_phase[13]),
    .CI(_1360_[13]),
    .CO(_1360_[14]),
    .S(_1362_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6673_ (
    .A(1'h0),
    .B(basesoc_tx_phase[14]),
    .CI(_1360_[14]),
    .CO(_1360_[15]),
    .S(_1362_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6674_ (
    .A(1'h1),
    .B(basesoc_tx_phase[15]),
    .CI(_1360_[15]),
    .CO(_1360_[16]),
    .S(_1362_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6675_ (
    .A(1'h1),
    .B(basesoc_tx_phase[16]),
    .CI(_1360_[16]),
    .CO(_1360_[17]),
    .S(_1362_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6676_ (
    .A(1'h1),
    .B(basesoc_tx_phase[17]),
    .CI(_1360_[17]),
    .CO(_1360_[18]),
    .S(_1362_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6677_ (
    .A(1'h1),
    .B(basesoc_tx_phase[18]),
    .CI(_1360_[18]),
    .CO(_1360_[19]),
    .S(_1362_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6678_ (
    .A(1'h1),
    .B(basesoc_tx_phase[19]),
    .CI(_1360_[19]),
    .CO(_1360_[20]),
    .S(_1362_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6679_ (
    .A(1'h0),
    .B(basesoc_tx_phase[1]),
    .CI(_1360_[1]),
    .CO(_1360_[2]),
    .S(_1362_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6680_ (
    .A(1'h0),
    .B(basesoc_tx_phase[20]),
    .CI(_1360_[20]),
    .CO(_1360_[21]),
    .S(_1362_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6681_ (
    .A(1'h1),
    .B(basesoc_tx_phase[21]),
    .CI(_1360_[21]),
    .CO(_1360_[22]),
    .S(_1362_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6682_ (
    .A(1'h0),
    .B(basesoc_tx_phase[22]),
    .CI(_1360_[22]),
    .CO(_1360_[23]),
    .S(_1362_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6683_ (
    .A(1'h1),
    .B(basesoc_tx_phase[23]),
    .CI(_1360_[23]),
    .CO(_1360_[24]),
    .S(_1362_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6684_ (
    .A(1'h1),
    .B(basesoc_tx_phase[24]),
    .CI(_1360_[24]),
    .CO(_1360_[25]),
    .S(_1362_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6685_ (
    .A(1'h1),
    .B(basesoc_tx_phase[25]),
    .CI(_1360_[25]),
    .CO(_1360_[26]),
    .S(_1362_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6686_ (
    .A(1'h0),
    .B(basesoc_tx_phase[26]),
    .CI(_1360_[26]),
    .CO(_1360_[27]),
    .S(_1362_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6687_ (
    .A(1'h0),
    .B(basesoc_tx_phase[27]),
    .CI(_1360_[27]),
    .CO(_1360_[28]),
    .S(_1362_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6688_ (
    .A(1'h0),
    .B(basesoc_tx_phase[28]),
    .CI(_1360_[28]),
    .CO(_1360_[29]),
    .S(_1362_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6689_ (
    .A(1'h0),
    .B(basesoc_tx_phase[29]),
    .CI(_1360_[29]),
    .CO(_1360_[30]),
    .S(_1362_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6690_ (
    .A(1'h0),
    .B(basesoc_tx_phase[2]),
    .CI(_1360_[2]),
    .CO(_1360_[3]),
    .S(_1362_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6691_ (
    .A(1'h0),
    .B(basesoc_tx_phase[30]),
    .CI(_1360_[30]),
    .CO(_1360_[31]),
    .S(_1362_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6692_ (
    .A(1'h0),
    .B(basesoc_tx_phase[31]),
    .CI(_1360_[31]),
    .CO(_1360_[32]),
    .S(_1362_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6693_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1360_[32]),
    .CO(_1361_[32]),
    .S(_1362_[32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6694_ (
    .A(1'h1),
    .B(basesoc_tx_phase[3]),
    .CI(_1360_[3]),
    .CO(_1360_[4]),
    .S(_1362_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6695_ (
    .A(1'h0),
    .B(basesoc_tx_phase[4]),
    .CI(_1360_[4]),
    .CO(_1360_[5]),
    .S(_1362_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6696_ (
    .A(1'h1),
    .B(basesoc_tx_phase[5]),
    .CI(_1360_[5]),
    .CO(_1360_[6]),
    .S(_1362_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6697_ (
    .A(1'h1),
    .B(basesoc_tx_phase[6]),
    .CI(_1360_[6]),
    .CO(_1360_[7]),
    .S(_1362_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6698_ (
    .A(1'h1),
    .B(basesoc_tx_phase[7]),
    .CI(_1360_[7]),
    .CO(_1360_[8]),
    .S(_1362_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6699_ (
    .A(1'h1),
    .B(basesoc_tx_phase[8]),
    .CI(_1360_[8]),
    .CO(_1360_[9]),
    .S(_1362_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4717.49-4717.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6700_ (
    .A(1'h1),
    .B(basesoc_tx_phase[9]),
    .CI(_1360_[9]),
    .CO(_1360_[10]),
    .S(_1362_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6701_ (
    .A(1'h1),
    .B(basesoc_rx_phase[0]),
    .CI(1'h0),
    .CO(_1363_[1]),
    .S(_1365_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6702_ (
    .A(1'h1),
    .B(basesoc_rx_phase[10]),
    .CI(_1363_[10]),
    .CO(_1363_[11]),
    .S(_1365_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6703_ (
    .A(1'h0),
    .B(basesoc_rx_phase[11]),
    .CI(_1363_[11]),
    .CO(_1363_[12]),
    .S(_1365_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6704_ (
    .A(1'h1),
    .B(basesoc_rx_phase[12]),
    .CI(_1363_[12]),
    .CO(_1363_[13]),
    .S(_1365_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6705_ (
    .A(1'h1),
    .B(basesoc_rx_phase[13]),
    .CI(_1363_[13]),
    .CO(_1363_[14]),
    .S(_1365_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6706_ (
    .A(1'h0),
    .B(basesoc_rx_phase[14]),
    .CI(_1363_[14]),
    .CO(_1363_[15]),
    .S(_1365_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6707_ (
    .A(1'h1),
    .B(basesoc_rx_phase[15]),
    .CI(_1363_[15]),
    .CO(_1363_[16]),
    .S(_1365_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6708_ (
    .A(1'h1),
    .B(basesoc_rx_phase[16]),
    .CI(_1363_[16]),
    .CO(_1363_[17]),
    .S(_1365_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6709_ (
    .A(1'h1),
    .B(basesoc_rx_phase[17]),
    .CI(_1363_[17]),
    .CO(_1363_[18]),
    .S(_1365_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6710_ (
    .A(1'h1),
    .B(basesoc_rx_phase[18]),
    .CI(_1363_[18]),
    .CO(_1363_[19]),
    .S(_1365_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6711_ (
    .A(1'h1),
    .B(basesoc_rx_phase[19]),
    .CI(_1363_[19]),
    .CO(_1363_[20]),
    .S(_1365_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6712_ (
    .A(1'h0),
    .B(basesoc_rx_phase[1]),
    .CI(_1363_[1]),
    .CO(_1363_[2]),
    .S(_1365_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6713_ (
    .A(1'h0),
    .B(basesoc_rx_phase[20]),
    .CI(_1363_[20]),
    .CO(_1363_[21]),
    .S(_1365_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6714_ (
    .A(1'h1),
    .B(basesoc_rx_phase[21]),
    .CI(_1363_[21]),
    .CO(_1363_[22]),
    .S(_1365_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6715_ (
    .A(1'h0),
    .B(basesoc_rx_phase[22]),
    .CI(_1363_[22]),
    .CO(_1363_[23]),
    .S(_1365_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6716_ (
    .A(1'h1),
    .B(basesoc_rx_phase[23]),
    .CI(_1363_[23]),
    .CO(_1363_[24]),
    .S(_1365_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6717_ (
    .A(1'h1),
    .B(basesoc_rx_phase[24]),
    .CI(_1363_[24]),
    .CO(_1363_[25]),
    .S(_1365_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6718_ (
    .A(1'h1),
    .B(basesoc_rx_phase[25]),
    .CI(_1363_[25]),
    .CO(_1363_[26]),
    .S(_1365_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6719_ (
    .A(1'h0),
    .B(basesoc_rx_phase[26]),
    .CI(_1363_[26]),
    .CO(_1363_[27]),
    .S(_1365_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6720_ (
    .A(1'h0),
    .B(basesoc_rx_phase[27]),
    .CI(_1363_[27]),
    .CO(_1363_[28]),
    .S(_1365_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6721_ (
    .A(1'h0),
    .B(basesoc_rx_phase[28]),
    .CI(_1363_[28]),
    .CO(_1363_[29]),
    .S(_1365_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6722_ (
    .A(1'h0),
    .B(basesoc_rx_phase[29]),
    .CI(_1363_[29]),
    .CO(_1363_[30]),
    .S(_1365_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6723_ (
    .A(1'h0),
    .B(basesoc_rx_phase[2]),
    .CI(_1363_[2]),
    .CO(_1363_[3]),
    .S(_1365_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6724_ (
    .A(1'h0),
    .B(basesoc_rx_phase[30]),
    .CI(_1363_[30]),
    .CO(_1363_[31]),
    .S(_1365_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6725_ (
    .A(1'h0),
    .B(basesoc_rx_phase[31]),
    .CI(_1363_[31]),
    .CO(_1363_[32]),
    .S(_1365_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6726_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1363_[32]),
    .CO(_1364_[32]),
    .S(_1365_[32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6727_ (
    .A(1'h1),
    .B(basesoc_rx_phase[3]),
    .CI(_1363_[3]),
    .CO(_1363_[4]),
    .S(_1365_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6728_ (
    .A(1'h0),
    .B(basesoc_rx_phase[4]),
    .CI(_1363_[4]),
    .CO(_1363_[5]),
    .S(_1365_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6729_ (
    .A(1'h1),
    .B(basesoc_rx_phase[5]),
    .CI(_1363_[5]),
    .CO(_1363_[6]),
    .S(_1365_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6730_ (
    .A(1'h1),
    .B(basesoc_rx_phase[6]),
    .CI(_1363_[6]),
    .CO(_1363_[7]),
    .S(_1365_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6731_ (
    .A(1'h1),
    .B(basesoc_rx_phase[7]),
    .CI(_1363_[7]),
    .CO(_1363_[8]),
    .S(_1365_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6732_ (
    .A(1'h1),
    .B(basesoc_rx_phase[8]),
    .CI(_1363_[8]),
    .CO(_1363_[9]),
    .S(_1365_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4732.49-4732.80|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6733_ (
    .A(1'h1),
    .B(basesoc_rx_phase[9]),
    .CI(_1363_[9]),
    .CO(_1363_[10]),
    .S(_1365_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4763.42-4763.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6734_ (
    .A(1'h1),
    .B(basesoc_uart_tx_fifo_produce[0]),
    .CI(1'h0),
    .CO(_1366_[1]),
    .S(_1368_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4763.42-4763.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6735_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_produce[1]),
    .CI(_1366_[1]),
    .CO(_1366_[2]),
    .S(_1368_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4763.42-4763.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6736_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_produce[2]),
    .CI(_1366_[2]),
    .CO(_1366_[3]),
    .S(_1368_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4763.42-4763.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6737_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_produce[3]),
    .CI(_1366_[3]),
    .CO(_1367_[3]),
    .S(_1368_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4766.42-4766.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6738_ (
    .A(1'h1),
    .B(basesoc_uart_tx_fifo_consume[0]),
    .CI(1'h0),
    .CO(_1369_[1]),
    .S(_1371_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4766.42-4766.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6739_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_consume[1]),
    .CI(_1369_[1]),
    .CO(_1369_[2]),
    .S(_1371_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4766.42-4766.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6740_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_consume[2]),
    .CI(_1369_[2]),
    .CO(_1369_[3]),
    .S(_1371_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4766.42-4766.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6741_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_consume[3]),
    .CI(_1369_[3]),
    .CO(_1370_[3]),
    .S(_1371_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4770.45-4770.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6742_ (
    .A(1'h1),
    .B(basesoc_uart_tx_fifo_level0[0]),
    .CI(1'h0),
    .CO(_1372_[1]),
    .S(_1374_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4770.45-4770.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6743_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_level0[1]),
    .CI(_1372_[1]),
    .CO(_1372_[2]),
    .S(_1374_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4770.45-4770.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6744_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_level0[2]),
    .CI(_1372_[2]),
    .CO(_1372_[3]),
    .S(_1374_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4770.45-4770.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6745_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_level0[3]),
    .CI(_1372_[3]),
    .CO(_1372_[4]),
    .S(_1374_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4770.45-4770.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6746_ (
    .A(1'h0),
    .B(basesoc_uart_tx_fifo_level0[4]),
    .CI(_1372_[4]),
    .CO(_1373_[4]),
    .S(_1374_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4785.42-4785.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6747_ (
    .A(1'h1),
    .B(basesoc_uart_rx_fifo_produce[0]),
    .CI(1'h0),
    .CO(_1375_[1]),
    .S(_1377_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4785.42-4785.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6748_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_produce[1]),
    .CI(_1375_[1]),
    .CO(_1375_[2]),
    .S(_1377_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4785.42-4785.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6749_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_produce[2]),
    .CI(_1375_[2]),
    .CO(_1375_[3]),
    .S(_1377_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4785.42-4785.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6750_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_produce[3]),
    .CI(_1375_[3]),
    .CO(_1376_[3]),
    .S(_1377_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4788.42-4788.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6751_ (
    .A(1'h1),
    .B(basesoc_uart_rx_fifo_consume[0]),
    .CI(1'h0),
    .CO(_1378_[1]),
    .S(_1380_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4788.42-4788.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6752_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_consume[1]),
    .CI(_1378_[1]),
    .CO(_1378_[2]),
    .S(_1380_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4788.42-4788.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6753_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_consume[2]),
    .CI(_1378_[2]),
    .CO(_1378_[3]),
    .S(_1380_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4788.42-4788.77|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6754_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_consume[3]),
    .CI(_1378_[3]),
    .CO(_1379_[3]),
    .S(_1380_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4792.45-4792.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6755_ (
    .A(1'h1),
    .B(basesoc_uart_rx_fifo_level0[0]),
    .CI(1'h0),
    .CO(_1381_[1]),
    .S(_1383_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4792.45-4792.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6756_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_level0[1]),
    .CI(_1381_[1]),
    .CO(_1381_[2]),
    .S(_1383_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4792.45-4792.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6757_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_level0[2]),
    .CI(_1381_[2]),
    .CO(_1381_[3]),
    .S(_1383_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4792.45-4792.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6758_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_level0[3]),
    .CI(_1381_[3]),
    .CO(_1381_[4]),
    .S(_1383_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4792.45-4792.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6759_ (
    .A(1'h0),
    .B(basesoc_uart_rx_fifo_level0[4]),
    .CI(_1381_[4]),
    .CO(_1382_[4]),
    .S(_1383_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4882.33-4882.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6760_ (
    .A(1'h1),
    .B(syncfifo0_level[0]),
    .CI(1'h0),
    .CO(_1384_[1]),
    .S(_1386_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4882.33-4882.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6761_ (
    .A(1'h0),
    .B(syncfifo0_level[1]),
    .CI(_1384_[1]),
    .CO(_1384_[2]),
    .S(_1386_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4882.33-4882.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6762_ (
    .A(1'h0),
    .B(syncfifo0_level[2]),
    .CI(_1384_[2]),
    .CO(_1385_[2]),
    .S(_1386_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4897.33-4897.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6763_ (
    .A(1'h1),
    .B(syncfifo1_level[0]),
    .CI(1'h0),
    .CO(_1387_[1]),
    .S(_1389_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4897.33-4897.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6764_ (
    .A(1'h0),
    .B(syncfifo1_level[1]),
    .CI(_1387_[1]),
    .CO(_1387_[2]),
    .S(_1389_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4897.33-4897.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6765_ (
    .A(1'h0),
    .B(syncfifo1_level[2]),
    .CI(_1387_[2]),
    .CO(_1388_[2]),
    .S(_1389_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4918.48-4918.85|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6766_ (
    .A(1'h1),
    .B(core_cmd_tx_conv_converter_mux[0]),
    .CI(1'h0),
    .CO(_1390_[1]),
    .S(_1392_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4918.48-4918.85|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6767_ (
    .A(1'h0),
    .B(core_cmd_tx_conv_converter_mux[1]),
    .CI(_1390_[1]),
    .CO(_1390_[2]),
    .S(_1392_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4918.48-4918.85|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6768_ (
    .A(1'h0),
    .B(core_cmd_tx_conv_converter_mux[2]),
    .CI(_1390_[2]),
    .CO(_1391_[2]),
    .S(_1392_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6769_ (
    .A(1'h1),
    .B(\UART.os_clk_divider_ias.clk_div_cnt [0]),
    .CI(1'h0),
    .CO(_1393_[1]),
    .S(\UART.os_clk_divider_ias.n31_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6770_ (
    .A(1'h0),
    .B(\UART.os_clk_divider_ias.clk_div_cnt [1]),
    .CI(_1393_[1]),
    .CO(_1393_[2]),
    .S(\UART.os_clk_divider_ias.n31_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6771_ (
    .A(1'h0),
    .B(\UART.os_clk_divider_ias.clk_div_cnt [2]),
    .CI(_1393_[2]),
    .CO(_1393_[3]),
    .S(\UART.os_clk_divider_ias.n31_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6772_ (
    .A(1'h0),
    .B(\UART.os_clk_divider_ias.clk_div_cnt [3]),
    .CI(_1393_[3]),
    .CO(_1394_[3]),
    .S(\UART.os_clk_divider_ias.n31_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6773_ (
    .A(1'h1),
    .B(\UART.uart_rx_i.n163_q [0]),
    .CI(1'h0),
    .CO(_1395_[1]),
    .S(\UART.uart_rx_i.n62_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6774_ (
    .A(1'h0),
    .B(\UART.uart_rx_i.n163_q [1]),
    .CI(_1395_[1]),
    .CO(_1395_[2]),
    .S(\UART.uart_rx_i.n62_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6775_ (
    .A(1'h0),
    .B(\UART.uart_rx_i.n163_q [2]),
    .CI(_1395_[2]),
    .CO(_1396_[2]),
    .S(\UART.uart_rx_i.n62_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6776_ (
    .A(1'h1),
    .B(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .CI(1'h0),
    .CO(_1397_[1]),
    .S(\UART.uart_rx_i.rx_clk_divider_i.n319_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6777_ (
    .A(1'h0),
    .B(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .CI(_1397_[1]),
    .CO(_1397_[2]),
    .S(\UART.uart_rx_i.rx_clk_divider_i.n319_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6778_ (
    .A(1'h0),
    .B(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .CI(_1397_[2]),
    .CO(_1397_[3]),
    .S(\UART.uart_rx_i.rx_clk_divider_i.n319_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6779_ (
    .A(1'h0),
    .B(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .CI(_1397_[3]),
    .CO(_1398_[3]),
    .S(\UART.uart_rx_i.rx_clk_divider_i.n319_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6780_ (
    .A(1'h1),
    .B(\UART.uart_tx_i.n296_q [0]),
    .CI(1'h0),
    .CO(_1399_[1]),
    .S(\UART.uart_tx_i.n186_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6781_ (
    .A(1'h0),
    .B(\UART.uart_tx_i.n296_q [1]),
    .CI(_1399_[1]),
    .CO(_1399_[2]),
    .S(\UART.uart_tx_i.n186_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6782_ (
    .A(1'h0),
    .B(\UART.uart_tx_i.n311_o ),
    .CI(_1399_[2]),
    .CO(_1400_[2]),
    .S(\UART.uart_tx_i.n186_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6783_ (
    .A(1'h1),
    .B(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .CI(1'h0),
    .CO(_1401_[1]),
    .S(\UART.uart_tx_i.tx_clk_divider_i.n345_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6784_ (
    .A(1'h0),
    .B(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .CI(_1401_[1]),
    .CO(_1401_[2]),
    .S(\UART.uart_tx_i.tx_clk_divider_i.n345_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6785_ (
    .A(1'h0),
    .B(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .CI(_1401_[2]),
    .CO(_1401_[3]),
    .S(\UART.uart_tx_i.tx_clk_divider_i.n345_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6786_ (
    .A(1'h0),
    .B(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .CI(_1401_[3]),
    .CO(_1402_[3]),
    .S(\UART.uart_tx_i.tx_clk_divider_i.n345_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6787_ (
    .A(1'h1),
    .B(\UART_1.os_clk_divider_ias.clk_div_cnt [0]),
    .CI(1'h0),
    .CO(_1403_[1]),
    .S(\UART_1.os_clk_divider_ias.n31_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6788_ (
    .A(1'h0),
    .B(\UART_1.os_clk_divider_ias.clk_div_cnt [1]),
    .CI(_1403_[1]),
    .CO(_1403_[2]),
    .S(\UART_1.os_clk_divider_ias.n31_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6789_ (
    .A(1'h0),
    .B(\UART_1.os_clk_divider_ias.clk_div_cnt [2]),
    .CI(_1403_[2]),
    .CO(_1403_[3]),
    .S(\UART_1.os_clk_divider_ias.n31_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:620.18-620.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6790_ (
    .A(1'h0),
    .B(\UART_1.os_clk_divider_ias.clk_div_cnt [3]),
    .CI(_1403_[3]),
    .CO(_1404_[3]),
    .S(\UART_1.os_clk_divider_ias.n31_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6791_ (
    .A(1'h1),
    .B(\UART_1.uart_rx_i.n163_q [0]),
    .CI(1'h0),
    .CO(_1405_[1]),
    .S(\UART_1.uart_rx_i.n62_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6792_ (
    .A(1'h0),
    .B(\UART_1.uart_rx_i.n163_q [1]),
    .CI(_1405_[1]),
    .CO(_1405_[2]),
    .S(\UART_1.uart_rx_i.n62_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:470.18-470.39|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6793_ (
    .A(1'h0),
    .B(\UART_1.uart_rx_i.n163_q [2]),
    .CI(_1405_[2]),
    .CO(_1406_[2]),
    .S(\UART_1.uart_rx_i.n62_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6794_ (
    .A(1'h1),
    .B(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .CI(1'h0),
    .CO(_1407_[1]),
    .S(\UART_1.uart_rx_i.rx_clk_divider_i.n319_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6795_ (
    .A(1'h0),
    .B(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .CI(_1407_[1]),
    .CO(_1407_[2]),
    .S(\UART_1.uart_rx_i.rx_clk_divider_i.n319_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6796_ (
    .A(1'h0),
    .B(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .CI(_1407_[2]),
    .CO(_1407_[3]),
    .S(\UART_1.uart_rx_i.rx_clk_divider_i.n319_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:74.19-74.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6797_ (
    .A(1'h0),
    .B(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .CI(_1407_[3]),
    .CO(_1408_[3]),
    .S(\UART_1.uart_rx_i.rx_clk_divider_i.n319_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6798_ (
    .A(1'h1),
    .B(\UART_1.uart_tx_i.n296_q [0]),
    .CI(1'h0),
    .CO(_1409_[1]),
    .S(\UART_1.uart_tx_i.n186_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6799_ (
    .A(1'h0),
    .B(\UART_1.uart_tx_i.n296_q [1]),
    .CI(_1409_[1]),
    .CO(_1409_[2]),
    .S(\UART_1.uart_tx_i.n186_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:204.19-204.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6800_ (
    .A(1'h0),
    .B(\UART_1.uart_tx_i.n311_o ),
    .CI(_1409_[2]),
    .CO(_1410_[2]),
    .S(\UART_1.uart_tx_i.n186_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6801_ (
    .A(1'h1),
    .B(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .CI(1'h0),
    .CO(_1411_[1]),
    .S(\UART_1.uart_tx_i.tx_clk_divider_i.n345_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6802_ (
    .A(1'h0),
    .B(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .CI(_1411_[1]),
    .CO(_1411_[2]),
    .S(\UART_1.uart_tx_i.tx_clk_divider_i.n345_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6803_ (
    .A(1'h0),
    .B(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .CI(_1411_[2]),
    .CO(_1411_[3]),
    .S(\UART_1.uart_tx_i.tx_clk_divider_i.n345_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:27.19-27.40|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6804_ (
    .A(1'h0),
    .B(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .CI(_1411_[3]),
    .CO(_1412_[3]),
    .S(\UART_1.uart_tx_i.tx_clk_divider_i.n345_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6805_ (
    .A(\VexRiscv.IBusSimplePlugin_fetchPc_inc ),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [2]),
    .CI(1'h0),
    .CO(_1413_[1]),
    .S(_1415_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6806_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [12]),
    .CI(_1413_[10]),
    .CO(_1413_[11]),
    .S(_1415_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6807_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [13]),
    .CI(_1413_[11]),
    .CO(_1413_[12]),
    .S(_1415_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6808_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [14]),
    .CI(_1413_[12]),
    .CO(_1413_[13]),
    .S(_1415_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6809_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [15]),
    .CI(_1413_[13]),
    .CO(_1413_[14]),
    .S(_1415_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6810_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [16]),
    .CI(_1413_[14]),
    .CO(_1413_[15]),
    .S(_1415_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6811_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [17]),
    .CI(_1413_[15]),
    .CO(_1413_[16]),
    .S(_1415_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6812_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [18]),
    .CI(_1413_[16]),
    .CO(_1413_[17]),
    .S(_1415_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6813_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [19]),
    .CI(_1413_[17]),
    .CO(_1413_[18]),
    .S(_1415_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6814_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [20]),
    .CI(_1413_[18]),
    .CO(_1413_[19]),
    .S(_1415_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6815_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [21]),
    .CI(_1413_[19]),
    .CO(_1413_[20]),
    .S(_1415_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6816_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [3]),
    .CI(_1413_[1]),
    .CO(_1413_[2]),
    .S(_1415_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6817_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [22]),
    .CI(_1413_[20]),
    .CO(_1413_[21]),
    .S(_1415_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6818_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [23]),
    .CI(_1413_[21]),
    .CO(_1413_[22]),
    .S(_1415_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6819_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24]),
    .CI(_1413_[22]),
    .CO(_1413_[23]),
    .S(_1415_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6820_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [25]),
    .CI(_1413_[23]),
    .CO(_1413_[24]),
    .S(_1415_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6821_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [26]),
    .CI(_1413_[24]),
    .CO(_1413_[25]),
    .S(_1415_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6822_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [27]),
    .CI(_1413_[25]),
    .CO(_1413_[26]),
    .S(_1415_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6823_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [28]),
    .CI(_1413_[26]),
    .CO(_1413_[27]),
    .S(_1415_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6824_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [29]),
    .CI(_1413_[27]),
    .CO(_1413_[28]),
    .S(_1415_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6825_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [30]),
    .CI(_1413_[28]),
    .CO(_1413_[29]),
    .S(_1415_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6826_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [31]),
    .CI(_1413_[29]),
    .CO(_1414_[29]),
    .S(_1415_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6827_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [4]),
    .CI(_1413_[2]),
    .CO(_1413_[3]),
    .S(_1415_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6828_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [5]),
    .CI(_1413_[3]),
    .CO(_1413_[4]),
    .S(_1415_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6829_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [6]),
    .CI(_1413_[4]),
    .CO(_1413_[5]),
    .S(_1415_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6830_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [7]),
    .CI(_1413_[5]),
    .CO(_1413_[6]),
    .S(_1415_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6831_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [8]),
    .CI(_1413_[6]),
    .CO(_1413_[7]),
    .S(_1415_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6832_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [9]),
    .CI(_1413_[7]),
    .CO(_1413_[8]),
    .S(_1415_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6833_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [10]),
    .CI(_1413_[8]),
    .CO(_1413_[9]),
    .S(_1415_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2123.36-2123.100|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6834_ (
    .A(1'h0),
    .B(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [11]),
    .CI(_1413_[9]),
    .CO(_1413_[10]),
    .S(_1415_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6835_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [0]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [0]),
    .CI(1'h0),
    .CO(_1416_[1]),
    .S(\VexRiscv.execute_BranchPlugin_branchAdder [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6836_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [10]),
    .B(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .CI(_1416_[10]),
    .CO(_1416_[11]),
    .S(\VexRiscv.execute_BRANCH_CALC [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6837_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [11]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [11]),
    .CI(_1416_[11]),
    .CO(_1416_[12]),
    .S(\VexRiscv.execute_BRANCH_CALC [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6838_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [12]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [12]),
    .CI(_1416_[12]),
    .CO(_1416_[13]),
    .S(\VexRiscv.execute_BRANCH_CALC [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6839_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [13]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [13]),
    .CI(_1416_[13]),
    .CO(_1416_[14]),
    .S(\VexRiscv.execute_BRANCH_CALC [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6840_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [14]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [14]),
    .CI(_1416_[14]),
    .CO(_1416_[15]),
    .S(\VexRiscv.execute_BRANCH_CALC [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6841_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [15]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [15]),
    .CI(_1416_[15]),
    .CO(_1416_[16]),
    .S(\VexRiscv.execute_BRANCH_CALC [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6842_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [16]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [16]),
    .CI(_1416_[16]),
    .CO(_1416_[17]),
    .S(\VexRiscv.execute_BRANCH_CALC [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6843_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [17]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [17]),
    .CI(_1416_[17]),
    .CO(_1416_[18]),
    .S(\VexRiscv.execute_BRANCH_CALC [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6844_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [18]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [18]),
    .CI(_1416_[18]),
    .CO(_1416_[19]),
    .S(\VexRiscv.execute_BRANCH_CALC [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6845_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [19]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [19]),
    .CI(_1416_[19]),
    .CO(_1416_[20]),
    .S(\VexRiscv.execute_BRANCH_CALC [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6846_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [1]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [1]),
    .CI(_1416_[1]),
    .CO(_1416_[2]),
    .S(\VexRiscv.execute_BRANCH_CALC [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6847_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [20]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[20]),
    .CO(_1416_[21]),
    .S(\VexRiscv.execute_BRANCH_CALC [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6848_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [21]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[21]),
    .CO(_1416_[22]),
    .S(\VexRiscv.execute_BRANCH_CALC [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6849_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [22]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[22]),
    .CO(_1416_[23]),
    .S(\VexRiscv.execute_BRANCH_CALC [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6850_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [23]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[23]),
    .CO(_1416_[24]),
    .S(\VexRiscv.execute_BRANCH_CALC [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6851_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [24]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[24]),
    .CO(_1416_[25]),
    .S(\VexRiscv.execute_BRANCH_CALC [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6852_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [25]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[25]),
    .CO(_1416_[26]),
    .S(\VexRiscv.execute_BRANCH_CALC [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6853_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [26]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[26]),
    .CO(_1416_[27]),
    .S(\VexRiscv.execute_BRANCH_CALC [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6854_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [27]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[27]),
    .CO(_1416_[28]),
    .S(\VexRiscv.execute_BRANCH_CALC [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6855_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [28]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[28]),
    .CO(_1416_[29]),
    .S(\VexRiscv.execute_BRANCH_CALC [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6856_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [29]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[29]),
    .CO(_1416_[30]),
    .S(\VexRiscv.execute_BRANCH_CALC [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6857_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [2]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [2]),
    .CI(_1416_[2]),
    .CO(_1416_[3]),
    .S(\VexRiscv.execute_BRANCH_CALC [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6858_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [30]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[30]),
    .CO(_1416_[31]),
    .S(\VexRiscv.execute_BRANCH_CALC [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6859_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [31]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .CI(_1416_[31]),
    .CO(_1417_[31]),
    .S(\VexRiscv.execute_BRANCH_CALC [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6860_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [3]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [3]),
    .CI(_1416_[3]),
    .CO(_1416_[4]),
    .S(\VexRiscv.execute_BRANCH_CALC [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6861_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [4]),
    .B(\VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [4]),
    .CI(_1416_[4]),
    .CO(_1416_[5]),
    .S(\VexRiscv.execute_BRANCH_CALC [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6862_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [5]),
    .B(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .CI(_1416_[5]),
    .CO(_1416_[6]),
    .S(\VexRiscv.execute_BRANCH_CALC [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6863_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [6]),
    .B(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .CI(_1416_[6]),
    .CO(_1416_[7]),
    .S(\VexRiscv.execute_BRANCH_CALC [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6864_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [7]),
    .B(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .CI(_1416_[7]),
    .CO(_1416_[8]),
    .S(\VexRiscv.execute_BRANCH_CALC [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6865_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [8]),
    .B(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .CI(_1416_[8]),
    .CO(_1416_[9]),
    .S(\VexRiscv.execute_BRANCH_CALC [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2789.46-2789.113|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6866_ (
    .A(\VexRiscv.execute_BranchPlugin_branch_src1 [9]),
    .B(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .CI(_1416_[9]),
    .CO(_1416_[10]),
    .S(\VexRiscv.execute_BRANCH_CALC [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4886.33-4886.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6867_ (
    .A(syncfifo0_level[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1418_[1]),
    .S(_1420_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4886.33-4886.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6868_ (
    .A(syncfifo0_level[1]),
    .B(1'h1),
    .CI(_1418_[1]),
    .CO(_1418_[2]),
    .S(_1420_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4886.33-4886.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6869_ (
    .A(syncfifo0_level[2]),
    .B(1'h1),
    .CI(_1418_[2]),
    .CO(_1419_[2]),
    .S(_1420_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4901.33-4901.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6870_ (
    .A(syncfifo1_level[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1421_[1]),
    .S(_1423_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4901.33-4901.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6871_ (
    .A(syncfifo1_level[1]),
    .B(1'h1),
    .CI(_1421_[1]),
    .CO(_1421_[2]),
    .S(_1423_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4901.33-4901.55|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6872_ (
    .A(syncfifo1_level[2]),
    .B(1'h1),
    .CI(_1421_[2]),
    .CO(_1422_[2]),
    .S(_1423_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3405.61-3405.166|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6873_ (
    .A(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [0]),
    .B(_1424_[0]),
    .CI(1'h1),
    .CO(_1425_[1]),
    .S(_1427_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3405.61-3405.166|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6874_ (
    .A(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [1]),
    .B(1'h1),
    .CI(_1425_[1]),
    .CO(_1425_[2]),
    .S(_1427_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3405.61-3405.166|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6875_ (
    .A(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [2]),
    .B(1'h1),
    .CI(_1425_[2]),
    .CO(_1426_[2]),
    .S(_1427_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3407.63-3407.151|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6876_ (
    .A(\VexRiscv.IBusSimplePlugin_pending_value [0]),
    .B(_1428_[0]),
    .CI(1'h1),
    .CO(_1429_[1]),
    .S(_1432_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3407.63-3407.151|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6877_ (
    .A(\VexRiscv.IBusSimplePlugin_pending_value [1]),
    .B(1'h1),
    .CI(_1429_[1]),
    .CO(_1429_[2]),
    .S(_1432_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3407.63-3407.151|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6878_ (
    .A(\VexRiscv.IBusSimplePlugin_pending_value [2]),
    .B(1'h1),
    .CI(_1429_[2]),
    .CO(_1430_[2]),
    .S(_1432_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3570.53-3570.97|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6879_ (
    .A(\VexRiscv.execute_LightShifterPlugin_amplitude [0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1433_[1]),
    .S(_1435_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3570.53-3570.97|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6880_ (
    .A(\VexRiscv.execute_LightShifterPlugin_amplitude [1]),
    .B(1'h1),
    .CI(_1433_[1]),
    .CO(_1433_[2]),
    .S(_1435_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3570.53-3570.97|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6881_ (
    .A(\VexRiscv.execute_LightShifterPlugin_amplitude [2]),
    .B(1'h1),
    .CI(_1433_[2]),
    .CO(_1433_[3]),
    .S(_1435_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3570.53-3570.97|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6882_ (
    .A(\VexRiscv.execute_LightShifterPlugin_amplitude [3]),
    .B(1'h1),
    .CI(_1433_[3]),
    .CO(_1433_[4]),
    .S(_1435_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3570.53-3570.97|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6883_ (
    .A(\VexRiscv.execute_LightShifterPlugin_amplitude [4]),
    .B(1'h1),
    .CI(_1433_[4]),
    .CO(_1434_[4]),
    .S(_1435_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6884_ (
    .A(timer1_value[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1436_[1]),
    .S(_1438_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6885_ (
    .A(timer1_value[10]),
    .B(1'h1),
    .CI(_1436_[10]),
    .CO(_1436_[11]),
    .S(_1438_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6886_ (
    .A(timer1_value[11]),
    .B(1'h1),
    .CI(_1436_[11]),
    .CO(_1436_[12]),
    .S(_1438_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6887_ (
    .A(timer1_value[12]),
    .B(1'h1),
    .CI(_1436_[12]),
    .CO(_1436_[13]),
    .S(_1438_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6888_ (
    .A(timer1_value[13]),
    .B(1'h1),
    .CI(_1436_[13]),
    .CO(_1436_[14]),
    .S(_1438_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6889_ (
    .A(timer1_value[14]),
    .B(1'h1),
    .CI(_1436_[14]),
    .CO(_1436_[15]),
    .S(_1438_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6890_ (
    .A(timer1_value[15]),
    .B(1'h1),
    .CI(_1436_[15]),
    .CO(_1436_[16]),
    .S(_1438_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6891_ (
    .A(timer1_value[16]),
    .B(1'h1),
    .CI(_1436_[16]),
    .CO(_1436_[17]),
    .S(_1438_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6892_ (
    .A(timer1_value[17]),
    .B(1'h1),
    .CI(_1436_[17]),
    .CO(_1436_[18]),
    .S(_1438_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6893_ (
    .A(timer1_value[18]),
    .B(1'h1),
    .CI(_1436_[18]),
    .CO(_1436_[19]),
    .S(_1438_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6894_ (
    .A(timer1_value[19]),
    .B(1'h1),
    .CI(_1436_[19]),
    .CO(_1436_[20]),
    .S(_1438_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6895_ (
    .A(timer1_value[1]),
    .B(1'h1),
    .CI(_1436_[1]),
    .CO(_1436_[2]),
    .S(_1438_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6896_ (
    .A(timer1_value[20]),
    .B(1'h1),
    .CI(_1436_[20]),
    .CO(_1436_[21]),
    .S(_1438_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6897_ (
    .A(timer1_value[21]),
    .B(1'h1),
    .CI(_1436_[21]),
    .CO(_1436_[22]),
    .S(_1438_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6898_ (
    .A(timer1_value[22]),
    .B(1'h1),
    .CI(_1436_[22]),
    .CO(_1436_[23]),
    .S(_1438_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6899_ (
    .A(timer1_value[23]),
    .B(1'h1),
    .CI(_1436_[23]),
    .CO(_1436_[24]),
    .S(_1438_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6900_ (
    .A(timer1_value[24]),
    .B(1'h1),
    .CI(_1436_[24]),
    .CO(_1436_[25]),
    .S(_1438_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6901_ (
    .A(timer1_value[25]),
    .B(1'h1),
    .CI(_1436_[25]),
    .CO(_1436_[26]),
    .S(_1438_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6902_ (
    .A(timer1_value[26]),
    .B(1'h1),
    .CI(_1436_[26]),
    .CO(_1436_[27]),
    .S(_1438_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6903_ (
    .A(timer1_value[27]),
    .B(1'h1),
    .CI(_1436_[27]),
    .CO(_1436_[28]),
    .S(_1438_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6904_ (
    .A(timer1_value[28]),
    .B(1'h1),
    .CI(_1436_[28]),
    .CO(_1436_[29]),
    .S(_1438_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6905_ (
    .A(timer1_value[29]),
    .B(1'h1),
    .CI(_1436_[29]),
    .CO(_1436_[30]),
    .S(_1438_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6906_ (
    .A(timer1_value[2]),
    .B(1'h1),
    .CI(_1436_[2]),
    .CO(_1436_[3]),
    .S(_1438_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6907_ (
    .A(timer1_value[30]),
    .B(1'h1),
    .CI(_1436_[30]),
    .CO(_1436_[31]),
    .S(_1438_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6908_ (
    .A(timer1_value[31]),
    .B(1'h1),
    .CI(_1436_[31]),
    .CO(_1437_[31]),
    .S(_1438_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6909_ (
    .A(timer1_value[3]),
    .B(1'h1),
    .CI(_1436_[3]),
    .CO(_1436_[4]),
    .S(_1438_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6910_ (
    .A(timer1_value[4]),
    .B(1'h1),
    .CI(_1436_[4]),
    .CO(_1436_[5]),
    .S(_1438_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6911_ (
    .A(timer1_value[5]),
    .B(1'h1),
    .CI(_1436_[5]),
    .CO(_1436_[6]),
    .S(_1438_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6912_ (
    .A(timer1_value[6]),
    .B(1'h1),
    .CI(_1436_[6]),
    .CO(_1436_[7]),
    .S(_1438_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6913_ (
    .A(timer1_value[7]),
    .B(1'h1),
    .CI(_1436_[7]),
    .CO(_1436_[8]),
    .S(_1438_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6914_ (
    .A(timer1_value[8]),
    .B(1'h1),
    .CI(_1436_[8]),
    .CO(_1436_[9]),
    .S(_1438_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4822.30-4822.49|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6915_ (
    .A(timer1_value[9]),
    .B(1'h1),
    .CI(_1436_[9]),
    .CO(_1436_[10]),
    .S(_1438_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6916_ (
    .A(1'h1),
    .B(\spi_master.clk_toggles [0]),
    .CI(1'h0),
    .CO(_1439_[1]),
    .S(\spi_master.n37_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6917_ (
    .A(1'h0),
    .B(\spi_master.clk_toggles [1]),
    .CI(_1439_[1]),
    .CO(_1439_[2]),
    .S(\spi_master.n37_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6918_ (
    .A(1'h0),
    .B(\spi_master.clk_toggles [2]),
    .CI(_1439_[2]),
    .CO(_1439_[3]),
    .S(\spi_master.n37_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6919_ (
    .A(1'h0),
    .B(\spi_master.clk_toggles [3]),
    .CI(_1439_[3]),
    .CO(_1439_[4]),
    .S(\spi_master.n37_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6920_ (
    .A(1'h0),
    .B(\spi_master.clk_toggles [4]),
    .CI(_1439_[4]),
    .CO(_1440_[4]),
    .S(\spi_master.n37_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6921_ (
    .A(1'h1),
    .B(\spi_master.last_bit [0]),
    .CI(1'h0),
    .CO(_1441_[1]),
    .S(\spi_master.n50_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6922_ (
    .A(1'h0),
    .B(\spi_master.last_bit [1]),
    .CI(_1441_[1]),
    .CO(_1441_[2]),
    .S(\spi_master.n50_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6923_ (
    .A(1'h0),
    .B(\spi_master.last_bit [2]),
    .CI(_1441_[2]),
    .CO(_1441_[3]),
    .S(\spi_master.n50_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6924_ (
    .A(1'h0),
    .B(\spi_master.last_bit [3]),
    .CI(_1441_[3]),
    .CO(_1441_[4]),
    .S(\spi_master.n50_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6925_ (
    .A(1'h0),
    .B(\spi_master.last_bit [4]),
    .CI(_1441_[4]),
    .CO(_1441_[5]),
    .S(\spi_master.n50_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6926_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1441_[5]),
    .CO(_1442_[5]),
    .S(\spi_master.n50_o [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6927_ (
    .A(basesoc_timer_value[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1443_[1]),
    .S(_1445_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6928_ (
    .A(basesoc_timer_value[10]),
    .B(1'h1),
    .CI(_1443_[10]),
    .CO(_1443_[11]),
    .S(_1445_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6929_ (
    .A(basesoc_timer_value[11]),
    .B(1'h1),
    .CI(_1443_[11]),
    .CO(_1443_[12]),
    .S(_1445_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6930_ (
    .A(basesoc_timer_value[12]),
    .B(1'h1),
    .CI(_1443_[12]),
    .CO(_1443_[13]),
    .S(_1445_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6931_ (
    .A(basesoc_timer_value[13]),
    .B(1'h1),
    .CI(_1443_[13]),
    .CO(_1443_[14]),
    .S(_1445_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6932_ (
    .A(basesoc_timer_value[14]),
    .B(1'h1),
    .CI(_1443_[14]),
    .CO(_1443_[15]),
    .S(_1445_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6933_ (
    .A(basesoc_timer_value[15]),
    .B(1'h1),
    .CI(_1443_[15]),
    .CO(_1443_[16]),
    .S(_1445_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6934_ (
    .A(basesoc_timer_value[16]),
    .B(1'h1),
    .CI(_1443_[16]),
    .CO(_1443_[17]),
    .S(_1445_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6935_ (
    .A(basesoc_timer_value[17]),
    .B(1'h1),
    .CI(_1443_[17]),
    .CO(_1443_[18]),
    .S(_1445_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6936_ (
    .A(basesoc_timer_value[18]),
    .B(1'h1),
    .CI(_1443_[18]),
    .CO(_1443_[19]),
    .S(_1445_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6937_ (
    .A(basesoc_timer_value[19]),
    .B(1'h1),
    .CI(_1443_[19]),
    .CO(_1443_[20]),
    .S(_1445_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6938_ (
    .A(basesoc_timer_value[1]),
    .B(1'h1),
    .CI(_1443_[1]),
    .CO(_1443_[2]),
    .S(_1445_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6939_ (
    .A(basesoc_timer_value[20]),
    .B(1'h1),
    .CI(_1443_[20]),
    .CO(_1443_[21]),
    .S(_1445_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6940_ (
    .A(basesoc_timer_value[21]),
    .B(1'h1),
    .CI(_1443_[21]),
    .CO(_1443_[22]),
    .S(_1445_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6941_ (
    .A(basesoc_timer_value[22]),
    .B(1'h1),
    .CI(_1443_[22]),
    .CO(_1443_[23]),
    .S(_1445_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6942_ (
    .A(basesoc_timer_value[23]),
    .B(1'h1),
    .CI(_1443_[23]),
    .CO(_1443_[24]),
    .S(_1445_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6943_ (
    .A(basesoc_timer_value[24]),
    .B(1'h1),
    .CI(_1443_[24]),
    .CO(_1443_[25]),
    .S(_1445_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6944_ (
    .A(basesoc_timer_value[25]),
    .B(1'h1),
    .CI(_1443_[25]),
    .CO(_1443_[26]),
    .S(_1445_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6945_ (
    .A(basesoc_timer_value[26]),
    .B(1'h1),
    .CI(_1443_[26]),
    .CO(_1443_[27]),
    .S(_1445_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6946_ (
    .A(basesoc_timer_value[27]),
    .B(1'h1),
    .CI(_1443_[27]),
    .CO(_1443_[28]),
    .S(_1445_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6947_ (
    .A(basesoc_timer_value[28]),
    .B(1'h1),
    .CI(_1443_[28]),
    .CO(_1443_[29]),
    .S(_1445_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6948_ (
    .A(basesoc_timer_value[29]),
    .B(1'h1),
    .CI(_1443_[29]),
    .CO(_1443_[30]),
    .S(_1445_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6949_ (
    .A(basesoc_timer_value[2]),
    .B(1'h1),
    .CI(_1443_[2]),
    .CO(_1443_[3]),
    .S(_1445_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6950_ (
    .A(basesoc_timer_value[30]),
    .B(1'h1),
    .CI(_1443_[30]),
    .CO(_1443_[31]),
    .S(_1445_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6951_ (
    .A(basesoc_timer_value[31]),
    .B(1'h1),
    .CI(_1443_[31]),
    .CO(_1444_[31]),
    .S(_1445_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6952_ (
    .A(basesoc_timer_value[3]),
    .B(1'h1),
    .CI(_1443_[3]),
    .CO(_1443_[4]),
    .S(_1445_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6953_ (
    .A(basesoc_timer_value[4]),
    .B(1'h1),
    .CI(_1443_[4]),
    .CO(_1443_[5]),
    .S(_1445_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6954_ (
    .A(basesoc_timer_value[5]),
    .B(1'h1),
    .CI(_1443_[5]),
    .CO(_1443_[6]),
    .S(_1445_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6955_ (
    .A(basesoc_timer_value[6]),
    .B(1'h1),
    .CI(_1443_[6]),
    .CO(_1443_[7]),
    .S(_1445_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6956_ (
    .A(basesoc_timer_value[7]),
    .B(1'h1),
    .CI(_1443_[7]),
    .CO(_1443_[8]),
    .S(_1445_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6957_ (
    .A(basesoc_timer_value[8]),
    .B(1'h1),
    .CI(_1443_[8]),
    .CO(_1443_[9]),
    .S(_1445_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4803.37-4803.63|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6958_ (
    .A(basesoc_timer_value[9]),
    .B(1'h1),
    .CI(_1443_[9]),
    .CO(_1443_[10]),
    .S(_1445_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6959_ (
    .A(1'h1),
    .B(\spi_master_1.clk_toggles [0]),
    .CI(1'h0),
    .CO(_1446_[1]),
    .S(\spi_master_1.n37_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6960_ (
    .A(1'h0),
    .B(\spi_master_1.clk_toggles [1]),
    .CI(_1446_[1]),
    .CO(_1446_[2]),
    .S(\spi_master_1.n37_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6961_ (
    .A(1'h0),
    .B(\spi_master_1.clk_toggles [2]),
    .CI(_1446_[2]),
    .CO(_1446_[3]),
    .S(\spi_master_1.n37_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6962_ (
    .A(1'h0),
    .B(\spi_master_1.clk_toggles [3]),
    .CI(_1446_[3]),
    .CO(_1446_[4]),
    .S(\spi_master_1.n37_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:162.18-162.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6963_ (
    .A(1'h0),
    .B(\spi_master_1.clk_toggles [4]),
    .CI(_1446_[4]),
    .CO(_1447_[4]),
    .S(\spi_master_1.n37_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6964_ (
    .A(1'h1),
    .B(\spi_master_1.last_bit [0]),
    .CI(1'h0),
    .CO(_1448_[1]),
    .S(\spi_master_1.n50_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6965_ (
    .A(1'h0),
    .B(\spi_master_1.last_bit [1]),
    .CI(_1448_[1]),
    .CO(_1448_[2]),
    .S(\spi_master_1.n50_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6966_ (
    .A(1'h0),
    .B(\spi_master_1.last_bit [2]),
    .CI(_1448_[2]),
    .CO(_1448_[3]),
    .S(\spi_master_1.n50_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6967_ (
    .A(1'h0),
    .B(\spi_master_1.last_bit [3]),
    .CI(_1448_[3]),
    .CO(_1448_[4]),
    .S(\spi_master_1.n50_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6968_ (
    .A(1'h0),
    .B(\spi_master_1.last_bit [4]),
    .CI(_1448_[4]),
    .CO(_1448_[5]),
    .S(\spi_master_1.n50_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:182.18-182.62|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6969_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1448_[5]),
    .CO(_1449_[5]),
    .S(\spi_master_1.n50_o [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2201.69-2201.92|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6970_ (
    .A(1'h1),
    .B(basesoc_tx_count[0]),
    .CI(1'h0),
    .CO(_1450_[1]),
    .S(_1452_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2201.69-2201.92|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6971_ (
    .A(1'h0),
    .B(basesoc_tx_count[1]),
    .CI(_1450_[1]),
    .CO(_1450_[2]),
    .S(_1452_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2201.69-2201.92|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6972_ (
    .A(1'h0),
    .B(basesoc_tx_count[2]),
    .CI(_1450_[2]),
    .CO(_1450_[3]),
    .S(_1452_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2201.69-2201.92|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6973_ (
    .A(1'h0),
    .B(basesoc_tx_count[3]),
    .CI(_1450_[3]),
    .CO(_1451_[3]),
    .S(_1452_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6974_ (
    .A(_1453_[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1454_[1]),
    .S(_1456_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6975_ (
    .A(_1453_[1]),
    .B(1'h1),
    .CI(_1454_[1]),
    .CO(_1454_[2]),
    .S(_1456_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6976_ (
    .A(_1453_[2]),
    .B(1'h1),
    .CI(_1454_[2]),
    .CO(_1454_[3]),
    .S(_1456_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6977_ (
    .A(_1453_[3]),
    .B(1'h1),
    .CI(_1454_[3]),
    .CO(_1454_[4]),
    .S(_1456_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6978_ (
    .A(_1453_[4]),
    .B(1'h1),
    .CI(_1454_[4]),
    .CO(_1454_[5]),
    .S(_1456_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6979_ (
    .A(_1453_[5]),
    .B(1'h1),
    .CI(_1454_[5]),
    .CO(_1454_[6]),
    .S(_1456_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.47-2884.95|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6980_ (
    .A(_1453_[6]),
    .B(1'h1),
    .CI(_1454_[6]),
    .CO(_1455_[6]),
    .S(_1456_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6981_ (
    .A(count[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1457_[1]),
    .S(_1459_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6982_ (
    .A(count[10]),
    .B(1'h1),
    .CI(_1457_[10]),
    .CO(_1457_[11]),
    .S(_1459_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6983_ (
    .A(count[11]),
    .B(1'h1),
    .CI(_1457_[11]),
    .CO(_1457_[12]),
    .S(_1459_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6984_ (
    .A(count[12]),
    .B(1'h1),
    .CI(_1457_[12]),
    .CO(_1457_[13]),
    .S(_1459_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6985_ (
    .A(count[13]),
    .B(1'h1),
    .CI(_1457_[13]),
    .CO(_1457_[14]),
    .S(_1459_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6986_ (
    .A(count[14]),
    .B(1'h1),
    .CI(_1457_[14]),
    .CO(_1457_[15]),
    .S(_1459_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6987_ (
    .A(count[15]),
    .B(1'h1),
    .CI(_1457_[15]),
    .CO(_1457_[16]),
    .S(_1459_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6988_ (
    .A(count[16]),
    .B(1'h1),
    .CI(_1457_[16]),
    .CO(_1457_[17]),
    .S(_1459_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6989_ (
    .A(count[17]),
    .B(1'h1),
    .CI(_1457_[17]),
    .CO(_1457_[18]),
    .S(_1459_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6990_ (
    .A(count[18]),
    .B(1'h1),
    .CI(_1457_[18]),
    .CO(_1457_[19]),
    .S(_1459_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6991_ (
    .A(count[19]),
    .B(1'h1),
    .CI(_1457_[19]),
    .CO(_1458_[19]),
    .S(_1459_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6992_ (
    .A(count[1]),
    .B(1'h1),
    .CI(_1457_[1]),
    .CO(_1457_[2]),
    .S(_1459_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6993_ (
    .A(count[2]),
    .B(1'h1),
    .CI(_1457_[2]),
    .CO(_1457_[3]),
    .S(_1459_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6994_ (
    .A(count[3]),
    .B(1'h1),
    .CI(_1457_[3]),
    .CO(_1457_[4]),
    .S(_1459_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6995_ (
    .A(count[4]),
    .B(1'h1),
    .CI(_1457_[4]),
    .CO(_1457_[5]),
    .S(_1459_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6996_ (
    .A(count[5]),
    .B(1'h1),
    .CI(_1457_[5]),
    .CO(_1457_[6]),
    .S(_1459_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6997_ (
    .A(count[6]),
    .B(1'h1),
    .CI(_1457_[6]),
    .CO(_1457_[7]),
    .S(_1459_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6998_ (
    .A(count[7]),
    .B(1'h1),
    .CI(_1457_[7]),
    .CO(_1457_[8]),
    .S(_1459_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _6999_ (
    .A(count[8]),
    .B(1'h1),
    .CI(_1457_[8]),
    .CO(_1457_[9]),
    .S(_1459_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4697.23-4697.35|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7000_ (
    .A(count[9]),
    .B(1'h1),
    .CI(_1457_[9]),
    .CO(_1457_[10]),
    .S(_1459_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4774.45-4774.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7001_ (
    .A(basesoc_uart_tx_fifo_level0[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1460_[1]),
    .S(_1462_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4774.45-4774.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7002_ (
    .A(basesoc_uart_tx_fifo_level0[1]),
    .B(1'h1),
    .CI(_1460_[1]),
    .CO(_1460_[2]),
    .S(_1462_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4774.45-4774.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7003_ (
    .A(basesoc_uart_tx_fifo_level0[2]),
    .B(1'h1),
    .CI(_1460_[2]),
    .CO(_1460_[3]),
    .S(_1462_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4774.45-4774.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7004_ (
    .A(basesoc_uart_tx_fifo_level0[3]),
    .B(1'h1),
    .CI(_1460_[3]),
    .CO(_1460_[4]),
    .S(_1462_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4774.45-4774.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7005_ (
    .A(basesoc_uart_tx_fifo_level0[4]),
    .B(1'h1),
    .CI(_1460_[4]),
    .CO(_1461_[4]),
    .S(_1462_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4796.45-4796.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7006_ (
    .A(basesoc_uart_rx_fifo_level0[0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_1463_[1]),
    .S(_1465_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4796.45-4796.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7007_ (
    .A(basesoc_uart_rx_fifo_level0[1]),
    .B(1'h1),
    .CI(_1463_[1]),
    .CO(_1463_[2]),
    .S(_1465_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4796.45-4796.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7008_ (
    .A(basesoc_uart_rx_fifo_level0[2]),
    .B(1'h1),
    .CI(_1463_[2]),
    .CO(_1463_[3]),
    .S(_1465_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4796.45-4796.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7009_ (
    .A(basesoc_uart_rx_fifo_level0[3]),
    .B(1'h1),
    .CI(_1463_[3]),
    .CO(_1463_[4]),
    .S(_1465_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4796.45-4796.79|/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _7010_ (
    .A(basesoc_uart_rx_fifo_level0[4]),
    .B(1'h1),
    .CI(_1463_[4]),
    .CO(_1464_[4]),
    .S(_1465_[4])
  );
  CC_BUFG _7011_ (
    .I(_1466_),
    .O(\UART.CLK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7012_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n103_o ),
    .EN(_0028_),
    .Q(_2634_[1]),
    .SR(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7013_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n103_o ),
    .EN(_0027_),
    .Q(_2161_[1]),
    .SR(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) _7014_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n103_o ),
    .EN(_0028_),
    .Q(_2634_[0]),
    .SR(_0073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) _7015_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n103_o ),
    .EN(_0027_),
    .Q(_2161_[0]),
    .SR(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:48.4-48.51" *)
  CC_DLT #(
    .G_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7016_ (
    .D(1'h1),
    .G(_0073_),
    .Q(_2634_[2]),
    .SR(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:48.4-48.51" *)
  CC_DLT #(
    .G_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7017_ (
    .D(1'h1),
    .G(_0074_),
    .Q(_2161_[2]),
    .SR(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7018_ (
    .CLK(\UART.CLK ),
    .D(_0077_),
    .EN(1'h1),
    .Q(csr_bankarray_interface9_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7019_ (
    .CLK(\UART.CLK ),
    .D(_0078_),
    .EN(1'h1),
    .Q(csr_bankarray_interface25_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7020_ (
    .CLK(\UART.CLK ),
    .D(_0079_),
    .EN(1'h1),
    .Q(csr_bankarray_interface25_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7021_ (
    .CLK(\UART.CLK ),
    .D(_0080_),
    .EN(1'h1),
    .Q(csr_bankarray_interface25_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7022_ (
    .CLK(\UART.CLK ),
    .D(_0081_),
    .EN(1'h1),
    .Q(csr_bankarray_interface25_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7023_ (
    .CLK(\UART.CLK ),
    .D(_0082_),
    .EN(1'h1),
    .Q(csr_bankarray_interface24_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7024_ (
    .CLK(\UART.CLK ),
    .D(_0083_),
    .EN(1'h1),
    .Q(csr_bankarray_interface23_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7025_ (
    .CLK(\UART.CLK ),
    .D(_0084_),
    .EN(1'h1),
    .Q(csr_bankarray_interface22_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7026_ (
    .CLK(\UART.CLK ),
    .D(_0085_),
    .EN(1'h1),
    .Q(csr_bankarray_interface10_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7027_ (
    .CLK(\UART.CLK ),
    .D(basesoc_basesoc_adr[13]),
    .EN(1'h1),
    .Q(_1968_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7028_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_tx_fifo_produce[0]),
    .EN(1'h1),
    .Q(_1494_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7029_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_tx_fifo_produce[1]),
    .EN(1'h1),
    .Q(_1494_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7030_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_tx_fifo_produce[2]),
    .EN(1'h1),
    .Q(_1494_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7031_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_tx_fifo_produce[3]),
    .EN(1'h1),
    .Q(_1494_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7032_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_tx_fifo_wrport_we),
    .EN(1'h1),
    .Q(_1496_),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7033_ (
    .CLK(\UART.CLK ),
    .D(_0086_),
    .EN(_0036_),
    .Q(\spi_master.n144_q [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7034_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rx_fifo_produce[0]),
    .EN(1'h1),
    .Q(_1495_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7035_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rx_fifo_produce[1]),
    .EN(1'h1),
    .Q(_1495_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7036_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rx_fifo_produce[2]),
    .EN(1'h1),
    .Q(_1495_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7037_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rx_fifo_produce[3]),
    .EN(1'h1),
    .Q(_1495_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7038_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rx_fifo_wrport_we),
    .EN(1'h1),
    .Q(_1497_),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7039_ (
    .CLK(\UART.CLK ),
    .D(_0087_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7040_ (
    .CLK(\UART.CLK ),
    .D(_0088_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7041_ (
    .CLK(\UART.CLK ),
    .D(_0089_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7042_ (
    .CLK(\UART.CLK ),
    .D(_0090_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7043_ (
    .CLK(\UART.CLK ),
    .D(_0091_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7044_ (
    .CLK(\UART.CLK ),
    .D(_0092_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7045_ (
    .CLK(\UART.CLK ),
    .D(_0093_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7046_ (
    .CLK(\UART.CLK ),
    .D(_0094_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7047_ (
    .CLK(\UART.CLK ),
    .D(_0095_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7048_ (
    .CLK(\UART.CLK ),
    .D(_0096_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7049_ (
    .CLK(\UART.CLK ),
    .D(_0097_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7050_ (
    .CLK(\UART.CLK ),
    .D(_0098_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7051_ (
    .CLK(\UART.CLK ),
    .D(_0099_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7052_ (
    .CLK(\UART.CLK ),
    .D(_0100_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7053_ (
    .CLK(\UART.CLK ),
    .D(_0101_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7054_ (
    .CLK(\UART.CLK ),
    .D(_0102_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7055_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[0]),
    .EN(_1319_),
    .Q(\storage_3[2] [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7056_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[1]),
    .EN(_1319_),
    .Q(\storage_3[2] [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7057_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[2]),
    .EN(_1319_),
    .Q(\storage_3[2] [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7058_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[3]),
    .EN(_1319_),
    .Q(\storage_3[2] [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7059_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[4]),
    .EN(_1319_),
    .Q(\storage_3[2] [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7060_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[5]),
    .EN(_1319_),
    .Q(\storage_3[2] [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7061_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[6]),
    .EN(_1319_),
    .Q(\storage_3[2] [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7062_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[7]),
    .EN(_1319_),
    .Q(\storage_3[2] [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7063_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_last),
    .EN(_1319_),
    .Q(\storage_3[2] [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7064_ (
    .CLK(\UART.CLK ),
    .D(_0015_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.n112_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7065_ (
    .CLK(\UART.CLK ),
    .D(_0016_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.n135_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7066_ (
    .CLK(\UART.CLK ),
    .D(_0017_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.n125_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7067_ (
    .CLK(\UART.CLK ),
    .D(_0018_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.n117_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7068_ (
    .CLK(\UART.CLK ),
    .D(_0004_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.n130_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7069_ (
    .CLK(\UART.CLK ),
    .D(\UART.DOUT [1]),
    .EN(\UART.uart_rx_i.n58_o ),
    .Q(\UART.DOUT [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7070_ (
    .CLK(\UART.CLK ),
    .D(\UART.DOUT [2]),
    .EN(\UART.uart_rx_i.n58_o ),
    .Q(\UART.DOUT [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7071_ (
    .CLK(\UART.CLK ),
    .D(\UART.DOUT [3]),
    .EN(\UART.uart_rx_i.n58_o ),
    .Q(\UART.DOUT [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7072_ (
    .CLK(\UART.CLK ),
    .D(\UART.DOUT [4]),
    .EN(\UART.uart_rx_i.n58_o ),
    .Q(\UART.DOUT [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7073_ (
    .CLK(\UART.CLK ),
    .D(\UART.DOUT [5]),
    .EN(\UART.uart_rx_i.n58_o ),
    .Q(\UART.DOUT [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7074_ (
    .CLK(\UART.CLK ),
    .D(\UART.DOUT [6]),
    .EN(\UART.uart_rx_i.n58_o ),
    .Q(\UART.DOUT [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7075_ (
    .CLK(\UART.CLK ),
    .D(\UART.DOUT [7]),
    .EN(\UART.uart_rx_i.n58_o ),
    .Q(\UART.DOUT [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7076_ (
    .CLK(\UART.CLK ),
    .D(\UART.n15_o ),
    .EN(\UART.uart_rx_i.n58_o ),
    .Q(\UART.DOUT [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:322.3-323.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7077_ (
    .CLK(\UART.CLK ),
    .D(_0103_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n296_q [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:322.3-323.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7078_ (
    .CLK(\UART.CLK ),
    .D(_0104_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n296_q [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:322.3-323.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7079_ (
    .CLK(\UART.CLK ),
    .D(_0105_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n311_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:41.3-42.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7080_ (
    .CLK(\UART.CLK ),
    .D(_0106_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:41.3-42.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7081_ (
    .CLK(\UART.CLK ),
    .D(_0107_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:41.3-42.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7082_ (
    .CLK(\UART.CLK ),
    .D(_0108_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:41.3-42.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7083_ (
    .CLK(\UART.CLK ),
    .D(_0109_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:44.3-45.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7084_ (
    .CLK(\UART.CLK ),
    .D(\UART.uart_tx_i.tx_clk_divider_i.n360_o ),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.tx_clk_divider_i.div_mark ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:584.3-585.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7085_ (
    .CLK(\UART.CLK ),
    .D(_0110_),
    .EN(1'h1),
    .Q(\UART.DOUT_VLD ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:578.3-579.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7086_ (
    .CLK(\UART.CLK ),
    .D(_0111_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.n163_q [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:578.3-579.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7087_ (
    .CLK(\UART.CLK ),
    .D(_0112_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.n163_q [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:578.3-579.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7088_ (
    .CLK(\UART.CLK ),
    .D(_0113_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.n163_q [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:587.3-588.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7089_ (
    .CLK(\UART.CLK ),
    .D(_0114_),
    .EN(1'h1),
    .Q(\UART.FRAME_ERROR ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:634.3-635.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7090_ (
    .CLK(\UART.CLK ),
    .D(_0115_),
    .EN(1'h1),
    .Q(\UART.os_clk_divider_ias.clk_div_cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:634.3-635.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7091_ (
    .CLK(\UART.CLK ),
    .D(_0116_),
    .EN(1'h1),
    .Q(\UART.os_clk_divider_ias.clk_div_cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:634.3-635.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7092_ (
    .CLK(\UART.CLK ),
    .D(_0117_),
    .EN(1'h1),
    .Q(\UART.os_clk_divider_ias.clk_div_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:634.3-635.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7093_ (
    .CLK(\UART.CLK ),
    .D(_0118_),
    .EN(1'h1),
    .Q(\UART.os_clk_divider_ias.clk_div_cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:88.3-89.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7094_ (
    .CLK(\UART.CLK ),
    .D(_0119_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:88.3-89.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7095_ (
    .CLK(\UART.CLK ),
    .D(_0120_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:88.3-89.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7096_ (
    .CLK(\UART.CLK ),
    .D(_0121_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:88.3-89.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7097_ (
    .CLK(\UART.CLK ),
    .D(_0122_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:91.3-92.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7098_ (
    .CLK(\UART.CLK ),
    .D(\UART.uart_rx_i.rx_clk_divider_i.n334_o ),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.rx_clk_divider_i.div_mark ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:637.3-638.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7099_ (
    .CLK(\UART.CLK ),
    .D(\UART.os_clk_divider_ias.clk_div_cnt_mark ),
    .EN(1'h1),
    .Q(\UART.os_clk_divider_ias.div_mark ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:720.3-721.20|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7100_ (
    .CLK(\UART.CLK ),
    .D(\UART.n11_o ),
    .EN(1'h1),
    .Q(\UART.n22_q ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:723.3-724.30|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7101_ (
    .CLK(\UART.CLK ),
    .D(\UART.n22_q ),
    .EN(1'h1),
    .Q(\UART.n23_q ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7102_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dat_r),
    .EN(_1313_),
    .Q(\storage_2[0] [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7103_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[0]),
    .EN(_1313_),
    .Q(\storage_2[0] [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7104_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[1]),
    .EN(_1313_),
    .Q(\storage_2[0] [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7105_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[2]),
    .EN(_1313_),
    .Q(\storage_2[0] [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7106_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[3]),
    .EN(_1313_),
    .Q(\storage_2[0] [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7107_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[4]),
    .EN(_1313_),
    .Q(\storage_2[0] [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7108_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[5]),
    .EN(_1313_),
    .Q(\storage_2[0] [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7109_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[6]),
    .EN(_1313_),
    .Q(\storage_2[0] [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7110_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[7]),
    .EN(_1313_),
    .Q(\storage_2[0] [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7111_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq_oe),
    .EN(_1313_),
    .Q(\storage_2[0] [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7112_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_rwds),
    .EN(_1313_),
    .Q(\storage_2[0] [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7113_ (
    .CLK(\UART.CLK ),
    .D(core_dat_tx_conv_converter_sink_valid),
    .EN(_1313_),
    .Q(\storage_2[0] [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7114_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_trapCause [3]),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_exceptionCode [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7115_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n101_o [1]),
    .EN(_0032_),
    .Q(\spi_master_1.n144_q [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7116_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n101_o [2]),
    .EN(_0032_),
    .Q(\spi_master_1.n144_q [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7117_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n101_o [3]),
    .EN(_0032_),
    .Q(\spi_master_1.n144_q [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7118_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n101_o [4]),
    .EN(_0032_),
    .Q(\spi_master_1.n144_q [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7119_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n101_o [5]),
    .EN(_0032_),
    .Q(\spi_master_1.n144_q [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7120_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n101_o [6]),
    .EN(_0032_),
    .Q(\spi_master_1.n144_q [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7121_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n101_o [7]),
    .EN(_0032_),
    .Q(\spi_master_1.n60_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7122_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n101_o [1]),
    .EN(_0036_),
    .Q(\spi_master.n144_q [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7123_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n101_o [2]),
    .EN(_0036_),
    .Q(\spi_master.n144_q [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7124_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n101_o [3]),
    .EN(_0036_),
    .Q(\spi_master.n144_q [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7125_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n101_o [4]),
    .EN(_0036_),
    .Q(\spi_master.n144_q [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7126_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n101_o [5]),
    .EN(_0036_),
    .Q(\spi_master.n144_q [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7127_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n101_o [6]),
    .EN(_0036_),
    .Q(\spi_master.n144_q [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7128_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n101_o [7]),
    .EN(_0036_),
    .Q(\spi_master.n60_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7129_ (
    .CLK(\UART.CLK ),
    .D(csr_bankarray_csrbank10_out0_r),
    .EN(1'h1),
    .Q(_1492_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7130_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rxtx_r[1]),
    .EN(1'h1),
    .Q(_1492_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7131_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rxtx_r[2]),
    .EN(1'h1),
    .Q(_1492_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7132_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rxtx_r[3]),
    .EN(1'h1),
    .Q(_1492_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7133_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rxtx_r[4]),
    .EN(1'h1),
    .Q(_1492_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7134_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rxtx_r[5]),
    .EN(1'h1),
    .Q(_1492_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7135_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rxtx_r[6]),
    .EN(1'h1),
    .Q(_1492_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7136_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_rxtx_r[7]),
    .EN(1'h1),
    .Q(_1492_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7137_ (
    .CLK(\UART.CLK ),
    .D(_0123_),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_exceptionCode [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7138_ (
    .CLK(\UART.CLK ),
    .D(_0124_),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_exceptionCode [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7139_ (
    .CLK(\UART.CLK ),
    .D(_0125_),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_exceptionCode [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7140_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[0]),
    .EN(_1317_),
    .Q(\storage_3[0] [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7141_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[1]),
    .EN(_1317_),
    .Q(\storage_3[0] [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7142_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[2]),
    .EN(_1317_),
    .Q(\storage_3[0] [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7143_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[3]),
    .EN(_1317_),
    .Q(\storage_3[0] [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7144_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[4]),
    .EN(_1317_),
    .Q(\storage_3[0] [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7145_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[5]),
    .EN(_1317_),
    .Q(\storage_3[0] [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7146_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[6]),
    .EN(_1317_),
    .Q(\storage_3[0] [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7147_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[7]),
    .EN(_1317_),
    .Q(\storage_3[0] [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7148_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_last),
    .EN(_1317_),
    .Q(\storage_3[0] [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7149_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[0]),
    .EN(_1318_),
    .Q(\storage_3[1] [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7150_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[1]),
    .EN(_1318_),
    .Q(\storage_3[1] [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7151_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[2]),
    .EN(_1318_),
    .Q(\storage_3[1] [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7152_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[3]),
    .EN(_1318_),
    .Q(\storage_3[1] [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7153_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[4]),
    .EN(_1318_),
    .Q(\storage_3[1] [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7154_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[5]),
    .EN(_1318_),
    .Q(\storage_3[1] [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7155_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[6]),
    .EN(_1318_),
    .Q(\storage_3[1] [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7156_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[7]),
    .EN(_1318_),
    .Q(\storage_3[1] [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7157_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_last),
    .EN(_1318_),
    .Q(\storage_3[1] [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7158_ (
    .CLK(\UART.CLK ),
    .D(_0126_),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7159_ (
    .CLK(\UART.CLK ),
    .D(_1668_[3]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7160_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [15]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7161_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [16]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7162_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [17]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7163_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [18]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7164_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [19]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7165_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [20]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7166_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [21]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7167_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [22]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7168_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [23]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7169_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_INSTRUCTION_ANTICIPATED [24]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7170_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[0]),
    .EN(_1320_),
    .Q(\storage_3[3] [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7171_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[1]),
    .EN(_1320_),
    .Q(\storage_3[3] [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7172_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[2]),
    .EN(_1320_),
    .Q(\storage_3[3] [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7173_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[3]),
    .EN(_1320_),
    .Q(\storage_3[3] [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7174_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[4]),
    .EN(_1320_),
    .Q(\storage_3[3] [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7175_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[5]),
    .EN(_1320_),
    .Q(\storage_3[3] [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7176_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[6]),
    .EN(_1320_),
    .Q(\storage_3[3] [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7177_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_payload_dq[7]),
    .EN(_1320_),
    .Q(\storage_3[3] [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7178_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_source_last),
    .EN(_1320_),
    .Q(\storage_3[3] [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:309.3-310.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7179_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n93_o ),
    .EN(_2210_[1]),
    .Q(\spi_master_1.n132_q ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7180_ (
    .CLK(\UART.CLK ),
    .D(basesoc_basesoc_adr[10]),
    .EN(1'h1),
    .Q(_1499_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7181_ (
    .CLK(\UART.CLK ),
    .D(basesoc_basesoc_adr[11]),
    .EN(1'h1),
    .Q(_1499_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7182_ (
    .CLK(\UART.CLK ),
    .D(basesoc_basesoc_adr[12]),
    .EN(1'h1),
    .Q(_1966_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7183_ (
    .CLK(\UART.CLK ),
    .D(_0127_),
    .EN(1'h1),
    .Q(_2422_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7184_ (
    .CLK(\UART.CLK ),
    .D(_0128_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7185_ (
    .CLK(\UART.CLK ),
    .D(_0129_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7186_ (
    .CLK(\UART.CLK ),
    .D(_0130_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7187_ (
    .CLK(\UART.CLK ),
    .D(_0131_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7188_ (
    .CLK(\UART.CLK ),
    .D(_0132_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7189_ (
    .CLK(\UART.CLK ),
    .D(_0133_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7190_ (
    .CLK(\UART.CLK ),
    .D(_0134_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7191_ (
    .CLK(\UART.CLK ),
    .D(_0135_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7192_ (
    .CLK(\UART.CLK ),
    .D(_0136_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7193_ (
    .CLK(\UART.CLK ),
    .D(_0137_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7194_ (
    .CLK(\UART.CLK ),
    .D(_0138_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7195_ (
    .CLK(\UART.CLK ),
    .D(_0139_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7196_ (
    .CLK(\UART.CLK ),
    .D(_0140_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7197_ (
    .CLK(\UART.CLK ),
    .D(_0141_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7198_ (
    .CLK(\UART.CLK ),
    .D(_0142_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7199_ (
    .CLK(\UART.CLK ),
    .D(_0143_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7200_ (
    .CLK(\UART.CLK ),
    .D(_0144_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7201_ (
    .CLK(\UART.CLK ),
    .D(_0145_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7202_ (
    .CLK(\UART.CLK ),
    .D(_0146_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7203_ (
    .CLK(\UART.CLK ),
    .D(_0147_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7204_ (
    .CLK(\UART.CLK ),
    .D(_0148_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7205_ (
    .CLK(\UART.CLK ),
    .D(_0149_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7206_ (
    .CLK(\UART.CLK ),
    .D(_0150_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7207_ (
    .CLK(\UART.CLK ),
    .D(_0151_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7208_ (
    .CLK(\UART.CLK ),
    .D(_0152_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7209_ (
    .CLK(\UART.CLK ),
    .D(_0153_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7210_ (
    .CLK(\UART.CLK ),
    .D(_0154_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7211_ (
    .CLK(\UART.CLK ),
    .D(_0155_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7212_ (
    .CLK(\UART.CLK ),
    .D(_0156_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7213_ (
    .CLK(\UART.CLK ),
    .D(_0157_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7214_ (
    .CLK(\UART.CLK ),
    .D(_0158_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7215_ (
    .CLK(\UART.CLK ),
    .D(_0159_),
    .EN(1'h1),
    .Q(basesoc_bus_errors[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7216_ (
    .CLK(\UART.CLK ),
    .D(_0160_),
    .EN(1'h1),
    .Q(basesoc_basesoc_ram_bus_ack),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7217_ (
    .CLK(\UART.CLK ),
    .D(_0161_),
    .EN(1'h1),
    .Q(basesoc_ram_bus_ram_bus_ack),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7218_ (
    .CLK(\UART.CLK ),
    .D(_0162_),
    .EN(1'h1),
    .Q(basesoc_reset_storage[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7219_ (
    .CLK(\UART.CLK ),
    .D(_0163_),
    .EN(1'h1),
    .Q(basesoc_cpu_rst),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7220_ (
    .CLK(\UART.CLK ),
    .D(_0164_),
    .EN(basesoc_rx_count_builder_rs232phyrx_next_value_ce0),
    .Q(basesoc_rx_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7221_ (
    .CLK(\UART.CLK ),
    .D(_0165_),
    .EN(basesoc_rx_count_builder_rs232phyrx_next_value_ce0),
    .Q(basesoc_rx_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7222_ (
    .CLK(\UART.CLK ),
    .D(_0166_),
    .EN(basesoc_rx_count_builder_rs232phyrx_next_value_ce0),
    .Q(basesoc_rx_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7223_ (
    .CLK(\UART.CLK ),
    .D(_0167_),
    .EN(basesoc_rx_count_builder_rs232phyrx_next_value_ce0),
    .Q(basesoc_rx_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7224_ (
    .CLK(\UART.CLK ),
    .D(_0168_),
    .EN(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .Q(basesoc_rx_data[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7225_ (
    .CLK(\UART.CLK ),
    .D(_0169_),
    .EN(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .Q(basesoc_rx_data[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7226_ (
    .CLK(\UART.CLK ),
    .D(_0170_),
    .EN(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .Q(basesoc_rx_data[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7227_ (
    .CLK(\UART.CLK ),
    .D(_0171_),
    .EN(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .Q(basesoc_rx_data[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7228_ (
    .CLK(\UART.CLK ),
    .D(_0172_),
    .EN(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .Q(basesoc_rx_data[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7229_ (
    .CLK(\UART.CLK ),
    .D(_0173_),
    .EN(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .Q(basesoc_rx_data[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7230_ (
    .CLK(\UART.CLK ),
    .D(_0174_),
    .EN(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .Q(basesoc_rx_data[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7231_ (
    .CLK(\UART.CLK ),
    .D(_1880_[1]),
    .EN(basesoc_rx_data_builder_rs232phyrx_next_value_ce1),
    .Q(basesoc_rx_data[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7232_ (
    .CLK(\UART.CLK ),
    .D(_0175_),
    .EN(1'h1),
    .Q(basesoc_reset_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7233_ (
    .CLK(\UART.CLK ),
    .D(_0176_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7234_ (
    .CLK(\UART.CLK ),
    .D(_0177_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7235_ (
    .CLK(\UART.CLK ),
    .D(_0178_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7236_ (
    .CLK(\UART.CLK ),
    .D(_0179_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7237_ (
    .CLK(\UART.CLK ),
    .D(_0180_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7238_ (
    .CLK(\UART.CLK ),
    .D(_0181_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7239_ (
    .CLK(\UART.CLK ),
    .D(_0182_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7240_ (
    .CLK(\UART.CLK ),
    .D(_0183_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7241_ (
    .CLK(\UART.CLK ),
    .D(_0184_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7242_ (
    .CLK(\UART.CLK ),
    .D(_0185_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7243_ (
    .CLK(\UART.CLK ),
    .D(_0186_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7244_ (
    .CLK(\UART.CLK ),
    .D(_0187_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7245_ (
    .CLK(\UART.CLK ),
    .D(_0188_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7246_ (
    .CLK(\UART.CLK ),
    .D(_0189_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7247_ (
    .CLK(\UART.CLK ),
    .D(_0190_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7248_ (
    .CLK(\UART.CLK ),
    .D(_0191_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7249_ (
    .CLK(\UART.CLK ),
    .D(_0192_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7250_ (
    .CLK(\UART.CLK ),
    .D(_0193_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7251_ (
    .CLK(\UART.CLK ),
    .D(_0194_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7252_ (
    .CLK(\UART.CLK ),
    .D(_0195_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7253_ (
    .CLK(\UART.CLK ),
    .D(_0196_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7254_ (
    .CLK(\UART.CLK ),
    .D(_0197_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7255_ (
    .CLK(\UART.CLK ),
    .D(_0198_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7256_ (
    .CLK(\UART.CLK ),
    .D(_0199_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7257_ (
    .CLK(\UART.CLK ),
    .D(_0200_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7258_ (
    .CLK(\UART.CLK ),
    .D(_0201_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7259_ (
    .CLK(\UART.CLK ),
    .D(_0202_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7260_ (
    .CLK(\UART.CLK ),
    .D(_0203_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7261_ (
    .CLK(\UART.CLK ),
    .D(_0204_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7262_ (
    .CLK(\UART.CLK ),
    .D(_0205_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7263_ (
    .CLK(\UART.CLK ),
    .D(_0206_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7264_ (
    .CLK(\UART.CLK ),
    .D(_0207_),
    .EN(1'h1),
    .Q(basesoc_rx_phase[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7265_ (
    .CLK(\UART.CLK ),
    .D(_0208_),
    .EN(1'h1),
    .Q(basesoc_rx_rx_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7266_ (
    .CLK(\UART.CLK ),
    .D(_0209_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7267_ (
    .CLK(\UART.CLK ),
    .D(_0210_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7268_ (
    .CLK(\UART.CLK ),
    .D(_0211_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7269_ (
    .CLK(\UART.CLK ),
    .D(_0212_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7270_ (
    .CLK(\UART.CLK ),
    .D(_0213_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7271_ (
    .CLK(\UART.CLK ),
    .D(_0214_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7272_ (
    .CLK(\UART.CLK ),
    .D(_0215_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7273_ (
    .CLK(\UART.CLK ),
    .D(_0216_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7274_ (
    .CLK(\UART.CLK ),
    .D(_0217_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7275_ (
    .CLK(\UART.CLK ),
    .D(_0218_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7276_ (
    .CLK(\UART.CLK ),
    .D(_0219_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7277_ (
    .CLK(\UART.CLK ),
    .D(_0220_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7278_ (
    .CLK(\UART.CLK ),
    .D(_0221_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7279_ (
    .CLK(\UART.CLK ),
    .D(_0222_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7280_ (
    .CLK(\UART.CLK ),
    .D(_0223_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7281_ (
    .CLK(\UART.CLK ),
    .D(_0224_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7282_ (
    .CLK(\UART.CLK ),
    .D(_0225_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7283_ (
    .CLK(\UART.CLK ),
    .D(_0226_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7284_ (
    .CLK(\UART.CLK ),
    .D(_0227_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7285_ (
    .CLK(\UART.CLK ),
    .D(_0228_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7286_ (
    .CLK(\UART.CLK ),
    .D(_0229_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7287_ (
    .CLK(\UART.CLK ),
    .D(_0230_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7288_ (
    .CLK(\UART.CLK ),
    .D(_0231_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7289_ (
    .CLK(\UART.CLK ),
    .D(_0232_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7290_ (
    .CLK(\UART.CLK ),
    .D(_0233_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7291_ (
    .CLK(\UART.CLK ),
    .D(_0234_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7292_ (
    .CLK(\UART.CLK ),
    .D(_0235_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7293_ (
    .CLK(\UART.CLK ),
    .D(_0236_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7294_ (
    .CLK(\UART.CLK ),
    .D(_0237_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7295_ (
    .CLK(\UART.CLK ),
    .D(_0238_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7296_ (
    .CLK(\UART.CLK ),
    .D(_0239_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7297_ (
    .CLK(\UART.CLK ),
    .D(_0240_),
    .EN(1'h1),
    .Q(basesoc_scratch_storage[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7298_ (
    .CLK(\UART.CLK ),
    .D(_0241_),
    .EN(1'h1),
    .Q(basesoc_timer_en_storage),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7299_ (
    .CLK(\UART.CLK ),
    .D(_0242_),
    .EN(1'h1),
    .Q(basesoc_timer_enable_storage),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7300_ (
    .CLK(\UART.CLK ),
    .D(_0243_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7301_ (
    .CLK(\UART.CLK ),
    .D(_0244_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7302_ (
    .CLK(\UART.CLK ),
    .D(_0245_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7303_ (
    .CLK(\UART.CLK ),
    .D(_0246_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7304_ (
    .CLK(\UART.CLK ),
    .D(_0247_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7305_ (
    .CLK(\UART.CLK ),
    .D(_0248_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7306_ (
    .CLK(\UART.CLK ),
    .D(_0249_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7307_ (
    .CLK(\UART.CLK ),
    .D(_0250_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7308_ (
    .CLK(\UART.CLK ),
    .D(_0251_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7309_ (
    .CLK(\UART.CLK ),
    .D(_0252_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7310_ (
    .CLK(\UART.CLK ),
    .D(_0253_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7311_ (
    .CLK(\UART.CLK ),
    .D(_0254_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7312_ (
    .CLK(\UART.CLK ),
    .D(_0255_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7313_ (
    .CLK(\UART.CLK ),
    .D(_0256_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7314_ (
    .CLK(\UART.CLK ),
    .D(_0257_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7315_ (
    .CLK(\UART.CLK ),
    .D(_0258_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7316_ (
    .CLK(\UART.CLK ),
    .D(_0259_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7317_ (
    .CLK(\UART.CLK ),
    .D(_0260_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7318_ (
    .CLK(\UART.CLK ),
    .D(_0261_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7319_ (
    .CLK(\UART.CLK ),
    .D(_0262_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7320_ (
    .CLK(\UART.CLK ),
    .D(_0263_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7321_ (
    .CLK(\UART.CLK ),
    .D(_0264_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7322_ (
    .CLK(\UART.CLK ),
    .D(_0265_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7323_ (
    .CLK(\UART.CLK ),
    .D(_0266_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7324_ (
    .CLK(\UART.CLK ),
    .D(_0267_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7325_ (
    .CLK(\UART.CLK ),
    .D(_0268_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7326_ (
    .CLK(\UART.CLK ),
    .D(_0269_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7327_ (
    .CLK(\UART.CLK ),
    .D(_0270_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7328_ (
    .CLK(\UART.CLK ),
    .D(_0271_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7329_ (
    .CLK(\UART.CLK ),
    .D(_0272_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7330_ (
    .CLK(\UART.CLK ),
    .D(_0273_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7331_ (
    .CLK(\UART.CLK ),
    .D(_0274_),
    .EN(1'h1),
    .Q(basesoc_timer_load_storage[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7332_ (
    .CLK(\UART.CLK ),
    .D(_0275_),
    .EN(1'h1),
    .Q(basesoc_timer_pending_r),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7333_ (
    .CLK(\UART.CLK ),
    .D(_0276_),
    .EN(1'h1),
    .Q(basesoc_rx_tick),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7334_ (
    .CLK(\UART.CLK ),
    .D(_0277_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7335_ (
    .CLK(\UART.CLK ),
    .D(_0278_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7336_ (
    .CLK(\UART.CLK ),
    .D(_0279_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7337_ (
    .CLK(\UART.CLK ),
    .D(_0280_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7338_ (
    .CLK(\UART.CLK ),
    .D(_0281_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7339_ (
    .CLK(\UART.CLK ),
    .D(_0282_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7340_ (
    .CLK(\UART.CLK ),
    .D(_0283_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7341_ (
    .CLK(\UART.CLK ),
    .D(_0284_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7342_ (
    .CLK(\UART.CLK ),
    .D(_0285_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7343_ (
    .CLK(\UART.CLK ),
    .D(_0286_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7344_ (
    .CLK(\UART.CLK ),
    .D(_0287_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7345_ (
    .CLK(\UART.CLK ),
    .D(_0288_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7346_ (
    .CLK(\UART.CLK ),
    .D(_0289_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7347_ (
    .CLK(\UART.CLK ),
    .D(_0290_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7348_ (
    .CLK(\UART.CLK ),
    .D(_0291_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7349_ (
    .CLK(\UART.CLK ),
    .D(_0292_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7350_ (
    .CLK(\UART.CLK ),
    .D(_0293_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7351_ (
    .CLK(\UART.CLK ),
    .D(_0294_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7352_ (
    .CLK(\UART.CLK ),
    .D(_0295_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7353_ (
    .CLK(\UART.CLK ),
    .D(_0296_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7354_ (
    .CLK(\UART.CLK ),
    .D(_0297_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7355_ (
    .CLK(\UART.CLK ),
    .D(_0298_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7356_ (
    .CLK(\UART.CLK ),
    .D(_0299_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7357_ (
    .CLK(\UART.CLK ),
    .D(_0300_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7358_ (
    .CLK(\UART.CLK ),
    .D(_0301_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7359_ (
    .CLK(\UART.CLK ),
    .D(_0302_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7360_ (
    .CLK(\UART.CLK ),
    .D(_0303_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7361_ (
    .CLK(\UART.CLK ),
    .D(_0304_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7362_ (
    .CLK(\UART.CLK ),
    .D(_0305_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7363_ (
    .CLK(\UART.CLK ),
    .D(_0306_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7364_ (
    .CLK(\UART.CLK ),
    .D(_0307_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7365_ (
    .CLK(\UART.CLK ),
    .D(_0308_),
    .EN(1'h1),
    .Q(basesoc_timer_reload_storage[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7366_ (
    .CLK(\UART.CLK ),
    .D(_0309_),
    .EN(1'h1),
    .Q(basesoc_timer_pending_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7367_ (
    .CLK(\UART.CLK ),
    .D(_0310_),
    .EN(1'h1),
    .Q(basesoc_timer_update_value_storage),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7368_ (
    .CLK(\UART.CLK ),
    .D(_0311_),
    .EN(1'h1),
    .Q(basesoc_timer_update_value_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7369_ (
    .CLK(\UART.CLK ),
    .D(_0312_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7370_ (
    .CLK(\UART.CLK ),
    .D(_0313_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7371_ (
    .CLK(\UART.CLK ),
    .D(_0314_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7372_ (
    .CLK(\UART.CLK ),
    .D(_0315_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7373_ (
    .CLK(\UART.CLK ),
    .D(_0316_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7374_ (
    .CLK(\UART.CLK ),
    .D(_0317_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7375_ (
    .CLK(\UART.CLK ),
    .D(_0318_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7376_ (
    .CLK(\UART.CLK ),
    .D(_0319_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7377_ (
    .CLK(\UART.CLK ),
    .D(_0320_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7378_ (
    .CLK(\UART.CLK ),
    .D(_0321_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7379_ (
    .CLK(\UART.CLK ),
    .D(_0322_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7380_ (
    .CLK(\UART.CLK ),
    .D(_0323_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7381_ (
    .CLK(\UART.CLK ),
    .D(_0324_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7382_ (
    .CLK(\UART.CLK ),
    .D(_0325_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7383_ (
    .CLK(\UART.CLK ),
    .D(_0326_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7384_ (
    .CLK(\UART.CLK ),
    .D(_0327_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7385_ (
    .CLK(\UART.CLK ),
    .D(_0328_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7386_ (
    .CLK(\UART.CLK ),
    .D(_0329_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7387_ (
    .CLK(\UART.CLK ),
    .D(_0330_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7388_ (
    .CLK(\UART.CLK ),
    .D(_0331_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7389_ (
    .CLK(\UART.CLK ),
    .D(_0332_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7390_ (
    .CLK(\UART.CLK ),
    .D(_0333_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7391_ (
    .CLK(\UART.CLK ),
    .D(_0334_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7392_ (
    .CLK(\UART.CLK ),
    .D(_0335_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7393_ (
    .CLK(\UART.CLK ),
    .D(_0336_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7394_ (
    .CLK(\UART.CLK ),
    .D(_0337_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7395_ (
    .CLK(\UART.CLK ),
    .D(_0338_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7396_ (
    .CLK(\UART.CLK ),
    .D(_0339_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7397_ (
    .CLK(\UART.CLK ),
    .D(_0340_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7398_ (
    .CLK(\UART.CLK ),
    .D(_0341_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7399_ (
    .CLK(\UART.CLK ),
    .D(_0342_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7400_ (
    .CLK(\UART.CLK ),
    .D(_0343_),
    .EN(1'h1),
    .Q(basesoc_timer_value_status[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7401_ (
    .CLK(\UART.CLK ),
    .D(_0344_),
    .EN(1'h1),
    .Q(basesoc_timer_pending_status),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7402_ (
    .CLK(\UART.CLK ),
    .D(_0345_),
    .EN(1'h1),
    .Q(basesoc_timer_value[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7403_ (
    .CLK(\UART.CLK ),
    .D(_0346_),
    .EN(1'h1),
    .Q(basesoc_timer_value[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7404_ (
    .CLK(\UART.CLK ),
    .D(_0347_),
    .EN(1'h1),
    .Q(basesoc_timer_value[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7405_ (
    .CLK(\UART.CLK ),
    .D(_0348_),
    .EN(1'h1),
    .Q(basesoc_timer_value[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7406_ (
    .CLK(\UART.CLK ),
    .D(_0349_),
    .EN(1'h1),
    .Q(basesoc_timer_value[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7407_ (
    .CLK(\UART.CLK ),
    .D(_0350_),
    .EN(1'h1),
    .Q(basesoc_timer_value[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7408_ (
    .CLK(\UART.CLK ),
    .D(_0351_),
    .EN(1'h1),
    .Q(basesoc_timer_value[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7409_ (
    .CLK(\UART.CLK ),
    .D(_0352_),
    .EN(1'h1),
    .Q(basesoc_timer_value[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7410_ (
    .CLK(\UART.CLK ),
    .D(_0353_),
    .EN(1'h1),
    .Q(basesoc_timer_value[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7411_ (
    .CLK(\UART.CLK ),
    .D(_0354_),
    .EN(1'h1),
    .Q(basesoc_timer_value[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7412_ (
    .CLK(\UART.CLK ),
    .D(_0355_),
    .EN(1'h1),
    .Q(basesoc_timer_value[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7413_ (
    .CLK(\UART.CLK ),
    .D(_0356_),
    .EN(1'h1),
    .Q(basesoc_timer_value[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7414_ (
    .CLK(\UART.CLK ),
    .D(_0357_),
    .EN(1'h1),
    .Q(basesoc_timer_value[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7415_ (
    .CLK(\UART.CLK ),
    .D(_0358_),
    .EN(1'h1),
    .Q(basesoc_timer_value[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7416_ (
    .CLK(\UART.CLK ),
    .D(_0359_),
    .EN(1'h1),
    .Q(basesoc_timer_value[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7417_ (
    .CLK(\UART.CLK ),
    .D(_0360_),
    .EN(1'h1),
    .Q(basesoc_timer_value[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7418_ (
    .CLK(\UART.CLK ),
    .D(_0361_),
    .EN(1'h1),
    .Q(basesoc_timer_value[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7419_ (
    .CLK(\UART.CLK ),
    .D(_0362_),
    .EN(1'h1),
    .Q(basesoc_timer_value[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7420_ (
    .CLK(\UART.CLK ),
    .D(_0363_),
    .EN(1'h1),
    .Q(basesoc_timer_value[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7421_ (
    .CLK(\UART.CLK ),
    .D(_0364_),
    .EN(1'h1),
    .Q(basesoc_timer_value[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7422_ (
    .CLK(\UART.CLK ),
    .D(_0365_),
    .EN(1'h1),
    .Q(basesoc_timer_value[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7423_ (
    .CLK(\UART.CLK ),
    .D(_0366_),
    .EN(1'h1),
    .Q(basesoc_timer_value[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7424_ (
    .CLK(\UART.CLK ),
    .D(_0367_),
    .EN(1'h1),
    .Q(basesoc_timer_value[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7425_ (
    .CLK(\UART.CLK ),
    .D(_0368_),
    .EN(1'h1),
    .Q(basesoc_timer_value[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7426_ (
    .CLK(\UART.CLK ),
    .D(_0369_),
    .EN(1'h1),
    .Q(basesoc_timer_value[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7427_ (
    .CLK(\UART.CLK ),
    .D(_0370_),
    .EN(1'h1),
    .Q(basesoc_timer_value[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7428_ (
    .CLK(\UART.CLK ),
    .D(_0371_),
    .EN(1'h1),
    .Q(basesoc_timer_value[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7429_ (
    .CLK(\UART.CLK ),
    .D(_0372_),
    .EN(1'h1),
    .Q(basesoc_timer_value[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7430_ (
    .CLK(\UART.CLK ),
    .D(_0373_),
    .EN(1'h1),
    .Q(basesoc_timer_value[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7431_ (
    .CLK(\UART.CLK ),
    .D(_0374_),
    .EN(1'h1),
    .Q(basesoc_timer_value[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7432_ (
    .CLK(\UART.CLK ),
    .D(_0375_),
    .EN(1'h1),
    .Q(basesoc_timer_value[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7433_ (
    .CLK(\UART.CLK ),
    .D(_0376_),
    .EN(1'h1),
    .Q(basesoc_timer_value[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7434_ (
    .CLK(\UART.CLK ),
    .D(_0377_),
    .EN(basesoc_tx_count_builder_rs232phytx_next_value_ce0),
    .Q(basesoc_tx_count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7435_ (
    .CLK(\UART.CLK ),
    .D(_0378_),
    .EN(basesoc_tx_count_builder_rs232phytx_next_value_ce0),
    .Q(basesoc_tx_count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7436_ (
    .CLK(\UART.CLK ),
    .D(_0379_),
    .EN(basesoc_tx_count_builder_rs232phytx_next_value_ce0),
    .Q(basesoc_tx_count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7437_ (
    .CLK(\UART.CLK ),
    .D(_0380_),
    .EN(basesoc_tx_count_builder_rs232phytx_next_value_ce0),
    .Q(basesoc_tx_count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7438_ (
    .CLK(\UART.CLK ),
    .D(_0381_),
    .EN(1'h1),
    .Q(basesoc_timer_zero_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7439_ (
    .CLK(\UART.CLK ),
    .D(basesoc_tx_data_builder_rs232phytx_next_value2[0]),
    .EN(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .Q(basesoc_tx_data[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7440_ (
    .CLK(\UART.CLK ),
    .D(basesoc_tx_data_builder_rs232phytx_next_value2[1]),
    .EN(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .Q(basesoc_tx_data[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7441_ (
    .CLK(\UART.CLK ),
    .D(basesoc_tx_data_builder_rs232phytx_next_value2[2]),
    .EN(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .Q(basesoc_tx_data[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7442_ (
    .CLK(\UART.CLK ),
    .D(basesoc_tx_data_builder_rs232phytx_next_value2[3]),
    .EN(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .Q(basesoc_tx_data[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7443_ (
    .CLK(\UART.CLK ),
    .D(basesoc_tx_data_builder_rs232phytx_next_value2[4]),
    .EN(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .Q(basesoc_tx_data[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7444_ (
    .CLK(\UART.CLK ),
    .D(basesoc_tx_data_builder_rs232phytx_next_value2[5]),
    .EN(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .Q(basesoc_tx_data[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7445_ (
    .CLK(\UART.CLK ),
    .D(basesoc_tx_data_builder_rs232phytx_next_value2[6]),
    .EN(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .Q(basesoc_tx_data[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7446_ (
    .CLK(\UART.CLK ),
    .D(basesoc_tx_data_builder_rs232phytx_next_value2[7]),
    .EN(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .Q(basesoc_tx_data[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7447_ (
    .CLK(\UART.CLK ),
    .D(_0382_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7448_ (
    .CLK(\UART.CLK ),
    .D(_0383_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7449_ (
    .CLK(\UART.CLK ),
    .D(_0384_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7450_ (
    .CLK(\UART.CLK ),
    .D(_0385_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7451_ (
    .CLK(\UART.CLK ),
    .D(_0386_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7452_ (
    .CLK(\UART.CLK ),
    .D(_0387_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7453_ (
    .CLK(\UART.CLK ),
    .D(_0388_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7454_ (
    .CLK(\UART.CLK ),
    .D(_0389_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7455_ (
    .CLK(\UART.CLK ),
    .D(_0390_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7456_ (
    .CLK(\UART.CLK ),
    .D(_0391_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7457_ (
    .CLK(\UART.CLK ),
    .D(_0392_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7458_ (
    .CLK(\UART.CLK ),
    .D(_0393_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7459_ (
    .CLK(\UART.CLK ),
    .D(_0394_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7460_ (
    .CLK(\UART.CLK ),
    .D(_0395_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7461_ (
    .CLK(\UART.CLK ),
    .D(_0396_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7462_ (
    .CLK(\UART.CLK ),
    .D(_0397_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7463_ (
    .CLK(\UART.CLK ),
    .D(_0398_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7464_ (
    .CLK(\UART.CLK ),
    .D(_0399_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7465_ (
    .CLK(\UART.CLK ),
    .D(_0400_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7466_ (
    .CLK(\UART.CLK ),
    .D(_0401_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7467_ (
    .CLK(\UART.CLK ),
    .D(_0402_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7468_ (
    .CLK(\UART.CLK ),
    .D(_0403_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7469_ (
    .CLK(\UART.CLK ),
    .D(_0404_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7470_ (
    .CLK(\UART.CLK ),
    .D(_0405_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7471_ (
    .CLK(\UART.CLK ),
    .D(_0406_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7472_ (
    .CLK(\UART.CLK ),
    .D(_0407_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7473_ (
    .CLK(\UART.CLK ),
    .D(_0408_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7474_ (
    .CLK(\UART.CLK ),
    .D(_0409_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7475_ (
    .CLK(\UART.CLK ),
    .D(_0410_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7476_ (
    .CLK(\UART.CLK ),
    .D(_0411_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7477_ (
    .CLK(\UART.CLK ),
    .D(_0412_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7478_ (
    .CLK(\UART.CLK ),
    .D(_0413_),
    .EN(1'h1),
    .Q(basesoc_tx_phase[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7479_ (
    .CLK(\UART.CLK ),
    .D(_0414_),
    .EN(1'h1),
    .Q(basesoc_uart_tx2),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7480_ (
    .CLK(\UART.CLK ),
    .D(_0415_),
    .EN(1'h1),
    .Q(basesoc_uart_rx2),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7481_ (
    .CLK(\UART.CLK ),
    .D(_0416_),
    .EN(1'h1),
    .Q(basesoc_uart_pending_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7482_ (
    .CLK(\UART.CLK ),
    .D(_0417_),
    .EN(1'h1),
    .Q(basesoc_uart_pending_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7483_ (
    .CLK(\UART.CLK ),
    .D(_0418_),
    .EN(1'h1),
    .Q(basesoc_tx_tick),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7484_ (
    .CLK(\UART.CLK ),
    .D(_0419_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_consume[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7485_ (
    .CLK(\UART.CLK ),
    .D(_0420_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_consume[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7486_ (
    .CLK(\UART.CLK ),
    .D(_0421_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_consume[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7487_ (
    .CLK(\UART.CLK ),
    .D(_0422_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_consume[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7488_ (
    .CLK(\UART.CLK ),
    .D(_0423_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_level0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7489_ (
    .CLK(\UART.CLK ),
    .D(_0424_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_level0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7490_ (
    .CLK(\UART.CLK ),
    .D(_0425_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_level0[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7491_ (
    .CLK(\UART.CLK ),
    .D(_0426_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_level0[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7492_ (
    .CLK(\UART.CLK ),
    .D(_0427_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_level0[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7493_ (
    .CLK(\UART.CLK ),
    .D(_0428_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_produce[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7494_ (
    .CLK(\UART.CLK ),
    .D(_0429_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_produce[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7495_ (
    .CLK(\UART.CLK ),
    .D(_0430_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_produce[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7496_ (
    .CLK(\UART.CLK ),
    .D(_0431_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_fifo_produce[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7497_ (
    .CLK(\UART.CLK ),
    .D(_0432_),
    .EN(1'h1),
    .Q(basesoc_uart_rx0),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7498_ (
    .CLK(\UART.CLK ),
    .D(_0433_),
    .EN(1'h1),
    .Q(basesoc_uart_rx1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7499_ (
    .CLK(\UART.CLK ),
    .D(_0434_),
    .EN(1'h1),
    .Q(basesoc_uart_pending_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7500_ (
    .CLK(\UART.CLK ),
    .D(_0435_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_consume[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7501_ (
    .CLK(\UART.CLK ),
    .D(_0436_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_consume[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7502_ (
    .CLK(\UART.CLK ),
    .D(_0437_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_consume[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7503_ (
    .CLK(\UART.CLK ),
    .D(_0438_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_consume[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7504_ (
    .CLK(\UART.CLK ),
    .D(_0439_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_level0[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7505_ (
    .CLK(\UART.CLK ),
    .D(_0440_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_level0[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7506_ (
    .CLK(\UART.CLK ),
    .D(_0441_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_level0[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7507_ (
    .CLK(\UART.CLK ),
    .D(_0442_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_level0[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7508_ (
    .CLK(\UART.CLK ),
    .D(_0443_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_level0[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7509_ (
    .CLK(\UART.CLK ),
    .D(_0444_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_produce[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7510_ (
    .CLK(\UART.CLK ),
    .D(_0445_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_produce[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7511_ (
    .CLK(\UART.CLK ),
    .D(_0446_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_produce[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7512_ (
    .CLK(\UART.CLK ),
    .D(_0447_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_fifo_produce[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7513_ (
    .CLK(\UART.CLK ),
    .D(_0448_),
    .EN(1'h1),
    .Q(basesoc_tx_sink_valid),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7514_ (
    .CLK(\UART.CLK ),
    .D(_0449_),
    .EN(1'h1),
    .Q(basesoc_uart_tx1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7515_ (
    .CLK(\UART.CLK ),
    .D(_0450_),
    .EN(1'h1),
    .Q(basesoc_uart_rx_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7516_ (
    .CLK(\UART.CLK ),
    .D(_0451_),
    .EN(1'h1),
    .Q(clockdomainsrenamer_state[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7517_ (
    .CLK(\UART.CLK ),
    .D(_0452_),
    .EN(1'h1),
    .Q(clockdomainsrenamer_state[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7518_ (
    .CLK(\UART.CLK ),
    .D(_0453_),
    .EN(1'h1),
    .Q(core_burst_r_first),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7519_ (
    .CLK(\UART.CLK ),
    .D(_0454_),
    .EN(1'h1),
    .Q(basesoc_uart_tx_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7520_ (
    .CLK(\UART.CLK ),
    .D(_0455_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7521_ (
    .CLK(\UART.CLK ),
    .D(_0456_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7522_ (
    .CLK(\UART.CLK ),
    .D(_0457_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7523_ (
    .CLK(\UART.CLK ),
    .D(_0458_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7524_ (
    .CLK(\UART.CLK ),
    .D(_0459_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7525_ (
    .CLK(\UART.CLK ),
    .D(_0460_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7526_ (
    .CLK(\UART.CLK ),
    .D(_0461_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7527_ (
    .CLK(\UART.CLK ),
    .D(_0462_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7528_ (
    .CLK(\UART.CLK ),
    .D(_0463_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7529_ (
    .CLK(\UART.CLK ),
    .D(_0464_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7530_ (
    .CLK(\UART.CLK ),
    .D(_0465_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7531_ (
    .CLK(\UART.CLK ),
    .D(_0466_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7532_ (
    .CLK(\UART.CLK ),
    .D(_0467_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7533_ (
    .CLK(\UART.CLK ),
    .D(_0468_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7534_ (
    .CLK(\UART.CLK ),
    .D(_0469_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7535_ (
    .CLK(\UART.CLK ),
    .D(_0470_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7536_ (
    .CLK(\UART.CLK ),
    .D(_0471_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7537_ (
    .CLK(\UART.CLK ),
    .D(_0472_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7538_ (
    .CLK(\UART.CLK ),
    .D(_0473_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7539_ (
    .CLK(\UART.CLK ),
    .D(_0474_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7540_ (
    .CLK(\UART.CLK ),
    .D(_0475_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7541_ (
    .CLK(\UART.CLK ),
    .D(_0476_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7542_ (
    .CLK(\UART.CLK ),
    .D(_0477_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7543_ (
    .CLK(\UART.CLK ),
    .D(_0478_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7544_ (
    .CLK(\UART.CLK ),
    .D(_0479_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7545_ (
    .CLK(\UART.CLK ),
    .D(_0480_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7546_ (
    .CLK(\UART.CLK ),
    .D(_0481_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7547_ (
    .CLK(\UART.CLK ),
    .D(_0482_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7548_ (
    .CLK(\UART.CLK ),
    .D(_0483_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7549_ (
    .CLK(\UART.CLK ),
    .D(_0484_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7550_ (
    .CLK(\UART.CLK ),
    .D(_0485_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7551_ (
    .CLK(\UART.CLK ),
    .D(_0486_),
    .EN(1'h1),
    .Q(core_bus_dat_w1[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7552_ (
    .CLK(\UART.CLK ),
    .D(_0487_),
    .EN(1'h1),
    .Q(core_bus_sel1[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7553_ (
    .CLK(\UART.CLK ),
    .D(_0488_),
    .EN(1'h1),
    .Q(core_bus_sel1[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7554_ (
    .CLK(\UART.CLK ),
    .D(_0489_),
    .EN(1'h1),
    .Q(core_bus_sel1[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7555_ (
    .CLK(\UART.CLK ),
    .D(_0490_),
    .EN(1'h1),
    .Q(core_bus_sel1[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7556_ (
    .CLK(\UART.CLK ),
    .D(_0491_),
    .EN(1'h1),
    .Q(core_bus_we1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7557_ (
    .CLK(\UART.CLK ),
    .D(_0492_),
    .EN(1'h1),
    .Q(core_cmd_tx_conv_converter_mux[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7558_ (
    .CLK(\UART.CLK ),
    .D(_0493_),
    .EN(1'h1),
    .Q(core_cmd_tx_conv_converter_mux[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7559_ (
    .CLK(\UART.CLK ),
    .D(_0494_),
    .EN(1'h1),
    .Q(core_cmd_tx_conv_converter_mux[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7560_ (
    .CLK(\UART.CLK ),
    .D(_0495_),
    .EN(1'h1),
    .Q(core_cycles[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7561_ (
    .CLK(\UART.CLK ),
    .D(_0496_),
    .EN(1'h1),
    .Q(core_cycles[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7562_ (
    .CLK(\UART.CLK ),
    .D(_0497_),
    .EN(1'h1),
    .Q(core_cycles[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7563_ (
    .CLK(\UART.CLK ),
    .D(_0498_),
    .EN(1'h1),
    .Q(core_cycles[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7564_ (
    .CLK(\UART.CLK ),
    .D(_0499_),
    .EN(1'h1),
    .Q(core_cycles[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7565_ (
    .CLK(\UART.CLK ),
    .D(_0500_),
    .EN(1'h1),
    .Q(core_cycles[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7566_ (
    .CLK(\UART.CLK ),
    .D(_0501_),
    .EN(1'h1),
    .Q(core_cycles[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7567_ (
    .CLK(\UART.CLK ),
    .D(_0502_),
    .EN(1'h1),
    .Q(core_cycles[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7568_ (
    .CLK(\UART.CLK ),
    .D(_0503_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_demux[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7569_ (
    .CLK(\UART.CLK ),
    .D(_0504_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_demux[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7570_ (
    .CLK(\UART.CLK ),
    .D(_0505_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7571_ (
    .CLK(\UART.CLK ),
    .D(_0506_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7572_ (
    .CLK(\UART.CLK ),
    .D(_0507_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7573_ (
    .CLK(\UART.CLK ),
    .D(_0508_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7574_ (
    .CLK(\UART.CLK ),
    .D(_0509_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7575_ (
    .CLK(\UART.CLK ),
    .D(_0510_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7576_ (
    .CLK(\UART.CLK ),
    .D(_0511_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7577_ (
    .CLK(\UART.CLK ),
    .D(_0512_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7578_ (
    .CLK(\UART.CLK ),
    .D(_0513_),
    .EN(1'h1),
    .Q(core_dat_tx_conv_converter_mux[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7579_ (
    .CLK(\UART.CLK ),
    .D(_0514_),
    .EN(1'h1),
    .Q(core_dat_tx_conv_converter_mux[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7580_ (
    .CLK(\UART.CLK ),
    .D(_0515_),
    .EN(1'h1),
    .Q(core_latency_x2),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7581_ (
    .CLK(\UART.CLK ),
    .D(_0516_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_demux),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7582_ (
    .CLK(\UART.CLK ),
    .D(_0517_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7583_ (
    .CLK(\UART.CLK ),
    .D(_0518_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7584_ (
    .CLK(\UART.CLK ),
    .D(_0519_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7585_ (
    .CLK(\UART.CLK ),
    .D(_0520_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7586_ (
    .CLK(\UART.CLK ),
    .D(_0521_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7587_ (
    .CLK(\UART.CLK ),
    .D(_0522_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7588_ (
    .CLK(\UART.CLK ),
    .D(_0523_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7589_ (
    .CLK(\UART.CLK ),
    .D(_0524_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_payload_data[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7590_ (
    .CLK(\UART.CLK ),
    .D(_0525_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_valid),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7591_ (
    .CLK(\UART.CLK ),
    .D(_0526_),
    .EN(1'h1),
    .Q(core_reg_tx_conv_converter_last),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7592_ (
    .CLK(\UART.CLK ),
    .D(_0527_),
    .EN(1'h1),
    .Q(core_reg_rx_conv_converter_source_valid),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7593_ (
    .CLK(\UART.CLK ),
    .D(_0528_),
    .EN(1'h1),
    .Q(count[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7594_ (
    .CLK(\UART.CLK ),
    .D(_0529_),
    .EN(1'h1),
    .Q(count[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7595_ (
    .CLK(\UART.CLK ),
    .D(_0530_),
    .EN(1'h1),
    .Q(count[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7596_ (
    .CLK(\UART.CLK ),
    .D(_0531_),
    .EN(1'h1),
    .Q(count[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7597_ (
    .CLK(\UART.CLK ),
    .D(_0532_),
    .EN(1'h1),
    .Q(count[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7598_ (
    .CLK(\UART.CLK ),
    .D(_0533_),
    .EN(1'h1),
    .Q(count[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7599_ (
    .CLK(\UART.CLK ),
    .D(_0534_),
    .EN(1'h1),
    .Q(count[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7600_ (
    .CLK(\UART.CLK ),
    .D(_0535_),
    .EN(1'h1),
    .Q(count[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7601_ (
    .CLK(\UART.CLK ),
    .D(_0536_),
    .EN(1'h1),
    .Q(count[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7602_ (
    .CLK(\UART.CLK ),
    .D(_0537_),
    .EN(1'h1),
    .Q(count[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7603_ (
    .CLK(\UART.CLK ),
    .D(_0538_),
    .EN(1'h1),
    .Q(count[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7604_ (
    .CLK(\UART.CLK ),
    .D(_0539_),
    .EN(1'h1),
    .Q(count[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7605_ (
    .CLK(\UART.CLK ),
    .D(_0540_),
    .EN(1'h1),
    .Q(count[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7606_ (
    .CLK(\UART.CLK ),
    .D(_0541_),
    .EN(1'h1),
    .Q(count[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7607_ (
    .CLK(\UART.CLK ),
    .D(_0542_),
    .EN(1'h1),
    .Q(count[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7608_ (
    .CLK(\UART.CLK ),
    .D(_0543_),
    .EN(1'h1),
    .Q(count[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7609_ (
    .CLK(\UART.CLK ),
    .D(_0544_),
    .EN(1'h1),
    .Q(count[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7610_ (
    .CLK(\UART.CLK ),
    .D(_0545_),
    .EN(1'h1),
    .Q(count[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7611_ (
    .CLK(\UART.CLK ),
    .D(_0546_),
    .EN(1'h1),
    .Q(count[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7612_ (
    .CLK(\UART.CLK ),
    .D(_0547_),
    .EN(1'h1),
    .Q(count[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7613_ (
    .CLK(\UART.CLK ),
    .D(_0548_),
    .EN(1'h1),
    .Q(core_state[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7614_ (
    .CLK(\UART.CLK ),
    .D(_0549_),
    .EN(1'h1),
    .Q(core_state[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7615_ (
    .CLK(\UART.CLK ),
    .D(_0550_),
    .EN(1'h1),
    .Q(core_state[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7616_ (
    .CLK(\UART.CLK ),
    .D(_0551_),
    .EN(1'h1),
    .Q(csr_bankarray_sel_r),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7617_ (
    .CLK(\UART.CLK ),
    .D(_0552_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank1_control0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7618_ (
    .CLK(\UART.CLK ),
    .D(_0553_),
    .EN(1'h1),
    .Q(\spi_master_1.cpol ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7619_ (
    .CLK(\UART.CLK ),
    .D(_0554_),
    .EN(1'h1),
    .Q(\spi_master_1.cpha ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7620_ (
    .CLK(\UART.CLK ),
    .D(_0555_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank1_ss_n0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7621_ (
    .CLK(\UART.CLK ),
    .D(_0556_),
    .EN(1'h1),
    .Q(\spi_master_1.n28_o [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7622_ (
    .CLK(\UART.CLK ),
    .D(_0557_),
    .EN(1'h1),
    .Q(\spi_master_1.n28_o [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7623_ (
    .CLK(\UART.CLK ),
    .D(_0558_),
    .EN(1'h1),
    .Q(\spi_master_1.n28_o [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7624_ (
    .CLK(\UART.CLK ),
    .D(_0559_),
    .EN(1'h1),
    .Q(\spi_master_1.n28_o [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7625_ (
    .CLK(\UART.CLK ),
    .D(_0560_),
    .EN(1'h1),
    .Q(\spi_master_1.n28_o [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7626_ (
    .CLK(\UART.CLK ),
    .D(_0561_),
    .EN(1'h1),
    .Q(\spi_master_1.n28_o [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7627_ (
    .CLK(\UART.CLK ),
    .D(_0562_),
    .EN(1'h1),
    .Q(\spi_master_1.n28_o [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7628_ (
    .CLK(\UART.CLK ),
    .D(_0563_),
    .EN(1'h1),
    .Q(\spi_master_1.n28_o [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7629_ (
    .CLK(\UART.CLK ),
    .D(_0564_),
    .EN(1'h1),
    .Q(fsm_state[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7630_ (
    .CLK(\UART.CLK ),
    .D(_0565_),
    .EN(1'h1),
    .Q(fsm_state[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7631_ (
    .CLK(\UART.CLK ),
    .D(_0566_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank2_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7632_ (
    .CLK(\UART.CLK ),
    .D(_0567_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank2_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7633_ (
    .CLK(\UART.CLK ),
    .D(_0568_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank3_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7634_ (
    .CLK(\UART.CLK ),
    .D(_0569_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank3_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7635_ (
    .CLK(\UART.CLK ),
    .D(_0570_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank4_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7636_ (
    .CLK(\UART.CLK ),
    .D(_0571_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank4_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7637_ (
    .CLK(\UART.CLK ),
    .D(_0572_),
    .EN(1'h1),
    .Q(flash_control_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7638_ (
    .CLK(\UART.CLK ),
    .D(_0573_),
    .EN(1'h1),
    .Q(grant),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7639_ (
    .CLK(\UART.CLK ),
    .D(_0574_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_config0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7640_ (
    .CLK(\UART.CLK ),
    .D(_0575_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_config0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7641_ (
    .CLK(\UART.CLK ),
    .D(_0576_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_config0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7642_ (
    .CLK(\UART.CLK ),
    .D(_0577_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_config0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7643_ (
    .CLK(\UART.CLK ),
    .D(_0578_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_config0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7644_ (
    .CLK(\UART.CLK ),
    .D(_0579_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_config0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7645_ (
    .CLK(\UART.CLK ),
    .D(_0580_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_config0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7646_ (
    .CLK(\UART.CLK ),
    .D(_0581_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_config0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7647_ (
    .CLK(\UART.CLK ),
    .D(_0582_),
    .EN(1'h1),
    .Q(core_latency[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7648_ (
    .CLK(\UART.CLK ),
    .D(_0583_),
    .EN(1'h1),
    .Q(core_latency[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7649_ (
    .CLK(\UART.CLK ),
    .D(_0584_),
    .EN(1'h1),
    .Q(core_latency[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7650_ (
    .CLK(\UART.CLK ),
    .D(_0585_),
    .EN(1'h1),
    .Q(core_latency[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7651_ (
    .CLK(\UART.CLK ),
    .D(_0586_),
    .EN(1'h1),
    .Q(core_latency[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7652_ (
    .CLK(\UART.CLK ),
    .D(_0587_),
    .EN(1'h1),
    .Q(core_latency[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7653_ (
    .CLK(\UART.CLK ),
    .D(_0588_),
    .EN(1'h1),
    .Q(core_latency[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7654_ (
    .CLK(\UART.CLK ),
    .D(_0589_),
    .EN(1'h1),
    .Q(core_latency[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7655_ (
    .CLK(\UART.CLK ),
    .D(_0590_),
    .EN(1'h1),
    .Q(hyperram_config_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7656_ (
    .CLK(\UART.CLK ),
    .D(_0591_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7657_ (
    .CLK(\UART.CLK ),
    .D(_0592_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7658_ (
    .CLK(\UART.CLK ),
    .D(_0593_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7659_ (
    .CLK(\UART.CLK ),
    .D(_0594_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7660_ (
    .CLK(\UART.CLK ),
    .D(_0595_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7661_ (
    .CLK(\UART.CLK ),
    .D(_0596_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7662_ (
    .CLK(\UART.CLK ),
    .D(_0597_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7663_ (
    .CLK(\UART.CLK ),
    .D(_0598_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7664_ (
    .CLK(\UART.CLK ),
    .D(_0599_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7665_ (
    .CLK(\UART.CLK ),
    .D(_0600_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_control0_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7666_ (
    .CLK(\UART.CLK ),
    .D(_0601_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7667_ (
    .CLK(\UART.CLK ),
    .D(_0602_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7668_ (
    .CLK(\UART.CLK ),
    .D(_0603_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7669_ (
    .CLK(\UART.CLK ),
    .D(_0604_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7670_ (
    .CLK(\UART.CLK ),
    .D(_0605_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7671_ (
    .CLK(\UART.CLK ),
    .D(_0606_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7672_ (
    .CLK(\UART.CLK ),
    .D(_0607_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7673_ (
    .CLK(\UART.CLK ),
    .D(_0608_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7674_ (
    .CLK(\UART.CLK ),
    .D(_0609_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7675_ (
    .CLK(\UART.CLK ),
    .D(_0610_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7676_ (
    .CLK(\UART.CLK ),
    .D(_0611_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7677_ (
    .CLK(\UART.CLK ),
    .D(_0612_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7678_ (
    .CLK(\UART.CLK ),
    .D(_0613_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7679_ (
    .CLK(\UART.CLK ),
    .D(_0614_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7680_ (
    .CLK(\UART.CLK ),
    .D(_0615_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7681_ (
    .CLK(\UART.CLK ),
    .D(_0616_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_rdata_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7682_ (
    .CLK(\UART.CLK ),
    .D(_0617_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7683_ (
    .CLK(\UART.CLK ),
    .D(_0618_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7684_ (
    .CLK(\UART.CLK ),
    .D(_0619_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7685_ (
    .CLK(\UART.CLK ),
    .D(_0620_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7686_ (
    .CLK(\UART.CLK ),
    .D(_0621_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7687_ (
    .CLK(\UART.CLK ),
    .D(_0622_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7688_ (
    .CLK(\UART.CLK ),
    .D(_0623_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7689_ (
    .CLK(\UART.CLK ),
    .D(_0624_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7690_ (
    .CLK(\UART.CLK ),
    .D(_0625_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7691_ (
    .CLK(\UART.CLK ),
    .D(_0626_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7692_ (
    .CLK(\UART.CLK ),
    .D(_0627_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7693_ (
    .CLK(\UART.CLK ),
    .D(_0628_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7694_ (
    .CLK(\UART.CLK ),
    .D(_0629_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7695_ (
    .CLK(\UART.CLK ),
    .D(_0630_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7696_ (
    .CLK(\UART.CLK ),
    .D(_0631_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7697_ (
    .CLK(\UART.CLK ),
    .D(_0632_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank5_reg_wdata0_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7698_ (
    .CLK(\UART.CLK ),
    .D(_0633_),
    .EN(1'h1),
    .Q(hyperram_reg_control_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7699_ (
    .CLK(\UART.CLK ),
    .D(_0634_),
    .EN(1'h1),
    .Q(hyperramsdrphy_phase[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7700_ (
    .CLK(\UART.CLK ),
    .D(_0635_),
    .EN(1'h1),
    .Q(hyperramsdrphy_phase[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7701_ (
    .CLK(\UART.CLK ),
    .D(_0636_),
    .EN(1'h1),
    .Q(i2c0_scl_1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7702_ (
    .CLK(\UART.CLK ),
    .D(_0637_),
    .EN(1'h1),
    .Q(i2c0_oe),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7703_ (
    .CLK(\UART.CLK ),
    .D(_0638_),
    .EN(1'h1),
    .Q(i2c0_sda0),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7704_ (
    .CLK(\UART.CLK ),
    .D(_0639_),
    .EN(1'h1),
    .Q(i2c1_scl_1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7705_ (
    .CLK(\UART.CLK ),
    .D(_0640_),
    .EN(1'h1),
    .Q(i2c1_oe),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7706_ (
    .CLK(\UART.CLK ),
    .D(_0641_),
    .EN(1'h1),
    .Q(i2c1_sda0),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7707_ (
    .CLK(\UART.CLK ),
    .D(_0642_),
    .EN(1'h1),
    .Q(hyperramsdrphy_rwds_i_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7708_ (
    .CLK(\UART.CLK ),
    .D(_0643_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank8_control0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7709_ (
    .CLK(\UART.CLK ),
    .D(_0644_),
    .EN(1'h1),
    .Q(\spi_master.cpol ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7710_ (
    .CLK(\UART.CLK ),
    .D(_0645_),
    .EN(1'h1),
    .Q(\spi_master.cpha ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7711_ (
    .CLK(\UART.CLK ),
    .D(_0646_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank10_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7712_ (
    .CLK(\UART.CLK ),
    .D(_0647_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank11_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7713_ (
    .CLK(\UART.CLK ),
    .D(_0648_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank11_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7714_ (
    .CLK(\UART.CLK ),
    .D(_0649_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank12_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7715_ (
    .CLK(\UART.CLK ),
    .D(_0650_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank12_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7716_ (
    .CLK(\UART.CLK ),
    .D(_0651_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank13_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7717_ (
    .CLK(\UART.CLK ),
    .D(_0652_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank13_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7718_ (
    .CLK(\UART.CLK ),
    .D(_0653_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank14_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7719_ (
    .CLK(\UART.CLK ),
    .D(_0654_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank14_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7720_ (
    .CLK(\UART.CLK ),
    .D(_0655_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank15_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7721_ (
    .CLK(\UART.CLK ),
    .D(_0656_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank15_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7722_ (
    .CLK(\UART.CLK ),
    .D(_0657_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank16_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7723_ (
    .CLK(\UART.CLK ),
    .D(_0658_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank16_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7724_ (
    .CLK(\UART.CLK ),
    .D(_0659_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank17_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7725_ (
    .CLK(\UART.CLK ),
    .D(_0660_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank17_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7726_ (
    .CLK(\UART.CLK ),
    .D(_0661_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank18_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7727_ (
    .CLK(\UART.CLK ),
    .D(_0662_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank18_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7728_ (
    .CLK(\UART.CLK ),
    .D(_0663_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank19_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7729_ (
    .CLK(\UART.CLK ),
    .D(_0664_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank19_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7730_ (
    .CLK(\UART.CLK ),
    .D(_0665_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank20_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7731_ (
    .CLK(\UART.CLK ),
    .D(_0666_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank20_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7732_ (
    .CLK(\UART.CLK ),
    .D(_0667_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank21_oe0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7733_ (
    .CLK(\UART.CLK ),
    .D(_0668_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank21_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7734_ (
    .CLK(\UART.CLK ),
    .D(_0669_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank22_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7735_ (
    .CLK(\UART.CLK ),
    .D(_0670_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank8_ss_n0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7736_ (
    .CLK(\UART.CLK ),
    .D(_0671_),
    .EN(1'h1),
    .Q(\spi_master.n28_o [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7737_ (
    .CLK(\UART.CLK ),
    .D(_0672_),
    .EN(1'h1),
    .Q(\spi_master.n28_o [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7738_ (
    .CLK(\UART.CLK ),
    .D(_0673_),
    .EN(1'h1),
    .Q(\spi_master.n28_o [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7739_ (
    .CLK(\UART.CLK ),
    .D(_0674_),
    .EN(1'h1),
    .Q(\spi_master.n28_o [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7740_ (
    .CLK(\UART.CLK ),
    .D(_0675_),
    .EN(1'h1),
    .Q(\spi_master.n28_o [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7741_ (
    .CLK(\UART.CLK ),
    .D(_0676_),
    .EN(1'h1),
    .Q(\spi_master.n28_o [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7742_ (
    .CLK(\UART.CLK ),
    .D(_0677_),
    .EN(1'h1),
    .Q(\spi_master.n28_o [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7743_ (
    .CLK(\UART.CLK ),
    .D(_0678_),
    .EN(1'h1),
    .Q(\spi_master.n28_o [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7744_ (
    .CLK(\UART.CLK ),
    .D(_0679_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank24_out0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7745_ (
    .CLK(\UART.CLK ),
    .D(_0680_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank25_out0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7746_ (
    .CLK(\UART.CLK ),
    .D(_0681_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank25_out0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7747_ (
    .CLK(\UART.CLK ),
    .D(_0682_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank25_out0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7748_ (
    .CLK(\UART.CLK ),
    .D(_0683_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank25_out0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7749_ (
    .CLK(\UART.CLK ),
    .D(_1558_),
    .EN(1'h1),
    .Q(multiregimpl00),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7750_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl00),
    .EN(1'h1),
    .Q(basesoc_rx_rx),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7751_ (
    .CLK(\UART.CLK ),
    .D(_1557_),
    .EN(1'h1),
    .Q(multiregimpl10),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7752_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_dq_i[0]),
    .EN(1'h1),
    .Q(multiregimpl10_1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7753_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl10),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank23_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7754_ (
    .CLK(\UART.CLK ),
    .D(_0684_),
    .EN(1'h1),
    .Q(ice40_control_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7755_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl110),
    .EN(1'h1),
    .Q(multiregimpl111),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7756_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl111),
    .EN(1'h1),
    .Q(multiregimpl112),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7757_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_dq_i[1]),
    .EN(1'h1),
    .Q(multiregimpl12),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7758_ (
    .CLK(\UART.CLK ),
    .D(_0685_),
    .EN(1'h1),
    .Q(multiregimpl110),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7759_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl130),
    .EN(1'h1),
    .Q(multiregimpl131),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7760_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl131),
    .EN(1'h1),
    .Q(multiregimpl132),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7761_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_dq_i[2]),
    .EN(1'h1),
    .Q(multiregimpl14),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7762_ (
    .CLK(\UART.CLK ),
    .D(_0686_),
    .EN(1'h1),
    .Q(multiregimpl130),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7763_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl150),
    .EN(1'h1),
    .Q(multiregimpl151),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7764_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl151),
    .EN(1'h1),
    .Q(multiregimpl152),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7765_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_dq_i[3]),
    .EN(1'h1),
    .Q(multiregimpl16),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7766_ (
    .CLK(\UART.CLK ),
    .D(_0687_),
    .EN(1'h1),
    .Q(multiregimpl150),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7767_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl170),
    .EN(1'h1),
    .Q(multiregimpl171),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7768_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl171),
    .EN(1'h1),
    .Q(multiregimpl172),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7769_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_dq_i[4]),
    .EN(1'h1),
    .Q(multiregimpl18),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7770_ (
    .CLK(\UART.CLK ),
    .D(_0688_),
    .EN(1'h1),
    .Q(multiregimpl170),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7771_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl190),
    .EN(1'h1),
    .Q(multiregimpl191),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7772_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl191),
    .EN(1'h1),
    .Q(multiregimpl192),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7773_ (
    .CLK(\UART.CLK ),
    .D(ice40_cp_i),
    .EN(1'h1),
    .Q(multiregimpl20),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7774_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_dq_i[5]),
    .EN(1'h1),
    .Q(multiregimpl20_1),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7775_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl20),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank11_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7776_ (
    .CLK(\UART.CLK ),
    .D(_0689_),
    .EN(1'h1),
    .Q(multiregimpl190),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7777_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl210),
    .EN(1'h1),
    .Q(multiregimpl211),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7778_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl211),
    .EN(1'h1),
    .Q(multiregimpl212),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7779_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_dq_i[6]),
    .EN(1'h1),
    .Q(multiregimpl22),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7780_ (
    .CLK(\UART.CLK ),
    .D(_0690_),
    .EN(1'h1),
    .Q(multiregimpl210),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7781_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl230),
    .EN(1'h1),
    .Q(multiregimpl231),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7782_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl231),
    .EN(1'h1),
    .Q(multiregimpl232),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7783_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_dq_i[7]),
    .EN(1'h1),
    .Q(multiregimpl24),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7784_ (
    .CLK(\UART.CLK ),
    .D(_0691_),
    .EN(1'h1),
    .Q(multiregimpl230),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7785_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl250),
    .EN(1'h1),
    .Q(multiregimpl251),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7786_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl251),
    .EN(1'h1),
    .Q(hyperramsdrphy_rwds_oe),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7787_ (
    .CLK(\UART.CLK ),
    .D(_0692_),
    .EN(1'h1),
    .Q(multiregimpl250),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7788_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl260),
    .EN(1'h1),
    .Q(multiregimpl261),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7789_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl261),
    .EN(1'h1),
    .Q(hyperramsdrphy_rwds_o),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7790_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_rwds_i),
    .EN(1'h1),
    .Q(hyperramsdrphy_ios_rwds_i),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7791_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vio_0_i),
    .EN(1'h1),
    .Q(multiregimpl280),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7792_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl280),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank16_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7793_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vio_1_i),
    .EN(1'h1),
    .Q(multiregimpl290),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7794_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl290),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank17_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7795_ (
    .CLK(\UART.CLK ),
    .D(_1554_),
    .EN(1'h1),
    .Q(multiregimpl30),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7796_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vio_2_i),
    .EN(1'h1),
    .Q(multiregimpl300),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7797_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl300),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank18_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7798_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl30),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank9_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7799_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vio_3_i),
    .EN(1'h1),
    .Q(multiregimpl310),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7800_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl310),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank19_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7801_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vio_4_i),
    .EN(1'h1),
    .Q(multiregimpl320),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7802_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl320),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank20_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7803_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vio_5_i),
    .EN(1'h1),
    .Q(multiregimpl330),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7804_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl330),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank21_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7805_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vcore_0_i),
    .EN(1'h1),
    .Q(multiregimpl340),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7806_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl340),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank12_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7807_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vcore_1_i),
    .EN(1'h1),
    .Q(multiregimpl350),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7808_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl350),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank13_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7809_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vcore_2_i),
    .EN(1'h1),
    .Q(multiregimpl360),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7810_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl360),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank14_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7811_ (
    .CLK(\UART.CLK ),
    .D(ice40_io_vcore_4_i),
    .EN(1'h1),
    .Q(multiregimpl370),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7812_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl370),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank15_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7813_ (
    .CLK(\UART.CLK ),
    .D(gatemate_debug_4_i),
    .EN(1'h1),
    .Q(multiregimpl380),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7814_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl380),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank3_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7815_ (
    .CLK(\UART.CLK ),
    .D(gatemate_debug_5_i),
    .EN(1'h1),
    .Q(multiregimpl390),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7816_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl390),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank4_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7817_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_ios_cs_n),
    .EN(1'h1),
    .Q(multiregimpl4),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7818_ (
    .CLK(\UART.CLK ),
    .D(gatemate_debug_3_i),
    .EN(1'h1),
    .Q(multiregimpl400),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7819_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl400),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank2_in_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7820_ (
    .CLK(\UART.CLK ),
    .D(hyperramsdrphy_ios_rst_n),
    .EN(1'h1),
    .Q(multiregimpl5),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7821_ (
    .CLK(\UART.CLK ),
    .D(_2492_),
    .EN(1'h1),
    .Q(multiregimpl60),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7822_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl60),
    .EN(1'h1),
    .Q(multiregimpl61),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7823_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl61),
    .EN(1'h1),
    .Q(multiregimpl62),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7824_ (
    .CLK(\UART.CLK ),
    .D(_0000_),
    .EN(1'h1),
    .Q(multiregimpl70),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7825_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl70),
    .EN(1'h1),
    .Q(multiregimpl71),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7826_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl71),
    .EN(1'h1),
    .Q(multiregimpl72),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7827_ (
    .CLK(\UART.CLK ),
    .D(_0693_),
    .EN(1'h1),
    .Q(multiregimpl260),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7828_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl80),
    .EN(1'h1),
    .Q(multiregimpl81),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7829_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl81),
    .EN(1'h1),
    .Q(hyperramsdrphy_dq_oe),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7830_ (
    .CLK(\UART.CLK ),
    .D(_0694_),
    .EN(1'h1),
    .Q(multiregimpl80),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7831_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl90),
    .EN(1'h1),
    .Q(multiregimpl91),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7832_ (
    .CLK(\UART.CLK ),
    .D(multiregimpl91),
    .EN(1'h1),
    .Q(multiregimpl92),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7833_ (
    .CLK(\UART.CLK ),
    .D(_0695_),
    .EN(1'h1),
    .Q(multiregimpl90),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7834_ (
    .CLK(\UART.CLK ),
    .D(_0696_),
    .EN(1'h1),
    .Q(basesoc_rx_enable),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7835_ (
    .CLK(\UART.CLK ),
    .D(_0697_),
    .EN(1'h1),
    .Q(basesoc_tx_enable),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7836_ (
    .CLK(\UART.CLK ),
    .D(_2818_[2]),
    .EN(1'h1),
    .Q(slave_sel_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7837_ (
    .CLK(\UART.CLK ),
    .D(_0698_),
    .EN(1'h1),
    .Q(slave_sel_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7838_ (
    .CLK(\UART.CLK ),
    .D(_0699_),
    .EN(1'h1),
    .Q(slave_sel_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7839_ (
    .CLK(\UART.CLK ),
    .D(_0700_),
    .EN(1'h1),
    .Q(slave_sel_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7840_ (
    .CLK(\UART.CLK ),
    .D(_0701_),
    .EN(1'h1),
    .Q(syncfifo0_consume[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7841_ (
    .CLK(\UART.CLK ),
    .D(_0702_),
    .EN(1'h1),
    .Q(syncfifo0_consume[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7842_ (
    .CLK(\UART.CLK ),
    .D(_0703_),
    .EN(1'h1),
    .Q(syncfifo0_level[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7843_ (
    .CLK(\UART.CLK ),
    .D(_0704_),
    .EN(1'h1),
    .Q(syncfifo0_level[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7844_ (
    .CLK(\UART.CLK ),
    .D(_0705_),
    .EN(1'h1),
    .Q(syncfifo0_level[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7845_ (
    .CLK(\UART.CLK ),
    .D(_0706_),
    .EN(1'h1),
    .Q(syncfifo0_produce[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7846_ (
    .CLK(\UART.CLK ),
    .D(_0707_),
    .EN(1'h1),
    .Q(syncfifo0_produce[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7847_ (
    .CLK(\UART.CLK ),
    .D(_0708_),
    .EN(1'h1),
    .Q(syncfifo1_consume[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7848_ (
    .CLK(\UART.CLK ),
    .D(_0709_),
    .EN(1'h1),
    .Q(syncfifo1_consume[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7849_ (
    .CLK(\UART.CLK ),
    .D(_0710_),
    .EN(1'h1),
    .Q(syncfifo1_level[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7850_ (
    .CLK(\UART.CLK ),
    .D(_0711_),
    .EN(1'h1),
    .Q(syncfifo1_level[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7851_ (
    .CLK(\UART.CLK ),
    .D(_0712_),
    .EN(1'h1),
    .Q(syncfifo1_level[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7852_ (
    .CLK(\UART.CLK ),
    .D(_0713_),
    .EN(1'h1),
    .Q(syncfifo1_produce[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7853_ (
    .CLK(\UART.CLK ),
    .D(_0714_),
    .EN(1'h1),
    .Q(syncfifo1_produce[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7854_ (
    .CLK(\UART.CLK ),
    .D(_0715_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_en0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7855_ (
    .CLK(\UART.CLK ),
    .D(_0716_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_ev_enable0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7856_ (
    .CLK(\UART.CLK ),
    .D(_0717_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7857_ (
    .CLK(\UART.CLK ),
    .D(_0718_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7858_ (
    .CLK(\UART.CLK ),
    .D(_0719_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7859_ (
    .CLK(\UART.CLK ),
    .D(_0720_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7860_ (
    .CLK(\UART.CLK ),
    .D(_0721_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7861_ (
    .CLK(\UART.CLK ),
    .D(_0722_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7862_ (
    .CLK(\UART.CLK ),
    .D(_0723_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7863_ (
    .CLK(\UART.CLK ),
    .D(_0724_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7864_ (
    .CLK(\UART.CLK ),
    .D(_0725_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7865_ (
    .CLK(\UART.CLK ),
    .D(_0726_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7866_ (
    .CLK(\UART.CLK ),
    .D(_0727_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7867_ (
    .CLK(\UART.CLK ),
    .D(_0728_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7868_ (
    .CLK(\UART.CLK ),
    .D(_0729_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7869_ (
    .CLK(\UART.CLK ),
    .D(_0730_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7870_ (
    .CLK(\UART.CLK ),
    .D(_0731_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7871_ (
    .CLK(\UART.CLK ),
    .D(_0732_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7872_ (
    .CLK(\UART.CLK ),
    .D(_0733_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7873_ (
    .CLK(\UART.CLK ),
    .D(_0734_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7874_ (
    .CLK(\UART.CLK ),
    .D(_0735_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7875_ (
    .CLK(\UART.CLK ),
    .D(_0736_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7876_ (
    .CLK(\UART.CLK ),
    .D(_0737_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7877_ (
    .CLK(\UART.CLK ),
    .D(_0738_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7878_ (
    .CLK(\UART.CLK ),
    .D(_0739_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7879_ (
    .CLK(\UART.CLK ),
    .D(_0740_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7880_ (
    .CLK(\UART.CLK ),
    .D(_0741_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7881_ (
    .CLK(\UART.CLK ),
    .D(_0742_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7882_ (
    .CLK(\UART.CLK ),
    .D(_0743_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7883_ (
    .CLK(\UART.CLK ),
    .D(_0744_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7884_ (
    .CLK(\UART.CLK ),
    .D(_0745_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7885_ (
    .CLK(\UART.CLK ),
    .D(_0746_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7886_ (
    .CLK(\UART.CLK ),
    .D(_0747_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7887_ (
    .CLK(\UART.CLK ),
    .D(_0748_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_load0_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7888_ (
    .CLK(\UART.CLK ),
    .D(_0749_),
    .EN(1'h1),
    .Q(timer1_pending_r),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7889_ (
    .CLK(\UART.CLK ),
    .D(_0750_),
    .EN(1'h1),
    .Q(interface0_ack),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7890_ (
    .CLK(\UART.CLK ),
    .D(_0751_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7891_ (
    .CLK(\UART.CLK ),
    .D(_0752_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7892_ (
    .CLK(\UART.CLK ),
    .D(_0753_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7893_ (
    .CLK(\UART.CLK ),
    .D(_0754_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7894_ (
    .CLK(\UART.CLK ),
    .D(_0755_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7895_ (
    .CLK(\UART.CLK ),
    .D(_0756_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7896_ (
    .CLK(\UART.CLK ),
    .D(_0757_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7897_ (
    .CLK(\UART.CLK ),
    .D(_0758_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7898_ (
    .CLK(\UART.CLK ),
    .D(_0759_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7899_ (
    .CLK(\UART.CLK ),
    .D(_0760_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7900_ (
    .CLK(\UART.CLK ),
    .D(_0761_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7901_ (
    .CLK(\UART.CLK ),
    .D(_0762_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7902_ (
    .CLK(\UART.CLK ),
    .D(_0763_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7903_ (
    .CLK(\UART.CLK ),
    .D(_0764_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7904_ (
    .CLK(\UART.CLK ),
    .D(_0765_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7905_ (
    .CLK(\UART.CLK ),
    .D(_0766_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7906_ (
    .CLK(\UART.CLK ),
    .D(_0767_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7907_ (
    .CLK(\UART.CLK ),
    .D(_0768_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7908_ (
    .CLK(\UART.CLK ),
    .D(_0769_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7909_ (
    .CLK(\UART.CLK ),
    .D(_0770_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7910_ (
    .CLK(\UART.CLK ),
    .D(_0771_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7911_ (
    .CLK(\UART.CLK ),
    .D(_0772_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7912_ (
    .CLK(\UART.CLK ),
    .D(_0773_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7913_ (
    .CLK(\UART.CLK ),
    .D(_0774_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7914_ (
    .CLK(\UART.CLK ),
    .D(_0775_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7915_ (
    .CLK(\UART.CLK ),
    .D(_0776_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7916_ (
    .CLK(\UART.CLK ),
    .D(_0777_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7917_ (
    .CLK(\UART.CLK ),
    .D(_0778_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7918_ (
    .CLK(\UART.CLK ),
    .D(_0779_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7919_ (
    .CLK(\UART.CLK ),
    .D(_0780_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7920_ (
    .CLK(\UART.CLK ),
    .D(_0781_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7921_ (
    .CLK(\UART.CLK ),
    .D(_0782_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_reload0_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7922_ (
    .CLK(\UART.CLK ),
    .D(_0783_),
    .EN(1'h1),
    .Q(timer1_pending_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7923_ (
    .CLK(\UART.CLK ),
    .D(_0784_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_update_value0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7924_ (
    .CLK(\UART.CLK ),
    .D(_0785_),
    .EN(1'h1),
    .Q(timer1_update_value_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7925_ (
    .CLK(\UART.CLK ),
    .D(_0786_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7926_ (
    .CLK(\UART.CLK ),
    .D(_0787_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7927_ (
    .CLK(\UART.CLK ),
    .D(_0788_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7928_ (
    .CLK(\UART.CLK ),
    .D(_0789_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7929_ (
    .CLK(\UART.CLK ),
    .D(_0790_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7930_ (
    .CLK(\UART.CLK ),
    .D(_0791_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7931_ (
    .CLK(\UART.CLK ),
    .D(_0792_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7932_ (
    .CLK(\UART.CLK ),
    .D(_0793_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7933_ (
    .CLK(\UART.CLK ),
    .D(_0794_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7934_ (
    .CLK(\UART.CLK ),
    .D(_0795_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7935_ (
    .CLK(\UART.CLK ),
    .D(_0796_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7936_ (
    .CLK(\UART.CLK ),
    .D(_0797_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7937_ (
    .CLK(\UART.CLK ),
    .D(_0798_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7938_ (
    .CLK(\UART.CLK ),
    .D(_0799_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7939_ (
    .CLK(\UART.CLK ),
    .D(_0800_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7940_ (
    .CLK(\UART.CLK ),
    .D(_0801_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7941_ (
    .CLK(\UART.CLK ),
    .D(_0802_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7942_ (
    .CLK(\UART.CLK ),
    .D(_0803_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7943_ (
    .CLK(\UART.CLK ),
    .D(_0804_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7944_ (
    .CLK(\UART.CLK ),
    .D(_0805_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7945_ (
    .CLK(\UART.CLK ),
    .D(_0806_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7946_ (
    .CLK(\UART.CLK ),
    .D(_0807_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7947_ (
    .CLK(\UART.CLK ),
    .D(_0808_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7948_ (
    .CLK(\UART.CLK ),
    .D(_0809_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7949_ (
    .CLK(\UART.CLK ),
    .D(_0810_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7950_ (
    .CLK(\UART.CLK ),
    .D(_0811_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7951_ (
    .CLK(\UART.CLK ),
    .D(_0812_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7952_ (
    .CLK(\UART.CLK ),
    .D(_0813_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7953_ (
    .CLK(\UART.CLK ),
    .D(_0814_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7954_ (
    .CLK(\UART.CLK ),
    .D(_0815_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7955_ (
    .CLK(\UART.CLK ),
    .D(_0816_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7956_ (
    .CLK(\UART.CLK ),
    .D(_0817_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_value_w[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7957_ (
    .CLK(\UART.CLK ),
    .D(_0818_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank27_ev_pending_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7958_ (
    .CLK(\UART.CLK ),
    .D(_0819_),
    .EN(1'h1),
    .Q(timer1_value[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7959_ (
    .CLK(\UART.CLK ),
    .D(_0820_),
    .EN(1'h1),
    .Q(timer1_value[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7960_ (
    .CLK(\UART.CLK ),
    .D(_0821_),
    .EN(1'h1),
    .Q(timer1_value[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7961_ (
    .CLK(\UART.CLK ),
    .D(_0822_),
    .EN(1'h1),
    .Q(timer1_value[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7962_ (
    .CLK(\UART.CLK ),
    .D(_0823_),
    .EN(1'h1),
    .Q(timer1_value[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7963_ (
    .CLK(\UART.CLK ),
    .D(_0824_),
    .EN(1'h1),
    .Q(timer1_value[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7964_ (
    .CLK(\UART.CLK ),
    .D(_0825_),
    .EN(1'h1),
    .Q(timer1_value[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7965_ (
    .CLK(\UART.CLK ),
    .D(_0826_),
    .EN(1'h1),
    .Q(timer1_value[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7966_ (
    .CLK(\UART.CLK ),
    .D(_0827_),
    .EN(1'h1),
    .Q(timer1_value[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7967_ (
    .CLK(\UART.CLK ),
    .D(_0828_),
    .EN(1'h1),
    .Q(timer1_value[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7968_ (
    .CLK(\UART.CLK ),
    .D(_0829_),
    .EN(1'h1),
    .Q(timer1_value[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7969_ (
    .CLK(\UART.CLK ),
    .D(_0830_),
    .EN(1'h1),
    .Q(timer1_value[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7970_ (
    .CLK(\UART.CLK ),
    .D(_0831_),
    .EN(1'h1),
    .Q(timer1_value[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7971_ (
    .CLK(\UART.CLK ),
    .D(_0832_),
    .EN(1'h1),
    .Q(timer1_value[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7972_ (
    .CLK(\UART.CLK ),
    .D(_0833_),
    .EN(1'h1),
    .Q(timer1_value[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7973_ (
    .CLK(\UART.CLK ),
    .D(_0834_),
    .EN(1'h1),
    .Q(timer1_value[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7974_ (
    .CLK(\UART.CLK ),
    .D(_0835_),
    .EN(1'h1),
    .Q(timer1_value[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7975_ (
    .CLK(\UART.CLK ),
    .D(_0836_),
    .EN(1'h1),
    .Q(timer1_value[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7976_ (
    .CLK(\UART.CLK ),
    .D(_0837_),
    .EN(1'h1),
    .Q(timer1_value[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7977_ (
    .CLK(\UART.CLK ),
    .D(_0838_),
    .EN(1'h1),
    .Q(timer1_value[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7978_ (
    .CLK(\UART.CLK ),
    .D(_0839_),
    .EN(1'h1),
    .Q(timer1_value[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7979_ (
    .CLK(\UART.CLK ),
    .D(_0840_),
    .EN(1'h1),
    .Q(timer1_value[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7980_ (
    .CLK(\UART.CLK ),
    .D(_0841_),
    .EN(1'h1),
    .Q(timer1_value[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7981_ (
    .CLK(\UART.CLK ),
    .D(_0842_),
    .EN(1'h1),
    .Q(timer1_value[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7982_ (
    .CLK(\UART.CLK ),
    .D(_0843_),
    .EN(1'h1),
    .Q(timer1_value[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7983_ (
    .CLK(\UART.CLK ),
    .D(_0844_),
    .EN(1'h1),
    .Q(timer1_value[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7984_ (
    .CLK(\UART.CLK ),
    .D(_0845_),
    .EN(1'h1),
    .Q(timer1_value[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7985_ (
    .CLK(\UART.CLK ),
    .D(_0846_),
    .EN(1'h1),
    .Q(timer1_value[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7986_ (
    .CLK(\UART.CLK ),
    .D(_0847_),
    .EN(1'h1),
    .Q(timer1_value[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7987_ (
    .CLK(\UART.CLK ),
    .D(_0848_),
    .EN(1'h1),
    .Q(timer1_value[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7988_ (
    .CLK(\UART.CLK ),
    .D(_0849_),
    .EN(1'h1),
    .Q(timer1_value[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7989_ (
    .CLK(\UART.CLK ),
    .D(_0850_),
    .EN(1'h1),
    .Q(timer1_value[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7990_ (
    .CLK(\UART.CLK ),
    .D(_0851_),
    .EN(1'h1),
    .Q(timer1_zero_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7991_ (
    .CLK(\UART.CLK ),
    .D(_0852_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_control0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7992_ (
    .CLK(\UART.CLK ),
    .D(_0853_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_ev_enable0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7993_ (
    .CLK(\UART.CLK ),
    .D(_0854_),
    .EN(1'h1),
    .Q(uart_ice40_pending_r),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7994_ (
    .CLK(\UART.CLK ),
    .D(_0855_),
    .EN(1'h1),
    .Q(uart_ice40_control_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7995_ (
    .CLK(\UART.CLK ),
    .D(_0856_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_rx_data_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7996_ (
    .CLK(\UART.CLK ),
    .D(_0857_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_rx_data_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7997_ (
    .CLK(\UART.CLK ),
    .D(_0858_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_rx_data_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7998_ (
    .CLK(\UART.CLK ),
    .D(_0859_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_rx_data_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7999_ (
    .CLK(\UART.CLK ),
    .D(_0860_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_rx_data_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8000_ (
    .CLK(\UART.CLK ),
    .D(_0861_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_rx_data_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8001_ (
    .CLK(\UART.CLK ),
    .D(_0862_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_rx_data_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8002_ (
    .CLK(\UART.CLK ),
    .D(_0863_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_rx_data_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8003_ (
    .CLK(\UART.CLK ),
    .D(_0864_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank29_ev_pending_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8004_ (
    .CLK(\UART.CLK ),
    .D(_0865_),
    .EN(1'h1),
    .Q(uart_ice40_pending_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8005_ (
    .CLK(\UART.CLK ),
    .D(_0866_),
    .EN(1'h1),
    .Q(\UART_1.DIN [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8006_ (
    .CLK(\UART.CLK ),
    .D(_0867_),
    .EN(1'h1),
    .Q(\UART_1.DIN [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8007_ (
    .CLK(\UART.CLK ),
    .D(_0868_),
    .EN(1'h1),
    .Q(\UART_1.DIN [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8008_ (
    .CLK(\UART.CLK ),
    .D(_0869_),
    .EN(1'h1),
    .Q(\UART_1.DIN [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8009_ (
    .CLK(\UART.CLK ),
    .D(_0870_),
    .EN(1'h1),
    .Q(\UART_1.DIN [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8010_ (
    .CLK(\UART.CLK ),
    .D(_0871_),
    .EN(1'h1),
    .Q(\UART_1.DIN [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8011_ (
    .CLK(\UART.CLK ),
    .D(_0872_),
    .EN(1'h1),
    .Q(\UART_1.DIN [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8012_ (
    .CLK(\UART.CLK ),
    .D(_0873_),
    .EN(1'h1),
    .Q(\UART_1.DIN [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8013_ (
    .CLK(\UART.CLK ),
    .D(_0874_),
    .EN(1'h1),
    .Q(uart_ice40_rx_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8014_ (
    .CLK(\UART.CLK ),
    .D(_0875_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_control0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8015_ (
    .CLK(\UART.CLK ),
    .D(_0876_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_ev_enable0_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8016_ (
    .CLK(\UART.CLK ),
    .D(_0877_),
    .EN(1'h1),
    .Q(uart_logging_pending_r),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8017_ (
    .CLK(\UART.CLK ),
    .D(_0878_),
    .EN(1'h1),
    .Q(uart_logging_control_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8018_ (
    .CLK(\UART.CLK ),
    .D(_0879_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_rx_data_w[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8019_ (
    .CLK(\UART.CLK ),
    .D(_0880_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_rx_data_w[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8020_ (
    .CLK(\UART.CLK ),
    .D(_0881_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_rx_data_w[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8021_ (
    .CLK(\UART.CLK ),
    .D(_0882_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_rx_data_w[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8022_ (
    .CLK(\UART.CLK ),
    .D(_0883_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_rx_data_w[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8023_ (
    .CLK(\UART.CLK ),
    .D(_0884_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_rx_data_w[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8024_ (
    .CLK(\UART.CLK ),
    .D(_0885_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_rx_data_w[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8025_ (
    .CLK(\UART.CLK ),
    .D(_0886_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_rx_data_w[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8026_ (
    .CLK(\UART.CLK ),
    .D(_0887_),
    .EN(1'h1),
    .Q(csr_bankarray_csrbank30_ev_pending_w),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8027_ (
    .CLK(\UART.CLK ),
    .D(_0888_),
    .EN(1'h1),
    .Q(uart_logging_pending_re),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8028_ (
    .CLK(\UART.CLK ),
    .D(_0889_),
    .EN(1'h1),
    .Q(\UART.DIN [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8029_ (
    .CLK(\UART.CLK ),
    .D(_0890_),
    .EN(1'h1),
    .Q(\UART.DIN [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8030_ (
    .CLK(\UART.CLK ),
    .D(_0891_),
    .EN(1'h1),
    .Q(\UART.DIN [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8031_ (
    .CLK(\UART.CLK ),
    .D(_0892_),
    .EN(1'h1),
    .Q(\UART.DIN [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8032_ (
    .CLK(\UART.CLK ),
    .D(_0893_),
    .EN(1'h1),
    .Q(\UART.DIN [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8033_ (
    .CLK(\UART.CLK ),
    .D(_0894_),
    .EN(1'h1),
    .Q(\UART.DIN [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8034_ (
    .CLK(\UART.CLK ),
    .D(_0895_),
    .EN(1'h1),
    .Q(\UART.DIN [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8035_ (
    .CLK(\UART.CLK ),
    .D(_0896_),
    .EN(1'h1),
    .Q(\UART.DIN [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8036_ (
    .CLK(\UART.CLK ),
    .D(_0897_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8037_ (
    .CLK(\UART.CLK ),
    .D(_0898_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8038_ (
    .CLK(\UART.CLK ),
    .D(_0899_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8039_ (
    .CLK(\UART.CLK ),
    .D(_0900_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8040_ (
    .CLK(\UART.CLK ),
    .D(_0901_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8041_ (
    .CLK(\UART.CLK ),
    .D(_0902_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8042_ (
    .CLK(\UART.CLK ),
    .D(_0903_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8043_ (
    .CLK(\UART.CLK ),
    .D(_0904_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8044_ (
    .CLK(\UART.CLK ),
    .D(_0010_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n227_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8045_ (
    .CLK(\UART.CLK ),
    .D(_0003_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n250_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8046_ (
    .CLK(\UART.CLK ),
    .D(_0011_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n237_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8047_ (
    .CLK(\UART.CLK ),
    .D(_0012_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n232_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8048_ (
    .CLK(\UART.CLK ),
    .D(_0013_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n257_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8049_ (
    .CLK(\UART.CLK ),
    .D(_0014_),
    .EN(1'h1),
    .Q(\UART.uart_tx_i.n245_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8050_ (
    .CLK(\UART.CLK ),
    .D(_0006_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.n112_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8051_ (
    .CLK(\UART.CLK ),
    .D(_0007_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.n135_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8052_ (
    .CLK(\UART.CLK ),
    .D(_0008_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.n125_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8053_ (
    .CLK(\UART.CLK ),
    .D(_0009_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.n117_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8054_ (
    .CLK(\UART.CLK ),
    .D(_0002_),
    .EN(1'h1),
    .Q(\UART.uart_rx_i.n130_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8055_ (
    .CLK(\UART.CLK ),
    .D(_0905_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8056_ (
    .CLK(\UART.CLK ),
    .D(_0906_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8057_ (
    .CLK(\UART.CLK ),
    .D(_0907_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8058_ (
    .CLK(\UART.CLK ),
    .D(_0908_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8059_ (
    .CLK(\UART.CLK ),
    .D(_0909_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8060_ (
    .CLK(\UART.CLK ),
    .D(_0910_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8061_ (
    .CLK(\UART.CLK ),
    .D(_0911_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8062_ (
    .CLK(\UART.CLK ),
    .D(_0912_),
    .EN(1'h1),
    .Q(core_dat_rx_conv_converter_source_payload_data[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8063_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dat_r),
    .EN(_1314_),
    .Q(\storage_2[1] [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8064_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[0]),
    .EN(_1314_),
    .Q(\storage_2[1] [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8065_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[1]),
    .EN(_1314_),
    .Q(\storage_2[1] [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8066_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[2]),
    .EN(_1314_),
    .Q(\storage_2[1] [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8067_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[3]),
    .EN(_1314_),
    .Q(\storage_2[1] [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8068_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[4]),
    .EN(_1314_),
    .Q(\storage_2[1] [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8069_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[5]),
    .EN(_1314_),
    .Q(\storage_2[1] [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8070_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[6]),
    .EN(_1314_),
    .Q(\storage_2[1] [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8071_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[7]),
    .EN(_1314_),
    .Q(\storage_2[1] [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8072_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq_oe),
    .EN(_1314_),
    .Q(\storage_2[1] [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8073_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_rwds),
    .EN(_1314_),
    .Q(\storage_2[1] [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8074_ (
    .CLK(\UART.CLK ),
    .D(core_dat_tx_conv_converter_sink_valid),
    .EN(_1314_),
    .Q(\storage_2[1] [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8075_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DOUT [1]),
    .EN(\UART_1.uart_rx_i.n58_o ),
    .Q(\UART_1.DOUT [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8076_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DOUT [2]),
    .EN(\UART_1.uart_rx_i.n58_o ),
    .Q(\UART_1.DOUT [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8077_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DOUT [3]),
    .EN(\UART_1.uart_rx_i.n58_o ),
    .Q(\UART_1.DOUT [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8078_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DOUT [4]),
    .EN(\UART_1.uart_rx_i.n58_o ),
    .Q(\UART_1.DOUT [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8079_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DOUT [5]),
    .EN(\UART_1.uart_rx_i.n58_o ),
    .Q(\UART_1.DOUT [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8080_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DOUT [6]),
    .EN(\UART_1.uart_rx_i.n58_o ),
    .Q(\UART_1.DOUT [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8081_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DOUT [7]),
    .EN(\UART_1.uart_rx_i.n58_o ),
    .Q(\UART_1.DOUT [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:575.3-576.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8082_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.n15_o ),
    .EN(\UART_1.uart_rx_i.n58_o ),
    .Q(\UART_1.DOUT [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:322.3-323.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8083_ (
    .CLK(\UART.CLK ),
    .D(_0913_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n296_q [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:322.3-323.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8084_ (
    .CLK(\UART.CLK ),
    .D(_0914_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n296_q [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:322.3-323.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8085_ (
    .CLK(\UART.CLK ),
    .D(_0915_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n311_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:41.3-42.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8086_ (
    .CLK(\UART.CLK ),
    .D(_0916_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:41.3-42.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8087_ (
    .CLK(\UART.CLK ),
    .D(_0917_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:41.3-42.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8088_ (
    .CLK(\UART.CLK ),
    .D(_0918_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:41.3-42.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8089_ (
    .CLK(\UART.CLK ),
    .D(_0919_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:191.21-196.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:44.3-45.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8090_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.uart_tx_i.tx_clk_divider_i.n360_o ),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.tx_clk_divider_i.div_mark ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:584.3-585.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8091_ (
    .CLK(\UART.CLK ),
    .D(_0920_),
    .EN(1'h1),
    .Q(\UART_1.DOUT_VLD ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:578.3-579.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8092_ (
    .CLK(\UART.CLK ),
    .D(_0921_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.n163_q [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:578.3-579.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8093_ (
    .CLK(\UART.CLK ),
    .D(_0922_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.n163_q [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:578.3-579.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8094_ (
    .CLK(\UART.CLK ),
    .D(_0923_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.n163_q [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:587.3-588.21|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8095_ (
    .CLK(\UART.CLK ),
    .D(_0924_),
    .EN(1'h1),
    .Q(\UART_1.FRAME_ERROR ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8096_ (
    .CLK(\UART.CLK ),
    .D(_0925_),
    .EN(_2208_[1]),
    .Q(\spi_master.clk_toggles [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8097_ (
    .CLK(\UART.CLK ),
    .D(_0926_),
    .EN(_2208_[1]),
    .Q(\spi_master.clk_toggles [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8098_ (
    .CLK(\UART.CLK ),
    .D(_0927_),
    .EN(_2208_[1]),
    .Q(\spi_master.clk_toggles [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8099_ (
    .CLK(\UART.CLK ),
    .D(_0928_),
    .EN(_2208_[1]),
    .Q(\spi_master.clk_toggles [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8100_ (
    .CLK(\UART.CLK ),
    .D(_0929_),
    .EN(_2208_[1]),
    .Q(\spi_master.clk_toggles [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:634.3-635.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8101_ (
    .CLK(\UART.CLK ),
    .D(_0930_),
    .EN(1'h1),
    .Q(\UART_1.os_clk_divider_ias.clk_div_cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:634.3-635.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8102_ (
    .CLK(\UART.CLK ),
    .D(_0931_),
    .EN(1'h1),
    .Q(\UART_1.os_clk_divider_ias.clk_div_cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:634.3-635.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8103_ (
    .CLK(\UART.CLK ),
    .D(_0932_),
    .EN(1'h1),
    .Q(\UART_1.os_clk_divider_ias.clk_div_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:634.3-635.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8104_ (
    .CLK(\UART.CLK ),
    .D(_0933_),
    .EN(1'h1),
    .Q(\UART_1.os_clk_divider_ias.clk_div_cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:88.3-89.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8105_ (
    .CLK(\UART.CLK ),
    .D(_0934_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:88.3-89.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8106_ (
    .CLK(\UART.CLK ),
    .D(_0935_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:88.3-89.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8107_ (
    .CLK(\UART.CLK ),
    .D(_0936_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:88.3-89.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8108_ (
    .CLK(\UART.CLK ),
    .D(_0937_),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:459.21-464.42|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:91.3-92.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:701.55-709.43|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8109_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.uart_rx_i.rx_clk_divider_i.n334_o ),
    .EN(1'h1),
    .Q(\UART_1.uart_rx_i.rx_clk_divider_i.div_mark ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:637.3-638.20|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:690.22-695.44|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8110_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.os_clk_divider_ias.clk_div_cnt_mark ),
    .EN(1'h1),
    .Q(\UART_1.os_clk_divider_ias.div_mark ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8111_ (
    .CLK(\UART.CLK ),
    .D(\UART.DIN [0]),
    .EN(\UART.uart_tx_i.n176_o ),
    .Q(\UART.uart_tx_i.n299_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8112_ (
    .CLK(\UART.CLK ),
    .D(\UART.DIN [1]),
    .EN(\UART.uart_tx_i.n176_o ),
    .Q(\UART.uart_tx_i.n300_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8113_ (
    .CLK(\UART.CLK ),
    .D(\UART.DIN [2]),
    .EN(\UART.uart_tx_i.n176_o ),
    .Q(\UART.uart_tx_i.n301_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8114_ (
    .CLK(\UART.CLK ),
    .D(\UART.DIN [3]),
    .EN(\UART.uart_tx_i.n176_o ),
    .Q(\UART.uart_tx_i.n302_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8115_ (
    .CLK(\UART.CLK ),
    .D(\UART.DIN [4]),
    .EN(\UART.uart_tx_i.n176_o ),
    .Q(\UART.uart_tx_i.n303_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8116_ (
    .CLK(\UART.CLK ),
    .D(\UART.DIN [5]),
    .EN(\UART.uart_tx_i.n176_o ),
    .Q(\UART.uart_tx_i.n304_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8117_ (
    .CLK(\UART.CLK ),
    .D(\UART.DIN [6]),
    .EN(\UART.uart_tx_i.n176_o ),
    .Q(\UART.uart_tx_i.n305_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8118_ (
    .CLK(\UART.CLK ),
    .D(\UART.DIN [7]),
    .EN(\UART.uart_tx_i.n176_o ),
    .Q(\UART.uart_tx_i.n306_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:720.3-721.20|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8119_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.n11_o ),
    .EN(1'h1),
    .Q(\UART_1.n22_q ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:723.3-724.30|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8120_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.n22_q ),
    .EN(1'h1),
    .Q(\UART_1.n23_q ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3931.3-3942.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8121_ (
    .CLK(\UART.CLK ),
    .D(_0938_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8122_ (
    .CLK(\UART.CLK ),
    .D(_0939_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_hadException ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8123_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_CSR_WRITE_OPCODE ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_CSR_WRITE_OPCODE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8124_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [0]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_dBus_cmd_payload_data [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8125_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [1]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_dBus_cmd_payload_data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8126_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [2]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_dBus_cmd_payload_data [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8127_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [3]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_dBus_cmd_payload_data [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8128_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [4]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_dBus_cmd_payload_data [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8129_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [5]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_dBus_cmd_payload_data [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8130_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_dBus_cmd_payload_data [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8131_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [7]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_dBus_cmd_payload_data [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8132_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [8]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8133_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8134_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [10]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8135_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [11]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8136_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [12]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8137_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [13]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8138_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [14]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8139_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [15]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8140_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [16]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8141_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [17]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8142_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [18]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8143_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [19]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8144_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [20]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8145_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [21]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8146_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [22]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8147_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [23]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8148_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8149_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [25]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8150_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [26]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8151_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [27]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8152_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [28]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8153_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [29]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8154_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [30]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8155_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port1 [31]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS2 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8156_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_SRC2_FORCE_ZERO ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_SRC2_FORCE_ZERO ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8157_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_ENV_CTRL [0]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv._zz_memory_ENV_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8158_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_ENV_CTRL [1]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv._zz_memory_ENV_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8159_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [0]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8160_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [1]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8161_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [2]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8162_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [3]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8163_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [4]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8164_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [5]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8165_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8166_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [7]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8167_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [8]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8168_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8169_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [10]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8170_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [11]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8171_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [12]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8172_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [13]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8173_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [14]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8174_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [15]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8175_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [16]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8176_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [17]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8177_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [18]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8178_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [19]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8179_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [20]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8180_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [21]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8181_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [22]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8182_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [23]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8183_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8184_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [25]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8185_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [26]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8186_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [27]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8187_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [28]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8188_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [29]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8189_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [30]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8190_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_RegFilePlugin_regFile_port0 [31]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_RS1 [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8191_ (
    .CLK(\UART.CLK ),
    .D(_1287_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_768 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8192_ (
    .CLK(\UART.CLK ),
    .D(_1288_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_836 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8193_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [0]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8194_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [1]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8195_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [2]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8196_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [3]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8197_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [4]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8198_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [5]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8199_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [6]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8200_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [7]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8201_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [8]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8202_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [9]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8203_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [10]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8204_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [11]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8205_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [12]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8206_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [13]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8207_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [14]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8208_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [15]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8209_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [16]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8210_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [17]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8211_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [18]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8212_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [19]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8213_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [20]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8214_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [21]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8215_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [22]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8216_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [23]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8217_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [24]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8218_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [25]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8219_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [26]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8220_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [27]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8221_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [28]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8222_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [29]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8223_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [30]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8224_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [31]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8225_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [2]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8226_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [3]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8227_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [4]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8228_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [5]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8229_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [6]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8230_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [7]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8231_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [8]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8232_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [9]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8233_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [10]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8234_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [11]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8235_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [12]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8236_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [13]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8237_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [14]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8238_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [15]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8239_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [16]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8240_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [17]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8241_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [18]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8242_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [19]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8243_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [20]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8244_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [21]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8245_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [22]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8246_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [23]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8247_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [24]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8248_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [25]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8249_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [26]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8250_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [27]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8251_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [28]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8252_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [29]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8253_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [30]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8254_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_cmd_payload_pc [31]),
    .EN(\VexRiscv.IBusSimplePlugin_cmd_ready ),
    .Q(\VexRiscv.iBusWishbone_ADR [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8255_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [0]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8256_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [1]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8257_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [2]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8258_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [3]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8259_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [4]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8260_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [5]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8261_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [6]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8262_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [7]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8263_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [8]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8264_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [9]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8265_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [10]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8266_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [11]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8267_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [12]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8268_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [13]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8269_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [14]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8270_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [15]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8271_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [16]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8272_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [17]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8273_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [18]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8274_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [19]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8275_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [20]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8276_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [21]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8277_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [22]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8278_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [23]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8279_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [24]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8280_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [25]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8281_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [26]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8282_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [27]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8283_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [28]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8284_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [29]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8285_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [30]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8286_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA [31]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8287_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_BRANCH_DO_1 ),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_BRANCH_DO ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8288_ (
    .CLK(\UART.CLK ),
    .D(_0940_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_exception ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8289_ (
    .CLK(\UART.CLK ),
    .D(_0941_),
    .EN(1'h1),
    .Q(_1493_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8290_ (
    .CLK(\UART.CLK ),
    .D(_0942_),
    .EN(1'h1),
    .Q(_1493_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8291_ (
    .CLK(\UART.CLK ),
    .D(_0943_),
    .EN(1'h1),
    .Q(_1493_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8292_ (
    .CLK(\UART.CLK ),
    .D(_0944_),
    .EN(1'h1),
    .Q(_1493_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8293_ (
    .CLK(\UART.CLK ),
    .D(_0945_),
    .EN(1'h1),
    .Q(_1493_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8294_ (
    .CLK(\UART.CLK ),
    .D(_0946_),
    .EN(1'h1),
    .Q(_1493_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8295_ (
    .CLK(\UART.CLK ),
    .D(_0947_),
    .EN(1'h1),
    .Q(_1493_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8296_ (
    .CLK(\UART.CLK ),
    .D(_0948_),
    .EN(1'h1),
    .Q(_1493_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8297_ (
    .CLK(\UART.CLK ),
    .D(_1646_[3]),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_booted ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8298_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBus_cmd_halfPipe_payload_size [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8299_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.switch_Misc_l232_2 ),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBus_cmd_halfPipe_payload_size [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8300_ (
    .CLK(\UART.CLK ),
    .D(_0949_),
    .EN(1'h1),
    .Q(core_bus_adr1[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8301_ (
    .CLK(\UART.CLK ),
    .D(_0950_),
    .EN(1'h1),
    .Q(core_bus_adr1[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8302_ (
    .CLK(\UART.CLK ),
    .D(_0951_),
    .EN(1'h1),
    .Q(core_bus_adr1[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8303_ (
    .CLK(\UART.CLK ),
    .D(_0952_),
    .EN(1'h1),
    .Q(core_bus_adr1[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8304_ (
    .CLK(\UART.CLK ),
    .D(_0953_),
    .EN(1'h1),
    .Q(core_bus_adr1[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8305_ (
    .CLK(\UART.CLK ),
    .D(_0954_),
    .EN(1'h1),
    .Q(core_bus_adr1[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8306_ (
    .CLK(\UART.CLK ),
    .D(_0955_),
    .EN(1'h1),
    .Q(core_bus_adr1[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8307_ (
    .CLK(\UART.CLK ),
    .D(_0956_),
    .EN(1'h1),
    .Q(core_bus_adr1[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8308_ (
    .CLK(\UART.CLK ),
    .D(_0957_),
    .EN(1'h1),
    .Q(core_bus_adr1[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8309_ (
    .CLK(\UART.CLK ),
    .D(_0958_),
    .EN(1'h1),
    .Q(core_bus_adr1[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8310_ (
    .CLK(\UART.CLK ),
    .D(_0959_),
    .EN(1'h1),
    .Q(core_bus_adr1[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8311_ (
    .CLK(\UART.CLK ),
    .D(_0960_),
    .EN(1'h1),
    .Q(core_bus_adr1[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8312_ (
    .CLK(\UART.CLK ),
    .D(_0961_),
    .EN(1'h1),
    .Q(core_bus_adr1[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8313_ (
    .CLK(\UART.CLK ),
    .D(_0962_),
    .EN(1'h1),
    .Q(core_bus_adr1[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8314_ (
    .CLK(\UART.CLK ),
    .D(_0963_),
    .EN(1'h1),
    .Q(core_bus_adr1[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8315_ (
    .CLK(\UART.CLK ),
    .D(_0964_),
    .EN(1'h1),
    .Q(core_bus_adr1[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8316_ (
    .CLK(\UART.CLK ),
    .D(_0965_),
    .EN(1'h1),
    .Q(core_bus_adr1[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8317_ (
    .CLK(\UART.CLK ),
    .D(_0966_),
    .EN(1'h1),
    .Q(core_bus_adr1[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8318_ (
    .CLK(\UART.CLK ),
    .D(_0967_),
    .EN(1'h1),
    .Q(core_bus_adr1[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8319_ (
    .CLK(\UART.CLK ),
    .D(_0968_),
    .EN(1'h1),
    .Q(core_bus_adr1[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8320_ (
    .CLK(\UART.CLK ),
    .D(_0969_),
    .EN(1'h1),
    .Q(core_bus_adr1[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8321_ (
    .CLK(\UART.CLK ),
    .D(_0970_),
    .EN(1'h1),
    .Q(core_bus_adr1[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8322_ (
    .CLK(\UART.CLK ),
    .D(_0971_),
    .EN(1'h1),
    .Q(core_bus_adr1[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8323_ (
    .CLK(\UART.CLK ),
    .D(_0972_),
    .EN(1'h1),
    .Q(core_bus_adr1[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8324_ (
    .CLK(\UART.CLK ),
    .D(_0973_),
    .EN(1'h1),
    .Q(core_bus_adr1[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8325_ (
    .CLK(\UART.CLK ),
    .D(_0974_),
    .EN(1'h1),
    .Q(core_bus_adr1[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8326_ (
    .CLK(\UART.CLK ),
    .D(_0975_),
    .EN(1'h1),
    .Q(core_bus_adr1[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8327_ (
    .CLK(\UART.CLK ),
    .D(_0976_),
    .EN(1'h1),
    .Q(core_bus_adr1[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8328_ (
    .CLK(\UART.CLK ),
    .D(_0977_),
    .EN(1'h1),
    .Q(core_bus_adr1[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8329_ (
    .CLK(\UART.CLK ),
    .D(_0978_),
    .EN(1'h1),
    .Q(core_bus_adr1[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8330_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_memory_ENV_CTRL [0]),
    .EN(1'h1),
    .Q(\VexRiscv._zz_writeBack_ENV_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8331_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_memory_ENV_CTRL [1]),
    .EN(1'h1),
    .Q(\VexRiscv._zz_writeBack_ENV_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8332_ (
    .CLK(\UART.CLK ),
    .D(_1294_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_3008 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8333_ (
    .CLK(\UART.CLK ),
    .D(_1295_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_4032 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8334_ (
    .CLK(\UART.CLK ),
    .D(_0979_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8335_ (
    .CLK(\UART.CLK ),
    .D(_0980_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8336_ (
    .CLK(\UART.CLK ),
    .D(_0981_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_exceptionPendings_2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8337_ (
    .CLK(\UART.CLK ),
    .D(_0982_),
    .EN(1'h1),
    .Q(\VexRiscv.memory_arbitration_isValid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8338_ (
    .CLK(\UART.CLK ),
    .D(_0983_),
    .EN(1'h1),
    .Q(\VexRiscv.execute_arbitration_isValid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8339_ (
    .CLK(\UART.CLK ),
    .D(_0984_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8340_ (
    .CLK(\UART.CLK ),
    .D(_1293_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_835 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8341_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DIN [0]),
    .EN(\UART_1.uart_tx_i.n176_o ),
    .Q(\UART_1.uart_tx_i.n299_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8342_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DIN [1]),
    .EN(\UART_1.uart_tx_i.n176_o ),
    .Q(\UART_1.uart_tx_i.n300_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8343_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DIN [2]),
    .EN(\UART_1.uart_tx_i.n176_o ),
    .Q(\UART_1.uart_tx_i.n301_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8344_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DIN [3]),
    .EN(\UART_1.uart_tx_i.n176_o ),
    .Q(\UART_1.uart_tx_i.n302_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8345_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DIN [4]),
    .EN(\UART_1.uart_tx_i.n176_o ),
    .Q(\UART_1.uart_tx_i.n303_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8346_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DIN [5]),
    .EN(\UART_1.uart_tx_i.n176_o ),
    .Q(\UART_1.uart_tx_i.n304_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8347_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DIN [6]),
    .EN(\UART_1.uart_tx_i.n176_o ),
    .Q(\UART_1.uart_tx_i.n305_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:319.3-320.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8348_ (
    .CLK(\UART.CLK ),
    .D(\UART_1.DIN [7]),
    .EN(\UART_1.uart_tx_i.n176_o ),
    .Q(\UART_1.uart_tx_i.n306_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8349_ (
    .CLK(\UART.CLK ),
    .D(_0985_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_interrupt_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8350_ (
    .CLK(\UART.CLK ),
    .D(_1290_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_773 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8351_ (
    .CLK(\UART.CLK ),
    .D(_1289_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_772 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8352_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8353_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8354_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8355_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8356_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8357_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8358_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8359_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8360_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8361_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8362_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8363_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8364_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8365_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8366_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8367_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8368_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8369_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8370_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8371_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8372_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8373_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8374_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8375_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8376_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8377_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8378_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8379_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8380_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8381_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8382_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8383_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]),
    .EN(\VexRiscv.CsrPlugin_hadException ),
    .Q(\VexRiscv.CsrPlugin_mtval [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8384_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [2]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8385_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [3]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8386_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [4]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8387_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [5]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8388_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [6]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8389_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [7]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8390_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [8]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8391_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [9]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8392_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [10]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8393_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [11]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8394_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [12]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8395_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [13]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8396_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [14]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8397_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [15]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8398_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [16]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8399_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [17]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8400_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [18]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8401_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [19]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8402_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [20]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8403_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [21]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8404_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [22]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8405_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [23]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8406_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [24]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8407_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [25]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8408_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [26]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8409_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [27]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8410_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [28]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8411_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [29]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8412_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [30]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8413_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_execute_to_memory_PC [31]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_PC [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8414_ (
    .CLK(\UART.CLK ),
    .D(_1296_),
    .EN(\VexRiscv.when_CsrPlugin_l1390 ),
    .Q(\VexRiscv.CsrPlugin_mcause_interrupt ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8415_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_ALIGNEMENT_FAULT ),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_ALIGNEMENT_FAULT ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8416_ (
    .CLK(\UART.CLK ),
    .D(_0986_),
    .EN(1'h1),
    .Q(\VexRiscv.dBusWishbone_CYC ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8417_ (
    .CLK(\UART.CLK ),
    .D(_0987_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8418_ (
    .CLK(\UART.CLK ),
    .D(_0988_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8419_ (
    .CLK(\UART.CLK ),
    .D(_0989_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8420_ (
    .CLK(\UART.CLK ),
    .D(_0990_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8421_ (
    .CLK(\UART.CLK ),
    .D(_0991_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8422_ (
    .CLK(\UART.CLK ),
    .D(_0992_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8423_ (
    .CLK(\UART.CLK ),
    .D(_0993_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8424_ (
    .CLK(\UART.CLK ),
    .D(_0994_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8425_ (
    .CLK(\UART.CLK ),
    .D(_0995_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8426_ (
    .CLK(\UART.CLK ),
    .D(_0996_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8427_ (
    .CLK(\UART.CLK ),
    .D(_0997_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8428_ (
    .CLK(\UART.CLK ),
    .D(_0998_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8429_ (
    .CLK(\UART.CLK ),
    .D(_0999_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8430_ (
    .CLK(\UART.CLK ),
    .D(_1000_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8431_ (
    .CLK(\UART.CLK ),
    .D(_1001_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8432_ (
    .CLK(\UART.CLK ),
    .D(_1002_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8433_ (
    .CLK(\UART.CLK ),
    .D(_1003_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8434_ (
    .CLK(\UART.CLK ),
    .D(_1004_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8435_ (
    .CLK(\UART.CLK ),
    .D(_1005_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8436_ (
    .CLK(\UART.CLK ),
    .D(_1006_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8437_ (
    .CLK(\UART.CLK ),
    .D(_1007_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8438_ (
    .CLK(\UART.CLK ),
    .D(_1008_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8439_ (
    .CLK(\UART.CLK ),
    .D(_1009_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8440_ (
    .CLK(\UART.CLK ),
    .D(_1010_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8441_ (
    .CLK(\UART.CLK ),
    .D(_1011_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8442_ (
    .CLK(\UART.CLK ),
    .D(_1012_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8443_ (
    .CLK(\UART.CLK ),
    .D(_1013_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8444_ (
    .CLK(\UART.CLK ),
    .D(_1014_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8445_ (
    .CLK(\UART.CLK ),
    .D(_1015_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8446_ (
    .CLK(\UART.CLK ),
    .D(_1016_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8447_ (
    .CLK(\UART.CLK ),
    .D(_1017_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8448_ (
    .CLK(\UART.CLK ),
    .D(_1018_),
    .EN(1'h1),
    .Q(\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8449_ (
    .CLK(\UART.CLK ),
    .D(_1019_),
    .EN(1'h1),
    .Q(\VexRiscv.iBusWishbone_CYC ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8450_ (
    .CLK(\UART.CLK ),
    .D(_1020_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_inc ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8451_ (
    .CLK(\UART.CLK ),
    .D(_1021_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8452_ (
    .CLK(\UART.CLK ),
    .D(_1022_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8453_ (
    .CLK(\UART.CLK ),
    .D(_1023_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8454_ (
    .CLK(\UART.CLK ),
    .D(_1024_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8455_ (
    .CLK(\UART.CLK ),
    .D(_1025_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8456_ (
    .CLK(\UART.CLK ),
    .D(_1026_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8457_ (
    .CLK(\UART.CLK ),
    .D(_1027_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8458_ (
    .CLK(\UART.CLK ),
    .D(_1028_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8459_ (
    .CLK(\UART.CLK ),
    .D(_1029_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8460_ (
    .CLK(\UART.CLK ),
    .D(_1030_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8461_ (
    .CLK(\UART.CLK ),
    .D(_1031_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8462_ (
    .CLK(\UART.CLK ),
    .D(_1032_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8463_ (
    .CLK(\UART.CLK ),
    .D(_1033_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8464_ (
    .CLK(\UART.CLK ),
    .D(_1034_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8465_ (
    .CLK(\UART.CLK ),
    .D(_1035_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8466_ (
    .CLK(\UART.CLK ),
    .D(_1036_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8467_ (
    .CLK(\UART.CLK ),
    .D(_1037_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8468_ (
    .CLK(\UART.CLK ),
    .D(_1038_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8469_ (
    .CLK(\UART.CLK ),
    .D(_1039_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8470_ (
    .CLK(\UART.CLK ),
    .D(_1040_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8471_ (
    .CLK(\UART.CLK ),
    .D(_1041_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8472_ (
    .CLK(\UART.CLK ),
    .D(_1042_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8473_ (
    .CLK(\UART.CLK ),
    .D(_1043_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8474_ (
    .CLK(\UART.CLK ),
    .D(_1044_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8475_ (
    .CLK(\UART.CLK ),
    .D(_1045_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8476_ (
    .CLK(\UART.CLK ),
    .D(_1046_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8477_ (
    .CLK(\UART.CLK ),
    .D(_1047_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8478_ (
    .CLK(\UART.CLK ),
    .D(_1048_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8479_ (
    .CLK(\UART.CLK ),
    .D(_1049_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8480_ (
    .CLK(\UART.CLK ),
    .D(_1050_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8481_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_wr ),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_WE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8482_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [0]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8483_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [1]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8484_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [2]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8485_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [3]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8486_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [4]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8487_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [5]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8488_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [6]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8489_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [7]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8490_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [8]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8491_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [9]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8492_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [10]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8493_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [11]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8494_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [12]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8495_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [13]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8496_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [14]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8497_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [15]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8498_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [16]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8499_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [17]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8500_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [18]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8501_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [19]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8502_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [20]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8503_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [21]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8504_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [22]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8505_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [23]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8506_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [24]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8507_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [25]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8508_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [26]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8509_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [27]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8510_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [28]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8511_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [29]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8512_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [30]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8513_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_dBus_cmd_payload_data [31]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_DAT_MOSI [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8514_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_6 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_BRANCH_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8515_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_decode_BRANCH_CTRL [1]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_BRANCH_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8516_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_IS_CSR ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_IS_CSR ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8517_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_decode_ENV_CTRL [0]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ENV_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8518_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_decode_ENV_CTRL [1]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ENV_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8519_ (
    .CLK(\UART.CLK ),
    .D(_1051_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8520_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_SRC_LESS_UNSIGNED ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8521_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_25 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ALU_BITWISE_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8522_ (
    .CLK(\UART.CLK ),
    .D(_1052_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8523_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_11 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SHIFT_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8524_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_8 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SHIFT_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8525_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [0]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBus_cmd_halfPipe_payload_address [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8526_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [1]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBus_cmd_halfPipe_payload_address [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8527_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [2]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8528_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [3]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8529_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [4]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8530_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [5]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8531_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [6]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8532_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [7]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8533_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [8]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8534_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [9]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8535_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [10]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8536_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [11]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8537_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [12]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8538_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [13]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8539_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [14]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8540_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [15]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8541_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [16]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8542_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [17]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8543_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [18]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8544_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [19]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8545_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [20]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8546_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [21]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8547_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [22]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8548_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [23]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8549_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [24]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8550_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [25]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8551_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [26]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8552_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [27]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8553_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [28]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8554_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [29]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8555_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [30]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8556_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [31]),
    .EN(\VexRiscv.dBusWishbone_CYC ),
    .Q(\VexRiscv.dBusWishbone_ADR [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8557_ (
    .CLK(\UART.CLK ),
    .D(_1053_),
    .EN(1'h1),
    .Q(\VexRiscv.lastStageIsFiring ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8558_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [0]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8559_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [1]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8560_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [2]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv._zz_decode_IS_CSR_3 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8561_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [3]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8562_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [4]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8563_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [5]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8564_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [6]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8565_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [7]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8566_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [8]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8567_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [9]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8568_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [10]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8569_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [11]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8570_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [12]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8571_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [13]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8572_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [14]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8573_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [25]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8574_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [26]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8575_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [27]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8576_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [28]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8577_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [29]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8578_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [30]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8579_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [31]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8580_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8581_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8582_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8583_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8584_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8585_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [0]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8586_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_address [1]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8587_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [0]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8588_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [1]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8589_ (
    .CLK(\UART.CLK ),
    .D(_1435_[0]),
    .EN(_1892_[2]),
    .Q(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8590_ (
    .CLK(\UART.CLK ),
    .D(_1435_[1]),
    .EN(_1892_[2]),
    .Q(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8591_ (
    .CLK(\UART.CLK ),
    .D(_1435_[2]),
    .EN(_1892_[2]),
    .Q(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8592_ (
    .CLK(\UART.CLK ),
    .D(_1435_[3]),
    .EN(_1892_[2]),
    .Q(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8593_ (
    .CLK(\UART.CLK ),
    .D(_1435_[4]),
    .EN(_1892_[2]),
    .Q(\VexRiscv.execute_LightShifterPlugin_amplitudeReg [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8594_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [0]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8595_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [1]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8596_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [2]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8597_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [3]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8598_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [4]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8599_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [5]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8600_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [6]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8601_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [7]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8602_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [8]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8603_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [9]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8604_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [10]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8605_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [11]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8606_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [12]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8607_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [13]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8608_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [14]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8609_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [15]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8610_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [16]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8611_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [17]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8612_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [18]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8613_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [19]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8614_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [20]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8615_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [21]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8616_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [22]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8617_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [23]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8618_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [24]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8619_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [25]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8620_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [26]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8621_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [27]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8622_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [28]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8623_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [29]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8624_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [30]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8625_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [31]),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8626_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_when_CsrPlugin_l1302_2 ),
    .EN(_2375_[1]),
    .Q(\VexRiscv.CsrPlugin_interrupt_code [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8627_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8628_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8629_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8630_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8631_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8632_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8633_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8634_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8635_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8636_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8637_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8638_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8639_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8640_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8641_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8642_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8643_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8644_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8645_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8646_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8647_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8648_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8649_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8650_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8651_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8652_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8653_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8654_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8655_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8656_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31]),
    .EN(_0038_),
    .Q(\VexRiscv.CsrPlugin_mtvec_base [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8657_ (
    .CLK(\UART.CLK ),
    .D(_1255_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8658_ (
    .CLK(\UART.CLK ),
    .D(_1266_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8659_ (
    .CLK(\UART.CLK ),
    .D(_1277_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8660_ (
    .CLK(\UART.CLK ),
    .D(_1280_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8661_ (
    .CLK(\UART.CLK ),
    .D(_1281_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8662_ (
    .CLK(\UART.CLK ),
    .D(_1282_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8663_ (
    .CLK(\UART.CLK ),
    .D(_1283_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8664_ (
    .CLK(\UART.CLK ),
    .D(_1284_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8665_ (
    .CLK(\UART.CLK ),
    .D(_1285_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8666_ (
    .CLK(\UART.CLK ),
    .D(_1286_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8667_ (
    .CLK(\UART.CLK ),
    .D(_1256_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8668_ (
    .CLK(\UART.CLK ),
    .D(_1257_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8669_ (
    .CLK(\UART.CLK ),
    .D(_1258_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8670_ (
    .CLK(\UART.CLK ),
    .D(_1259_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8671_ (
    .CLK(\UART.CLK ),
    .D(_1260_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8672_ (
    .CLK(\UART.CLK ),
    .D(_1261_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8673_ (
    .CLK(\UART.CLK ),
    .D(_1262_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8674_ (
    .CLK(\UART.CLK ),
    .D(_1263_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8675_ (
    .CLK(\UART.CLK ),
    .D(_1264_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8676_ (
    .CLK(\UART.CLK ),
    .D(_1265_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8677_ (
    .CLK(\UART.CLK ),
    .D(_1267_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8678_ (
    .CLK(\UART.CLK ),
    .D(_1268_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8679_ (
    .CLK(\UART.CLK ),
    .D(_1269_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8680_ (
    .CLK(\UART.CLK ),
    .D(_1270_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8681_ (
    .CLK(\UART.CLK ),
    .D(_1271_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8682_ (
    .CLK(\UART.CLK ),
    .D(_1272_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8683_ (
    .CLK(\UART.CLK ),
    .D(_1273_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8684_ (
    .CLK(\UART.CLK ),
    .D(_1274_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8685_ (
    .CLK(\UART.CLK ),
    .D(_1275_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8686_ (
    .CLK(\UART.CLK ),
    .D(_1276_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8687_ (
    .CLK(\UART.CLK ),
    .D(_1278_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8688_ (
    .CLK(\UART.CLK ),
    .D(_1279_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mepc [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8689_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.externalInterrupt ),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mip_MEIP ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8690_ (
    .CLK(\UART.CLK ),
    .D(_1054_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mip_MSIP ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8691_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [2]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8692_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [3]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8693_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [4]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8694_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [5]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8695_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [6]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8696_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [7]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8697_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [8]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8698_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [9]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8699_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [10]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8700_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [11]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8701_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [12]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8702_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [13]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8703_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [14]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8704_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [15]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8705_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [16]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8706_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [17]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8707_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [18]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8708_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [19]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8709_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [20]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8710_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [21]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8711_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [22]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8712_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [23]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8713_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8714_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [25]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8715_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [26]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8716_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [27]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8717_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [28]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8718_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [29]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8719_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [30]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8720_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_fetchPc_pcReg [31]),
    .EN(\VexRiscv.decode_arbitration_isStuck ),
    .Q(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8721_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [1]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8722_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [2]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8723_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [3]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8724_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [4]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8725_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [5]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8726_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [6]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8727_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [7]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8728_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [8]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8729_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [9]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8730_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [10]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8731_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [11]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8732_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [12]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8733_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [13]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8734_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [14]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8735_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [15]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8736_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [16]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8737_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [17]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8738_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [18]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8739_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [19]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8740_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [20]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8741_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [21]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8742_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [22]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8743_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [23]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8744_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [24]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8745_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [25]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8746_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [26]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8747_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [27]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8748_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [28]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8749_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [29]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8750_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [30]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8751_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_BRANCH_CALC [31]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8752_ (
    .CLK(\UART.CLK ),
    .D(_1551_[0]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8753_ (
    .CLK(\UART.CLK ),
    .D(_1551_[1]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8754_ (
    .CLK(\UART.CLK ),
    .D(_1551_[2]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8755_ (
    .CLK(\UART.CLK ),
    .D(_1551_[3]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8756_ (
    .CLK(\UART.CLK ),
    .D(_1551_[4]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8757_ (
    .CLK(\UART.CLK ),
    .D(_1551_[5]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8758_ (
    .CLK(\UART.CLK ),
    .D(_1551_[6]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8759_ (
    .CLK(\UART.CLK ),
    .D(_1551_[7]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8760_ (
    .CLK(\UART.CLK ),
    .D(_1551_[8]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8761_ (
    .CLK(\UART.CLK ),
    .D(_1551_[9]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8762_ (
    .CLK(\UART.CLK ),
    .D(_1551_[10]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8763_ (
    .CLK(\UART.CLK ),
    .D(_1551_[11]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8764_ (
    .CLK(\UART.CLK ),
    .D(_1551_[12]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8765_ (
    .CLK(\UART.CLK ),
    .D(_1551_[13]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8766_ (
    .CLK(\UART.CLK ),
    .D(_1551_[14]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8767_ (
    .CLK(\UART.CLK ),
    .D(_1551_[15]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8768_ (
    .CLK(\UART.CLK ),
    .D(_1551_[16]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8769_ (
    .CLK(\UART.CLK ),
    .D(_1551_[17]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8770_ (
    .CLK(\UART.CLK ),
    .D(_1551_[18]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8771_ (
    .CLK(\UART.CLK ),
    .D(_1551_[19]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8772_ (
    .CLK(\UART.CLK ),
    .D(_1551_[20]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8773_ (
    .CLK(\UART.CLK ),
    .D(_1551_[21]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8774_ (
    .CLK(\UART.CLK ),
    .D(_1551_[22]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8775_ (
    .CLK(\UART.CLK ),
    .D(_1551_[23]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8776_ (
    .CLK(\UART.CLK ),
    .D(_1551_[24]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8777_ (
    .CLK(\UART.CLK ),
    .D(_1551_[25]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8778_ (
    .CLK(\UART.CLK ),
    .D(_1551_[26]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8779_ (
    .CLK(\UART.CLK ),
    .D(_1551_[27]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8780_ (
    .CLK(\UART.CLK ),
    .D(_1551_[28]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8781_ (
    .CLK(\UART.CLK ),
    .D(_1551_[29]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8782_ (
    .CLK(\UART.CLK ),
    .D(_1551_[30]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8783_ (
    .CLK(\UART.CLK ),
    .D(_1551_[31]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8784_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [2]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8785_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [3]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8786_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [4]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8787_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [5]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8788_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [6]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8789_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [7]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8790_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [8]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8791_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [9]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8792_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [10]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8793_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [11]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8794_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [12]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8795_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [13]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8796_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [14]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8797_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [15]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8798_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [16]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8799_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [17]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8800_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [18]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8801_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [19]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8802_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [20]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8803_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [21]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8804_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [22]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8805_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [23]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8806_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [24]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8807_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [25]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8808_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [26]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8809_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [27]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8810_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [28]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8811_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [29]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8812_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [30]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8813_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_PC [31]),
    .EN(\VexRiscv.CsrPlugin_exception ),
    .Q(\VexRiscv.lastStagePc [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8814_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [7]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8815_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [8]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8816_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [9]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8817_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [10]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8818_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [11]),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8819_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [12]),
    .EN(1'h1),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8820_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [13]),
    .EN(1'h1),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8821_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [14]),
    .EN(1'h1),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8822_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [28]),
    .EN(1'h1),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8823_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_INSTRUCTION [29]),
    .EN(1'h1),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_payload_address [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8824_ (
    .CLK(\UART.CLK ),
    .D(_1291_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_833 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8825_ (
    .CLK(\UART.CLK ),
    .D(_1292_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.execute_CsrPlugin_csr_834 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8826_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.dBus_cmd_payload_wr ),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_STORE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8827_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [7]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8828_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8829_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8830_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8831_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8832_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8833_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.switch_Misc_l232_2 ),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8834_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8835_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8836_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_INSTRUCTION [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8837_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [0]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8838_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [1]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8839_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz_decode_IS_CSR_3 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8840_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8841_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8842_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.dBus_cmd_payload_wr ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8843_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8844_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8845_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [8]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8846_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8847_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [10]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8848_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8849_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8850_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.switch_Misc_l232_2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8851_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8852_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8853_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8854_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8855_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8856_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8857_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8858_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8859_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8860_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8861_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8862_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8863_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8864_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8865_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8866_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8867_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8868_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8869_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_SRC_USE_SUB_LESS ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8870_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_MEMORY_ENABLE ),
    .EN(1'h1),
    .Q(\VexRiscv.memory_to_writeBack_MEMORY_ENABLE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8871_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_70 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ALU_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8872_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_16 [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_ALU_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8873_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_to_execute_MEMORY_ENABLE ),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_MEMORY_ENABLE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8874_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_90 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SRC1_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8875_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_88 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SRC1_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8876_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_80 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_MEMORY_ENABLE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8877_ (
    .CLK(\UART.CLK ),
    .D(_1055_),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8878_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_63 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SRC2_CTRL [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8879_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv._zz__zz_decode_IS_CSR_60 ),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_SRC2_CTRL [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8880_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .EN(1'h1),
    .Q(\VexRiscv._zz_lastStageRegFileWrite_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8881_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.decode_to_execute_REGFILE_WRITE_VALID ),
    .EN(\VexRiscv.execute_arbitration_isStuckByOthers ),
    .Q(\VexRiscv.execute_to_memory_REGFILE_WRITE_VALID ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8882_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.reset ),
    .EN(1'h1),
    .Q(\VexRiscv._zz_5 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8883_ (
    .CLK(\UART.CLK ),
    .D(_1056_),
    .EN(1'h1),
    .Q(\VexRiscv.execute_LightShifterPlugin_isActive ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8884_ (
    .CLK(\UART.CLK ),
    .D(_1057_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mstatus_MPIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8885_ (
    .CLK(\UART.CLK ),
    .D(_1058_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8886_ (
    .CLK(\UART.CLK ),
    .D(_1059_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8887_ (
    .CLK(\UART.CLK ),
    .D(_1060_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8888_ (
    .CLK(\UART.CLK ),
    .D(_1061_),
    .EN(1'h1),
    .Q(\VexRiscv.HazardSimplePlugin_writeBackBuffer_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8889_ (
    .CLK(\UART.CLK ),
    .D(_1062_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mstatus_MIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8890_ (
    .CLK(\UART.CLK ),
    .D(_1063_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mie_MEIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8891_ (
    .CLK(\UART.CLK ),
    .D(_1064_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mie_MTIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8892_ (
    .CLK(\UART.CLK ),
    .D(_1065_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mstatus_MPP [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8893_ (
    .CLK(\UART.CLK ),
    .D(_1066_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mstatus_MPP [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8894_ (
    .CLK(\UART.CLK ),
    .D(_1067_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_mie_MSIE ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8895_ (
    .CLK(\UART.CLK ),
    .D(_1068_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_exceptionPendings_0 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8896_ (
    .CLK(\UART.CLK ),
    .D(_1069_),
    .EN(1'h1),
    .Q(\VexRiscv.CsrPlugin_exceptionPendings_1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8897_ (
    .CLK(\UART.CLK ),
    .D(_1070_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_pending_value [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8898_ (
    .CLK(\UART.CLK ),
    .D(_1071_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_pending_value [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3288.3-3556.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8899_ (
    .CLK(\UART.CLK ),
    .D(_1072_),
    .EN(1'h1),
    .Q(\VexRiscv.IBusSimplePlugin_pending_value [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:350.3-354.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8900_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n60_o ),
    .EN(_2208_[0]),
    .Q(\spi_master.mosi ),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8901_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [0]),
    .EN(_0037_),
    .Q(\spi_master.n148_q [0]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8902_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [1]),
    .EN(_0037_),
    .Q(\spi_master.n148_q [1]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8903_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [2]),
    .EN(_0037_),
    .Q(\spi_master.n148_q [2]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8904_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [3]),
    .EN(_0037_),
    .Q(\spi_master.n148_q [3]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8905_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [4]),
    .EN(_0037_),
    .Q(\spi_master.n148_q [4]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8906_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [5]),
    .EN(_0037_),
    .Q(\spi_master.n148_q [5]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8907_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [6]),
    .EN(_0037_),
    .Q(\spi_master.n148_q [6]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8908_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [7]),
    .EN(_0037_),
    .Q(\spi_master.n148_q [7]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:356.3-360.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) _8909_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n87_o ),
    .EN(1'h1),
    .Q(\spi_master.busy ),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8910_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [0]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8911_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [1]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8912_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [2]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8913_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [3]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8914_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [4]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8915_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [5]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8916_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [6]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8917_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [7]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8918_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [8]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8919_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [9]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8920_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [10]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8921_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [11]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8922_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [12]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8923_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [13]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8924_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [14]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8925_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [15]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8926_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [16]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8927_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [17]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8928_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [18]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8929_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [19]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8930_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [20]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8931_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [21]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8932_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [22]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8933_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [23]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8934_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [24]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8935_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [25]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8936_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [26]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8937_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [27]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8938_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [28]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8939_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [29]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8940_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [30]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3835.14-3849.4|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3944.3-3949.6|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1138.24-1152.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8941_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_payload_inst [31]),
    .EN(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_ready ),
    .Q(\VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_push_rData_inst [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:339.3-340.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8942_ (
    .CLK(\UART.CLK ),
    .D(_1073_),
    .EN(_0032_),
    .Q(\spi_master_1.n144_q [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8943_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.miso ),
    .EN(_0035_),
    .Q(\spi_master.n141_q [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8944_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [0]),
    .EN(_0035_),
    .Q(\spi_master.n141_q [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8945_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [1]),
    .EN(_0035_),
    .Q(\spi_master.n141_q [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8946_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [2]),
    .EN(_0035_),
    .Q(\spi_master.n141_q [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8947_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [3]),
    .EN(_0035_),
    .Q(\spi_master.n141_q [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8948_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [4]),
    .EN(_0035_),
    .Q(\spi_master.n141_q [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8949_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [5]),
    .EN(_0035_),
    .Q(\spi_master.n141_q [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8950_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n141_q [6]),
    .EN(_0035_),
    .Q(\spi_master.n141_q [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8951_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n15_o [0]),
    .EN(_0034_),
    .Q(\spi_master.last_bit [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8952_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n15_o [1]),
    .EN(_0034_),
    .Q(\spi_master.last_bit [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8953_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n15_o [2]),
    .EN(_0034_),
    .Q(\spi_master.last_bit [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8954_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n15_o [3]),
    .EN(_0034_),
    .Q(\spi_master.last_bit [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8955_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n15_o [4]),
    .EN(_0034_),
    .Q(\spi_master.last_bit [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8956_ (
    .CLK(\UART.CLK ),
    .D(_1074_),
    .EN(_2210_[1]),
    .Q(\spi_master_1.clk_toggles [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8957_ (
    .CLK(\UART.CLK ),
    .D(_1075_),
    .EN(_2210_[1]),
    .Q(\spi_master_1.clk_toggles [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8958_ (
    .CLK(\UART.CLK ),
    .D(_1076_),
    .EN(_2210_[1]),
    .Q(\spi_master_1.clk_toggles [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8959_ (
    .CLK(\UART.CLK ),
    .D(_1077_),
    .EN(_2210_[1]),
    .Q(\spi_master_1.clk_toggles [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:316.3-317.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8960_ (
    .CLK(\UART.CLK ),
    .D(_1078_),
    .EN(_2210_[1]),
    .Q(\spi_master_1.clk_toggles [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:299.3-303.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8961_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n87_o ),
    .EN(1'h1),
    .Q(\spi_master.n129_q ),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8962_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dat_r),
    .EN(_1315_),
    .Q(\storage_2[2] [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8963_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[0]),
    .EN(_1315_),
    .Q(\storage_2[2] [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8964_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[1]),
    .EN(_1315_),
    .Q(\storage_2[2] [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8965_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[2]),
    .EN(_1315_),
    .Q(\storage_2[2] [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8966_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[3]),
    .EN(_1315_),
    .Q(\storage_2[2] [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8967_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[4]),
    .EN(_1315_),
    .Q(\storage_2[2] [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8968_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[5]),
    .EN(_1315_),
    .Q(\storage_2[2] [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8969_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[6]),
    .EN(_1315_),
    .Q(\storage_2[2] [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8970_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[7]),
    .EN(_1315_),
    .Q(\storage_2[2] [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8971_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq_oe),
    .EN(_1315_),
    .Q(\storage_2[2] [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8972_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_rwds),
    .EN(_1315_),
    .Q(\storage_2[2] [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8973_ (
    .CLK(\UART.CLK ),
    .D(core_dat_tx_conv_converter_sink_valid),
    .EN(_1315_),
    .Q(\storage_2[2] [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8974_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dat_r),
    .EN(_1316_),
    .Q(\storage_2[3] [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8975_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[0]),
    .EN(_1316_),
    .Q(\storage_2[3] [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8976_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[1]),
    .EN(_1316_),
    .Q(\storage_2[3] [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8977_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[2]),
    .EN(_1316_),
    .Q(\storage_2[3] [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8978_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[3]),
    .EN(_1316_),
    .Q(\storage_2[3] [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8979_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[4]),
    .EN(_1316_),
    .Q(\storage_2[3] [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8980_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[5]),
    .EN(_1316_),
    .Q(\storage_2[3] [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8981_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[6]),
    .EN(_1316_),
    .Q(\storage_2[3] [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8982_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq[7]),
    .EN(_1316_),
    .Q(\storage_2[3] [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8983_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_dq_oe),
    .EN(_1316_),
    .Q(\storage_2[3] [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8984_ (
    .CLK(\UART.CLK ),
    .D(core_source_source_payload_rwds),
    .EN(_1316_),
    .Q(\storage_2[3] [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8985_ (
    .CLK(\UART.CLK ),
    .D(core_dat_tx_conv_converter_sink_valid),
    .EN(_1316_),
    .Q(\storage_2[3] [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:350.3-354.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8986_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n60_o ),
    .EN(_2210_[0]),
    .Q(\spi_master_1.mosi ),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8987_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [0]),
    .EN(_0033_),
    .Q(\spi_master_1.n148_q [0]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8988_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [1]),
    .EN(_0033_),
    .Q(\spi_master_1.n148_q [1]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8989_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [2]),
    .EN(_0033_),
    .Q(\spi_master_1.n148_q [2]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8990_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [3]),
    .EN(_0033_),
    .Q(\spi_master_1.n148_q [3]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8991_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [4]),
    .EN(_0033_),
    .Q(\spi_master_1.n148_q [4]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8992_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [5]),
    .EN(_0033_),
    .Q(\spi_master_1.n148_q [5]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8993_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [6]),
    .EN(_0033_),
    .Q(\spi_master_1.n148_q [6]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:362.3-366.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8994_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [7]),
    .EN(_0033_),
    .Q(\spi_master_1.n148_q [7]),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:356.3-360.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) _8995_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n87_o ),
    .EN(1'h1),
    .Q(\spi_master_1.busy ),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6475.12-6491.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master.v:309.3-310.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8996_ (
    .CLK(\UART.CLK ),
    .D(\spi_master.n93_o ),
    .EN(_2208_[1]),
    .Q(\spi_master.n132_q ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8997_ (
    .CLK(\UART.CLK ),
    .D(basesoc_uart_irq),
    .EN(1'h1),
    .Q(\VexRiscv.externalInterruptArray_regNext [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8998_ (
    .CLK(\UART.CLK ),
    .D(basesoc_timer_irq),
    .EN(1'h1),
    .Q(\VexRiscv.externalInterruptArray_regNext [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _8999_ (
    .CLK(\UART.CLK ),
    .D(uart_logging_irq),
    .EN(1'h1),
    .Q(\VexRiscv.externalInterruptArray_regNext [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9000_ (
    .CLK(\UART.CLK ),
    .D(uart_ice40_irq),
    .EN(1'h1),
    .Q(\VexRiscv.externalInterruptArray_regNext [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9001_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.miso ),
    .EN(_0031_),
    .Q(\spi_master_1.n141_q [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9002_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [0]),
    .EN(_0031_),
    .Q(\spi_master_1.n141_q [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9003_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [1]),
    .EN(_0031_),
    .Q(\spi_master_1.n141_q [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9004_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [2]),
    .EN(_0031_),
    .Q(\spi_master_1.n141_q [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9005_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [3]),
    .EN(_0031_),
    .Q(\spi_master_1.n141_q [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9006_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [4]),
    .EN(_0031_),
    .Q(\spi_master_1.n141_q [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9007_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [5]),
    .EN(_0031_),
    .Q(\spi_master_1.n141_q [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:330.3-331.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9008_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n141_q [6]),
    .EN(_0031_),
    .Q(\spi_master_1.n141_q [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9009_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n15_o [0]),
    .EN(_0030_),
    .Q(\spi_master_1.last_bit [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9010_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n15_o [1]),
    .EN(_0030_),
    .Q(\spi_master_1.last_bit [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9011_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n15_o [2]),
    .EN(_0030_),
    .Q(\spi_master_1.last_bit [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9012_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n15_o [3]),
    .EN(_0030_),
    .Q(\spi_master_1.last_bit [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:323.3-324.22|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9013_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n15_o [4]),
    .EN(_0030_),
    .Q(\spi_master_1.last_bit [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6496.14-6512.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/spi/spi_master_1.v:299.3-303.23|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h1),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9014_ (
    .CLK(\UART.CLK ),
    .D(\spi_master_1.n87_o ),
    .EN(1'h1),
    .Q(\spi_master_1.n129_q ),
    .SR(\UART.RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9015_ (
    .CLK(\UART.CLK ),
    .D(_1702_[0]),
    .EN(_0029_),
    .Q(\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6293.6-6308.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:328.3-329.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9016_ (
    .CLK(\UART.CLK ),
    .D(_1079_),
    .EN(1'h1),
    .Q(\UART_1.UART_TXD ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9017_ (
    .CLK(\UART.CLK ),
    .D(_1080_),
    .EN(1'h1),
    .Q(csr_bankarray_interface8_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9018_ (
    .CLK(\UART.CLK ),
    .D(_1081_),
    .EN(1'h1),
    .Q(csr_bankarray_interface8_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9019_ (
    .CLK(\UART.CLK ),
    .D(_1082_),
    .EN(1'h1),
    .Q(csr_bankarray_interface8_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9020_ (
    .CLK(\UART.CLK ),
    .D(_1083_),
    .EN(1'h1),
    .Q(csr_bankarray_interface8_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9021_ (
    .CLK(\UART.CLK ),
    .D(_1084_),
    .EN(1'h1),
    .Q(csr_bankarray_interface8_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9022_ (
    .CLK(\UART.CLK ),
    .D(_1085_),
    .EN(1'h1),
    .Q(csr_bankarray_interface8_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9023_ (
    .CLK(\UART.CLK ),
    .D(_1086_),
    .EN(1'h1),
    .Q(csr_bankarray_interface8_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9024_ (
    .CLK(\UART.CLK ),
    .D(_1087_),
    .EN(1'h1),
    .Q(csr_bankarray_interface8_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9025_ (
    .CLK(\UART.CLK ),
    .D(_1088_),
    .EN(1'h1),
    .Q(csr_bankarray_interface7_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9026_ (
    .CLK(\UART.CLK ),
    .D(_1089_),
    .EN(1'h1),
    .Q(csr_bankarray_interface7_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9027_ (
    .CLK(\UART.CLK ),
    .D(_1090_),
    .EN(1'h1),
    .Q(csr_bankarray_interface7_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9028_ (
    .CLK(\UART.CLK ),
    .D(_1091_),
    .EN(1'h1),
    .Q(csr_bankarray_interface6_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9029_ (
    .CLK(\UART.CLK ),
    .D(_1092_),
    .EN(1'h1),
    .Q(csr_bankarray_interface6_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9030_ (
    .CLK(\UART.CLK ),
    .D(_1093_),
    .EN(1'h1),
    .Q(csr_bankarray_interface6_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9031_ (
    .CLK(\UART.CLK ),
    .D(_1094_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9032_ (
    .CLK(\UART.CLK ),
    .D(_1095_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9033_ (
    .CLK(\UART.CLK ),
    .D(_1096_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9034_ (
    .CLK(\UART.CLK ),
    .D(_1097_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9035_ (
    .CLK(\UART.CLK ),
    .D(_1098_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9036_ (
    .CLK(\UART.CLK ),
    .D(_1099_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9037_ (
    .CLK(\UART.CLK ),
    .D(_1100_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9038_ (
    .CLK(\UART.CLK ),
    .D(_1101_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9039_ (
    .CLK(\UART.CLK ),
    .D(_1102_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9040_ (
    .CLK(\UART.CLK ),
    .D(_1103_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9041_ (
    .CLK(\UART.CLK ),
    .D(_1104_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9042_ (
    .CLK(\UART.CLK ),
    .D(_1105_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9043_ (
    .CLK(\UART.CLK ),
    .D(_1106_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9044_ (
    .CLK(\UART.CLK ),
    .D(_1107_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9045_ (
    .CLK(\UART.CLK ),
    .D(_1108_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9046_ (
    .CLK(\UART.CLK ),
    .D(_1109_),
    .EN(1'h1),
    .Q(csr_bankarray_interface5_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9047_ (
    .CLK(\UART.CLK ),
    .D(_1110_),
    .EN(1'h1),
    .Q(csr_bankarray_interface4_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9048_ (
    .CLK(\UART.CLK ),
    .D(_1111_),
    .EN(1'h1),
    .Q(csr_bankarray_interface3_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9049_ (
    .CLK(\UART.CLK ),
    .D(_1112_),
    .EN(1'h1),
    .Q(csr_bankarray_interface30_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9050_ (
    .CLK(\UART.CLK ),
    .D(_1113_),
    .EN(1'h1),
    .Q(csr_bankarray_interface30_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9051_ (
    .CLK(\UART.CLK ),
    .D(_1114_),
    .EN(1'h1),
    .Q(csr_bankarray_interface30_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9052_ (
    .CLK(\UART.CLK ),
    .D(_1115_),
    .EN(1'h1),
    .Q(csr_bankarray_interface30_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9053_ (
    .CLK(\UART.CLK ),
    .D(_1116_),
    .EN(1'h1),
    .Q(csr_bankarray_interface30_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9054_ (
    .CLK(\UART.CLK ),
    .D(_1117_),
    .EN(1'h1),
    .Q(csr_bankarray_interface30_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9055_ (
    .CLK(\UART.CLK ),
    .D(_1118_),
    .EN(1'h1),
    .Q(csr_bankarray_interface30_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9056_ (
    .CLK(\UART.CLK ),
    .D(_1119_),
    .EN(1'h1),
    .Q(csr_bankarray_interface30_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9057_ (
    .CLK(\UART.CLK ),
    .D(_1120_),
    .EN(1'h1),
    .Q(csr_bankarray_interface2_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9058_ (
    .CLK(\UART.CLK ),
    .D(_1121_),
    .EN(1'h1),
    .Q(csr_bankarray_interface29_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9059_ (
    .CLK(\UART.CLK ),
    .D(_1122_),
    .EN(1'h1),
    .Q(csr_bankarray_interface29_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9060_ (
    .CLK(\UART.CLK ),
    .D(_1123_),
    .EN(1'h1),
    .Q(csr_bankarray_interface29_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9061_ (
    .CLK(\UART.CLK ),
    .D(_1124_),
    .EN(1'h1),
    .Q(csr_bankarray_interface29_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9062_ (
    .CLK(\UART.CLK ),
    .D(_1125_),
    .EN(1'h1),
    .Q(csr_bankarray_interface29_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9063_ (
    .CLK(\UART.CLK ),
    .D(_1126_),
    .EN(1'h1),
    .Q(csr_bankarray_interface29_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9064_ (
    .CLK(\UART.CLK ),
    .D(_1127_),
    .EN(1'h1),
    .Q(csr_bankarray_interface29_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9065_ (
    .CLK(\UART.CLK ),
    .D(_1128_),
    .EN(1'h1),
    .Q(csr_bankarray_interface29_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9066_ (
    .CLK(\UART.CLK ),
    .D(_1129_),
    .EN(1'h1),
    .Q(csr_bankarray_interface28_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9067_ (
    .CLK(\UART.CLK ),
    .D(_1130_),
    .EN(1'h1),
    .Q(csr_bankarray_interface28_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9068_ (
    .CLK(\UART.CLK ),
    .D(_1131_),
    .EN(1'h1),
    .Q(csr_bankarray_interface28_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9069_ (
    .CLK(\UART.CLK ),
    .D(_1132_),
    .EN(1'h1),
    .Q(csr_bankarray_interface28_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9070_ (
    .CLK(\UART.CLK ),
    .D(_1133_),
    .EN(1'h1),
    .Q(csr_bankarray_interface28_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9071_ (
    .CLK(\UART.CLK ),
    .D(_1134_),
    .EN(1'h1),
    .Q(csr_bankarray_interface28_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9072_ (
    .CLK(\UART.CLK ),
    .D(_1135_),
    .EN(1'h1),
    .Q(csr_bankarray_interface28_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9073_ (
    .CLK(\UART.CLK ),
    .D(_1136_),
    .EN(1'h1),
    .Q(csr_bankarray_interface28_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9074_ (
    .CLK(\UART.CLK ),
    .D(_1137_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9075_ (
    .CLK(\UART.CLK ),
    .D(_1138_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9076_ (
    .CLK(\UART.CLK ),
    .D(_1139_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9077_ (
    .CLK(\UART.CLK ),
    .D(_1140_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9078_ (
    .CLK(\UART.CLK ),
    .D(_1141_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9079_ (
    .CLK(\UART.CLK ),
    .D(_1142_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9080_ (
    .CLK(\UART.CLK ),
    .D(_1143_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9081_ (
    .CLK(\UART.CLK ),
    .D(_1144_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9082_ (
    .CLK(\UART.CLK ),
    .D(_1145_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9083_ (
    .CLK(\UART.CLK ),
    .D(_1146_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9084_ (
    .CLK(\UART.CLK ),
    .D(_1147_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9085_ (
    .CLK(\UART.CLK ),
    .D(_1148_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9086_ (
    .CLK(\UART.CLK ),
    .D(_1149_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9087_ (
    .CLK(\UART.CLK ),
    .D(_1150_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9088_ (
    .CLK(\UART.CLK ),
    .D(_1151_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9089_ (
    .CLK(\UART.CLK ),
    .D(_1152_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9090_ (
    .CLK(\UART.CLK ),
    .D(_1153_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9091_ (
    .CLK(\UART.CLK ),
    .D(_1154_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9092_ (
    .CLK(\UART.CLK ),
    .D(_1155_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9093_ (
    .CLK(\UART.CLK ),
    .D(_1156_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9094_ (
    .CLK(\UART.CLK ),
    .D(_1157_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9095_ (
    .CLK(\UART.CLK ),
    .D(_1158_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9096_ (
    .CLK(\UART.CLK ),
    .D(_1159_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9097_ (
    .CLK(\UART.CLK ),
    .D(_1160_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9098_ (
    .CLK(\UART.CLK ),
    .D(_1161_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9099_ (
    .CLK(\UART.CLK ),
    .D(_1162_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9100_ (
    .CLK(\UART.CLK ),
    .D(_1163_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9101_ (
    .CLK(\UART.CLK ),
    .D(_1164_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9102_ (
    .CLK(\UART.CLK ),
    .D(_1165_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9103_ (
    .CLK(\UART.CLK ),
    .D(_1166_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9104_ (
    .CLK(\UART.CLK ),
    .D(_1167_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9105_ (
    .CLK(\UART.CLK ),
    .D(_1168_),
    .EN(1'h1),
    .Q(csr_bankarray_interface27_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9106_ (
    .CLK(\UART.CLK ),
    .D(_1169_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9107_ (
    .CLK(\UART.CLK ),
    .D(_1170_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9108_ (
    .CLK(\UART.CLK ),
    .D(_1171_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9109_ (
    .CLK(\UART.CLK ),
    .D(_1172_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9110_ (
    .CLK(\UART.CLK ),
    .D(_1173_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9111_ (
    .CLK(\UART.CLK ),
    .D(_1174_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9112_ (
    .CLK(\UART.CLK ),
    .D(_1175_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9113_ (
    .CLK(\UART.CLK ),
    .D(_1176_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9114_ (
    .CLK(\UART.CLK ),
    .D(_1177_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9115_ (
    .CLK(\UART.CLK ),
    .D(_1178_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9116_ (
    .CLK(\UART.CLK ),
    .D(_1179_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9117_ (
    .CLK(\UART.CLK ),
    .D(_1180_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9118_ (
    .CLK(\UART.CLK ),
    .D(_1181_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9119_ (
    .CLK(\UART.CLK ),
    .D(_1182_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9120_ (
    .CLK(\UART.CLK ),
    .D(_1183_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9121_ (
    .CLK(\UART.CLK ),
    .D(_1184_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9122_ (
    .CLK(\UART.CLK ),
    .D(_1185_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9123_ (
    .CLK(\UART.CLK ),
    .D(_1186_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9124_ (
    .CLK(\UART.CLK ),
    .D(_1187_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9125_ (
    .CLK(\UART.CLK ),
    .D(_1188_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9126_ (
    .CLK(\UART.CLK ),
    .D(_1189_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9127_ (
    .CLK(\UART.CLK ),
    .D(_1190_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9128_ (
    .CLK(\UART.CLK ),
    .D(_1191_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9129_ (
    .CLK(\UART.CLK ),
    .D(_1192_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9130_ (
    .CLK(\UART.CLK ),
    .D(_1193_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9131_ (
    .CLK(\UART.CLK ),
    .D(_1194_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9132_ (
    .CLK(\UART.CLK ),
    .D(_1195_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9133_ (
    .CLK(\UART.CLK ),
    .D(_1196_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9134_ (
    .CLK(\UART.CLK ),
    .D(_1197_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9135_ (
    .CLK(\UART.CLK ),
    .D(_1198_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9136_ (
    .CLK(\UART.CLK ),
    .D(_1199_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9137_ (
    .CLK(\UART.CLK ),
    .D(_1200_),
    .EN(1'h1),
    .Q(csr_bankarray_interface26_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9138_ (
    .CLK(\UART.CLK ),
    .D(_1201_),
    .EN(1'h1),
    .Q(csr_bankarray_interface21_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9139_ (
    .CLK(\UART.CLK ),
    .D(_1202_),
    .EN(1'h1),
    .Q(csr_bankarray_interface20_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9140_ (
    .CLK(\UART.CLK ),
    .D(_1203_),
    .EN(1'h1),
    .Q(csr_bankarray_interface1_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9141_ (
    .CLK(\UART.CLK ),
    .D(_1204_),
    .EN(1'h1),
    .Q(csr_bankarray_interface1_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9142_ (
    .CLK(\UART.CLK ),
    .D(_1205_),
    .EN(1'h1),
    .Q(csr_bankarray_interface1_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9143_ (
    .CLK(\UART.CLK ),
    .D(_1206_),
    .EN(1'h1),
    .Q(csr_bankarray_interface1_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9144_ (
    .CLK(\UART.CLK ),
    .D(_1207_),
    .EN(1'h1),
    .Q(csr_bankarray_interface1_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9145_ (
    .CLK(\UART.CLK ),
    .D(_1208_),
    .EN(1'h1),
    .Q(csr_bankarray_interface1_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9146_ (
    .CLK(\UART.CLK ),
    .D(_1209_),
    .EN(1'h1),
    .Q(csr_bankarray_interface1_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9147_ (
    .CLK(\UART.CLK ),
    .D(_1210_),
    .EN(1'h1),
    .Q(csr_bankarray_interface1_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9148_ (
    .CLK(\UART.CLK ),
    .D(_1211_),
    .EN(1'h1),
    .Q(csr_bankarray_interface19_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9149_ (
    .CLK(\UART.CLK ),
    .D(_1212_),
    .EN(1'h1),
    .Q(csr_bankarray_interface18_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9150_ (
    .CLK(\UART.CLK ),
    .D(_1213_),
    .EN(1'h1),
    .Q(csr_bankarray_interface17_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9151_ (
    .CLK(\UART.CLK ),
    .D(_1214_),
    .EN(1'h1),
    .Q(csr_bankarray_interface16_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9152_ (
    .CLK(\UART.CLK ),
    .D(_1215_),
    .EN(1'h1),
    .Q(csr_bankarray_interface15_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9153_ (
    .CLK(\UART.CLK ),
    .D(_1216_),
    .EN(1'h1),
    .Q(csr_bankarray_interface14_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9154_ (
    .CLK(\UART.CLK ),
    .D(_1217_),
    .EN(1'h1),
    .Q(csr_bankarray_interface13_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9155_ (
    .CLK(\UART.CLK ),
    .D(_1218_),
    .EN(1'h1),
    .Q(csr_bankarray_interface12_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9156_ (
    .CLK(\UART.CLK ),
    .D(_1219_),
    .EN(1'h1),
    .Q(csr_bankarray_interface11_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9157_ (
    .CLK(\UART.CLK ),
    .D(_1220_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9158_ (
    .CLK(\UART.CLK ),
    .D(_1221_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9159_ (
    .CLK(\UART.CLK ),
    .D(_1222_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9160_ (
    .CLK(\UART.CLK ),
    .D(_1223_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9161_ (
    .CLK(\UART.CLK ),
    .D(_1224_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9162_ (
    .CLK(\UART.CLK ),
    .D(_1225_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9163_ (
    .CLK(\UART.CLK ),
    .D(_1226_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9164_ (
    .CLK(\UART.CLK ),
    .D(_1227_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9165_ (
    .CLK(\UART.CLK ),
    .D(_1228_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9166_ (
    .CLK(\UART.CLK ),
    .D(_1229_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9167_ (
    .CLK(\UART.CLK ),
    .D(_1230_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9168_ (
    .CLK(\UART.CLK ),
    .D(_1231_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9169_ (
    .CLK(\UART.CLK ),
    .D(_1232_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9170_ (
    .CLK(\UART.CLK ),
    .D(_1233_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9171_ (
    .CLK(\UART.CLK ),
    .D(_1234_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9172_ (
    .CLK(\UART.CLK ),
    .D(_1235_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9173_ (
    .CLK(\UART.CLK ),
    .D(_1236_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9174_ (
    .CLK(\UART.CLK ),
    .D(_1237_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9175_ (
    .CLK(\UART.CLK ),
    .D(_1238_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9176_ (
    .CLK(\UART.CLK ),
    .D(_1239_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9177_ (
    .CLK(\UART.CLK ),
    .D(_1240_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9178_ (
    .CLK(\UART.CLK ),
    .D(_1241_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9179_ (
    .CLK(\UART.CLK ),
    .D(_1242_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9180_ (
    .CLK(\UART.CLK ),
    .D(_1243_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9181_ (
    .CLK(\UART.CLK ),
    .D(_1244_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9182_ (
    .CLK(\UART.CLK ),
    .D(_1245_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9183_ (
    .CLK(\UART.CLK ),
    .D(_1246_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9184_ (
    .CLK(\UART.CLK ),
    .D(_1247_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9185_ (
    .CLK(\UART.CLK ),
    .D(_1248_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9186_ (
    .CLK(\UART.CLK ),
    .D(_1249_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9187_ (
    .CLK(\UART.CLK ),
    .D(_1250_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9188_ (
    .CLK(\UART.CLK ),
    .D(_1251_),
    .EN(1'h1),
    .Q(csr_bankarray_interface0_bank_bus_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6273.6-6288.2|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:328.3-329.22|/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/own_periphs/uart/UART.v:711.55-718.33|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9189_ (
    .CLK(\UART.CLK ),
    .D(_1252_),
    .EN(1'h1),
    .Q(\UART.UART_TXD ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9190_ (
    .CLK(\UART.CLK ),
    .D(_0001_[0]),
    .EN(1'h1),
    .Q(csr_bankarray_dat_r[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9191_ (
    .CLK(\UART.CLK ),
    .D(_0001_[1]),
    .EN(1'h1),
    .Q(csr_bankarray_dat_r[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9192_ (
    .CLK(\UART.CLK ),
    .D(_0001_[2]),
    .EN(1'h1),
    .Q(csr_bankarray_dat_r[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9193_ (
    .CLK(\UART.CLK ),
    .D(_0001_[3]),
    .EN(1'h1),
    .Q(csr_bankarray_dat_r[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9194_ (
    .CLK(\UART.CLK ),
    .D(_0001_[4]),
    .EN(1'h1),
    .Q(csr_bankarray_dat_r[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9195_ (
    .CLK(\UART.CLK ),
    .D(_0001_[5]),
    .EN(1'h1),
    .Q(csr_bankarray_dat_r[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9196_ (
    .CLK(\UART.CLK ),
    .D(_0001_[6]),
    .EN(1'h1),
    .Q(csr_bankarray_dat_r[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9197_ (
    .CLK(\UART.CLK ),
    .D(_0019_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n227_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9198_ (
    .CLK(\UART.CLK ),
    .D(_0005_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n250_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9199_ (
    .CLK(\UART.CLK ),
    .D(_0020_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n237_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9200_ (
    .CLK(\UART.CLK ),
    .D(_0021_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n232_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9201_ (
    .CLK(\UART.CLK ),
    .D(_0022_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n257_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9202_ (
    .CLK(\UART.CLK ),
    .D(_0023_),
    .EN(1'h1),
    .Q(\UART_1.uart_tx_i.n245_o ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:4677.1-6160.4|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9203_ (
    .CLK(\UART.CLK ),
    .D(_1253_),
    .EN(1'h1),
    .Q(uart_logging_rx_trigger_d),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9204_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [2]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9205_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [3]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9206_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [4]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9207_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [5]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9208_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [6]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9209_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [7]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9210_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [8]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9211_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [9]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9212_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [10]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9213_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [11]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9214_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [12]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9215_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [13]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9216_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [14]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9217_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [15]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9218_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [16]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9219_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [17]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9220_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [18]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9221_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [19]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9222_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [20]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9223_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [21]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9224_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [22]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9225_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [23]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9226_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [24]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9227_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [25]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9228_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [26]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9229_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [27]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9230_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [28]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9231_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [29]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9232_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [30]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6438.10-6470.2|/home/lucas/Dokumente/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3558.3-3807.6|/usr/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _9233_ (
    .CLK(\UART.CLK ),
    .D(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [31]),
    .EN(\VexRiscv.execute_arbitration_isStuck ),
    .Q(\VexRiscv._zz_execute_to_memory_PC [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9234_ (
    .A(1'h1),
    .B(\spi_master.cpha ),
    .CI(1'h0),
    .CO(_1484_[1]),
    .S(\spi_master.n15_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9235_ (
    .A(1'h1),
    .B(1'h0),
    .CI(_1484_[1]),
    .CO(_1484_[2]),
    .S(\spi_master.n15_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9236_ (
    .A(1'h1),
    .B(1'h0),
    .CI(_1484_[2]),
    .CO(_1484_[3]),
    .S(\spi_master.n15_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9237_ (
    .A(1'h1),
    .B(1'h0),
    .CI(_1484_[3]),
    .CO(_1484_[4]),
    .S(\spi_master.n15_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9238_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1484_[4]),
    .CO(_1485_[4]),
    .S(\spi_master.n15_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9239_ (
    .A(\VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ),
    .B(\VexRiscv._zz_execute_SRC1 [0]),
    .CI(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [0]),
    .CO(_1486_[1]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9240_ (
    .A(\VexRiscv._zz_execute_SRC1 [10]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [10]),
    .CI(_1486_[10]),
    .CO(_1486_[11]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9241_ (
    .A(\VexRiscv._zz_execute_SRC1 [11]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [11]),
    .CI(_1486_[11]),
    .CO(_1486_[12]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9242_ (
    .A(\VexRiscv._zz_execute_SRC1 [12]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [12]),
    .CI(_1486_[12]),
    .CO(_1486_[13]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9243_ (
    .A(\VexRiscv._zz_execute_SRC1 [13]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [13]),
    .CI(_1486_[13]),
    .CO(_1486_[14]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9244_ (
    .A(\VexRiscv._zz_execute_SRC1 [14]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [14]),
    .CI(_1486_[14]),
    .CO(_1486_[15]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9245_ (
    .A(\VexRiscv._zz_execute_SRC1 [15]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [15]),
    .CI(_1486_[15]),
    .CO(_1486_[16]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9246_ (
    .A(\VexRiscv._zz_execute_SRC1 [16]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [16]),
    .CI(_1486_[16]),
    .CO(_1486_[17]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9247_ (
    .A(\VexRiscv._zz_execute_SRC1 [17]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [17]),
    .CI(_1486_[17]),
    .CO(_1486_[18]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9248_ (
    .A(\VexRiscv._zz_execute_SRC1 [18]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [18]),
    .CI(_1486_[18]),
    .CO(_1486_[19]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9249_ (
    .A(\VexRiscv._zz_execute_SRC1 [19]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [19]),
    .CI(_1486_[19]),
    .CO(_1486_[20]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9250_ (
    .A(\VexRiscv._zz_execute_SRC1 [1]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [1]),
    .CI(_1486_[1]),
    .CO(_1486_[2]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9251_ (
    .A(\VexRiscv._zz_execute_SRC1 [20]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [20]),
    .CI(_1486_[20]),
    .CO(_1486_[21]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9252_ (
    .A(\VexRiscv._zz_execute_SRC1 [21]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [21]),
    .CI(_1486_[21]),
    .CO(_1486_[22]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9253_ (
    .A(\VexRiscv._zz_execute_SRC1 [22]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [22]),
    .CI(_1486_[22]),
    .CO(_1486_[23]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9254_ (
    .A(\VexRiscv._zz_execute_SRC1 [23]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [23]),
    .CI(_1486_[23]),
    .CO(_1486_[24]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9255_ (
    .A(\VexRiscv._zz_execute_SRC1 [24]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [24]),
    .CI(_1486_[24]),
    .CO(_1486_[25]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9256_ (
    .A(\VexRiscv._zz_execute_SRC1 [25]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [25]),
    .CI(_1486_[25]),
    .CO(_1486_[26]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9257_ (
    .A(\VexRiscv._zz_execute_SRC1 [26]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [26]),
    .CI(_1486_[26]),
    .CO(_1486_[27]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9258_ (
    .A(\VexRiscv._zz_execute_SRC1 [27]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [27]),
    .CI(_1486_[27]),
    .CO(_1486_[28]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9259_ (
    .A(\VexRiscv._zz_execute_SRC1 [28]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [28]),
    .CI(_1486_[28]),
    .CO(_1486_[29]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9260_ (
    .A(\VexRiscv._zz_execute_SRC1 [29]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [29]),
    .CI(_1486_[29]),
    .CO(_1486_[30]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9261_ (
    .A(\VexRiscv._zz_execute_SRC1 [2]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [2]),
    .CI(_1486_[2]),
    .CO(_1486_[3]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9262_ (
    .A(\VexRiscv._zz_execute_SRC1 [30]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [30]),
    .CI(_1486_[30]),
    .CO(_1486_[31]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9263_ (
    .A(\VexRiscv._zz_execute_SRC1 [31]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [31]),
    .CI(_1486_[31]),
    .CO(_1487_[31]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9264_ (
    .A(\VexRiscv._zz_execute_SRC1 [3]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [3]),
    .CI(_1486_[3]),
    .CO(_1486_[4]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9265_ (
    .A(\VexRiscv._zz_execute_SRC1 [4]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [4]),
    .CI(_1486_[4]),
    .CO(_1486_[5]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9266_ (
    .A(\VexRiscv._zz_execute_SRC1 [5]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [5]),
    .CI(_1486_[5]),
    .CO(_1486_[6]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9267_ (
    .A(\VexRiscv._zz_execute_SRC1 [6]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [6]),
    .CI(_1486_[6]),
    .CO(_1486_[7]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9268_ (
    .A(\VexRiscv._zz_execute_SRC1 [7]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [7]),
    .CI(_1486_[7]),
    .CO(_1486_[8]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9269_ (
    .A(\VexRiscv._zz_execute_SRC1 [8]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [8]),
    .CI(_1486_[8]),
    .CO(_1486_[9]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9270_ (
    .A(\VexRiscv._zz_execute_SRC1 [9]),
    .B(\VexRiscv._zz_execute_SrcPlugin_addSub_3 [9]),
    .CI(_1486_[9]),
    .CO(_1486_[10]),
    .S(\VexRiscv._zz_execute_SrcPlugin_addSub [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9271_ (
    .A(1'h1),
    .B(\spi_master_1.cpha ),
    .CI(1'h0),
    .CO(_1488_[1]),
    .S(\spi_master_1.n15_o [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9272_ (
    .A(1'h1),
    .B(1'h0),
    .CI(_1488_[1]),
    .CO(_1488_[2]),
    .S(\spi_master_1.n15_o [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9273_ (
    .A(1'h1),
    .B(1'h0),
    .CI(_1488_[2]),
    .CO(_1488_[3]),
    .S(\spi_master_1.n15_o [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9274_ (
    .A(1'h1),
    .B(1'h0),
    .CI(_1488_[3]),
    .CO(_1488_[4]),
    .S(\spi_master_1.n15_o [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9275_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1488_[4]),
    .CO(_1489_[4]),
    .S(\spi_master_1.n15_o [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9276_ (
    .A(_1483_[0]),
    .B(\VexRiscv.IBusSimplePlugin_pending_value [0]),
    .CI(1'h0),
    .CO(_1490_[1]),
    .S(\VexRiscv.IBusSimplePlugin_pending_next [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9277_ (
    .A(_1431_[1]),
    .B(_1482_[0]),
    .CI(_1490_[1]),
    .CO(_1490_[2]),
    .S(\VexRiscv.IBusSimplePlugin_pending_next [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9278_ (
    .A(_1431_[2]),
    .B(\VexRiscv.IBusSimplePlugin_pending_value [1]),
    .CI(_1490_[2]),
    .CO(_1491_[2]),
    .S(\VexRiscv.IBusSimplePlugin_pending_next [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9279_ (
    .D0(_1500_[0]),
    .D1(_1501_[0]),
    .D2(_1502_[0]),
    .D3(_1503_[0]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1966_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9280_ (
    .D0(_1504_[0]),
    .D1(_1505_[0]),
    .D2(_1506_[0]),
    .D3(_1507_[0]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1966_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9281_ (
    .D0(_1500_[1]),
    .D1(_1501_[1]),
    .D2(_1502_[1]),
    .D3(_1503_[1]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2254_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9282_ (
    .D0(_1504_[1]),
    .D1(_1505_[1]),
    .D2(_1506_[1]),
    .D3(_1507_[1]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2254_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9283_ (
    .D0(_1500_[2]),
    .D1(_1501_[2]),
    .D2(_1502_[2]),
    .D3(_1503_[2]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1972_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9284_ (
    .D0(_1504_[2]),
    .D1(_1505_[2]),
    .D2(_1506_[2]),
    .D3(_1507_[2]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1972_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9285_ (
    .D0(_1500_[3]),
    .D1(_1501_[3]),
    .D2(_1502_[3]),
    .D3(_1503_[3]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2774_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9286_ (
    .D0(_1504_[3]),
    .D1(_1505_[3]),
    .D2(_1506_[3]),
    .D3(_1507_[3]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2774_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9287_ (
    .D0(_1500_[4]),
    .D1(_1501_[4]),
    .D2(_1502_[4]),
    .D3(_1503_[4]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1974_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9288_ (
    .D0(_1504_[4]),
    .D1(_1505_[4]),
    .D2(_1506_[4]),
    .D3(_1507_[4]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1974_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9289_ (
    .D0(_1500_[5]),
    .D1(_1501_[5]),
    .D2(_1502_[5]),
    .D3(_1503_[5]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2745_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9290_ (
    .D0(_1504_[5]),
    .D1(_1505_[5]),
    .D2(_1506_[5]),
    .D3(_1507_[5]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2745_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9291_ (
    .D0(_1500_[6]),
    .D1(_1501_[6]),
    .D2(_1502_[6]),
    .D3(_1503_[6]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1976_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9292_ (
    .D0(_1504_[6]),
    .D1(_1505_[6]),
    .D2(_1506_[6]),
    .D3(_1507_[6]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1976_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9293_ (
    .D0(_1500_[7]),
    .D1(_1501_[7]),
    .D2(_1502_[7]),
    .D3(_1503_[7]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2121_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9294_ (
    .D0(_1504_[7]),
    .D1(_1505_[7]),
    .D2(_1506_[7]),
    .D3(_1507_[7]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2121_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9295_ (
    .D0(_1500_[8]),
    .D1(_1501_[8]),
    .D2(_1502_[8]),
    .D3(_1503_[8]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2768_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9296_ (
    .D0(_1504_[8]),
    .D1(_1505_[8]),
    .D2(_1506_[8]),
    .D3(_1507_[8]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2768_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9297_ (
    .D0(_1500_[9]),
    .D1(_1501_[9]),
    .D2(_1502_[9]),
    .D3(_1503_[9]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2763_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9298_ (
    .D0(_1504_[9]),
    .D1(_1505_[9]),
    .D2(_1506_[9]),
    .D3(_1507_[9]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2763_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9299_ (
    .D0(_1500_[10]),
    .D1(_1501_[10]),
    .D2(_1502_[10]),
    .D3(_1503_[10]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1985_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9300_ (
    .D0(_1504_[10]),
    .D1(_1505_[10]),
    .D2(_1506_[10]),
    .D3(_1507_[10]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1985_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9301_ (
    .D0(_1500_[11]),
    .D1(_1501_[11]),
    .D2(_1502_[11]),
    .D3(_1503_[11]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1991_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9302_ (
    .D0(_1504_[11]),
    .D1(_1505_[11]),
    .D2(_1506_[11]),
    .D3(_1507_[11]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1991_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9303_ (
    .D0(_1500_[12]),
    .D1(_1501_[12]),
    .D2(_1502_[12]),
    .D3(_1503_[12]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2725_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9304_ (
    .D0(_1504_[12]),
    .D1(_1505_[12]),
    .D2(_1506_[12]),
    .D3(_1507_[12]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2725_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9305_ (
    .D0(_1500_[13]),
    .D1(_1501_[13]),
    .D2(_1502_[13]),
    .D3(_1503_[13]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2128_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9306_ (
    .D0(_1504_[13]),
    .D1(_1505_[13]),
    .D2(_1506_[13]),
    .D3(_1507_[13]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2128_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9307_ (
    .D0(_1500_[14]),
    .D1(_1501_[14]),
    .D2(_1502_[14]),
    .D3(_1503_[14]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2758_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9308_ (
    .D0(_1504_[14]),
    .D1(_1505_[14]),
    .D2(_1506_[14]),
    .D3(_1507_[14]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2758_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9309_ (
    .D0(_1500_[15]),
    .D1(_1501_[15]),
    .D2(_1502_[15]),
    .D3(_1503_[15]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2701_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9310_ (
    .D0(_1504_[15]),
    .D1(_1505_[15]),
    .D2(_1506_[15]),
    .D3(_1507_[15]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2701_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9311_ (
    .D0(_1500_[16]),
    .D1(_1501_[16]),
    .D2(_1502_[16]),
    .D3(_1503_[16]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1997_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9312_ (
    .D0(_1504_[16]),
    .D1(_1505_[16]),
    .D2(_1506_[16]),
    .D3(_1507_[16]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_1997_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9313_ (
    .D0(_1500_[17]),
    .D1(_1501_[17]),
    .D2(_1502_[17]),
    .D3(_1503_[17]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2712_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9314_ (
    .D0(_1504_[17]),
    .D1(_1505_[17]),
    .D2(_1506_[17]),
    .D3(_1507_[17]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2712_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9315_ (
    .D0(_1500_[18]),
    .D1(_1501_[18]),
    .D2(_1502_[18]),
    .D3(_1503_[18]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2001_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9316_ (
    .D0(_1504_[18]),
    .D1(_1505_[18]),
    .D2(_1506_[18]),
    .D3(_1507_[18]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2001_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9317_ (
    .D0(_1500_[19]),
    .D1(_1501_[19]),
    .D2(_1502_[19]),
    .D3(_1503_[19]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2002_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9318_ (
    .D0(_1504_[19]),
    .D1(_1505_[19]),
    .D2(_1506_[19]),
    .D3(_1507_[19]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2002_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9319_ (
    .D0(_1500_[20]),
    .D1(_1501_[20]),
    .D2(_1502_[20]),
    .D3(_1503_[20]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2705_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9320_ (
    .D0(_1504_[20]),
    .D1(_1505_[20]),
    .D2(_1506_[20]),
    .D3(_1507_[20]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2705_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9321_ (
    .D0(_1500_[21]),
    .D1(_1501_[21]),
    .D2(_1502_[21]),
    .D3(_1503_[21]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2005_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9322_ (
    .D0(_1504_[21]),
    .D1(_1505_[21]),
    .D2(_1506_[21]),
    .D3(_1507_[21]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2005_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9323_ (
    .D0(_1500_[22]),
    .D1(_1501_[22]),
    .D2(_1502_[22]),
    .D3(_1503_[22]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2009_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9324_ (
    .D0(_1504_[22]),
    .D1(_1505_[22]),
    .D2(_1506_[22]),
    .D3(_1507_[22]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2009_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9325_ (
    .D0(_1500_[23]),
    .D1(_1501_[23]),
    .D2(_1502_[23]),
    .D3(_1503_[23]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2693_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9326_ (
    .D0(_1504_[23]),
    .D1(_1505_[23]),
    .D2(_1506_[23]),
    .D3(_1507_[23]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2693_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9327_ (
    .D0(_1500_[24]),
    .D1(_1501_[24]),
    .D2(_1502_[24]),
    .D3(_1503_[24]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2013_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9328_ (
    .D0(_1504_[24]),
    .D1(_1505_[24]),
    .D2(_1506_[24]),
    .D3(_1507_[24]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2013_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9329_ (
    .D0(_1500_[25]),
    .D1(_1501_[25]),
    .D2(_1502_[25]),
    .D3(_1503_[25]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2014_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9330_ (
    .D0(_1504_[25]),
    .D1(_1505_[25]),
    .D2(_1506_[25]),
    .D3(_1507_[25]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2014_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9331_ (
    .D0(_1500_[26]),
    .D1(_1501_[26]),
    .D2(_1502_[26]),
    .D3(_1503_[26]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2718_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9332_ (
    .D0(_1504_[26]),
    .D1(_1505_[26]),
    .D2(_1506_[26]),
    .D3(_1507_[26]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2718_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9333_ (
    .D0(_1500_[27]),
    .D1(_1501_[27]),
    .D2(_1502_[27]),
    .D3(_1503_[27]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2017_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9334_ (
    .D0(_1504_[27]),
    .D1(_1505_[27]),
    .D2(_1506_[27]),
    .D3(_1507_[27]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2017_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9335_ (
    .D0(_1500_[28]),
    .D1(_1501_[28]),
    .D2(_1502_[28]),
    .D3(_1503_[28]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2021_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9336_ (
    .D0(_1504_[28]),
    .D1(_1505_[28]),
    .D2(_1506_[28]),
    .D3(_1507_[28]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2021_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9337_ (
    .D0(_1500_[29]),
    .D1(_1501_[29]),
    .D2(_1502_[29]),
    .D3(_1503_[29]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2131_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9338_ (
    .D0(_1504_[29]),
    .D1(_1505_[29]),
    .D2(_1506_[29]),
    .D3(_1507_[29]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2131_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9339_ (
    .D0(_1500_[30]),
    .D1(_1501_[30]),
    .D2(_1502_[30]),
    .D3(_1503_[30]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2025_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9340_ (
    .D0(_1504_[30]),
    .D1(_1505_[30]),
    .D2(_1506_[30]),
    .D3(_1507_[30]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2025_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9341_ (
    .D0(_1500_[31]),
    .D1(_1501_[31]),
    .D2(_1502_[31]),
    .D3(_1503_[31]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2026_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9342_ (
    .D0(_1504_[31]),
    .D1(_1505_[31]),
    .D2(_1506_[31]),
    .D3(_1507_[31]),
    .S0(_1499_[0]),
    .S1(_1499_[1]),
    .Y(_2026_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9343_ (
    .D0(1'h0),
    .D1(basesoc_tx_sink_payload_data[0]),
    .D2(1'h0),
    .D3(basesoc_tx_data[1]),
    .S0(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .S1(basesoc_tx_enable),
    .Y(basesoc_tx_data_builder_rs232phytx_next_value2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9344_ (
    .D0(1'h0),
    .D1(basesoc_tx_sink_payload_data[1]),
    .D2(1'h0),
    .D3(basesoc_tx_data[2]),
    .S0(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .S1(basesoc_tx_enable),
    .Y(basesoc_tx_data_builder_rs232phytx_next_value2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9345_ (
    .D0(1'h0),
    .D1(basesoc_tx_sink_payload_data[2]),
    .D2(1'h0),
    .D3(basesoc_tx_data[3]),
    .S0(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .S1(basesoc_tx_enable),
    .Y(basesoc_tx_data_builder_rs232phytx_next_value2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9346_ (
    .D0(1'h0),
    .D1(basesoc_tx_sink_payload_data[3]),
    .D2(1'h0),
    .D3(basesoc_tx_data[4]),
    .S0(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .S1(basesoc_tx_enable),
    .Y(basesoc_tx_data_builder_rs232phytx_next_value2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9347_ (
    .D0(1'h0),
    .D1(basesoc_tx_sink_payload_data[4]),
    .D2(1'h0),
    .D3(basesoc_tx_data[5]),
    .S0(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .S1(basesoc_tx_enable),
    .Y(basesoc_tx_data_builder_rs232phytx_next_value2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9348_ (
    .D0(1'h0),
    .D1(basesoc_tx_sink_payload_data[5]),
    .D2(1'h0),
    .D3(basesoc_tx_data[6]),
    .S0(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .S1(basesoc_tx_enable),
    .Y(basesoc_tx_data_builder_rs232phytx_next_value2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9349_ (
    .D0(1'h0),
    .D1(basesoc_tx_sink_payload_data[6]),
    .D2(1'h0),
    .D3(basesoc_tx_data[7]),
    .S0(basesoc_tx_data_builder_rs232phytx_next_value_ce2),
    .S1(basesoc_tx_enable),
    .Y(basesoc_tx_data_builder_rs232phytx_next_value2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9350_ (
    .D0(csr_bankarray_adr[0]),
    .D1(csr_bankarray_adr[1]),
    .D2(_0053_),
    .D3(_1312_),
    .S0(csr_bankarray_adr[2]),
    .S1(csr_bankarray_adr[3]),
    .Y(_1559_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9351_ (
    .D0(_1559_[0]),
    .D1(_1950_[1]),
    .D2(_1306_),
    .D3(_1308_),
    .S0(_0024_),
    .S1(csr_bankarray_adr[5]),
    .Y(_0001_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9352_ (
    .D0(1'h0),
    .D1(csr_bankarray_adr[1]),
    .D2(_1254_),
    .D3(_1703_[1]),
    .S0(csr_bankarray_adr[2]),
    .S1(csr_bankarray_adr[3]),
    .Y(_1559_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9353_ (
    .D0(_1559_[1]),
    .D1(_1952_[3]),
    .D2(_1301_),
    .D3(_1309_),
    .S0(_0024_),
    .S1(csr_bankarray_adr[5]),
    .Y(_0001_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9354_ (
    .D0(_1297_),
    .D1(_1299_),
    .D2(_1306_),
    .D3(_1310_),
    .S0(_0024_),
    .S1(csr_bankarray_adr[5]),
    .Y(_0001_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9355_ (
    .D0(_0054_),
    .D1(_2504_),
    .D2(csr_bankarray_adr[1]),
    .D3(1'h0),
    .S0(csr_bankarray_adr[2]),
    .S1(csr_bankarray_adr[3]),
    .Y(_1559_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9356_ (
    .D0(_1703_[1]),
    .D1(1'h0),
    .D2(1'h0),
    .D3(_2588_[0]),
    .S0(csr_bankarray_adr[2]),
    .S1(csr_bankarray_adr[3]),
    .Y(_1560_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9357_ (
    .D0(_1559_[3]),
    .D1(_1560_[3]),
    .D2(_1307_),
    .D3(_1302_),
    .S0(_0024_),
    .S1(csr_bankarray_adr[5]),
    .Y(_0001_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9358_ (
    .D0(_1298_),
    .D1(_1300_),
    .D2(_1304_),
    .D3(_1311_),
    .S0(_0024_),
    .S1(csr_bankarray_adr[5]),
    .Y(_0001_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9359_ (
    .D0(_1704_[0]),
    .D1(csr_bankarray_adr[0]),
    .D2(_1704_[0]),
    .D3(_1254_),
    .S0(csr_bankarray_adr[2]),
    .S1(csr_bankarray_adr[3]),
    .Y(_1559_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9360_ (
    .D0(_1254_),
    .D1(_0054_),
    .D2(_1704_[0]),
    .D3(1'h1),
    .S0(csr_bankarray_adr[2]),
    .S1(csr_bankarray_adr[3]),
    .Y(_1560_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9361_ (
    .D0(_1559_[5]),
    .D1(_1560_[5]),
    .D2(1'h1),
    .D3(_1311_),
    .S0(_0024_),
    .S1(csr_bankarray_adr[5]),
    .Y(_0001_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9362_ (
    .D0(_1303_),
    .D1(_1304_),
    .D2(_1303_),
    .D3(_1305_),
    .S0(csr_bankarray_adr[3]),
    .S1(csr_bankarray_adr[4]),
    .Y(_2580_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9363_ (
    .D0(csr_bankarray_csrbank5_reg_wdata0_w[8]),
    .D1(1'h0),
    .D2(csr_bankarray_csrbank5_reg_wdata0_w[0]),
    .D3(1'h0),
    .S0(_1707_[0]),
    .S1(core_reg_tx_conv_converter_last),
    .Y(core_reg_tx_conv_converter_source_payload_data[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9364_ (
    .D0(csr_bankarray_csrbank5_reg_wdata0_w[9]),
    .D1(1'h0),
    .D2(csr_bankarray_csrbank5_reg_wdata0_w[1]),
    .D3(1'h0),
    .S0(_1707_[0]),
    .S1(core_reg_tx_conv_converter_last),
    .Y(core_reg_tx_conv_converter_source_payload_data[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9365_ (
    .D0(csr_bankarray_csrbank5_reg_wdata0_w[10]),
    .D1(1'h0),
    .D2(csr_bankarray_csrbank5_reg_wdata0_w[2]),
    .D3(1'h0),
    .S0(_1707_[0]),
    .S1(core_reg_tx_conv_converter_last),
    .Y(core_reg_tx_conv_converter_source_payload_data[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9366_ (
    .D0(csr_bankarray_csrbank5_reg_wdata0_w[11]),
    .D1(1'h0),
    .D2(csr_bankarray_csrbank5_reg_wdata0_w[3]),
    .D3(1'h0),
    .S0(_1707_[0]),
    .S1(core_reg_tx_conv_converter_last),
    .Y(core_reg_tx_conv_converter_source_payload_data[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9367_ (
    .D0(csr_bankarray_csrbank5_reg_wdata0_w[12]),
    .D1(1'h0),
    .D2(csr_bankarray_csrbank5_reg_wdata0_w[4]),
    .D3(1'h0),
    .S0(_1707_[0]),
    .S1(core_reg_tx_conv_converter_last),
    .Y(core_reg_tx_conv_converter_source_payload_data[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9368_ (
    .D0(csr_bankarray_csrbank5_reg_wdata0_w[13]),
    .D1(1'h0),
    .D2(csr_bankarray_csrbank5_reg_wdata0_w[5]),
    .D3(1'h0),
    .S0(_1707_[0]),
    .S1(core_reg_tx_conv_converter_last),
    .Y(core_reg_tx_conv_converter_source_payload_data[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9369_ (
    .D0(csr_bankarray_csrbank5_reg_wdata0_w[14]),
    .D1(1'h0),
    .D2(csr_bankarray_csrbank5_reg_wdata0_w[6]),
    .D3(1'h0),
    .S0(_1707_[0]),
    .S1(core_reg_tx_conv_converter_last),
    .Y(core_reg_tx_conv_converter_source_payload_data[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9370_ (
    .D0(csr_bankarray_csrbank5_reg_wdata0_w[15]),
    .D1(1'h0),
    .D2(csr_bankarray_csrbank5_reg_wdata0_w[7]),
    .D3(1'h0),
    .S0(_1707_[0]),
    .S1(core_reg_tx_conv_converter_last),
    .Y(core_reg_tx_conv_converter_source_payload_data[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9371_ (
    .D0(\storage_3[0] [9]),
    .D1(\storage_3[1] [9]),
    .D2(\storage_3[2] [9]),
    .D3(\storage_3[3] [9]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_last)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9372_ (
    .D0(\storage_2[0] [2]),
    .D1(\storage_2[1] [2]),
    .D2(\storage_2[2] [2]),
    .D3(\storage_2[3] [2]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dat_r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9373_ (
    .D0(\storage_3[0] [0]),
    .D1(\storage_3[1] [0]),
    .D2(\storage_3[2] [0]),
    .D3(\storage_3[3] [0]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_payload_dq[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9374_ (
    .D0(\storage_3[0] [1]),
    .D1(\storage_3[1] [1]),
    .D2(\storage_3[2] [1]),
    .D3(\storage_3[3] [1]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_payload_dq[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9375_ (
    .D0(\storage_3[0] [2]),
    .D1(\storage_3[1] [2]),
    .D2(\storage_3[2] [2]),
    .D3(\storage_3[3] [2]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_payload_dq[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9376_ (
    .D0(\storage_3[0] [3]),
    .D1(\storage_3[1] [3]),
    .D2(\storage_3[2] [3]),
    .D3(\storage_3[3] [3]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_payload_dq[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9377_ (
    .D0(\storage_3[0] [4]),
    .D1(\storage_3[1] [4]),
    .D2(\storage_3[2] [4]),
    .D3(\storage_3[3] [4]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_payload_dq[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9378_ (
    .D0(\storage_3[0] [5]),
    .D1(\storage_3[1] [5]),
    .D2(\storage_3[2] [5]),
    .D3(\storage_3[3] [5]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_payload_dq[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9379_ (
    .D0(\storage_3[0] [6]),
    .D1(\storage_3[1] [6]),
    .D2(\storage_3[2] [6]),
    .D3(\storage_3[3] [6]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_payload_dq[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9380_ (
    .D0(\storage_3[0] [7]),
    .D1(\storage_3[1] [7]),
    .D2(\storage_3[2] [7]),
    .D3(\storage_3[3] [7]),
    .S0(syncfifo1_consume[0]),
    .S1(syncfifo1_consume[1]),
    .Y(core_sink_sink_payload_dq[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9381_ (
    .D0(\UART.uart_tx_i.n299_o ),
    .D1(_1548_),
    .D2(\UART.uart_tx_i.n303_o ),
    .D3(_1547_),
    .S0(_1322_),
    .S1(\UART.uart_tx_i.n311_o ),
    .Y(\UART.uart_tx_i.n312_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9382_ (
    .D0(\storage_2[0] [4]),
    .D1(\storage_2[1] [4]),
    .D2(\storage_2[2] [4]),
    .D3(\storage_2[3] [4]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9383_ (
    .D0(\storage_2[0] [5]),
    .D1(\storage_2[1] [5]),
    .D2(\storage_2[2] [5]),
    .D3(\storage_2[3] [5]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9384_ (
    .D0(\storage_2[0] [6]),
    .D1(\storage_2[1] [6]),
    .D2(\storage_2[2] [6]),
    .D3(\storage_2[3] [6]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9385_ (
    .D0(\storage_2[0] [7]),
    .D1(\storage_2[1] [7]),
    .D2(\storage_2[2] [7]),
    .D3(\storage_2[3] [7]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9386_ (
    .D0(\storage_2[0] [13]),
    .D1(\storage_2[1] [13]),
    .D2(\storage_2[2] [13]),
    .D3(\storage_2[3] [13]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_rwds_oe)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9387_ (
    .D0(\storage_2[0] [10]),
    .D1(\storage_2[1] [10]),
    .D2(\storage_2[2] [10]),
    .D3(\storage_2[3] [10]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9388_ (
    .D0(\storage_2[0] [12]),
    .D1(\storage_2[1] [12]),
    .D2(\storage_2[2] [12]),
    .D3(\storage_2[3] [12]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_rwds)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9389_ (
    .D0(\storage_2[0] [11]),
    .D1(\storage_2[1] [11]),
    .D2(\storage_2[2] [11]),
    .D3(\storage_2[3] [11]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq_oe)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9390_ (
    .D0(\storage_2[0] [9]),
    .D1(\storage_2[1] [9]),
    .D2(\storage_2[2] [9]),
    .D3(\storage_2[3] [9]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9391_ (
    .D0(\storage_2[0] [3]),
    .D1(\storage_2[1] [3]),
    .D2(\storage_2[2] [3]),
    .D3(\storage_2[3] [3]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9392_ (
    .D0(\storage_2[0] [8]),
    .D1(\storage_2[1] [8]),
    .D2(\storage_2[2] [8]),
    .D3(\storage_2[3] [8]),
    .S0(syncfifo0_consume[0]),
    .S1(syncfifo0_consume[1]),
    .Y(hyperramsdrphy_sink_payload_dq[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9393_ (
    .D0(\UART_1.uart_tx_i.n299_o ),
    .D1(_1550_),
    .D2(\UART_1.uart_tx_i.n303_o ),
    .D3(_1549_),
    .S0(_1323_),
    .S1(\UART_1.uart_tx_i.n311_o ),
    .Y(\UART_1.uart_tx_i.n312_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9394_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [0]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [0]),
    .D2(1'h0),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [0]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9395_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [1]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [1]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [1]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9396_ (
    .D0(\VexRiscv._zz_decode_IS_CSR_3 ),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [2]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [2]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9397_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [3]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [3]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9398_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [4]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [4]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9399_ (
    .D0(\VexRiscv._zz__zz_decode_IS_CSR_43 ),
    .D1(\VexRiscv.dBus_cmd_payload_wr ),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [5]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9400_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [6]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [6]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9401_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [7]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [7]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9402_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [8]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [8]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [8]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9403_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [9]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [9]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [9]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9404_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [10]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [10]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [10]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9405_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [11]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [11]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [11]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9406_ (
    .D0(\VexRiscv._zz__zz_decode_IS_CSR_22 ),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [12]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [12]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9407_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [13]),
    .D1(\VexRiscv.switch_Misc_l232_2 ),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [13]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9408_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [14]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [14]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9409_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [15]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [15]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9410_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [16]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [16]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9411_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [17]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [17]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9412_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [18]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [18]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9413_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [19]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [19]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9414_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [20]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [20]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9415_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [21]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [21]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9416_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [22]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [22]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9417_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [23]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [23]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9418_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [24]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [24]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9419_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [25]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [25]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [25]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9420_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [26]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [26]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9421_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [27]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [27]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9422_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [28]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [28]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9423_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [29]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [29]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9424_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30]),
    .D1(\VexRiscv.CsrPlugin_selfException_payload_badAddr [30]),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [30]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9425_ (
    .D0(\VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31]),
    .D1(\VexRiscv._zz_execute_BranchPlugin_branch_src2 ),
    .D2(\VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31]),
    .D3(\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr [31]),
    .S0(_0025_),
    .S1(\VexRiscv._zz_when ),
    .Y(_1551_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9426_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [0]),
    .D1(_1553_[0]),
    .D2(1'h0),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [0]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2674_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9427_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [1]),
    .D1(_1552_[33]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1_1 [0]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [1]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2688_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9428_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [2]),
    .D1(_1552_[34]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [0]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [2]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2685_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9429_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [3]),
    .D1(_1552_[35]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [1]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [3]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2673_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9430_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [4]),
    .D1(_1552_[36]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [2]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [4]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2671_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9431_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [5]),
    .D1(_1552_[37]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [3]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [5]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2669_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9432_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [6]),
    .D1(_1552_[38]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [4]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [6]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2142_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9433_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [7]),
    .D1(_1552_[39]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [5]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [7]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2683_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9434_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [8]),
    .D1(_1552_[40]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [6]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [8]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2680_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9435_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [9]),
    .D1(_1552_[41]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [7]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [9]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2668_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9436_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [10]),
    .D1(_1552_[42]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [8]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [10]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2666_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9437_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [11]),
    .D1(_1552_[43]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [9]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [11]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2664_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9438_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [12]),
    .D1(_1552_[44]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [10]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [12]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2143_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9439_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [13]),
    .D1(_1552_[45]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [11]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [13]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2675_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9440_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [14]),
    .D1(_1552_[46]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [12]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [14]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2672_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9441_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [15]),
    .D1(_1552_[47]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [13]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [15]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2663_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9442_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [16]),
    .D1(_1552_[48]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [14]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [16]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2661_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9443_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [17]),
    .D1(_1552_[49]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [15]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [17]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2659_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9444_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [18]),
    .D1(_1552_[50]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [16]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [18]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2144_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9445_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [19]),
    .D1(_1552_[51]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [17]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [19]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2670_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9446_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [20]),
    .D1(_1552_[52]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [18]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [20]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2667_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9447_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [21]),
    .D1(_1552_[53]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [19]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [21]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2658_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9448_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [22]),
    .D1(_1552_[54]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [20]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [22]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2657_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9449_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [23]),
    .D1(_1552_[55]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [21]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [23]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2656_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9450_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [24]),
    .D1(_1552_[56]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [22]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [24]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2146_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9451_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [25]),
    .D1(_1552_[57]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [23]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [25]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2665_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9452_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [26]),
    .D1(_1552_[58]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [24]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [26]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2662_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9453_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [27]),
    .D1(_1552_[59]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [25]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [27]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2655_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9454_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [28]),
    .D1(_1552_[60]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [26]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [28]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2654_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9455_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [29]),
    .D1(_1552_[61]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [27]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [29]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2653_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9456_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [30]),
    .D1(_1552_[62]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [28]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [30]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2147_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _9457_ (
    .D0(\VexRiscv.dBus_cmd_payload_address [31]),
    .D1(_1552_[63]),
    .D2(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [29]),
    .D3(\VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 [31]),
    .S0(_0026_),
    .S1(\VexRiscv.when_ShiftPlugins_l169 ),
    .Y(_2660_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9458_ (
    .A(_1456_[0]),
    .B(1'h1),
    .CI(1'h0),
    .CO(_1544_[1]),
    .S(_1546_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9459_ (
    .A(_1456_[1]),
    .B(1'h1),
    .CI(_1544_[1]),
    .CO(_1544_[2]),
    .S(_1546_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9460_ (
    .A(_1456_[2]),
    .B(1'h1),
    .CI(_1544_[2]),
    .CO(_1544_[3]),
    .S(_1546_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9461_ (
    .A(_1456_[3]),
    .B(1'h1),
    .CI(_1544_[3]),
    .CO(_1544_[4]),
    .S(_1546_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9462_ (
    .A(_1456_[4]),
    .B(1'h1),
    .CI(_1544_[4]),
    .CO(_1544_[5]),
    .S(_1546_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9463_ (
    .A(_1456_[5]),
    .B(1'h1),
    .CI(_1544_[5]),
    .CO(_1544_[6]),
    .S(_1546_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _9464_ (
    .A(_1456_[6]),
    .B(1'h1),
    .CI(_1544_[6]),
    .CO(_1545_[6]),
    .S(_1546_[6])
  );
  (* keep = 32'd1 *)
  CC_IBUF _9465_ (
    .I(cdone_ice40),
    .Y(_1554_)
  );
  (* keep = 32'd1 *)
  CC_IBUF _9466_ (
    .I(clk10),
    .Y(crg_clkin)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9467_ (
    .A(csr_bankarray_csrbank10_out0_w),
    .O(core_en_ice40)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9468_ (
    .A(csr_bankarray_csrbank11_out0_w),
    .IO(creset_ice40),
    .T(_0055_),
    .Y(ice40_cp_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9469_ (
    .A(csr_bankarray_csrbank2_out0_w),
    .IO(gatemate_debug_3),
    .T(_0056_),
    .Y(gatemate_debug_3_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9470_ (
    .A(csr_bankarray_csrbank3_out0_w),
    .IO(gatemate_debug_4),
    .T(_0057_),
    .Y(gatemate_debug_4_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9471_ (
    .A(csr_bankarray_csrbank4_out0_w),
    .IO(gatemate_debug_5),
    .T(_0058_),
    .Y(gatemate_debug_5_i)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9472_ (
    .A(multiregimpl72),
    .O(hyperram_clk_n)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9473_ (
    .A(multiregimpl62),
    .O(hyperram_clk_p)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9474_ (
    .A(multiregimpl4),
    .O(hyperram_cs_n)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9475_ (
    .A(multiregimpl92),
    .IO(hyperram_dq[0]),
    .T(_0059_),
    .Y(hyperramsdrphy_dq_i[0])
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9476_ (
    .A(multiregimpl112),
    .IO(hyperram_dq[1]),
    .T(_0059_),
    .Y(hyperramsdrphy_dq_i[1])
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9477_ (
    .A(multiregimpl132),
    .IO(hyperram_dq[2]),
    .T(_0059_),
    .Y(hyperramsdrphy_dq_i[2])
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9478_ (
    .A(multiregimpl152),
    .IO(hyperram_dq[3]),
    .T(_0059_),
    .Y(hyperramsdrphy_dq_i[3])
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9479_ (
    .A(multiregimpl172),
    .IO(hyperram_dq[4]),
    .T(_0059_),
    .Y(hyperramsdrphy_dq_i[4])
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9480_ (
    .A(multiregimpl192),
    .IO(hyperram_dq[5]),
    .T(_0059_),
    .Y(hyperramsdrphy_dq_i[5])
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9481_ (
    .A(multiregimpl212),
    .IO(hyperram_dq[6]),
    .T(_0059_),
    .Y(hyperramsdrphy_dq_i[6])
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9482_ (
    .A(multiregimpl232),
    .IO(hyperram_dq[7]),
    .T(_0059_),
    .Y(hyperramsdrphy_dq_i[7])
  );
  (* keep = 32'd1 *)
  CC_OBUF _9483_ (
    .A(multiregimpl5),
    .O(hyperram_rst_n)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9484_ (
    .A(hyperramsdrphy_rwds_o),
    .IO(hyperram_rwds),
    .T(_0060_),
    .Y(hyperramsdrphy_rwds_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9485_ (
    .A(1'h0),
    .IO(i2c0_scl),
    .T(i2c0_scl_1),
    .Y(_1555_)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9486_ (
    .A(1'h0),
    .IO(i2c0_sda),
    .T(_0061_),
    .Y(csr_bankarray_csrbank6_r_w)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9487_ (
    .A(1'h0),
    .IO(i2c1_scl),
    .T(i2c1_scl_1),
    .Y(_1556_)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9488_ (
    .A(1'h0),
    .IO(i2c1_sda),
    .T(_0062_),
    .Y(csr_bankarray_csrbank7_r_w)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9489_ (
    .A(csr_bankarray_csrbank12_out0_w),
    .IO(ice40_io_vcore_0),
    .T(_0063_),
    .Y(ice40_io_vcore_0_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9490_ (
    .A(csr_bankarray_csrbank13_out0_w),
    .IO(ice40_io_vcore_1),
    .T(_0064_),
    .Y(ice40_io_vcore_1_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9491_ (
    .A(csr_bankarray_csrbank14_out0_w),
    .IO(ice40_io_vcore_2),
    .T(_0065_),
    .Y(ice40_io_vcore_2_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9492_ (
    .A(csr_bankarray_csrbank15_out0_w),
    .IO(ice40_io_vcore_4),
    .T(_0066_),
    .Y(ice40_io_vcore_4_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9493_ (
    .A(csr_bankarray_csrbank16_out0_w),
    .IO(ice40_io_vio_0),
    .T(_0067_),
    .Y(ice40_io_vio_0_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9494_ (
    .A(csr_bankarray_csrbank17_out0_w),
    .IO(ice40_io_vio_1),
    .T(_0068_),
    .Y(ice40_io_vio_1_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9495_ (
    .A(csr_bankarray_csrbank18_out0_w),
    .IO(ice40_io_vio_2),
    .T(_0069_),
    .Y(ice40_io_vio_2_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9496_ (
    .A(csr_bankarray_csrbank19_out0_w),
    .IO(ice40_io_vio_3),
    .T(_0070_),
    .Y(ice40_io_vio_3_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9497_ (
    .A(csr_bankarray_csrbank20_out0_w),
    .IO(ice40_io_vio_4),
    .T(_0071_),
    .Y(ice40_io_vio_4_i)
  );
  (* keep = 32'd1 *)
  CC_IOBUF _9498_ (
    .A(csr_bankarray_csrbank21_out0_w),
    .IO(ice40_io_vio_5),
    .T(_0072_),
    .Y(ice40_io_vio_5_i)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9499_ (
    .A(csr_bankarray_csrbank22_out0_w),
    .O(osc_en_ice40)
  );
  (* keep = 32'd1 *)
  CC_IBUF _9500_ (
    .I(power_fauld_ice40),
    .Y(_1557_)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9501_ (
    .A(\spi_master_1.int_sclk ),
    .O(spi_flash_clk)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9502_ (
    .A(csr_bankarray_csrbank1_ss_n0_w),
    .O(spi_flash_cs_n)
  );
  (* keep = 32'd1 *)
  CC_IBUF _9503_ (
    .I(spi_flash_miso),
    .Y(\spi_master_1.miso )
  );
  (* keep = 32'd1 *)
  CC_OBUF _9504_ (
    .A(\spi_master_1.mosi ),
    .O(spi_flash_mosi)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9505_ (
    .A(\spi_master.int_sclk ),
    .O(spi_ice40_clk)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9506_ (
    .A(csr_bankarray_csrbank8_ss_n0_w),
    .O(spi_ice40_cs_n)
  );
  (* keep = 32'd1 *)
  CC_IBUF _9507_ (
    .I(spi_ice40_miso),
    .Y(\spi_master.miso )
  );
  (* keep = 32'd1 *)
  CC_OBUF _9508_ (
    .A(\spi_master.mosi ),
    .O(spi_ice40_mosi)
  );
  (* keep = 32'd1 *)
  CC_IBUF _9509_ (
    .I(uart_ice40_rx),
    .Y(\UART_1.UART_RXD )
  );
  (* keep = 32'd1 *)
  CC_OBUF _9510_ (
    .A(\UART_1.UART_TXD ),
    .O(uart_ice40_tx)
  );
  (* keep = 32'd1 *)
  CC_IBUF _9511_ (
    .I(uart_logging_rx),
    .Y(\UART.UART_RXD )
  );
  (* keep = 32'd1 *)
  CC_OBUF _9512_ (
    .A(\UART.UART_TXD ),
    .O(uart_logging_tx)
  );
  (* keep = 32'd1 *)
  CC_IBUF _9513_ (
    .I(usb_uart_rx),
    .Y(_1558_)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9514_ (
    .A(_2422_[0]),
    .O(usb_uart_tx)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9515_ (
    .A(csr_bankarray_csrbank25_out0_w[0]),
    .O(user_led_n0)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9516_ (
    .A(csr_bankarray_csrbank25_out0_w[1]),
    .O(user_led_n1)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9517_ (
    .A(csr_bankarray_csrbank25_out0_w[2]),
    .O(user_led_n2)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9518_ (
    .A(csr_bankarray_csrbank25_out0_w[3]),
    .O(user_led_n3)
  );
  (* keep = 32'd1 *)
  CC_OBUF _9519_ (
    .A(csr_bankarray_csrbank24_out0_w),
    .O(vio_en_ice40)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:2884.48-2884.87|/usr/bin/../share/yosys/gatemate/mul_map.v:69.6-73.5" *)
  CC_MULT #(
    .A_WIDTH(32'd9),
    .B_WIDTH(32'd3),
    .P_WIDTH(32'd7)
  ) _9520_ (
    .A({ 1'h0, core_latency }),
    .B({ 1'h0, core_latency_x2, _1356_[0] }),
    .P(_1453_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6523.3-6532.2" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) CC_DFF (
    .CLK(\UART.CLK ),
    .D(1'h0),
    .EN(1'h1),
    .Q(rst1),
    .SR(_1321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6543.3-6552.2" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) CC_DFF_1 (
    .CLK(\UART.CLK ),
    .D(rst1),
    .EN(1'h1),
    .Q(\UART.RST ),
    .SR(_1321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6418.3-6433.2" *)
  CC_PLL #(
    .CI_FILTER_CONST(2'h2),
    .CLK180_DOUB(1'h0),
    .CLK270_DOUB(1'h0),
    .CP_FILTER_CONST(3'h4),
    .LOCK_REQ(1'h1),
    .LOW_JITTER(1'h1),
    .OUT_CLK("8.0"),
    .PERF_MD("ECONOMY"),
    .REF_CLK("10.0")
  ) CC_PLL (
    .CLK0(_1466_),
    .CLK180(gatematepll1),
    .CLK270(gatematepll2),
    .CLK90(gatematepll0),
    .CLK_FEEDBACK(1'h0),
    .CLK_REF(crg_clkin),
    .CLK_REF_OUT(gatematepll4),
    .USR_CLK_REF(1'h0),
    .USR_LOCKED_STDY_RST(1'h0),
    .USR_PLL_LOCKED(gatematepll_locked_s1),
    .USR_PLL_LOCKED_STDY(gatematepll5)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/lucas/Dokumente/risa-payload-gatemate-risc-v/no/build/colognechip_gatemate_evb/gateware/colognechip_gatemate_evb.v:6170.13-6173.2" *)
  CC_USR_RSTN CC_USR_RSTN (
    .USR_RSTN(crg_rst_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:708.5-723.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'sd0),
    .A_WR_MODE("NO_CHANGE"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("NO_CHANGE"),
    .B_WR_WIDTH(32'sd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("SDP")
  ) \VexRiscv.RegFilePlugin_regFile.0.0  (
    .A_ADDR({ 4'h0, \VexRiscv.lastStageRegFileWrite_payload_address , 7'h00 }),
    .A_BM({ \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1  }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.lastStageRegFileWrite_payload_data [19:0]),
    .A_DO(\VexRiscv._zz_RegFilePlugin_regFile_port1 [19:0]),
    .A_EN(1'h1),
    .A_WE(\VexRiscv._zz_1 ),
    .B_ADDR({ 4'h0, \VexRiscv.decode_INSTRUCTION_ANTICIPATED [24:20], 7'h00 }),
    .B_BM({ 8'h00, \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1  }),
    .B_CLK(\UART.CLK ),
    .B_DI({ 8'hxx, \VexRiscv.lastStageRegFileWrite_payload_data [31:20] }),
    .B_DO({ _1508_[39:32], \VexRiscv._zz_RegFilePlugin_regFile_port1 [31:20] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:708.5-723.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'sd0),
    .A_WR_MODE("NO_CHANGE"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("NO_CHANGE"),
    .B_WR_WIDTH(32'sd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("SDP")
  ) \VexRiscv.RegFilePlugin_regFile.1.0  (
    .A_ADDR({ 4'h0, \VexRiscv.lastStageRegFileWrite_payload_address , 7'h00 }),
    .A_BM({ \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1  }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.lastStageRegFileWrite_payload_data [19:0]),
    .A_DO(\VexRiscv._zz_RegFilePlugin_regFile_port0 [19:0]),
    .A_EN(1'h1),
    .A_WE(\VexRiscv._zz_1 ),
    .B_ADDR({ 4'h0, \VexRiscv.decode_INSTRUCTION_ANTICIPATED [19:15], 7'h00 }),
    .B_BM({ 8'h00, \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1 , \VexRiscv._zz_1  }),
    .B_CLK(\UART.CLK ),
    .B_DI({ 8'hxx, \VexRiscv.lastStageRegFileWrite_payload_data [31:20] }),
    .B_DO({ _1509_[39:32], \VexRiscv._zz_RegFilePlugin_regFile_port0 [31:20] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'hbceef9cc631cef3bcef39de779cc6318c6318c6318c6318df318c6318c6318c6318c639ce739ce6f),
    .INIT_01(320'h9be739be739be739be739de6318c6318c6318e6798e6f1dc6399e7318c631ccf33cdef9ceef98c73),
    .INIT_02(320'hbce777ce6f9cdf3bcef3bce777ce6f9cdf37ceef9be737cdf3bcef3bce777ce6f9cdf37ce737cdf3),
    .INIT_03(320'h9ceef9ce73bce739be739ce737ce739ce6f9ce739cdf39be739be739ce739be739cdf39cdf3bcef3),
    .INIT_04(320'h7cef3bcef39dc631cdf39ce73bce73b8e6f9ce73bbe6f9ce73bbe739ce779be739ce779ce771be73),
    .INIT_05(320'h18c739dc639be739ceef7ce739cef39be739ceef7ce739cef39be739cee71ce7798e737ce739dc63),
    .INIT_06(320'h1cdf39ce777be739ce779ce777ce739de739cef39ddf39ce739de739de737ce739dc639cee31ce77),
    .INIT_07(320'h9ce73b8e739ce739cc739be739cef398e737ce739dc739ce739ce639cdf39ce779cc739be739cee3),
    .INIT_08(320'h9ce73bce6f9ce73bcdf39ce73bce6f9ce73bbdf39ce73bcc631ce739ce7398e737ce739de731ce6f),
    .INIT_09(320'h9de73bbe739ce73b8c739be739cee39ce739ce731ce6f9ce73bce639cdf39ce7718e6f9ce73bbdf3),
    .INIT_0A(320'h9ce73bce639cdf39ce7798e737ce739dc779cc737ce739dc7398eef7ce739cef39ceef9ce73bce73),
    .INIT_0B(320'h7be779de779cef398ee3b8c771de7398e737ce739de731ce6f9ce73bcc739be739cee3bce731ce6f),
    .INIT_0C(320'hbbdf39ce63b8e771ddef9ce731dc73b8ee39dc777be739cc771cee3b8c777cef3bcef39de731dc77),
    .INIT_0D(320'h9cef39be739ceef7ce739cef39be739cee3b8e7718c6398df39ce731de7398de31cdf39dc771cee3),
    .INIT_0E(320'h9cdf39ce779cc737ce739dc63bbe779de779cee3bbe779de779cee3bbe779de779cee3bbc777ce73),
    .INIT_0F(320'h7ce739cef39be739cee398ee3b8de3bbe739ce779cdf39ce771cc6f9de779de73b8c739ce739ce63),
    .INIT_10(320'h7ce739cc739be739cef31dc7718eef9de779de73bcc731dc777be779de779cef31cc771dc63bbc77),
    .INIT_11(320'h9ce777be739ce779cdf39ce771dc63b8ee318c7318e731dc7798ee31ce639be739ceef1bc7798ee3),
    .INIT_12(320'h1ce6f9ce73b8e731ce6f9ce73bce639cdf39ce7798e737ce739dc731cdf39ce777be739ce779cdf3),
    .INIT_13(320'h1ce631be779de779cee31bdf3bcef3bce7718c637be739ce779cdf39ce771dc639cc739be739cef3),
    .INIT_14(320'hbbe739cef39ce779ceef9cc739ce779cc739be739ceef98c639cc739ce739ce739ce739ce7398e73),
    .INIT_15(320'h18e6f9be739ce779ce777ce739de739cef39ddf39ce739de731cc639cdf39ce777cdf39ce73bce73),
    .INIT_16(320'h3ce739ce739ce7398e7398c7399e739ce739ce739cc739cc639ccf398c6318c6318c6318c73b8c63),
    .INIT_17(320'h98c6398c7318c7318de318c631cc6398c6398c6f18e739ce739ce739ce739ce7398e731ce631cc73),
    .INIT_18(320'h98c6399e7318c733cc739cc6318c7318c731cc6378e6398e731ce631bc7398e7318de398e631ce63),
    .INIT_19(320'h1be63b8c739ce7318c6318c6318c631ce639ce639cc731ce7318e6398e639cc6318e679ce631ccf3),
    .INIT_1A(320'h98e731ce771ce6f9ce6f9ce7398c6318e731ce731ce6398e737ce739cc6318c631cc6398c6398c6f),
    .INIT_1B(320'h1ce6398e7718e731ce731ce639cee39ce739ce6318c7398e7398e731cc739be739ce6318c7398e73),
    .INIT_1C(320'h9ce639dc73b8c7398e7398e731ce771ce731ce7398e771cee31cdf39ce739ce7318c631ce639ce63),
    .INIT_1D(320'h18c6318c6318e6798e6f9ce6318e777cc6318c6318c631ccf318e731ce639ce639cc739dc739cc73),
    .INIT_1E(320'h18c639cc6318c6318c631be7398c639ddf318c6318c6318c733cc7318c6318c637ce7318c73bbe63),
    .INIT_1F(320'h18e6799e679cc631ccf31cc6318c6318c6318df39cc6f9ce6318e777cc6318c6318c631ccf31cc63),
    .INIT_20(320'h9cc631ce6398e631be7318c6318e679cc639cc6398ee378e771bc7318c6318e679cc631ccf398c63),
    .INIT_21(320'h98c631ccf31cde39cc631cc637ce6318c733cc737cdf39cc6318e6798e6f9be7398c631ccf31cde3),
    .INIT_22(320'h3ccf33cc7398e6f1cc6399e739ce6318c733cc7378df398c6378c7318e6798e739be7318de378df3),
    .INIT_23(320'h18c6318c6318c6318c733cc7378e7718e6798e6f1cee31ccf31ce6f9dc733ce6318e679cc6318c73),
    .INIT_24(320'h1be779de779ceef9de779de73b8c6399e639cc73b8c731be7398e6318e6378c6399e639be639dc63),
    .INIT_25(320'h9de73bbc737ce6378df3bcef3bce777ce6378e6f9cc6f9bc6f9be731bc6f9de779de73bbe639dc63),
    .INIT_26(320'h1ccf31cdf3bcef3bce777be779de779cee318e6f98e779be6398e7318e6f18c737ce6f9ce6f9de77),
    .INIT_27(320'h18c6318c6318e6799e6798e739cde31ccf31cdf318e6798e6f98c733cc7398c631cc6f9ce6378c63),
    .INIT_28(320'h18e6f9ce7318c6318e6798e737cef3bcef39dc637cc731be631cdf39ce6318df318c631cc6399e73),
    .INIT_29(320'h98c639be739ce739ce6398c637be739ce731cc631bdf39ce739ce731cc631bc73b8e639dc73b8c63),
    .INIT_2A(320'hb8e6f9cdf31de7378c771cdf39cdf318e6f98c6318e6318e6798e739cc6f9de779de73b8c737ce73),
    .INIT_2B(320'h18c6318e631ccf33ccf318e6f9ce7398e6318c739cc739de631ce7798df3bcef3bce771cdf39bc63),
    .INIT_2C(320'h9de73bce739bc7318c739ce6f1be779de779cee318e637cc639be7398c637cc6318e679cc6318c63),
    .INIT_2D(320'h9ce73bce6f18c733cc739be7398c6318e6798e737cc779be7378c6399e631ce6f1cc6398c6f9de77),
    .INIT_2E(320'h7ce7318c631ccf31cdf39cc6318c7318e6798e6f9ce6318c6398c733cc737ce7318c631cc6399e63),
    .INIT_2F(320'h3ce6318c6318c631ccf33ccf31cdf39cc6318c7318e6798e739cdf39cc6318e739bc7318e6798e73),
    .INIT_30(320'h3cc737cdf39ce7318c631ccf31ce6f9de779de73b8c6f98e637cc639be739cc631be6318c6398c73),
    .INIT_31(320'h98c737ce7398c6318c6318e6798e6f1be7398e6318c739ce739cee39ce7398c737ce7398c6318c73),
    .INIT_32(320'h18c6318c739ce7398e739ce631ce739ce639ce7398c739ce739cee39ce7398c739ce739cee39ce73),
    .INIT_33(320'h18c739ce7398e739ce631ce739ce639ce7398c737ce7398c6318c6399e639be7398e6318c6318c63),
    .INIT_34(320'h7cc779cdf31de6f98df37cc779cdf31de6f98de398c731cc631cdf39ce6318c6399e639be7398e63),
    .INIT_35(320'h98de398c731cc631cdf39ce6318c6399e639cdf39ce6318c6399e639cdf37cc779cdf31de6f98df3),
    .INIT_36(320'h9cdf39ce6318c6399e639cdf37cc779cdf31de6f98df37cc779cdf31de6f98df37cc779cdf31de6f),
    .INIT_37(320'h1de6f98df37cc779cdf31de6f98df37cc779cdf31de6f98de398c731cc631cdf39ce6318c6399e63),
    .INIT_38(320'h9cdf31de6f98de398c731cc631cdf39ce6318c6399e639cdf39ce6318c6399e639cdf37cc779cdf3),
    .INIT_39(320'h18c6399e639cdf39ce6318c6399e639cdf37cc779cdf31de6f98df37cc779cdf31de6f98df37cc77),
    .INIT_3A(320'h9cdf31de737cc7378c63bbc63b8e6318c6318c6398c6398c6398c6398c731ce639cc731be739ce63),
    .INIT_3B(320'h7cc7378c63bbc63b8e6318c6318c6398c6398c6398c6398c731ce639cc731be739ce6318c6399e63),
    .INIT_3C(320'h1cc6398e6318e639cc7398e637ce739cc6318e639cc7398e637ce739cc6318c6399e639cdf31de73),
    .INIT_3D(320'h9be739bc7378df37cc779cdf31de6f9ce737ce6f9ce6f1cde37cdf31de737cc779cdf39cde39bc6f),
    .INIT_3E(320'h9cc731be739ce6318c731ce639cc731be739ce6318c631ccf318e737cdf31de737cc779be739cdf3),
    .INIT_3F(320'h9be739ce739ce739be737ce7378e6f1be6f98ef39be63bce6f9ce6f1cde378e631cc7318c731ce63),
    .INIT_40(320'h1cee31dc6f1cc6318c6399e6799e631ce6f9be63bcdf39ce739ce739cdf39be739bc7378df37cc77),
    .INIT_41(320'h18c731bc731cc6f1cde39cdf31ce6398de398e6398c733cc7378c6399e639bc6378e639dc639dc6f),
    .INIT_42(320'h3cc7378e6f1cde398c733cc731bc6318e6378e6398e7318c6398de39bc7378e6318e6798e631cde3),
    .INIT_43(320'h1ce631ccf31cc6f18e6f1bc7398de378de398de39cc6f18e639cc6399e639bc7378e6f1cde398c73),
    .INIT_44(320'h1bc731bc7398de31cc7318e6318e6798e6378c731ce6f18e7378de39cc6f1bc6f1cc6f1ce6378c73),
    .INIT_45(320'h98e7318e6798e739cde39ce7398e7398c731ce631ccf318e6f18c631cc639bc7318de378e731bc6f),
    .INIT_46(320'h3cc7378de39ce7398de39cc6f1cc6f1ce6378c731cc7398c733cc7378de398de398de39cc6f18e63),
    .INIT_47(320'h9cc631bc7378e631ccf31cde39bc7378e6f1cc6399e6398c631cc6318e737cc7778e631cee318c73),
    .INIT_48(320'h18c6378e6318c631ccf31cdf318e6398c6318de398c6318de398c6318c733cc739be631bc7378e63),
    .INIT_49(320'h18c631ccf33ccf31cdf318e6398c6318de398c6318de398c6318c733cc737cc6398e6318c6378e63),
    .INIT_4A(320'h1cc6399e639be7398c631ccf31cdf39cc6318e679ce63b8de39dc6f1cc6318c631ccf398c6399e73),
    .INIT_4B(320'h98c6318c6f18c6399e639cdf398c6f9ce6318c733cc7378e6318c6399e639bc7398c6318e6798e6f),
    .INIT_4C(320'h99e7398c733ce631ce679ce6f98c6399e7318c733ce6318c6399e6799e7318c733cc739cc7318c6f),
    .INIT_4D(320'h9cc73b8e6f1bc739be6f18e6798e731cc63b8de398c73b8de398c6318c6f9ce7398c631ccf398c73),
    .INIT_4E(320'h9ce6318c739cee31be631ccf318e7318c731ce7398c639cc631cc7398c737ce631bc631ce639dc63),
    .INIT_4F(320'h1cc6399e639be7398c737ce6318c733cc737cdf39ce631cdef9cee31be7398c6f9ce6318c63bcc77),
    .INIT_50(320'h18c7378e6318e6798e7318c6398de398e631bc6318c733cc7398e739cdf398c737ce7318df398c63),
    .INIT_51(320'h99e6398c639cc6318e6398c639dc771cdf31cee3b8e6f18ef31de6f18c733cc7318c7398c631cc73),
    .INIT_52(320'h99e639cc7398e6f18e6378e6398c6f18c6399e739ce6318c6399e739cc6398c6f98c7318c6318c63),
    .INIT_53(320'h1ce737ce6318e739be7318c739cdf398c637ce6318c733cc7378e737cc7398c7318e6318c6318c63),
    .INIT_54(320'h98e6f9de779de73bbc7398e6f98c7798e631cdf31dc63b8c733ce631dc733ccf33cc7378e7718c63),
    .INIT_55(320'h18e6798e6f9ce63bbe73b8c631ce737ce639cc6398c7318ee318c6318c6399e7318ee318e6799e67),
    .INIT_56(320'h7cc6f18df398df318c6399e7318c6318c6399e6799e639be7398eef98e7318e631cc63b8c6318c63),
    .INIT_57(320'h9cc6f98c6318c6399e631cdf318c631cc639be7318c6f1bc637ce637cc6318c631ccf31cc6f98c73),
    .INIT_58(320'h7cc6398e739be631cc739cdf318e6f98df398df318c733cc639be6318c6398c737ce6318de378c6f),
    .INIT_59(320'h99e639bc6f98df398c6f18df398df31bc639bc731cc631ccf31cdf31be731be731be6318e6798e63),
    .INIT_5A(320'h18c739ce631bc6318c6399e639bc6f98c6318e637ce6398c6378de31be731be6378c7378e6318c63),
    .INIT_5B(320'h78e6318e6798e6f1be6378c6f9cc6f98de31cde398c6399e639cc6318e631bc731cc6398c6398c73),
    .INIT_5C(320'h1be731be6318e6798e6f1be6378c6f9cc6f98de31cde398c6399e639bc6f98de31be731be6378c73),
    .INIT_5D(320'h7cc6f9cc6f98c6399e639be7398c6f9ce7318df39ce6318c6399e639be637ce637cc631ccf31cdf3),
    .INIT_5E(320'hbce7778e7778e779ce6f9de779de73bbe779de779cee398c6399e639ce739bc631ccf31cc6f98c73),
    .INIT_5F(320'h18e637cef31ce6378df3bbe779de779ceef1cef39cdf3bcef3bce7778e779de6f1cef39cdf3bcef3),
    .INIT_60(320'h1be771cc6398c6318e731be7798e731bc6f9ddf3b8e631cc631cc7398df3bcc7398de37ceef9dc73),
    .INIT_61(320'h7be779de779cee318c631ccf398e6799e6798c731be779de779cef39cde39cde37be779de779cee3),
    .INIT_62(320'h98c637cdf378e631cc7318c6399e6318e6318df318c631ccf31be779de779cee319e6318c6318c63),
    .INIT_63(320'h9cee318e6798e6f1dc6399e639bc7718e6798e6f1dc6399e7318c631ccf33ccf31ce6f98c6798c63),
    .INIT_64(320'h3cc7378e6f1cde39be7398e637ce7398e637ce7398e637ce6398df39cc731be731cc6f9ce7798df3),
    .INIT_65(320'h99e639be631cc6399e639be631cc6399e639be731be731be731be7398df39cc6f9ce637ce7318c73),
    .INIT_66(320'h18c6318e6799e679cc639cc7318e739ce639ce779cc6398e739cc739cc6f1cc6399e639be631cc63),
    .INIT_67(320'h98c7318e631cc631cc6318c639be6318c7318c7318c639be6318c6f98e739be6318e7718c733ce63),
    .INIT_68(320'h9ce7318c737ce6f9be739ce7398e771cef318df39ce6318e6f9cdf37ce631cc631ccf31ce639bc73),
    .INIT_69(320'hbce739cef39ceef9ce739ce771ce73bce739dc739ce771ce73bcc739cef79dc6399e631cdf398c6f),
    .INIT_6A(320'h9ce739ce771ce73bce739dc739cee39ce7798e739def3b8c733cc639de6f1ce739de739ceef9ce73),
    .INIT_6B(320'h9ce7318e733ce739cc639ccf39ce7318e733cc639de6f1ce739de739ceef9ce73bce739cef39ceef),
    .INIT_6C(320'h1ce6318c731cc6378c6318c7318e6318e631bc639ce739ce739ce739ce739ce639cc7398c731ccf3),
    .INIT_6D(320'h1ce6398de39ce6318c6318e6798e7398c6318e6318e631bc731cc7398c6f1ce6318e6398c7318c73),
    .INIT_6E(320'h98c6318c6318c6318c631ce639ce639cc731ce739ce7318c639cc739cc7398e639ce739ce739cc73),
    .INIT_6F(320'h18c631ce7398c631cc6398c6398e6378c739ce6318df31ce739cc6318e731ce731ce6398e739ce73),
    .INIT_70(320'h9cc731ce6f9ce7398c631ce639ce639cc731ce739ce739ce639cdf39ce7318c639cc739be739ce63),
    .INIT_71(320'h18c637cc639ce7318c639cc739cc7398e639cdf39ce7318c639be739be739ce6318e631ce639ce63),
    .INIT_72(320'h99e739ce731cee39dc6399e739ce7318c6399e6318e7318c637cc7318e631be639ce639cdf39ce73),
    .INIT_73(320'h3ccf31cdf3bcef3bce7718e6f9cc6f9cc6f9de779de73bbc6399e6398ee37ce6398df398c6399e67),
    .INIT_74(320'h18e6798e739be639ce771be6398c6399e639bde398e739dc6398c631ccf398c6399e7318c631ccf3),
    .INIT_75(320'h7ce7398df39ce6318e6799e6798e6f9cc739cee398c6f98e739dc631ccf31cdef1cc739cee31cc63),
    .INIT_76(320'h7ce731be7398c6318c6318e771be739cc6318c6318c6318c6f9ce7318e6318c637ce7398df39ce63),
    .INIT_77(320'h1bc639ce6318e7318c631be73b8c6f9cc637ce631be7318df39cc637ce7798c6f9ce737ce737ce63),
    .INIT_78(320'h98e637cef3bcef39dc7318de39cc6f18c6318e7318c631ccf31ce6f9de779de73b8e739be631be63),
    .INIT_79(320'hbce771cc631ce737cc6378c739de6f9cc6f9de779de73b8e631be6398df3bcef3bce771cc6378e73),
    .INIT_7A(320'h98c6318c6f9de779de73b8e631bc7318e631cc6398c7318e637cef3bcef39dc7318c7378df3bcef3),
    .INIT_7B(320'h1ce731cde39cc6398de31ce6318e7398e6f1ce631cc6398c6f9de779de73b8e631bde39bde39ce63),
    .INIT_7C(320'h18de398c631ce731cde39cc6398de31ce6318e7398e6f1ce631cc6398c6f9de779de73b8e631bc63),
    .INIT_7D(320'hb8e6318e7318df3bcef3bce771cc631cdf31ce7378c7398c639cc639bc737bc737cef3bcef39dc73),
    .INIT_7E(320'h78df3bcef3bce7718df3bcef3bce771cdf31cce31cc631cc6378de39ce6398de39cc6f9de779de73),
    .INIT_7F(320'h18df3bcef3bce771cc637cc639cc637cef3bcef39dc7318df318c631cc6f9de779de73bcc7318c63),
    .RAM_MODE("TDP")
  ) \rom.0.0  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1467_, _1973_[0], _2776_[0], _2781_[0], _1971_[0], _1967_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1514_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h62103820341c20c62103421081a398a4080e629062398a10e80c4310c4310c4310c4310000000003),
    .INIT_01(320'he1d0ce1d0ce1d0ce1d09a54110c4310c4310c503410074363140d000e3818a060180671a1234046c),
    .INIT_02(320'hed31d3a387470e8eb3b0ed31d3a387470e83a3a741d1c3a0e8eb3b0ed31d3a387470e83a19c3a0e8),
    .INIT_03(320'he73a74779ceb214c1d1c642983a38c8530747190a60e8e1d0ce1d0c8731ca1d0c870e8670e8eb3b0),
    .INIT_04(320'h3a3acec3b4c767caf0e86779cee79cee7874779ce9d074779ce9d0cef39dc1d0cef39dcf39de9d1d),
    .INIT_05(320'h4b79de763ce1d1de73a33a19de73b8e1d1de73a33a19de73b8e1d1de73a3e779dc5f1c3a3bce74fc),
    .INIT_06(320'he70e8ef39d19d0cef39dcf39d3a190e7698ce33de74f0a713ce773ce759c3a3bce74b8ef3a1c779d),
    .INIT_07(320'h4779cec79cef39ce739ce1d1de73a42739c3a3bce773ce779ce739ce70e8ef39d2139ce1d1de73a5),
    .INIT_08(320'h6779cee3874779ce80e86779cee3874779ce8ce86779cee07c4f39de739ce739c3a3bce7484e7387),
    .INIT_09(320'hc67bce9e14e279ced30ce1d1de73a9e73bce739ce73874779ce909ce70e8ef39d8f3874779ce8ce8),
    .INIT_0A(320'h4779ce979ce70e8ef39d2739c3a3bce743dc779c3a3bce747ce73a33a19de73b9e73a74321ced319),
    .INIT_0B(320'h19d0963611a633c073b8e8f9d8f71de739c3a3bce74bce73874779ce939ce1d1de73b1ee3bce7387),
    .INIT_0C(320'he8ce867398ecf9dc74674339cc767cee3a3e771d19d0ce731d9f3b8e8f9d3a12c6c234c6780e771d),
    .INIT_0D(320'he73b8e1d1de73a33a19de73b8e1d1de73a1e871dbe391e70e867399e773ce6071af0e86771d9f3b8),
    .INIT_0E(320'he70e8ef39d2139c3a3bce767ce9d0963611a633ce9d0963611a633ce9d0963611a633ce8c3d3a19d),
    .INIT_0F(320'h3a19de73b8e1d1de73b3ef3b4ee061e9d0cef39dc70e8ef39d9f3074258d84698cf33ce779ce739c),
    .INIT_10(320'h3a190e7298e1d1de73a5e771d1f3a74258d84698c831de771d19d0963611a6320c779dc767ce8c3d),
    .INIT_11(320'hef39d19d0cef39dc70e8ef39d0f67cee3b7c703ce07bd84431673b4c779cc1d1de73a308c3dcf3b8),
    .INIT_12(320'he73874779cec7bce73874779ce979ce70e8ef39d2739c3a3bce74bde70e8ef39d19d0cef39dc70e8),
    .INIT_13(320'he1383e1d0963611a633c00ce84b1b08d319e007c19d0cef39dc70e8ef39d9f701ef39ce1d1de73a4),
    .INIT_14(320'he9d0c873b4c6719ef3a78531c4f39dc638ce1d1de73a743214e703ce279ce42b4c10086b31cc4718),
    .INIT_15(320'h0c50301d0cef39dcf39d3a190e7698ce33de74f0a713ce7694e6798670e8ef39d1a0e86779cee79c),
    .INIT_16(320'h1a11ce739de739ce7318e733c40d08e739cef39ce7398c7399e20680071c8e381c7238e0798ec431),
    .INIT_17(320'hef303e607cc379de60710df1c8f381ef298ef3038c79c4f39ce63bca1010ad11cc05086418988228),
    .INIT_18(320'h4739140d08e72281a00842387c723ce071dc77981879c0071dc73bcc0c38ee39de6073c0f1c0e3b8),
    .INIT_19(320'h88f93ee13ce73bce6391c71b8e271c2e694c6301ac214e631ce2785e278de62310c5034239c8a068),
    .INIT_1A(320'hc56b0853bda6387433874739de731c01734a63180d610a731c3a39cef398e5f1c8f395ef298ef303),
    .INIT_1B(320'h2e694c63bdc0734a6318ed610a77b4c639ce779cc70b9a5318c06b085398e1d1ce779cc7339a5318),
    .INIT_1C(320'he779ced719cf039a5318c76b0853bda631dc739de73b5c673c0f0e86739ce73bce63944e694c6318),
    .INIT_1D(320'h8531c886218c503410074339c0f31d3a190a63910c4318a0680111c4e694c6305ac214ef698c771c),
    .INIT_1E(320'h0f221c5381e4781e4781e1d0ce703cc74e864298e44310c6281a0808f1bc4f03c3a19ce0798e9d0c),
    .INIT_1F(320'h0c50300c034003c8a0682003c8f03c0f23c0f0e8673874339c0f31d3a190a63910c4318a0682003c),
    .INIT_20(320'h6739c0f79ccf31c89d1ce72218c5034023cc739c0073c18719e0e781f23c0c5034239c8a0680071c),
    .INIT_21(320'h673918a068200e86739c0f3913a39ce46281a0803a0e86739c8c5034100741d0ce73918a068200e8),
    .INIT_22(320'h180601a08005f874023140d08e779ce72281a0803a0e8673983a1bc8c5034111ce1d1ce70e83a0e8),
    .INIT_23(320'hc0698e4701a63910c6281a0803a19d8c50341007433b18a06822387476281a11ce450340038e0628),
    .INIT_24(320'hc1d1d6761da63a74759d87698e863140d04002fcee23ce1d0ce73bcc729c1c63140d0401d01c6791),
    .INIT_25(320'h87698e9d0c3a39c3a0e8eb3b0ed31d3a39c3a1874738741d0741d1ce1d074759d87698e9d0ca761c),
    .INIT_26(320'h8a068200e8eb3b0ed31d19d1d6761da63a3e5f83e4f9dc1d0ce4f9ce37874363c3a387433874759d),
    .INIT_27(320'h0e2340d31c0c50300c034111cef0f18a068200e88c50341007446281a08001f988f3874339c1c431),
    .INIT_28(320'he67874321ce73018c5034111c3a12c6c234c679c1f27cc1d1cef0e86439ce60e8e471c6f23140d00),
    .INIT_29(320'he739801d10a739ce739c6739819d0c85294a739cc0ce88539ce739ce339cc0c78ccf03c6678cf038),
    .INIT_2A(320'he8787470e86771c3a19d8f0e8670e8e70074707ce27910c5034111ce73874258d84698cf23c3a190),
    .INIT_2B(320'ha0698e77818a060180680100743214a539ce603de7399e771c0f79dc70e84b1b08d319070e8e1d0c),
    .INIT_2C(320'h84698cf004e1d00e707cef38741d0963611a633ce4f983a39de1d0c873983a3910c50340238e0711),
    .INIT_2D(320'h473bdee387446281a088e1d0c873988c5034111c3a19dc1d1c3a23140d002238743391e72274258d),
    .INIT_2E(320'h3a190e73118a068200e86429ce613c8c5034100743214e7309e46281a0803a190a73984f23140d04),
    .INIT_2F(320'h1a001c4681a63818a06018068200e86429ce613c8c5034111ce70e86439cc5f9ce1d008c5034111c),
    .INIT_30(320'h1a0803a0e86429ce73118a068223874258d84698cf383e4f983a39de1d0c8739cc1d1c8e38de4628),
    .INIT_31(320'he733c3a190e7398886218c5034100741d0c8539ce633ce779cef3b4c639ce733c3a190e73980c628),
    .INIT_32(320'h0e381c733ce779ce7318e739ccf39de739cc639ce733ce779cef3b4c639ce733ce779cef3b4c639c),
    .INIT_33(320'he63bce779ce7318e739cef39de739cc639ce73bc3a190e73988863140d0401d0c8539ce6238e471c),
    .INIT_34(320'h3a19dc70e8677074707c3a19dc70e86770747063c0e789e39ccf0e86439ce623140d0401d0c8539c),
    .INIT_35(320'h47063c0e789e39ccf0e86439ce623140d04470e86439ce623140d044707c3a19dc70e8677074707c),
    .INIT_36(320'h470e86439ce623140d044707c3a19dc70e8677074707c3a19dc70e8677074707c3a19dc70e867707),
    .INIT_37(320'h677074707c3a19dc70e8677074707c3a19dc70e86770747063c0e789e39ccf0e86439ce623140d04),
    .INIT_38(320'hc70e86770747063c0e789e39ccf0e86439ce623140d04470e86439ce623140d044707c3a19dc70e8),
    .INIT_39(320'he223140d04470e86439ce623140d044707c3a19dc70e8677074707c3a19dc70e8677074707c3a19d),
    .INIT_3A(320'h470e86771c3a19c3a23ce8e3cecf98e4f9c1f383e6393e6393e6381e703dc779ccf398e1d90a639c),
    .INIT_3B(320'h3a19c3a23ce8e3cecf98e4f9c1f383e6393e6393e6381e703dc779ccf398e1d90a639ce223140d04),
    .INIT_3C(320'h9e063c0f1ce07b8ef399e731c3b214c739c447b8ef399e731c3b214c739c4443140d04470e86771c),
    .INIT_3D(320'he1d0ce1d003a07c3a19dc70e8677074739c3a38743387400e81f0e86771c3a19dc70e8670e801d03),
    .INIT_3E(320'hcf398e1d90a639ce223dc779ccf398e1d90a639ce22218a0680111c1f0e86771c3a19dc1d1ce70e8),
    .INIT_3F(320'hc1d1cef3bce639ce1d1c3a19c3a00740f87433b8e1d0cee38743387400e81cf031e278e703dc779c),
    .INIT_40(320'h0e33c8e7831e07c8863140c0300d0022383e1d0cee0e8e779de731ce70e8e1d0ce1d003a07c3a19d),
    .INIT_41(320'hbf03ce1d0cef387430e86707c9f3bcc7061e778de46281a0803a23140d0401d0c3a001c6791c6783),
    .INIT_42(320'h1a0803a187430e8646281a088e1d17e079c3a19dee39ce739de70e860c3c3a19d8c5034111cef0e8),
    .INIT_43(320'h6e3918a068223874778741d0c870e83a0e8670e8643874278dc723140d0401d0c3a187430e864628),
    .INIT_44(320'h41d0ce1d0c870e80f13c6c7910c5034111c3a33de63874679c3a0e86438741d07433874321c3a13c),
    .INIT_45(320'he371c8c5034111cef0e86739cef318e713c6e3918a0680100741f98cf381e1d01c70793a190e1d07),
    .INIT_46(320'h1a0803a0e86739ce70e867387433874321c3a03c4f1b8e46281a0803a0e8670e8670e86438741789),
    .INIT_47(320'he739ce1d0c3a1918a068200e861d0c3a1874323140d0400781e639c0f31c3a19d1871c9f3b80c628),
    .INIT_48(320'he639c18f989f0318a068200e8e7001c7398e7061c7398e7063e627c0c6281a088e0f93e1d0c3a19d),
    .INIT_49(320'h0e3818a06018068200e8e7001c7398e7061c7398e7063e627c0c6281a0803a39c0071ce639c1871c),
    .INIT_4A(320'h4323140d0401d0ce73918a068200e86739c8c50340011cf071c67839e07c0e3818a0684739140d00),
    .INIT_4B(320'hef313e62274063140d04470e8e73874339ce46281a0803a19ce063140d0401d0ce73818c50341007),
    .INIT_4C(320'h40d001f2281a11c8fd03400631cf9140d08e72281a001c703140c0300d08e72281a088e7799e6383),
    .INIT_4D(320'hef398e878740e3de1c070c503410008e381cf071c7038cf063c0f85e078743218e70318a0684723f),
    .INIT_4E(320'hc771ce071de633ce1d118a068010003f23de639dc703cc739c0f798a73983a39ce1d11e779cc767c),
    .INIT_4F(320'h6f23140d0401d0ce73983a39ce46281a0803a0e8ef71ce50e7433b8e1d0ce73874339ce6381ee79d),
    .INIT_50(320'he72fc3a01d8c503410003f311e70e8673bcc0e310c6281a08005f9ce70e8e73803a19ce70e867398),
    .INIT_51(320'h40d04470bcc739cef3bcc7383e771d3f07c9f3b8e8f87447b8e7403ec6281a088e1798e739de7798),
    .INIT_52(320'h40d04000fcef3074479c3a19cef3038863140d08e73bce639140d08e779cc7383ef398e707ce6391),
    .INIT_53(320'h8f39c3a39ce579ce1d1ce733ce70e8e739d3a39ce46281a0803a19c3a190e623ce47910c43108631),
    .INIT_54(320'h410074759d87698e8efcef3074339d0079c8f0e8e747cec6281a011c7628180601a0803a18de6290),
    .INIT_55(320'h8c503410074331ce9d908d31c0111c3a190a7311e703c1f3b10c6218863140d000e3a3e450300c03),
    .INIT_56(320'h3a387430e8670e8e063140d008e034c703140c0300d0401d0cc73a74321cc479c0f07cec4310c431),
    .INIT_57(320'h43387470310c43140d00200e8e5f988f381e1d01e628389d0c3a19c3a381886218a06822387473bc),
    .INIT_58(320'h3a391ef31ce1d1c8f798e70e8e4787470e8670e8e46281a00401d1cbf311e703c3a03cc50713a187),
    .INIT_59(320'h40d0401d07470e866387430e8670e8e1d17e1d00ef0318a068200e8e1d0ce1d0ce1d1c8c5034111c),
    .INIT_5A(320'he603dc73bcc0e218863140d0401d07472fcc479c3a19cef3141c4e861d0ce1d1c3a2fc3a00188631),
    .INIT_5B(320'h3a0018c5034100741d1c3a18743387470e8bf0e80063140d04000fcc47bcc1d10a77986f311e0f99),
    .INIT_5C(320'he1d0ce1d1c8c5034100741d1c3a18743387470e8bf0e80063140d0401d07470e861d0ce1d1c3a2fc),
    .INIT_5D(320'h3a387433874723140d0401d0cc63874339ce60e86739cc063140d0401d1c3a19c3a3918a068200e8),
    .INIT_5E(320'hed31d3a19d3a19d853874759d87698e9d1d6761da63bde443140d04473bce1d118a06822387473bc),
    .INIT_5F(320'hc679c3a3ace779c1e4e8e9d1d6761da63a7433b0a70e8eb3b0ed31d3a19d87687433b0a70e8eb3b0),
    .INIT_60(320'he1d1d3f311e73a3c73bce1d1d673bce0e27474e8e9f98af39d1f31de70e8eb39de70753a3a7476fc),
    .INIT_61(320'h19d0963611a633c9f0318a0680450300c0340088e1d0963611a633c070e8070e819d1d6761da63a3),
    .INIT_62(320'he739c1f07c18f031e278e723cc1d18c739ce707c9f3918a06821d1d6761da63b1e1d18c739ce071c),
    .INIT_63(320'h643b88c503410074363140d0401d0d8c503410074363140d000e3818a0601806822383e07874631c),
    .INIT_64(320'h1a0803a187430e861d0c8639c3a190e731c3a190e731c3a198e70e867398e1d0cc73874321dc70e8),
    .INIT_65(320'h40d0401d1c6f23140d0401d1c6f23140d0401d1ce1d1ce1d1ce1d0ce70e8673874339c3a19ce4628),
    .INIT_66(320'he071c0c50300c0342397e7438e679cef39cef295e7791a721ce7398c7383cf03140d0401d1c6f231),
    .INIT_67(320'h87398e5f988f691a439cc6795e1d1ce663da4690e731de1d1ce4783e4f9ce1d1ce471d0c6281a011),
    .INIT_68(320'h43218e723c3a38741d10e739dc6339e77aca70e86431ce6787470e83a19ce02218a06822381e1d0c),
    .INIT_69(320'hed319ad33dce3a785389ad39d676b4ee738e7438ee71d6f6b4ee23dce03d4d43140d00200e867387),
    .INIT_6A(320'h85389ad39d676b4ee738e743dce3aded69dc47b9c07a9a86281a0044d407433b5a7739c73a74321c),
    .INIT_6B(320'h4739ce67881a11ce7399e20684739ce67881a0044d407433b5a7739c73a74321ced319ad33dce3a7),
    .INIT_6C(320'hc73bcc379dc77981e437c723ce07bca63bcc0e31e713ce7398ef284042b44730142190626208a068),
    .INIT_6D(320'he631ce70e86739c886310c50340108472fcc679c0e3b8e0c3ce0038ee3830e3b8e4f13c707cc279d),
    .INIT_6E(320'he731caf31c8f31c6f31c6e694c6309ac214e631ce73bce6389cd298c60b58429cc639cef39ce739c),
    .INIT_6F(320'hc7007c739de731ccf399ed31cce39c1e47ce779cc707c9f318ef398e1734a63180d610a7318e739d),
    .INIT_70(320'hac214e63874739de731cee694c6319ac214e631ce779ce739cef0e8e73bce63840039de1d1ce779c),
    .INIT_71(320'he63801f278e73bce6389cd298c60b58429cc70e8e73bce6391e1d0ce1d1ce779cc701c4e694c6305),
    .INIT_72(320'h00d08e73bce76b8ce79140d08e73bce639140d040111c0f31c1f27ce731ce0f93e779cef0e8e73bc),
    .INIT_73(320'h18068200e84b1b08d319e478747387473874759d87698e9e3140d040073c3a198e70e86723140c03),
    .INIT_74(320'h8c50341100e1d1cef319e0f93e623140d0400ce8673bcc6793e60318a0684739140d000e3818a060),
    .INIT_75(320'h3a190e70e86439c8c50300c03410074339de633ca7227473bcc67918a068200674339de633c9f301),
    .INIT_76(320'h3a19ce1d0ce72218871483319e1d0c87391e078de6795e47874321ce071caf23c3a190e70e86439c),
    .INIT_77(320'he0e3cc639ce071dc639ce1d0cee3874339c3a19ce1d0ce70e86739c3a19dc73874321c3a19c3a39c),
    .INIT_78(320'he731c3a3acec3b4c767cc70e86738745799e4f9ce72218a068223874759d87698edf9ce1d1ce1d1c),
    .INIT_79(320'hed31d9f31c9f39c3a39c18799e7707473874759d87698ecf98e0f91c70e8eb3b0ed31d9f31c3a190),
    .INIT_7A(320'hc707ce63874759d87698ecf98e0e7cc4f989f313e627cc4f983a3acec3b4c767cc703c3a0e8eb3b0),
    .INIT_7B(320'h0f79cc50e86039cc7071e639ce07bce62874301ce6383e63874759d87698ecf98e0ce860ce86439c),
    .INIT_7C(320'hc7075c72bc0f79cc50e86039cc7075e639ce07bce62874301ce6383e63874759d87698ecf98e0e3c),
    .INIT_7D(320'hecf98e0f98e70e8eb3b0ed31d9f31cbf07c9f39c3a27ce7383e739c01d0c19d0c3a3acec3b4c767c),
    .INIT_7E(320'h1e4e84b1b08d319e70e8eb3b0ed31d9f07c9f0e8e739c9f31c3a0e86439cc70e8673874759d87698),
    .INIT_7F(320'he70e8eb3b0ed31d1f31c1f1bcc739c3a3acec3b4c767cc707cbe39ccf3874258d84698cf39de639c),
    .RAM_MODE("TDP")
  ) \rom.0.1  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1468_, _1982_[0], _1980_[0], _1977_[0], _1975_[0], _2747_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1515_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h000100906109030384018c330e9530023284c010240216c2300402184c208822000401084300f601),
    .INIT_01(320'h0753104000cf21c2c03d4c6100f531840004000000330870b00f61000100002012020081c2182080),
    .INIT_02(320'hcc2194649d6659d8660ce05040000080400242040f421b84300c1002000000324070a0c83a908219),
    .INIT_03(320'h8c3a1186208c6190040108c2181c318c188010000401081019874a580330e94308661d2f600cc3a5),
    .INIT_04(320'h8c61d0dc2104630e84e18823187433084118c3a1186208c61d0cc2104630e8461882318743308411),
    .INIT_05(320'h0c601ea62084019e43858660109630cf731806300f53184200cb6198c0318200400000803a138620),
    .INIT_06(320'hcc6018c03d4841000324870b0cc0212c61de8481cc6018c03d4c6100033c070a0cc0212c619ee630),
    .INIT_07(320'h0b1b04100000200ca33180630cc21c2c330084b186739843318063000324070a0cc0212c61de8481),
    .INIT_08(320'h807a98c201ea6308000800000cb21c0a0000401308421074100c617082208810104381e96200f430),
    .INIT_09(320'h0b520200800003ce839c2833c870b0e1780e043d084bc0f000e6781e8010003816200000019e4385),
    .INIT_0A(320'hef73d8943def63def4b1cf6310f4258c3a4cc421e841c8c7a167594005e57dc018f43d00228e8415),
    .INIT_0B(320'h0f41de061d0779c28321e801d014100401c0f021620040001004021080040f4bd0f63de84378c43d),
    .INIT_0C(320'h804200310000019eb601067a980419e96010661d041880000080401ef3a1bc001e039dc7385e7423),
    .INIT_0D(320'hebac00baaeb0031e85b5a9421884116a41cc520c4100400001873b0085a0e76010a41cec02128399),
    .INIT_0E(320'h8863dc873108620007b1886300e4210e4210f420e463d0bfafb8021715d600431e94a1a84148c7ae),
    .INIT_0F(320'h800004100004010040100402008c210b43108619084378843d29421287310943d2c7b909620007b1),
    .INIT_10(320'h07020013a408670ef330ef030ef330ef230ef130ef230ef130ef030e06610c03d284610c21c08c21),
    .INIT_11(320'h0709ce439982070607bd0de016501940385065210042708600e139c06599c749927719c761987419),
    .INIT_12(320'h62000000000403c3c190e6680e1419ec02908320871138303de84f00e380cd21c2c3290c021b8430),
    .INIT_13(320'h85c28421118c2e1846303863185c318c0e18c6130c613082301879182080002003c0082000006600),
    .INIT_14(320'h3848005c2401f80bc087612e821c84b8087a106124613092301849184c200c6130c4018c0e121231),
    .INIT_15(320'h80530b838184210bc1040001009090652002401480090a06198406104600820e1092070843000630),
    .INIT_16(320'h0020120c318208000201201170822008391000218c030842140431087010852010c214806300f02d),
    .INIT_17(320'h00420080210661d0c0218f5b100420ea7ad880210043d6c40108330ef530c83bd826014c02d82080),
    .INIT_18(320'h006618c1882000080330ef5b0cc021ec7ad8802100600cc3bd6c330087b1eb62008401803300f5b1),
    .INIT_19(320'h18421806300402185c2088220a04018208000201e86618c104000100003dcc0230c600e77394e6a1),
    .INIT_1A(320'h3a025ea597204bd2b0e009590002f045c248c0e100630bc28081e083d087820f400c318c2f085e84),
    .INIT_1B(320'h2000080400277a4806108301085c208822040410cb19c2b39d875850df87830f0097b165d812f5ac),
    .INIT_1C(320'h0c63004021204370c6300402138631842010dc318c010084e18c610804370c630040213c2618c608),
    .INIT_1D(320'h804210cc318c010084211863184201084330c63004021204230c63004021204370c6300402120437),
    .INIT_1E(320'h084b1867a8cc6018c330084b1867b98c031804214702800000cc0212c619666300c61c0a00004010),
    .INIT_1F(320'h0f23038381b863041000040078010400000cc00c4000000000800f0084203c0210840c4100000330),
    .INIT_20(320'h09230384018c0618803184c2424630185084223180c308c6170c6303863185c318c0e18c0e104617),
    .INIT_21(320'h2407824d001c0136007404e001b0032026000d009e0834127020d849d0838126c24c248c06124613),
    .INIT_22(320'h04411000200c330e8721b8630a41848329001200a429308230241130a480984210403185c24040e1),
    .INIT_23(320'h85290c121ca420480424812010c3346c10c41004000100933009c3180c3e1841104418080300c061),
    .INIT_24(320'h056300c221803b980421ab721480350c230886198c030cc0230c60044c20882200040c0843009204),
    .INIT_25(320'h09430843380c0e104411000206c335002018661d2b61d35481890310c3300c3b980421a972108035),
    .INIT_26(320'h840200c0100803d484010c010a420820000804830c60820000802008048025c2088220c040186601),
    .INIT_27(320'h8c03d0f7a1806300f4390c03184214cc021286008043980430840280c2900861009030840240c210),
    .INIT_28(320'h21437007b0467b0ee51de94850dc01ec11c0f02140080002012020c3841100408080210f43dc8601),
    .INIT_29(320'h0000000381e042820000800e805e003b017610e825e043b0082000007028000008033d87728ef4a5),
    .INIT_2A(320'h3b017800ec05d843b097813810f7010f421e9000e043dc043d20324073b0e821c0dd1c0dd1c0dd10),
    .INIT_2B(320'h3b097a06203b017610f40c417600ec25e81883a000081e803d240f02401c0b104000100e3a0270a0),
    .INIT_2C(320'h0403d09c318208000200007b9806e18c01cee729cd42009c31831040001005e80ec39c2c0f005d80),
    .INIT_2D(320'h802010d02138631802010dc318c210084e18c600804370c63084021386318020109e030c63041000),
    .INIT_2E(320'h084618c600804210cc318c2100842118631802010d021b8631802010d02138631802010d02138631),
    .INIT_2F(320'h0c33d464300c619804250c33dc86018c0210a381400000660109430cb32180630e05000020084021),
    .INIT_30(320'h070270c60820080002003c00820000066006200000000040078042101e0108420620800001980425),
    .INIT_31(320'h0803184c3100630184848c6130a10844630b86118c0e18c6170c6303863185c3185c208c0e1e4607),
    .INIT_32(320'h0401080010a02043840084c208c21044c2120261084100c61709010384901849184c248c06124617),
    .INIT_33(320'h040249863041000040281c4010041c880104100004010090a180021b86301c401004100801064210),
    .INIT_34(320'h8542168429086218443028600086618c0108800d4c00108c3184e2008220c4400e06104310401000),
    .INIT_35(320'h886110c3b9807cd90524006cdd0521c97210c430886110c21dcc0210d9ba0a4392e421886110c221),
    .INIT_36(320'h4e6a1006618c188200008020080499e6385c5e2008220e4409ec30005e2008220804010f31484430),
    .INIT_37(320'h0402138631842010dc318c010084f0b86318208000201e86618c104000100003dcc0230c600e7739),
    .INIT_38(320'h0848108c318c010084810cc318c010084810cc318c010084810cc318c010084618c610804330c630),
    .INIT_39(320'h0a00000330084a1865990c031870280001004201084330c63004021084618c610804210cc318c010),
    .INIT_3A(320'h62080002003c021080f0084210310400000cc02128619ea32180630cc02128619ee4300c6010851c),
    .INIT_3B(320'h0c061e06030860820000800f1004010222008698e701c0838104c21e80301843d080301843d08030),
    .INIT_3C(320'h2c2bd8402198430002f004c2c0c2610c20c410000403018430e6601086610c3998042198430e0661),
    .INIT_3D(320'h20314242010b01c001392e62139409085a1683a9094210049d604200949de04210020018430ec21c),
    .INIT_3E(320'h0901ca00988310400000802018061024050ef4010802027020e20e406284e4200084282000004210),
    .INIT_3F(320'h42588203948310401300000028020080210040feb0826ee461088441083d110421049de743c08421),
    .INIT_40(320'he95ab0879d10ce1384f14804611421aa7fd10420e610440210e000001c4111a02494250868008531),
    .INIT_41(320'h08427f2140318600845c0803de93a8eb440087a3f40c26c8e1086d708797084210442195c3d2c557),
    .INIT_42(320'h8021c088a1808e2b844a1f422042e30dc430f03200a21b839120421ac520ea3b6384370dc21084e1),
    .INIT_43(320'h0a021edc21384210862109fb10c0b70a003004211343d0a3ac40431087a108420000500401004010),
    .INIT_44(320'h18f4110c011042538437e84218842704437000e254022a40e0f001d05c000dc020942d0c421e8421),
    .INIT_45(320'h10950028624883d5b8c208810087a28960008b98042e1dc02228a2109c234dc418144118c7a10da1),
    .INIT_46(320'hef4010802027020e20612321000421410003f14111810b84418341eb8446040e6850630058b0eee1),
    .INIT_47(320'h44024000008002020000040100a427e0201177a0e041c44c90800210a08000010040100c02724042),
    .INIT_48(320'h09435ef53d884b5e941eee7a02e7bc49021a042108504010000400985021004240100000030bd01d),
    .INIT_49(320'h09041374ddf741e087a10f4a0cf6906100403421467c100000006013e480ee419ef7a70000080030),
    .INIT_4A(320'h04330880b9140bd2e7a02e781e93a04a5a40f41e0785dae33505799cda55b35c0025240902212544),
    .INIT_4B(320'ha7604ef714603c04f5000f480be835bd7a7882f92f6ea00705294a18f8e4b8459a9d50e801004010),
    .INIT_4C(320'h0004652824107be52881a0820ef421bf431bc401ac6f5876a000200802000c330a833d057d57783a),
    .INIT_4D(320'h403a06f8800f5803e4bd3f7a529c25ae411ad13d8f7b1e749cb9725e94e0b83b848621085a002812),
    .INIT_4E(320'h0f7ca510241041de9ea1b8435bc4118d6f98772000200802000c3308833d057d56f839a7a04ef714),
    .INIT_4F(320'h107a1000190193d2800c0421000811e960060040008028f4a00300287802102b20b6c1e83c950601),
    .INIT_50(320'h67441104b0084410082126288010220860c08784f8000b85a9917c6330ea0782229c07e81b8f7954),
    .INIT_51(320'h006000cc2212861084210843841094830000020d80200802000043000845ec04248801e882228610),
    .INIT_52(320'h8f4200eb2a4e40029d42167098082009d401794d106bdb884254c4108481086e00a8200004080210),
    .INIT_53(320'h0f7b68d631ed4b1b474a097c66d8a6ef4014e816cd739e54002a602080213a829f240017882f2441),
    .INIT_54(320'hef520863a0e87bc4f2010202009080004fa91c02005200173c48041806ea0f93d2e417f04c5f082d),
    .INIT_55(320'h20781000f92e4e508321c83a90001dea7008741d0f789e00240002001f25c9ca1064390752000205),
    .INIT_56(320'h05411a8019483b1e45b8af411e702d0179def024080fd480100763c88704a83c0077a024781017bd),
    .INIT_57(320'h002e0066bde44a82f4b9295b5ca4bdae5a5ed62508419a803d296392a0b1cc6b0494358e40d2e43d),
    .INIT_58(320'h085210862000011064803c6c6ec43ce96210a04100400004000942908417295a12802008010042e4),
    .INIT_59(320'h0803d4d42008620c8459074210041d2c400474310001d0441d0f4bd083b108021002fde943d0f420),
    .INIT_5A(320'h0b6a14802000390190200052c074208800128000804a0810110002106580c840100401004174801d),
    .INIT_5B(320'h1f4a1044130122001c720e7ae01fbd0843d4a827080008020080420233a00020c4100401c0008021),
    .INIT_5C(320'h0580108cc85b4e104c110401308420880250c419020250c419013a0087812f220c80138b001004b1),
    .INIT_5D(320'h728c2f6ad2728c2e62b16a4a1ee6b16a4a1e62b16a4a1ee6b16a4a1e629062080e62906208002c1d),
    .INIT_5E(320'h7ace3feef37ace3e62f37ace3feef37ace3e62d2728c2f6ad2728c2e62d2728c2f6ad2728c2e62d2),
    .INIT_5F(320'h5ad6ba800000000a800000000af7bdef7bdab5ad6b5adab5ad6b5ade62f37ace3feef37ace3e62f3),
    .INIT_60(320'he67514737807328df33bd7360ce379d8220c639906813a800000000a800000000a800000000aad6b),
    .INIT_61(320'hd211c46f79d811bd211c4233acf77acf33c46759de7dad011bd013dc6809ca3a9ce288e6f00d67ab),
    .INIT_62(320'hc0239ed300def3dce01102f98e641bd8339def38000000000000000000000033ddeb3cce379d811b),
    .INIT_63(320'hf46684781f077a046d6edeb3be8220de77ce812ec6414061b8e641a07a334201204c1946f60ca37b),
    .INIT_64(320'h12459cbf7d123db067329480420080a038dc7320d03d19a100031154310c8ce5245014e377cc8340),
    .INIT_65(320'hde6bdce01cdd3b9c663d46738053996fb990639d46f780040273b9c0500bcf334d833bce72800842),
    .INIT_66(320'heebd80773c46f99c012b64b1dcf6985e718e037cc6f195f734d6b1c066bd0663d00120e233847319),
    .INIT_67(320'h250b55697b461397fdde6f59c1cc520c410b9ec6a9684daf4aca7080473bd6d08df01402f1dd7b99),
    .INIT_68(320'h358f7461395697b6f59c7fdde0c4101cc52a9684b9ec6ca708daf4af3befe33ad90a6380221358f7),
    .INIT_69(320'h00000000000000000000000004bb99c4b008817df679906b3d06b3de33adf3bef8022190a63250b5),
    .INIT_6A(320'heefb9ee76caea7c0440bdf353d7320d0b99e6b39f63811990b680000000000000000000000000000),
    .INIT_6B(320'h1529cce5c0ac29cce5c09429cce5a0a4634e672d1575ce672d0671ac620d067bbeb01bea3acd8318),
    .INIT_6C(320'h080000001def73b1550fa2eb306748471808e7799301de7762dd35cce239c5819c6b9b60379ca2ac),
    .INIT_6D(320'h28798a418820398a41882000000000df41cd0379df01106339e6fbccec1bc6f68e651be0160e82c0),
    .INIT_6E(320'h30b98b49ca30bdab49ca30b98b49ca30bdab49ca30b98ac5a9287b9ac5a928798ac5a9287b9ac5a9),
    .INIT_6F(320'h6b798bcdeb38ffbbcdeb38f98bcdeb38ffbbcdeb38f98bcdeb38ffbbcdeb38f98b49ca30bdab49ca),
    .INIT_70(320'h002a000000002a000000002ab5ad6b5aea000000002a000000002bdef7bdef6ad6b5ad6b6ad6b5ad),
    .INIT_71(320'h023dc8c3749f048c733b075dbde788e23a8d8378ded1cca37c1777b0479dd7b9cc8340deea000000),
    .INIT_72(320'h000000733a023c9c8911c093bdbb51d601cd03d2c6c18e778088319cea38e641a1777b000000039a),
    .INIT_73(320'h0000000000003c8e691dcee1c02919f7790e0188c6e1c02f70e037c0780a4235cde942e755b003a0),
    .INIT_74(320'h00000000000000000000000000000000000000008000000000000000000000000000000000000000),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \rom.0.10  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1469_, _2008_[1], _2004_[1], _2704_[1], _2136_[1], _2690_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1524_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h018a5002e020021982c300621f822150020886a1f0400885c1284080fb20a0020cd8000022104020),
    .INIT_01(320'h0040818520a8c6100c010006100404185000f0040032018403804612003c01060030240d0120841c),
    .INIT_02(320'h805c500411024110440108020e0083180010102007c20102418042107004002a1184030802050c21),
    .INIT_03(320'h004204000148021082400641208809004210838020c04080110fc1109221f82213c43f0402b887e0),
    .INIT_04(320'h88021030040bc0108220185a00840d00c29004207004148021010020a40108360085200841100429),
    .INIT_05(320'h10421080850b091194a02c422102010fc300882108400285840c42180441084a4c00831802040081),
    .INIT_06(320'h0c022084010288171221214048844204021f83e00c022084210208171223294058844204021f8601),
    .INIT_07(320'h002210934041ce00843008821a806100e211081008601184300882158221214048844204021f81e0),
    .INIT_08(320'h1802020c20080030a001e004088421007c03141c00042b06c31803dc8280d815a00c200816007c0c),
    .INIT_09(320'h067262949a0100368c0100ea0104020806208c6018c0320d20084600847000020087802001518c20),
    .INIT_0A(320'hfe821e037fd67bfd741d087bc00760e9ba00f01be800100020004030000200c00efc1a30020d0019),
    .INIT_0B(320'h0043f008391fc0100c2008461080660480100400084a4d00c4297400002007c010079fd0002df01f),
    .INIT_0C(320'h180010043c00801f8003087e000821f80010841f08421f00c528008f87e0a042001be100c2018408),
    .INIT_0D(320'h000600006018019f8339082afa8015ad5865294a52528a00801842318001084620002108c2000421),
    .INIT_0E(320'hc82810e03903ea008034c8290c06e0a8700ad4000800100020180000080300015f8015c800100020),
    .INIT_0F(320'h080040930061d084a54a5ae80064180645506021c0016adc1f002a4055b9002b906421b832008034),
    .INIT_10(320'hf148008020001c1295c1295c1495a1495c1695c1695a1895a1895a1283e01041f000e0104e501c02),
    .INIT_11(320'h394012f4ad08f61003e30582000079014a02f4062801a00827280257d4c1045a56c64595739cd7c9),
    .INIT_12(320'h087c00000041c05e04022e4042808d087a0313e4314070801f1806100003c8085013a03100030041),
    .INIT_13(320'h0dc0000009004a002401902200d00f006e0680200083b00041b83e20849801060c84010700200421),
    .INIT_14(320'ha80002a4002b800780110024005000a8017000600002b00001a000008c161803206003004e000120),
    .INIT_15(320'h0808128020b04a148024d0107001c123c20885520ae8141025006a000033085a0800540000228421),
    .INIT_16(320'h01060068020841c018a0004117012048103000002041d0d42cb85b80b74166c200182908081a0c04),
    .INIT_17(320'h00180000820143f02c000041f0018008020f800c0000107c00600a1ffc81683e101034205840841c),
    .INIT_18(320'h082201042126804180a1ffc812844208020f800c0102b287ff204a110820083e0030040d8a10041f),
    .INIT_19(320'h6800408c01904040b9c04822073c040849a01060f802010420e00c50039f08c0a008200840100400),
    .INIT_1A(320'hf8000f80620001f00cc000078000c10800000780b0c01684130c021a80130ff0004809007012f400),
    .INIT_1B(320'h0700628001007e01806a091811c9c0482209cc032886100c21184600281308300003e01ec0007c03),
    .INIT_1C(320'h0240128400a000302401b0400001200e82005809007e1001a0480230800302401e84004068048021),
    .INIT_1D(320'h08042014110066100840581e00e0201081003401984001000102401c84004001f02401f840070001),
    .INIT_1E(320'h10804087e109022084a110804087e1204410884108401f004028442010210848110421007c020c0d),
    .INIT_1F(320'h07c41b00a0a00410930020c1908020e0040084210f800000041806100841304021082108380100a1),
    .INIT_20(320'h00001782c3007c0c00600c8000240118000001200c4004803d04401001e00880d00580104e000822),
    .INIT_21(320'h010000040018404080c001c0048015002c006020c801b0038107820f80010004003800006e00003f),
    .INIT_22(320'h0140402460204a10c3c0c0041704900822154c2ba051100001f042900c0280000110210c400010c0),
    .INIT_23(320'h0b0a169c2d4058a080020e020006a0f0422314a4d0107000a10140208c00024050100950381e04e9),
    .INIT_24(320'h004a1304e70b0a5080000882010001304a139c29284c1284040083f0792028220730000000106424),
    .INIT_25(320'h103c1a85b1f05a90141104640f04a50003c0f43f0782de340008007384a1304a5080000842008001),
    .INIT_26(320'h70400f052100c0105c00f066102c2107004180070082107006190852800100120282208e01e0f422),
    .INIT_27(320'h0841f007e00882107c01004410d020e84420783408181083c110400f04c100241007c150400f0541),
    .INIT_28(320'h08015030210b421f843f080200780c08421004000841c0106006424f240500016d800007c01f8022),
    .INIT_29(320'h2100021020080012600418100024205800c001c003c20884010700200401f0083181a10fc21f8400),
    .INIT_2A(320'hf84000804000c0028406080a2104a217c42080a72884128841014a01842309081038250402504821),
    .INIT_2B(320'hf80000018018004000c0030080014002c00601a0004000840100e8006c0100424d0107017a509405),
    .INIT_2C(320'h20c1f04c020841c018a0073e11836010401080200800100c0208424d00c505c0028c0100f8007400),
    .INIT_2D(320'h0942004800101200d8200780900741002a04803f0800b0240118400101200f420054330240108380),
    .INIT_2E(320'h1008088033080420240f0070100840781a00cc2000000f81200e42001800f01200fc200300000120),
    .INIT_2F(320'h0043f0840110421088400043f0802208442084200f802004221000108420088210803e0106068402),
    .INIT_30(320'h01412008212949801060c84010700200421087c00000020c030804209820108410841c0080108840),
    .INIT_31(320'h058600ec1800c018000048020000000240170009007608803d03c01001a00a4020900010400f8835),
    .INIT_32(320'ha05550aee147820d8000220000048108010008e0000440842800004e8004600000d000007a00002c),
    .INIT_33(320'h20c00c80410838020c0082c0703c07601c108380418e7000a5080003004102c07018062022124820),
    .INIT_34(320'h1b40008011000e71a1034a4600036010fc32000630c0000c021f160382204bc0528283099494a2c0),
    .INIT_35(320'h4206738d29180210802000021080200080011ce34206a50e0948c000042100400100024206738d4a),
    .INIT_36(320'h0040008260104212680a3a10948015f94a02d960382205dc0b08ca927960382205cc00004210a943),
    .INIT_37(320'hf8400e012008c2004809007a1002a1181200841c01060f806010420e00c50039f08c0c0082008401),
    .INIT_38(320'h002200400900721002e003809007e1003a004009004a10006004809006c1001e04803a0800502401),
    .INIT_39(320'h007c0101211080b084215844108401f00830342010814044019840210340780380804207c0d00661),
    .INIT_3A(320'h0849a0106018402104c10084208420e00404844202c21f842b088214844202c21f85611042210421),
    .INIT_3B(320'h205409902701021268062822b01c1c04f200006318421084220f400f84810801f084812801f10481),
    .INIT_3C(320'h00d211840008081380a10c401205c0204210934031403e808108460102802042118020c808108380),
    .INIT_3D(320'h318a5010af01405c002100442e800100020083e1e00000701f08000e001f00000018a038081c8061),
    .INIT_3E(320'h00c6211482108c5d0144214a010061080070fc0100000086c00800a524a44806000006296c040ee1),
    .INIT_3F(320'h080eb5ad4a529cd6b152018800042210c64296b6174c0f8820000140001f060000002307c0400000),
    .INIT_40(320'h08060020bfd4762e07a006700000000813fe2782794a16b5cd18000068140000300060c008007000),
    .INIT_41(320'h00212cbf2118c2000440083e08b020fcc8010ae0aa6d2745288206b0142d00080e00083c88100815),
    .INIT_42(320'h635bfe0000007a000022efc80200800780007d000000058c20000000900008bf38001184800002b0),
    .INIT_43(320'h80442ee442d8c6007000050600202500468001001045d004210802007c0c0420073007421295296b),
    .INIT_44(320'h10be8420081205dd085bf801c000100000d006e00018020262a89617d9e21306217e810801f04014),
    .INIT_45(320'h00000988011300d10c04200c040021d002160021202d801800084400018107000100081085d00060),
    .INIT_46(320'h0fc0100000086c0082402180300000314b8bf44c00080830000087fa40003032001400200a0a03b8),
    .INIT_47(320'h0cc000f8020ab9507806210a50040408400007e00d8010748018000018a5d0105318e70081608000),
    .INIT_48(320'h083011fc43084011801f08424025a30a8005801005041083c0100210e80028001083c010401d8401),
    .INIT_49(320'hff8000fc3f17c2200020d7cdfffc4210420f8400107e0e00020842118401087c108c7c0004000401),
    .INIT_4A(320'h18c202881108022080000842108065087eb0650d007010842127465088410800040420fe80000420),
    .INIT_4B(320'hffc4008842107e10fc400083c485095d62d781df04601f97e008000004c0b81416e8200808008442),
    .INIT_4C(320'h00420087e1003e20841f28000f8a1098781abc140870200440200010884300c202fc3f017e10fc01),
    .INIT_4D(320'h317e10fca00085adfc1dd84410c80028401084210847918409d0030182c05fcbf810400044c00401),
    .INIT_4E(320'h07c41083e10001f148209f015abc1508702004403084319085014202fc3f077e10fc01ffc4408842),
    .INIT_4F(320'h180a01441f0002305401006e100001183600801e0000010c020040020400000420984a087e10ff80),
    .INIT_50(320'h08403108670000250800198c629000000c618c45f8078e84411004108b21e0800078070fcdf7fc23),
    .INIT_51(320'h1806003c00005400218000002104021083c020c110c64214a638007d000117002083e20806218823),
    .INIT_52(320'h0fd14084210848003441604613800902c3d004210103f780000e40001000a02e0004002080000422),
    .INIT_53(320'h00fe1088221840108441080600840018c000840108435184042064005000b84210848b0640008408),
    .INIT_54(320'h088210cc210fca208c800040000021f51e208480001a0201230c80098121084210051a084001c201),
    .INIT_55(320'h003e0002bf056e00802308421080411066108421f94411c0000fa00053e0ad801004610842100801),
    .INIT_56(320'h004400800168021104220fc25f8d09043ff17c00003a168041c0422288400fbe107d200046c043e2),
    .INIT_57(320'h0f260004210840007c01000010800108400f84001080108001000210000108420003c10842000401),
    .INIT_58(320'h00025034000000500400d0c6229801780d8001a00040001800600001081c00020000000008108e20),
    .INIT_59(320'h28305885a0200000971fc74a80040f01400084c6000190180503c01683a6200c100325780a1804a0),
    .INIT_5A(320'h0842d0000000be10007e000a0074a028018060020e01840008f00960040008804010040101c08015),
    .INIT_5B(320'hd040e0001d0817e06c24c07e1c583f000010141f0008108843191a000020c604210420e4c0000000),
    .INIT_5C(320'h0100739ce739d0a0005b0042310ac0103800040100380004010002010ba007000080158800906000),
    .INIT_5D(320'h08421000000000008421084210000000000084210842100000000000842108421000000000000803),
    .INIT_5E(320'h08421000000000008421084210000000000084210842100000000000842108421000000000008421),
    .INIT_5F(320'h00000100000000010842108421042108421100000000010421084210842108421000000000008421),
    .INIT_60(320'h01018449c40425252812400c046246f03c0048ca0701810000000001000000000108421084210000),
    .INIT_61(320'h0394a10b400014e0394a1100804148c191060100a029c4014a4010a3200846248320489388007200),
    .INIT_62(320'h20100428801680c0201e0188a3281a70100d380400000000000000000000000105230646b400014e),
    .INIT_63(320'h5100c123ca009805280052808d03c072b0af02004001c0000632808028806081802812309409184e),
    .INIT_64(320'h0234a00108a481eefbe4315c11bc40e0004319404014403058043ca94250411064081c0700650100),
    .INIT_65(320'h9008a02002229404009e378080201c410ca01900409c4038c002a9a07006c1940103044308805152),
    .INIT_66(320'h068040021c42940202008238a7190600246403ca508c0060ca570c80508a0508a0020052bc044808),
    .INIT_67(320'ha52b594a73842317bdce6b58c5ad4a4a50839cc62948418c420840007812400905281c019dad00ca),
    .INIT_68(320'hbded68c6109ce52631ad739ef421295296b210a5318e70002110863f7bffe73bdd6b7bc6339b5af7),
    .INIT_69(320'h00000000000000000000000008014a320c0f00ca368ca02b4a02b4aef79cfffdece718def5aad694),
    .INIT_6A(320'h46a4000114109230780652a02319404010007b84520c739ce7380000000000000000000000000000),
    .INIT_6B(320'h0110051a80a210051a80a210051a80848c8028d40098af28d4050c68609405140050080205400100),
    .INIT_6C(320'h3800000002603480694a4034a020d2710c0a19c2e1000d73c0f0b92c180685014173c010140c4040),
    .INIT_6D(320'h000210842108400000000000000000508085010ac201e00384501865000ad29408494a5004018080),
    .INIT_6E(320'h00021084210840000000000210842108400000000002108421084000000000021084210840000000),
    .INIT_6F(320'h08421084210840000000000210842108400000000002108421084000000000021084210840000000),
    .INIT_70(320'h00040000000004210842108400000000040000000004210842108410842108440000000004108421),
    .INIT_71(320'h02814c010a3280a3201c05004001065011a0015a528109294a00b000781cd0186501005284000000),
    .INIT_72(320'h00000019080501020142303185035cd1008500083000640080f001c22b0a3280800b00000000010a),
    .INIT_73(320'h00000000000028a018925734a05200a281a5028a45b4a0725a501520281454bc051a800001e00300),
    .INIT_74(320'h0000000000000000000000000000000000000000f800000000000000000000000000000000000000),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \rom.0.11  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1470_, _2016_[1], _2717_[1], _2750_[1], _2677_[1], _2695_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1525_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000001603000048080000200002000000080802000008020180010314050160030000002000400),
    .INIT_01(320'h0000000000780000000000000000000000003c00001e000000080000000f0000000000024010000f),
    .INIT_02(320'h080000000000000000000000078000000000000000000480200800003c00001e0000000000000000),
    .INIT_03(320'h0000040000000000002003c010340000000001e00000500001000010002000020004000040008000),
    .INIT_04(320'h00000020000000000100000000000e00000000006800000000030000000000140000000000900000),
    .INIT_05(320'h00000000000000f00000004000002000001000000000000000004000800000000780000000040000),
    .INIT_06(320'h004000000000000001e0000000800000400000e0004000000000000001e000000080000040000020),
    .INIT_07(320'h00020001e0000000000100000780000002000001000200000100000001e0000000800000400000e0),
    .INIT_08(320'h000000000000000000007800008000001e00000900000200800000c501406002c000000014000000),
    .INIT_09(320'h03de00000f0000078000001e00000000000010002000000000000000000000000001e00000f00000),
    .INIT_0A(320'h7bc00781ef7bdef7bc0f001ef001e0781e003c0f78004000000000000000000007bc0f080007800f),
    .INIT_0B(320'h0000f0000f03c0000000000000000000000000000000078000001e00000000004001ef7800e7bc00),
    .INIT_0C(320'h000000000f00000000000000000000000000000000000780000000f001e06800000000000000000d),
    .INIT_0D(320'h00000000000000f781ef001e17800f7bc00000000000078000000000000000000000000000000000),
    .INIT_0E(320'h781e003c0f005e00000f781e0781e0781e07bc00200000000000000000000000f7800f7800400000),
    .INIT_0F(320'h00000001e00000000000001e00200f03c0f03c00780097bc00001e003def001ef03c00781e00000f),
    .INIT_10(320'h001e0000000012000020000200002000020000200002000020000200010000000001400000002400),
    .INIT_11(320'h00000000010010000000024000000f0000003c000000f00000000000800000400004000040000400),
    .INIT_12(320'h001e000000000007800003c0000001001e0001e00000800000001200000078000001e00000078000),
    .INIT_13(320'h0340000000001a0000004800002400001200000f0000f00000781e00000f00000781e003c0000000),
    .INIT_14(320'h5800002c0003c007800f001e003c007800f00120000090000048000038040000c02400001e000000),
    .INIT_15(320'h000006800018020680007800000000000000000000000000000010000003001e07800e0000000000),
    .INIT_16(320'h0000002c000000f000000000e681a06800d000000000201c0038007000e00000000c000000000000),
    .INIT_17(320'h000010040008000004000000c00001200006000008000030000040003c000040400001000200000f),
    .INIT_18(320'h001400000003c000000003c00000002000060000080000000f00000000800018000020000000000c),
    .INIT_19(320'h40000000002000002da0681a0034000000f00000781400000078000001e00000a000000100001000),
    .INIT_1A(320'h480000000a000000014000000001c002c00001e02000070001038005000e0014003800001c00a800),
    .INIT_1B(320'h03c0000000001e00000200060025a0681a0034007800000000000000240d00120000000240000000),
    .INIT_1C(320'h00000100000800d0000008000680000040002c000002000140000020000900000100006818000000),
    .INIT_1D(320'h0000002400000000000048000000000000900000080000800900000080000800e00000080000800e),
    .INIT_1E(320'h0000000000000000000000000000000000000000000007800000000000000000000000001e000000),
    .INIT_1F(320'h03c007800058000001e00000f03c00780000000003c0000000001e0000007800000000001e000000),
    .INIT_20(320'h0000048080001e04800002800000004800000000020000000c00000680000340000140001600000b),
    .INIT_21(320'h0016002c005800b0016002c005800a00140028005000a00140028005000b0016003000001800000c),
    .INIT_22(320'h004010002000000025e0400002000400080010002000b000000800a01800480000000003800001c0),
    .INIT_23(320'h0006000c00180040000100c001000008000000007800000000020000244050401004000802008141),
    .INIT_24(320'h0100000000000000000000000000040000000000000000000f000010202008020004000004000003),
    .INIT_25(320'h0002000000081e100401000200800000001004000040008000000000000000000000000000000000),
    .INIT_26(320'h08000080800000003400080a00180003c000000c0000003c00000000000003c20080200040100400),
    .INIT_27(320'h00000001e20000000000100000100008000004070002000020080000800000040000200800008040),
    .INIT_28(320'h0000b0040000400000000000002c0100000000000000f00000018006040100800080000000078800),
    .INIT_29(320'h00000000000000003c000016002c005800b0016002c005800003c000000078000000200000000000),
    .INIT_2A(320'h4800a00140028005000a000040000403c80000000100001000000000000000000028000280002801),
    .INIT_2B(320'h4000900001480090012000029001200240000401000000000000120000000000078000001c000000),
    .INIT_2C(320'h0000f038000000f0000003c00001c000000200002000003c00000007800002000780000010002000),
    .INIT_2D(320'h0080000000600000040002c00000200014000001000090000010000400000080003c0b00000001e0),
    .INIT_2E(320'h00100000000000002000000000000040000004000000078000004000000068000004000000068000),
    .INIT_2F(320'h100000004000002000001000000800000000000003c00008000004000002000000000f0000000000),
    .INIT_30(320'h0000a000000000f00000781e003c0000000001e0000000000f0000003c00000000000f0000200000),
    .INIT_31(320'h0100003809000004800000008000000000078000001600000b00000600000240002800001407800f),
    .INIT_32(320'h30006000c000c006800002c00000800280f00120000000000e00000680005800002c000016000008),
    .INIT_33(320'h0000070000001e000000488020080010000001e0000000000000000400005080200800100c001800),
    .INIT_34(320'h0000000000000000000000000001c0000e0180000000003c00020401004000800000e000000001e0),
    .INIT_35(320'h00000000000000000000000000000021000200000000000000000000000000004200040000000000),
    .INIT_36(320'h01000001800000003c00000000000f18000038401004000800000000384010040008000000000000),
    .INIT_37(320'h0800070000008000340000040001e0480000000f00000781800000078000001e00000c0000001000),
    .INIT_38(320'h000a00340000020000a002c0000020000a00280000040000c0024000002000120000010000800000),
    .INIT_39(320'h001e0000000000000000000000000078000000000000d0000000000001a000000000000340000020),
    .INIT_3A(320'h0000f0000078000001e0000000000078000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h001c00000d0000003c00001220080200040000000000000000038000000078000000007800000000),
    .INIT_3C(320'h000000000068000001c0034000018000000001e0000006000000000001a0000000000068000001a0),
    .INIT_3D(320'h00000000040000078000000007800400000001e47800003c0f000007800f00000000006000078000),
    .INIT_3E(320'h1000000000000007800000000000200000003d0002000001a0001e0000000000000000001e000020),
    .INIT_3F(320'h0000000000000000000f000000000000000001ef03c0000000000000000000000000040340000000),
    .INIT_40(320'h0000000000781e0781e0001e000000000007806000000000000000003c0200000000001000000800),
    .INIT_41(320'h1000f701c42002008060001e00000003c00001e000000001e00800f0008f000000000003c000000f),
    .INIT_42(320'h0000f70000001e0780807bc00001e00280003c03000007800000000010001000f7000e13822005c0),
    .INIT_43(320'h000007bc807900013c000bc800048b00001000000000f210840000003c0010000000000000000000),
    .INIT_44(320'h001e003c0f0000f7800f0004f0002f0000f00160001c0001e07880003c0003c0003c000000f00040),
    .INIT_45(320'h0000000004000002000068000000047800068000001ef20000010000000003c00000000000f00000),
    .INIT_46(320'h03d0002000001a0001c000000000000000f4bc8c0000063c000000f63c00001e000004000007918f),
    .INIT_47(320'h0040003c00005e103c00000000000800000001e80340003400000000000078000000000000800000),
    .INIT_48(320'h001e403c04200000000f0008000000218003000000000001e00000401c0000000001e00000078000),
    .INIT_49(320'h790000000003c00000000bc277bc000000038000001e07a0000100078000211e00108f0000000000),
    .INIT_4A(320'h000000000000000000000000400000201e4000000100000004000002000000008010007900001000),
    .INIT_4B(320'h03c0000000001e0000080000f781ef7bdef201ef03de03bc0000000001e07800003c000000000000),
    .INIT_4C(320'h40000011e2000002000f10000001ef781e07900f001e00000000000000000000001c0f405e000000),
    .INIT_4D(320'h001e0000080000f7bc0f780000380000100000000000e010007800f001e079c00780000000300000),
    .INIT_4E(320'h00004001e00000003c007bc0f7900f001e00000000000000000000001c0f405e00000003c0000000),
    .INIT_4F(320'h000000000f000000000400000000000000020000000000000101000080000008000c87001e003ce0),
    .INIT_50(320'h00000000070000038000000000000000000000007800f6800000000039e4380000380e01c0003c80),
    .INIT_51(320'h0000003800001c00000000000000000000f000000000000000000003000001800000c00000000007),
    .INIT_52(320'h03c20000000100003c00780042000403c04000000000f780000340000000001e0000000000000000),
    .INIT_53(320'h001e40008021004000840000000000000000000000080004000106000c0070000010040380000000),
    .INIT_54(320'h000800000003c00200404100000000781e003c00001c0001c020800101e0000000100d00000001e4),
    .INIT_55(320'h001e0001ef03de00200000004000000100000000780040040003c0003de07bc00400000008000000),
    .INIT_56(320'h0100000000780040000003c007800003de003c00001e078000080800000003de003c080000003c00),
    .INIT_57(320'h03d20000002100003c000000000000000000000000000000040000400000000800000001000001e0),
    .INIT_58(320'h0000040101785e00a00f78000000000000f000080a02f7802000000421ef00000000000000000120),
    .INIT_59(320'h00160000010010f0016f5bc000806000020010000840f0000000000005e00040008de00000000000),
    .INIT_5A(320'h0000100463001e05806f0000003c010040b02c0002c0b000087800a0200f421e0080200802f43c0f),
    .INIT_5B(320'h48003021e90006f03d43581e05bc0f000000000b000000000000020000015bc00000007bc0018060),
    .INIT_5C(320'h0000000000001e302403000090006043de0021e8789e0021e87890f001e003d0f40de91800300008),
    .INIT_5D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(320'h11c46398c7018c631806388e0318c730080398c60180400000000000000000000000000000000000),
    .INIT_61(320'h11c46318c23804611c4631447018c711cc6208e01806638046380c631c06398c6398c7318e0118c2),
    .INIT_62(320'h38062398e03184611804018e6318063006231847000000000000000000000000631c47318c238046),
    .INIT_63(320'h1144421064018a011c4231c4710080318c7200a23880401c6631807008a22100401006298c0314c6),
    .INIT_64(320'h39866108c70004520c642108421080200e3318c0380451108301c8421c872148420c04008e6300e0),
    .INIT_65(320'h300e611806398c2300e6298460140218cc601ce0298c7000001086501006318c0300c7318e700040),
    .INIT_66(320'h018e7008e6318c2380a2390c631ce7108c7380c6318e2118e7318e700ce600ce6000a0310c0218e6),
    .INIT_67(320'h100c45a5ed184e56390a218026bd2b29c2373148310407b5693946101006388c631804018c631cc6),
    .INIT_68(320'h5a5ed100c4521cc29c236bd2b218026390a394617b56931040731484298e008864adaf08ca7521cc),
    .INIT_69(320'h7bdef781ef7bdef7bdef7bde0388c6390e0200c6318c6018c7018c708ca74adaf008864298e184e5),
    .INIT_6A(320'h218c2108e30000001006318e6398c0380e2118c721cc000000001ef7bdef7bdef7bde07bdef7bdef),
    .INIT_6B(320'h014a231c60014a231c60014a231c60210a5118e3010e6318e3000e7318a3000c210c07114c3000c2),
    .INIT_6C(320'h00000000062806700ca228864018c639c6001cc630c00198a0310c61184738c00318c2180c231883),
    .INIT_6D(320'h00000000000000000000000000000039807300c631c0401cc7214a63000731cc2318463000000000),
    .INIT_6E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(320'h00843308e629c0239c4600046108e531ce6000e639846308c6018c20100231cc6300e03980000000),
    .INIT_72(320'h0000001cc70004738044380c6388c631c073004438007388e0200e6390c631807018c200000000e6),
    .INIT_73(320'h00000000000000211ca63988600042198443000239886008c4300c601802118c731c4010806000c0),
    .INIT_74(320'h00000000000000000000000000000000000000003842100000000000000000000000000000000000),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \rom.0.12  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1471_, _1510_[4], _2733_[1], _2741_[1], _2133_[1], _2020_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1526_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h0843c08509187a108424084040016b5ad4a4a5294a50842280421295296b421295296b0000000000),
    .INIT_01(320'h0c0210c0210c0210f020040284a54a5ad084a4000201c4d52b00000425294800000000204bc0a041),
    .INIT_02(320'hc8439c043808681c8721c8439e043c08781a063c0c021e0681c8721c8439a04340878180421e0601),
    .INIT_03(320'h0872408421c84210902108421204210842408421086010c0210a02108421090210848108681c8721),
    .INIT_04(320'ha0721c87210e4310070108421a8421a803408421cf02408421ae021084350d021084390843905021),
    .INIT_05(320'h001210e41109021086a4c0421086a109021086a4c0421086a109021086a0484392e821204210d471),
    .INIT_06(320'h884810843506021084350842d6042109421085a10c481084210c4210d421204210d451086a288435),
    .INIT_07(320'h08421a92a5cd4a5a962109021086b52c421204210d4952e6a52d4b10848108435a962109021086a1),
    .INIT_08(320'h08421a842008421a830108421a842408421a828108421c84b1254b9a94b52c421204210d6a588424),
    .INIT_09(320'h0b42188021084218d52108021086a5a9735296a58842008421ad4b108401084350c42008421a8301),
    .INIT_0A(320'h08421ae4b108401084350c421004210d401eb621004210d45d8c420a0421086a1085ac0842128421),
    .INIT_0B(320'h040390e439087211242908621404392c421004210d7258842008421a862108021086ab0872588420),
    .INIT_0C(320'h08201084290f0214841008421487010a43f095210402108521c04a908e2180721c87210e42248521),
    .INIT_0D(320'h086a108021086a0a0421086a108021086a908c21da6290a60108421484250a4090858108521f0429),
    .INIT_0E(320'h0840108435a9621004210d4710c0390e439087290c0390e439087290c0390e4390873108061a0421),
    .INIT_0F(320'ha0421086a108021086bd0a4290d4030d021084350840108435e86b00e4390e421cd4b52e6a52d4b1),
    .INIT_10(320'h80421086a108021086a148521144300e4390e421c8aa148521040390e43908722a85214843108061),
    .INIT_11(320'h0843505021084350840108435187290a43a4d52148021485210a4298842908021086a0481210a435),
    .INIT_12(320'h8842008421aaf258842008421ae4b108401084350c421004210d40d8840108435050210843508401),
    .INIT_13(320'h484208c0390e4390872950201c8721c84394a87105021084350840108435e152bc962108021086a1),
    .INIT_14(320'h6a021084a10842d086200852108431a952108021086b00a52908541080b509b46a8c66d1aa212821),
    .INIT_15(320'h5ac1805021084350842d4042109421085a10c401084210c6a54852908401084350028108421a8421),
    .INIT_16(320'h000352d4b9a96a5ad6a5294a100001a96a5cd4b52d6b5294a508000029294a5294a5094a121ca54a),
    .INIT_17(320'h0a5260c44188e214a4084e535485200a5310a5204ac21016a109725a8845c96a002021a8c2548560),
    .INIT_18(320'h0c529000018a520001200813b4d5014822148529024290002148429480010a4214a4010883100429),
    .INIT_19(320'h5803d2d4e1a97258c5208a41148229067b1a96a0cf63d4d4a1a902108421085094a4000042948000),
    .INIT_1A(320'ha833d8f425484300843c0d4b92c6294833d8d4b5067b1ea421e06a5c96314e535585200a5310a520),
    .INIT_1B(320'h0e7b1ed4254873d8d4b5067b1e84a9a94352e4b18a419ec6a5a833d8f5210f0352e4b18a419ec6a5),
    .INIT_1C(320'h2e4b1096212a439ec6a5a833d8f4254d4a1ad4b92c425884a9387810d4a1a97258c5290e7b1a96b5),
    .INIT_1D(320'h4a5294a94b5a40002008084294243de05294a5295296b480004a0210e7b1a96a1cf63d09535286b5),
    .INIT_1E(320'h3256b0852a4a5294a1244a0210a5090f7814a5294a54a5ad20001002240902489404214a121ef029),
    .INIT_1F(320'h4a400000000000948000400e94a529525292a40108528084294243de05294a5295296b4800040089),
    .INIT_20(320'h085295e4a9ca4a95f0214a5094a4000010908529022290202548061125094a400005294800002129),
    .INIT_21(320'h0a5295800040389085295e52be04294a5200010060781085294ac000200c0f0210a5295800040389),
    .INIT_22(320'h00000001000183c4812b00001eb7a94a52000100e27810a531024214ac000203d0f0214a409e2781),
    .INIT_23(320'h4a5294a1284a5284a56000100e24394ac000201c48729580004043c0d520000294a400001094a520),
    .INIT_24(320'h4b0390e4390872c0e4390e421ca52b00008003e12a5614f021ec4294a42902d29000080702a0d529),
    .INIT_25(320'h0e421c8121e0429e2501c8721c8439e04290243c08528081280f021481280e4390e421cb02909529),
    .INIT_26(320'h4800040101c8721c8439020390e43908722898200f42d0a029087b1884204852140428084280e439),
    .INIT_27(320'h4a509425294a400000000203d6878958000403814ac000201c0a5600010006d295853c0842902d29),
    .INIT_28(320'h49c240843d0a5294a4000202140721c87210e429004a18902918481087a14a481486290852900000),
    .INIT_29(320'he8529010210d4b9a97b5e8529010210d4b9af42948081086a5cd4bdaf4294802128832094612a549),
    .INIT_2A(320'hcac28084814e4214253958501085014a4280d449494294a4000203d6f6a80e4390e421cd4e120421),
    .INIT_2B(320'h4a1294802948000000004a004084352a7a14a579ed53d084a95f4212a501c8721c8439505010a129),
    .INIT_2C(320'h0e421c8442081218a45d684204a0390e439087314883120523090210c529205294a400000314a528),
    .INIT_2D(320'h0f5bd4843c4a56000101090210c5294ac0002021205390a0210252b0000940420486a7cd4e80e439),
    .INIT_2E(320'h204218a5295800040081086b14a4a14ac0002004084358a5250a5600010020421ac5292852b00008),
    .INIT_2F(320'h000094a1284a529480000000040081086b14a4a14ac00020352848108629497b10f1204ac0002021),
    .INIT_30(320'h00100404810843d0a52958000404280e4390e421c85200943120523090210f429490290c5210a520),
    .INIT_31(320'h2a4a120421e85294a94b5ac000201c490210d7a14a4f52e6a5e84a5a94b52a4e120421e85294a520),
    .INIT_32(320'h5a52a4a4b52e6a5e96a52d4a92d4b9a97a5a94b52a4b52e6a5e86a5a94b52a4b52e6a5e8625a94b5),
    .INIT_33(320'h4a4752e6a5e86a52d4a91d4b9a97a1a94b52a46100421e85294252900008010210d7a14a5694a929),
    .INIT_34(320'h20539084814e4240940120539084814e4280940108a411852938401087a14a52900008010210c7a1),
    .INIT_35(320'h0940108a411852938401087a14a5290000808401087a14a52b000080840120539084814e42409401),
    .INIT_36(320'h08401087a14a52b000080840120539084814e4240940120539084814e4240940120539084814e424),
    .INIT_37(320'h4e4240940120539084814e4240940120539084814e4240940108a411852938401087a14a52900008),
    .INIT_38(320'h084814e4240940108a411852938401087a14a5290000808401087a14a52b00008084012053908481),
    .INIT_39(320'h4a5290000808401087a14a52b000080840120539084814e4240940120539084814e4240940120539),
    .INIT_3A(320'h084814e4212052122569c8169c982949129025260a5230a5260a52baa5798e4b1c962588021087a1),
    .INIT_3B(320'h0052122569c8169c982949129025260a5230a5260a52baa5798e4b1c962588021087a14a52900008),
    .INIT_3C(320'h00450088294af31c96392c4b1004210f4294af31c96392c4b1004210f4294a52900008084814e421),
    .INIT_3D(320'h08021091212240120539084014e4240d4a1204240842448489004814e42100539084810848909120),
    .INIT_3E(320'hc962588021087a14a5798e4b1c962588021087a14a529480004a021004014e421005390903528481),
    .INIT_3F(320'h0902509425086a5090210042122424480200a72108029c8420084244848900022884414a5798e4b1),
    .INIT_40(320'h485a943520084494252b00000000094042008029c8481284a1284352848108021091212240100539),
    .INIT_41(320'h3a561481211d62048409084010f7b10c40b08c210a520001000252b0000800129024090c5280c520),
    .INIT_42(320'h0010002420484090a56000101881254ac2902423cc7bd4a5232c40908161024234a4000203110409),
    .INIT_43(320'h08429480004063c48c3c481210c789e27890c4090863c4842108529000080012102420484090a560),
    .INIT_44(320'h4f121881210c789284210a0294a40002035e24f9a843c49ca1e24090863c4f13c4862048431e2421),
    .INIT_45(320'h084214ac000203d687890f6a5c86a52842108429580004a01c4eab5386a00f1214d407024218f13c),
    .INIT_46(320'h00100e27890f6a5ad7890f6bc4863c48431e24a1084210a56000100e27890c7890c7890863c48421),
    .INIT_47(320'hef5294812102429480004000908121024204852b00008021284d529424210053102029f06294a560),
    .INIT_48(320'h4a529004291252958000400014a408ca5294a408ea5294a4010a4494a56000101080218812102423),
    .INIT_49(320'h425294800000000400014a408ca5294a408ea5294a4010a4494a5600010000529023294a529023a9),
    .INIT_4A(320'h4852b00008070210a5295800040381085294ac0000008ca4080e520184494a529480000a52900000),
    .INIT_4B(320'h0a53a4a57c4a52900008087810a53c084294a56000100e24294a52b00008071210a5294ac0002000),
    .INIT_4C(320'h0000022520000294a40000380c0529000014a520000084a52900000000014a52000101085214a520),
    .INIT_4D(320'h095210a4204813d0f03c5ac000200040528ea4080a5010a401089214853c084210a529580000a529),
    .INIT_4E(320'h094294a121284294f029580004a0002253d486250a429e86290853d0c521e042948128484a908449),
    .INIT_4F(320'h0852b00008070210a521e04294a56000100e0781c942948780086a94f0210a53c084294a52b0e521),
    .INIT_50(320'h8a4c1024034a40002000d252b0a7890c429481684a5200010001fade87810a520e04214a7810a531),
    .INIT_51(320'h000080c429e86291c4290c53b0d52138401c86a9080204ac21484001a520001018853d0c52388521),
    .INIT_52(320'h000080009d6a4384ac29e24310a5205a52900001eb4314c52900001086290c5200c5218a7114c529),
    .INIT_53(320'h1f7a1e042948fbd0f0214a47de87810a523e04294a52000100e2421e05210a5614a0294a10b5a529),
    .INIT_54(320'h020000e4390e421c80fd6a43c0a52102ca958781484690a5200000b485200000000100e24398c631),
    .INIT_55(320'h4a4000201c084290e021ca52950821e0429085290a5211a4294a12a52d6b00000424224a40000000),
    .INIT_56(320'h805204a6010a6014a52900000425094a5290000000008070210a43c0a4214ac29484290a52842d6a),
    .INIT_57(320'h085300a5084a52900009402014e529585200c0214a5205812980429805284252948000406300a461),
    .INIT_58(320'h8052bca4250c0295e521286014ac300a6010a6014a5200012804029ca52b0a401804294a40b02530),
    .INIT_59(320'h00008001300a6010c5204a6010a60148126081200052958000402014c0214c0214c0294ac0002029),
    .INIT_5A(320'h4a5610f429481684252900008001300a7294ac29804310a52902c094c0214c029024c10240842529),
    .INIT_5B(320'h024094ac00020004c02902530085300a409304090252b00008003294ac294f121485290a52a0f521),
    .INIT_5C(320'h4c0214c0294ac00020004c02902530085300a409304090252b00008001300a4094c0214c029024c1),
    .INIT_5D(320'h80530085300a5290000804021ea530087b54a6010f6a94a52b000080402980429805295800040201),
    .INIT_5E(320'hc8439e2431e24310843c0e4390e421cf0390e439087230a529000080f5bd0f12958000406300a461),
    .INIT_5F(320'h88c31e07218843100f81cf0390e4390873c4862108781c8721c8439e24310e43c4862108781c8721),
    .INIT_60(320'h8f039f06230c4618c4218f0390c4218807c0e781cf83118623086210c781c86210c403e073c0e7a1),
    .INIT_61(320'h070390e4390872932529580000240000000025018f0390e439087211078908789070390e43908722),
    .INIT_62(320'h0a5290040100822984214a509080294a4294a4012a52958000470390e43908728480294a5294a129),
    .INIT_63(320'h085294ac000201c4c52b000080712d4ac000201c4d52b00000425294800000000404200a1200a529),
    .INIT_64(320'h0010002420484090c0210a429804210a429804210a429804290a601085214c02148534084290a681),
    .INIT_65(320'h00008070310852b00008070310852b00008040214c0214c0214c0210a6010853008429804214a560),
    .INIT_66(320'h4a1294a40000000006a4eb52149ea58d4b509439ec6290a4352d6b5294a03852900008070310852b),
    .INIT_67(320'h0a52149831005284852988e230e02948c014a1214a6230e0294a120087ad0e029480214a52000008),
    .INIT_68(320'h084214a4e1404200e0210d4b92c425884a14a7010842949c2808401c042948529480004042b08121),
    .INIT_69(320'h2842108721087a8084210843d88421e84210f4410843d08421e85210853d0616b00009403010a538),
    .INIT_6A(320'h084210843d88421e84210f441087a10843d0a4210a7a0c2d60001280201c484210f4210873408421),
    .INIT_6B(320'h0f43da94200003d0f6a5080000f43da9420001280201c484210f42108734084212842108721087a8),
    .INIT_6C(320'h48429a8e2148535011394d521480294c4294812b08405a8425c96a211725a8008086a30952158000),
    .INIT_6D(320'h4d4b10a7890d4a9425284a4000240102775a903504429a8121480010a6a000429a98200c4e188e21),
    .INIT_6E(320'h2c6290262902629026290e7b1a96a1cf63d4d4a1a97258c520cf6352d419ec7a9a96a5cd4a5a9621),
    .INIT_6F(320'h8a53aad4b92c629386a00a6350a43501c152e4b18a401e86a5c96314873d8d4b50e7b1ea6a50d4b9),
    .INIT_70(320'hcf63d484280d4b92c629067b1a96a0cf63d4d4b52e6a52d4b108781a97258c529a96210f0352e4b1),
    .INIT_71(320'h8c52900435a97258c520cf6352d419ec7a908501a97258c5270f0210a0352e4b18a429067b1a96a0),
    .INIT_72(320'h00001a9725884b10952900001a97258c529000094a02102629004218a43148021eb43108781a9725),
    .INIT_73(320'h0000040301e87a1e843d4ac3808538085380f43d0f421ee1290000802829c04290a5010a52b00000),
    .INIT_74(320'h4ac00020200f0290943d480350a52b00008003890a4250f5310a529580000a529000004252948000),
    .INIT_75(320'h804210a601084294a400000000201c08521287a98a57c0a4250f529480004001c48521287a988529),
    .INIT_76(320'ha04214d0210a54a4a5294a43d4c021085244a12148521485300842148c2912449804210a60108429),
    .INIT_77(320'h48089a943548021aa5294a021ca53808529c04294e0214a58108529604250a5280842140421a0429),
    .INIT_78(320'h0a429a07a1e87a10f7a18a409085204892148bb18a52948000404340f43d0f421e9bb10d0294d029),
    .INIT_79(320'he843de862917621a0529021210b434085340f43d0f421ef431480220a681e87a1e843de862922421),
    .INIT_7A(320'h0a4b14c5340f43d0f421ef4314804148829d05210a72148029a07a1e87a10f7a18a56122681e87a1),
    .INIT_7B(320'h484a148489086290a4014f4314a4250a424484314853b0c5340f43d0f421ef431480090808908429),
    .INIT_7C(320'h8a4020a429484a148489086290a4014f4314a4250a424484314853b0c5340f43d0f421ef43148029),
    .INIT_7D(320'hef43148c218a681e87a1e843de8629204010f6210241d8c523ec6290012100121a07a1e87a10f7a1),
    .INIT_7E(320'h01e81e87a1e843daa681e87a1e843d0840108409485292862902409084290a409085340f43d0f421),
    .INIT_7F(320'h8a681e87a1e843de062900429e8629a07a1e87a10f7a18a401c56a9386b40f43d0f421ef621aa529),
    .RAM_MODE("TDP")
  ) \rom.0.2  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1472_, _2280_[0], _2125_[0], _2722_[0], _2729_[0], _1987_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1516_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h0281f6294c5302b0280a500410084210842108421084210822108421084210842108420000000000),
    .INIT_01(320'h401e0401e0401e047c022fc421084210842108411081f10442104407884210820080005281f5294b),
    .INIT_02(320'h081e103d007a00f0bc2f081e103d007a3e003fdf001e8f800f0bc2f081e103d007a3e003c08f800f),
    .INIT_03(320'h7bfe07bdeffa108401e84210803d08421007a1084200f401e0401ee6a1e8401e00200f0200f0bc2f),
    .INIT_04(320'h03c2f0bc20785e84280f73deffbdeffa1407bdefffc007bdeff81ee7bdff401ee7bdff7bdff401ef),
    .INIT_05(320'h421ef7fd0f501ef7bfe003dcf7bfef501ef7bfe003dcf7bfef501ef7bfef7b9e17b80a03def7fde8),
    .INIT_06(320'h7a80f7bdff001ee7bdff7bdff0b9af781ee73bef7fc00001ef7fdef7fdea03def7fde87bfef43dff),
    .INIT_07(320'h7bdeffa1ef4bdef7bdef501ef7bfe97bdea03def7fd0f7a5ef7bdef7a80f7bdff4bdef501ef7bfe8),
    .INIT_08(320'h73deffbd407bdeff800f73deffbd407bdeff800f73deffa1e843de97bdef7bdea03def7fd2f7bd40),
    .INIT_09(320'h77deff80006bdeffa10f501ef7bfe87bd2f7bdef7bd407bdeffa5ef7a80f7bdff43d407bdeff800f),
    .INIT_0A(320'h7bdeffa5ef7a80f7bdff7bdea03def7fde0781ea03def7fdef7bc0003dcf7bfef7bfe1735ef03dce),
    .INIT_0B(320'h00141585810382e7bc0f03de0781e97bdea03def7fd2f7bd407bdeffbdef501ef7bfef03d2f7bd40),
    .INIT_0C(320'h0000f73d0f03de1780007b9e8781ef0bc0f781e0001ee7a1e07bc0f03de00282b0b020705cf781e0),
    .INIT_0D(320'h7bfef501ef7bfe003dcf7bfef501ef7bfef03c00721087a00f73d0e781ef720084282e789e07bc4f),
    .INIT_0E(320'h7a80f7bdff4bdea03def7fdef00141585810382f00141585810382f00141585810382f001e003dcf),
    .INIT_0F(320'h03dcf7bfef501ef7bfef6bc0f0200f001ee7bdff7a80f7bdff78100505616040e0a10f7a5ef7bdef),
    .INIT_10(320'h03d2e7a10f501ef7bfee781e07bc00505616040e0b90e781e000141585810382e439e0781ef001e0),
    .INIT_11(320'h7bdff001ee7bdff7a80f7bdff781cf03c0e4210f43daf601807bc087b9e8501ef7bfe0401e073c08),
    .INIT_12(320'h7bd407bdeffa12f7bd407bdeffa5ef7a80f7bdff7bdea03def7fd007a80f7bdff001ee7bdff7a80f),
    .INIT_13(320'h43c4f4014158581038284000a0ac2c081c1421e8001ee7bdff7a80f7bdff781084bdef501ef7bfef),
    .INIT_14(320'hf85cd7bc0f739df7bfe00010e7bdff73d0f501ef7bfe07a1087a10f109ef7e1d9c01f675ec07a1cf),
    .INIT_15(320'h1085f001ee7bdff7bdff0b9af781ee73bef7fc00035ef7fdaf439087a80f7bdff0240f73deffbdef),
    .INIT_16(320'h089ef7bdee7bdef789cf7884a1044f7bdef73def7bc4e7bc425082203c427884f109e213c4f08842),
    .INIT_17(320'h7210e021c0421ee420084390843d0f6a10f72100421e213def5c1b18016651cc05a14b42c4840842),
    .INIT_18(320'h7bc421044f78842088487f10e4210f43d0e43908021e803c0e43dc8401e0721ee4200f03c08781c8),
    .INIT_19(320'h1000f0084f7bdef7bc4f109e213c427b5af739cf631ee139ef109c2689825bc421084113de210822),
    .INIT_1A(320'h73d8c7b9a013d4043d5f7bdef7bde213dad7b9ce7b18f709eafbdef7bdef1384213c4f6884f70840),
    .INIT_1B(320'h7b5af709c013dad7b9ce7b18f7340273def7bdef789ed6bdce73d8c7b84f57def7bdef789ed6bdce),
    .INIT_1C(320'h7bdef781cf009ed6bdce73d8c7b9a0139ef13def7bde073c0212bed7bdef7bdef7bc427b5af739c2),
    .INIT_1D(320'h10842108421084110800781e2789e1fbc42108421084210822109e07b5af739cf631ee6804e7bc4f),
    .INIT_1E(320'h789ef0004f13c4f13c4f101e0789e2787ef10842108421084208840789e2789e203c0f13c4f0fde2),
    .INIT_1F(320'h1084100401101e210822101e2789e2789e27880f03c40781e2789e1fbc42108421084210822101e2),
    .INIT_20(320'h7bde2139e2709e217def7884210841101e27bde203c0203dc0101e0789e21084113de21082203c42),
    .INIT_21(320'h7bc4210822103e27bde213c42fbdef1084208840003e07bde2108411080007c0f7bc4210822103e2),
    .INIT_22(320'h080200884003d5f100421044f781ef7884208840f8bee7bc420084b10841109ef57def78802f8be0),
    .INIT_23(320'h73dc213dcf708421084208840f89e0108411081f13c021082213d5f78042089ef10841101e210842),
    .INIT_24(320'h101e1785e103c20785e17840f0884210442001ef1884f17daf7bdc2789e2008421044207c0f7544f),
    .INIT_25(320'h7840f08040fbde2f880f0bc2f081e1fbde20081f7bc400004007def10040785e17840f081c278de2),
    .INIT_26(320'h108221000f0bc2f081e1001e1785e103c2f13c0003df8501e213def109401084a03c4078040785e1),
    .INIT_27(320'h7b9ee7b8421084100401109ef02be210822103e0108411081f00842088400384213c5f781e200842),
    .INIT_28(320'h1094073c0f7884210841109e00282b0b020705e2001c0101e21280e781ef1080f13c4212c4210440),
    .INIT_29(320'h7bc42001c07bdef7bde27bc42001cf035ad13de21000e03def7bdef13de2101ee03c0e701ee009e2),
    .INIT_2A(320'h089417a82e785ea089e1128287a82f78941789ef1096210841109ef7bc40505616040e0884a039e0),
    .INIT_2B(320'h73dc21098210820080221080073c0d689ef1084e7bc4e789e2139e07880a0ac2c081c11282f5044f),
    .INIT_2C(320'h6040e0a1e05004f789ef03d4010141585810382f1380203c42501cf03c4203c4210841101e213dcf),
    .INIT_2D(320'h7bc0e03d5f108420884f501cf03c4210841109ea0b9e1505ea008421044213c0013c427884050561),
    .INIT_2E(320'h039e078842108221000e7804f1084b108411080073c02788425884208840039e013c4212c4210442),
    .INIT_2F(320'h0880f73dcf7084210820080221000e7804f1084b10841109ef7a80e781e213def57c4010841109ea),
    .INIT_30(320'h088400000e7800f788421082213c00505616040e0bc400380203c42501cf03de2101e27884258842),
    .INIT_31(320'h7884a039e07bc4210842108411081f101cf009ef1084f7b9ef6bc0273def7884a039e07bc4210842),
    .INIT_32(320'h7884f1084f7b9ef789cf7bde213dee7bde273def7884f7b9ef6bfe273def7884f7b9ef6bc0273def),
    .INIT_33(320'h1084f7b9ef789cf7bde213dee7bde273def7884a039e07bc421084210442001cf009ef109e213c42),
    .INIT_34(320'h0b9e17a82e785417880a0b9e17a82e785417880f03dc0781e21280e781ef1084210442001cf009ef),
    .INIT_35(320'h7880f03dc0781e21280e781ef10842104427a80e781ef10842104427800a0b9e17a82e785417880a),
    .INIT_36(320'h7a80e781ef10842104427800a0b9e17a82e785417880a0b9e17a82e785417880a0b9e17a82e78541),
    .INIT_37(320'h785417880a0b9e17a82e785417880a0b9e17a82e785417880f03dc0781e21280e781ef1084210442),
    .INIT_38(320'h7a82e785417880f03dc0781e21280e781ef10842104427a80e781ef10842104427800a0b9e17a82e),
    .INIT_39(320'h10842104427a80e781ef10842104427800a0b9e17a82e785417880a0b9e17a82e785417880a0b9e1),
    .INIT_3A(320'h7a82e785ea0bc4a0884f0804f0b80f13de27bc4e03c4e03c4e03c427884f139e273c4f101e0009ef),
    .INIT_3B(320'h0bc4a0884f0804f0b80f13de27bc4e03c4e03c4e03c427884f139e273c4f101e0009ef1084210442),
    .INIT_3C(320'h781ee03c0f109e273c4e789e203c0013de2109e273c4e789e203c0013de210842104427a82e785ea),
    .INIT_3D(320'h5050f5044a0880a0b9e17a82e785417bdea0bd4143d41128220282e785ea0b9e17a8287a82250440),
    .INIT_3E(320'h73c4f101e0009ef1084f139e273c4f101e0009ef1084210822109e00282e785ea0b9e1505ef7a82f),
    .INIT_3F(320'h505ef7bdef73def505ea0a1ea089411014173c2f505cf0bd4143d411282203c0f701e07884f139e2),
    .INIT_40(320'h7b80278040781e210842104010044213c00505cf0a82f7bdef7b9ef7a82f5050f5044a0880a0b9e1),
    .INIT_41(320'h7884f1004013c4010002780007bdc2788020080258842088400084210442000420080f7004f70040),
    .INIT_42(320'h088400080010002008420884f1004f109e200802789ef7bc4278802000400080210841109e212802),
    .INIT_43(320'h131621082213c5f1095f1004f00be2f8be2788027805f109c262c421044200040008001000200842),
    .INIT_44(320'h17c4f1004f00be21344c1096210841109e2f884e13d5f109eaf88027805f17c5f13c4013c02f884e),
    .INIT_45(320'h609ab10841109ef02be27bdef709cf7884e13162108221081f1384213c4857c4e10802009e017c5f),
    .INIT_46(320'h08840f8be27bdef78be27bc5f13c5f13c02f884e1304d5884208840f8be278be278be27805f109c2),
    .INIT_47(320'h7bdef100400080210822100020004000800100421044203c4f13de2789ea0bc5e03c027bfc210842),
    .INIT_48(320'h13de20380278842108221000f7880f73c4f7880f73c4f7880e009e2108420884f0000f1004000802),
    .INIT_49(320'h7884210820080221000f7880f73c4f7880f73c4f7880e009e2108420884003de203dcf13de203dcf),
    .INIT_4A(320'h100421044207c0f7bc4210822103e07bde2108411000f0880f70440781e278842108227bc4210440),
    .INIT_4B(320'h7084f1085f10842104427abef7bc5f03def1084208840f89ef108421044207c4f7bc421084110800),
    .INIT_4C(320'h1044078842089e2100411010043c421044f788420880f10842104010044f788420884f7b84e13c40),
    .INIT_4D(320'h73c4f009411004857d5f10841108007804f0880f009ee1080f03c4f13c40781c0788421082278840),
    .INIT_4E(320'h7b80f13c4e7b80f17c0210822108007884f13dee009e27bde27bc4e7bc4afbdef100427b9e2781ef),
    .INIT_4F(320'h12c421044207dcf7bc4afbdef1084208840f83ef6b80f12be173c0f17c0f7bc5f73def13c4f039e0),
    .INIT_50(320'h789ea0080210841108007084278be27bdc210042108420884003def7abef7bc40f81ef78bee7bc42),
    .INIT_51(320'h10442789e27bde213de27bc4f791e0780007bc8f03d4013c0f78000108420884f13c4f7bc427bc4f),
    .INIT_52(320'h10442001ef78940109e2f89ef70840108421044f7bdcf13c421044f7b9e27bc4073c4f789cf13c42),
    .INIT_53(320'h13deafbdef109ef57def7884f7abef7bc42fbdef1084208840f89e203c4e1084f108421084210842),
    .INIT_54(320'h10800785e17840f081ef7095f789e0009e212bef781ef008420880f100420802008840f896110842),
    .INIT_55(320'h108411081f7b84f0000c0884213c4203c0270842788427bc021084210842104407880f1084100401),
    .INIT_56(320'hfbc4010bef00bef10842104407b9ee10842104010044207dee13c00789c2109e2109ef0084210842),
    .INIT_57(320'h7805f788421084210442103ef1384213c4857dae1084010042fbc02fbc42108421082213c5f7884a),
    .INIT_58(320'hfbc42789ef57de213c4f7abef1095f78bef00bef108420884207de2708427890afb5c2108020085f),
    .INIT_59(320'h104420005f78bef7084010bef00bef1004f500401304210822103ef17de017de017de210841109e2),
    .INIT_5A(320'h1084e03dc21004210842104420005f789c2109e2fb5ef708420080217de017de2009ea0080210842),
    .INIT_5B(320'h00802108411080017de20085f7805f788027a8020084210442001c2109c217c4f13842708427384e),
    .INIT_5C(320'h17de017de2108411080017de20085f7805f788027a80200842104420005f7880217de017de2009ea),
    .INIT_5D(320'hfbc5f7805f788421044207dee7085f73def10bee7bde2108421044207de2fbc02fbc4210822103ef),
    .INIT_5E(320'h081e1f89e4f89e47805f785e17840f0fde1785e103c2200842104427bc0f57c421082213c5f7884a),
    .INIT_5F(320'h109e2fbc2f7bde200bef0fde1785e103c3f13c8f00bef0bc2f081e1f89e47841f13c8f00bef0bc2f),
    .INIT_60(320'h17de1780427884e13def17de17bdef1005f787ef0bc0213c42701ef78bef0bdef78802fbc3f785e0),
    .INIT_61(320'h07d415858103822788421082200841004011084f17d4158581038287abe27abe207de1785e103c2f),
    .INIT_62(320'h7bde20000003c0f701e0789e253dce13def788007bc421082217de1785e103c2f13dce13def13c42),
    .INIT_63(320'h03d82108411081f104421044207c41108411081f100421044078842108200802213c0003c4f7384f),
    .INIT_64(320'h08840008001000207dee009e2fb9e0789e2fb9e0789e2fbdc278bee7bc4f17dee13c5f701ec78bee),
    .INIT_65(320'h1044207de212c421044207de212c421044207def17def17def17de078bef03c5f781e2fbc0f10842),
    .INIT_66(320'h13c42108410040113c4f7804f109ef73def6bda17b1e2789ef7bc4e7bc40100421044207de212c42),
    .INIT_67(320'h7bc4f138027b44d13de21084257def109ed1344f7884257def13c4003def57def13c00108420880f),
    .INIT_68(320'h7b8027884afbd4047daf7bdee739007a00878bef7004f1095f7a808fbc0f12c421082213c025004e),
    .INIT_69(320'h03dcd6a3ee723ff0000d6a1ff7b5a8fb9c87fde07391f7b5a8fadee7201f17c4210442103ef03c5f),
    .INIT_6A(320'h0000d6a1ff7b5a8fb9c87fdee723ef6b51f5bdce403e2f8842088421001f7b9ad47dce43fe0735ef),
    .INIT_6B(320'h7bdef10942089ef7bc42508227bdef10942088421001f7b9ad47dce43fe0735ef03dcd6a3ee723ff),
    .INIT_6C(320'h43dc8421ee439080210e4210f43da843dc8401087884f7bd706c600599473016852d0b1210210822),
    .INIT_6D(320'h139ef78be27bde210842108411090fe21c8421e87a1c84010f401e072100781c843c0f021c0421ee),
    .INIT_6E(320'h7bde2789e2789e2789e27b5af739cf631ee139ef7bdef7bc4f6b5ee739ec63dc273def73def7bdef),
    .INIT_6F(320'h7884e13def7bde213c4f689c2709e2009ef7bdef78800781cf7bdef13dad7b9ce7b18f709cf7bdef),
    .INIT_70(320'h631ee13d5f7bdef7bde27b5af739cf631ee139ef7a1ef7bdef4abef7bdef7bc4243de857def7bdef),
    .INIT_71(320'h7bc42001c27bdef7bc4f6b5ee739ec63dc27abef7bdef7bc4257d0f57def7bdef789e27b5af739cf),
    .INIT_72(320'h0044f7bdef7bc0e780421044f7bdef7bc4210442109e0789e2001cf789ef1000f781ef42bef7bdef),
    .INIT_73(320'h08022103ea0ac2c081c11095f7bc5f7bc5f785e17840f080421044203c02fbdc278bef0084210401),
    .INIT_74(320'h10841109e057def73dc11000f0084210442003e27bdcf7044f00842108227bc42104407884210820),
    .INIT_75(320'h03c007880f001e210841004011081f6bdee7b8227885f7bdcf70442108221001f13dee7b82278042),
    .INIT_76(320'hfbc0f17de0789ef7bdce739c1101e003c4f13c4f13c4f13c407800f13c02789e203c007880f001e2),
    .INIT_77(320'h101e273def13c0f709ef17dcf3bc5f781e2fbc0f17de078bef03de2fb9e07bc5f78002fbc02fbde2),
    .INIT_78(320'h789e2fbc2f0bc20785e0788027bc4013c4f13def788421082213c1f785e17840f0bdef57def17def),
    .INIT_79(320'h081e1781e27bdeafbde203c4e7a95f7bc5f785e17840f0bc0f1000f00bef0bc2f081e1781e2009cf),
    .INIT_7A(320'h789cf13c5f785e17840f0bc0f101c0138027804e009e013802fbc2f0bc20785e07884a00bef0bc2f),
    .INIT_7B(320'h7b9e81280273de27880f13def13dcf40940139ef13c4f03c5f785e17840f0bc0f100020000273de2),
    .INIT_7C(320'h7880f009e27b9e81280273de27880f13def13dcf40940139ef13c4f03c5f785e17840f0bc0f101e2),
    .INIT_7D(320'h0bc0f1380f78bef0bc2f081e1781e2780007bdea009ef7bc4f7bde20004000040fbc2f0bc20785e0),
    .INIT_7E(320'h00bea0ac2c081c178bef0bc2f081e1780007a9e27bde2701e20080273de2788027bc5f785e17840f),
    .INIT_7F(320'h78bef0bc2f081e1781e2001e27bde2fbc2f0bc20785e078800709e213c5f505616040e0bdee13de2),
    .RAM_MODE("TDP")
  ) \rom.0.3  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1473_, _2136_[0], _2690_[0], _2714_[0], _1996_[0], _1993_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1517_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h0100d211a05b00c07005402001000443214c700443214c7320ffbbc8c1ee6b16a398a10000000010),
    .INIT_01(320'ha5400a341fa4400a542587e19c5ed5a4e49406000700960141002007310b5400000004200152017c),
    .INIT_02(320'h05e80a0304061140001804b808028c05126a001d28408893140001801e00c011005323e800888820),
    .INIT_03(320'h823e902210fe39486400c729048198e52190531ca40a084402820000711483401042200c11400018),
    .INIT_04(320'h0500006001400067818002200fa214fbc1902208f943902214fb0004401f404004411f4421f07408),
    .INIT_05(320'h03d8887de004008853f080008803e006008853f080008803e006008853e003f0013d8080110a7c05),
    .INIT_06(320'h002804429fac0004401f4421f2000058090443e887e016891027d1087c00a0110a7dc2443ee1a21f),
    .INIT_07(320'h02214fbe107c2088400404008853f080060e0110a7df083e1044200100804429f8400104008853ef),
    .INIT_08(320'h02200f801102214f838002200f801002214f92a002208fd0097c20f84110800c0e0110a7e1001408),
    .INIT_09(320'h87d10ff42e02204fa88006408853ef841f0822100081902214fc200080a04429f7800902214fa500),
    .INIT_0A(320'h02214fbd00102a04429f00020e8110a7dc0fbc0068110a7c1f0e001e8008803e8843f00000b01208),
    .INIT_0B(320'h2168000300200000101c000007000f800c0e8110a7de80140902214f800404408853ee001f000c09),
    .INIT_0C(320'h021200229c03bc02038500114e01de0100ef0080254004538077804000000d00006008a000020380),
    .INIT_0D(320'h803e002408853e108008803e002408853e0038207b1af0b3200228fe01d00300078020f808077804),
    .INIT_0E(320'h082a04429f84000e8110a7c180528000300a300801280003009f00405280003009201806000a8008),
    .INIT_0F(320'h28008803e006408853ee7a00403980024004401f003a04429f701cca0000c033c039f083e1044200),
    .INIT_10(320'h08000451c204408853ef403800001ca0000c0170001cf4038041280003003900073d00e000002000),
    .INIT_11(320'h4429f210004401f001804429f001e40200f439e1439ece01600a00403c4804008853e8071c07a00e),
    .INIT_12(320'h0101802214fbdf000c0802214fbd00102804429f00020e0110a7def000804429f264004401f00180),
    .INIT_13(320'hc00000d28000300e301cc51140001806380e6001a20004401f003804429f7030f7a00504008853e0),
    .INIT_14(320'hfe40002c048221f443e40ae004409f8430002008853f807218451e003c8478ea3e800398fa003be0),
    .INIT_15(320'h5a80d000004401f4421fa000058090443e887c015811027e10c3f84001804429f0008002200fa210),
    .INIT_16(320'h040108420f8421043a10439e080200842107c210821d0821cf040000399c7438ea71d8e3b94039ac),
    .INIT_17(320'h7a08ff6dfddbc0f2708003d8a7858e7b3807b19003c007908f00de3e800368fa002be05000b50100),
    .INIT_18(320'h0158a802001b150003800010f229e123b6f63d0403c2803bcf605e8221dd7b02f4118ef3bbb775ec),
    .INIT_19(320'h0704e069fb841c80818e4b1ca6396c738018410d6801f6420513c0f03c0f001ca40600800cc54010),
    .INIT_1A(320'h435a02fde06001d0000d0420e4040c639c00c2086b400fb000e82107202063f9a7878e7f1807f090),
    .INIT_1B(320'h73809fe9e0639c0442086b407fbc0c8439083901031ce00610435a007d800541083901031ce01a10),
    .INIT_1C(320'h8390a6812e031ce02210435a03fde06420ec420e421a03b80c781a004202841c80818c7380a8411a),
    .INIT_1D(320'ha419c7358b50600830090061c77200c83148338e6b16a0c010430007380a8410d6813f7819083b10),
    .INIT_1E(320'h071cd00380e0380e0380e4401a71dca0000c520ce39ac5a830041800701c0701ce8034e3b8c03018),
    .INIT_1F(320'h5aa00000008000c540106001c0701c0701c07200083990069c77300403148338e6b16a0c0106001c),
    .INIT_20(320'h0300c7bc447f0285440c0318b50600801cc0200c0380ca3800621c10200c5aa008000c5401003988),
    .INIT_21(320'h0018a08010600380300c7878a681806283000380200210400c5040007000074008018a0801060238),
    .INIT_22(320'h0000000380000016014100200fbc202315000380ab0200018b031e0504000701f044040310c2b23f),
    .INIT_23(320'h234046388d0218c5a82000380ab10050400070016000a0801060015000300400062a00801cc42d50),
    .INIT_24(320'h6100040380b200c00100e02a002d410020c001d9071e1e7400f81fc8310ce01418001c0740e0198e),
    .INIT_25(320'he013404190c810c0b3200201c01380e810c6303502191e2181504086319d00100e032405008d020c),
    .INIT_26(320'h0c000e03200201c06a006140040380b2000580080b8000100ce03e15bc18601e0a03880038d00100),
    .INIT_27(320'h721a46810c5aa00000000701f783aa08000e00a15040007009028200418003d1c7878507d0c2016a),
    .INIT_28(320'h63c190009f6318b50600830008c01804014c018cc05e1fe40c780a0007ec631a06396c7814180200),
    .INIT_29(320'hfb18c0640404201843defb18c2640024201f7d8c661a0202100421ef7d8c661c40384f401c8021c8),
    .INIT_2A(320'h03c0d000a020000270007838000220830050281063c0a406008301f0879d2030060158071e0e8004),
    .INIT_2B(320'h2340863c0b54000000104301100110863ec631effa30ff81187bc01263240601405580c03a002388),
    .INIT_2C(320'h202e800017001806301f7a40865400600808b00c63c3fa018f004000b18c2018a40600801c76390d),
    .INIT_2D(320'h07def000156282000380040000b18c5040007000a800004000c3141002086003c6038f0700d00180),
    .INIT_2E(320'h6000f6318a08000e038000d4c631e050400070000004a6318f0282000380280015318c781410001c),
    .INIT_2F(320'h0400e4348d0218b5400000000e038001d4c631e05040007010802800018c603e1025805040007000),
    .INIT_30(320'h00380a20000001f6318a080106001ce0080e0264031980bc3f2018f040000fd8c6600c72d8f02830),
    .INIT_31(320'h851e0e001dfb39c7358b5040083019620000fbec631f083e107fc1e84190821e0e0001fb18c5a830),
    .INIT_32(320'h7538ec71f083e107ba10242107c20f843ee840d0861f083e107ffee84190831f083e107fc0e841d0),
    .INIT_33(320'h631f8c3f187ff18263047e30fc63ffc60d8c21e088005fb18c62d418001c02000ebbece71cce3a1c),
    .INIT_34(320'ha8100001806000907900a810000180200080788e081e270a0c782a003fec631418020c030002ffec),
    .INIT_35(320'h0788e081e270a8c780a0043ec631418001c000a003fec631410020c00100a8280001808000907900),
    .INIT_36(320'h002a0043ec631410020c001002028000380800190790020100003806001907900201000038020019),
    .INIT_37(320'h0000907900a010000180e000907900a010000180c00090788e081e270b0c782a004fec631418001c),
    .INIT_38(320'h00380c00190788e081e270b8c780a0053ec631418001c000a004fec631410020c00100a028000180),
    .INIT_39(320'h631418001c002a0053ec631410020c00100202800038000019079002010000380e00190790020100),
    .INIT_3A(320'h0038060000a03806e1e8041e403c386020c0618f0c18f0e18f0c18f161eebbd167c2b8a3417253ec),
    .INIT_3B(320'ha83806e1e8041e403c3c6028c0718f0d18f0f18f0d18f161eebbd167c2b8a3418253ec631418020c),
    .INIT_3C(320'h7040f1385863dd67a2af85313c006787d8c63dd37a24f847104804487d8c629018020c0038060000),
    .INIT_3D(320'h0640003380e600020100003a0e0018042002801000004e0298c038040000a8300001800003c04310),
    .INIT_3E(320'h7c2989f0033c3ec631ee9bd127c23883002243ec631480c01043000401a0a0000280000001080180),
    .INIT_3F(320'h0000370dc10021002000a800047018c000102000064180001100004e0298c3820789c2e31eeb3d15),
    .INIT_40(320'h7100c701887040862d4100000002086000802414000800b86e08010801800640003380e608028100),
    .INIT_41(320'h061ffc0180787f86078c0010107dff02c8f43c0f0283000380231410001c021840300e2018e00188),
    .INIT_42(320'h00380e30006038c0a82004180fd180c3ff8e300f77fe10218f0fe8c0d1e8a300050600830177808c),
    .INIT_43(320'h7800a0c010603f163c05601800afac2b3ac02a8c0017163c0f001418001c06180a30286058c02820),
    .INIT_44(320'h665805418002dac781e07b80a406008301eab1eff001563d004b08c0056162581601586000bab1e0),
    .INIT_45(320'h03c00504000701f781ac07f187ab180ade07800a080104300163d1e787cf0358f27980e30015e581),
    .INIT_46(320'h00380ab1ac07e10421ac07d01601596000bab1e0781e00282000380ab1ac027ac02aac0017163c0f),
    .INIT_47(320'h0fc0860181a300a0c000e028c0018123000605410001c0018e6040c73000401002382c700085a820),
    .INIT_48(320'h6008c23c280216a08000e01a00300e211802308ed91802308f0a0085a820041800a000fe181e300f),
    .INIT_49(320'h7310b5400000000e03a00300e111802308ee91802308f0a0085a820003802800c038246008c23bc4),
    .INIT_4A(320'h601410001c044004118a08000e00a10208c504008000e0328e00188704087218b540100018a80200),
    .INIT_4B(320'h7f10e4714162d418001c0032081189081846282000380ea00462d410001c045002118b504000700c),
    .INIT_4C(320'h80200031500400c78200800080018a80200031500400e6216a800000020043150041800bd0fe0180),
    .INIT_4D(320'h7890c03c19601ef0741d404000700070d8e0300e131c00300e1010060194000004316a08010031e0),
    .INIT_4E(320'h03c246398f130046540a08000c7000031ee603ef0a1c4f85047349f02080280802608f03c4860000),
    .INIT_4F(320'h781410001c01400a0180282806282000380887a07bc24600310500465420c018d002806118e03f00),
    .INIT_50(320'h4b0008300050600830007938f0f12c001fc4300c5a83000380003e1083a06018088408031200018b),
    .INIT_51(320'h8020c07dccf852c7a1cc0258ef87800010177c3c0000c63801e001c0283004180fb99f0a58f43980),
    .INIT_52(320'h8020c0001f7700143c3c8b0007f10c02d4180200f85e86258a8020003d2c021807a580431e96218a),
    .INIT_53(320'h78fe0a818063c5f0640c031e1f83a060180a818062830041808b00080100071e823e1183dcd62d41),
    .INIT_54(320'h8300c40280603300301f7e01c0738003c6c78380e001c028300400e6015000000041800b200e77df),
    .INIT_55(320'h506008700d0018003410073148018ca000c0318fa21f00001183dcd62d41802007300062a0000000),
    .INIT_56(320'h6818c620201b0a062d4180200711a04316a800000020c01400e000c0301ce3c887c0000460f7358b),
    .INIT_57(320'h00d89031ac5a901802086002063c1c7878f0040fe1190051884806c6818d62d480c010603e5031e0),
    .INIT_58(320'hc818f770100440c7bb80402a063c0903220fb2a0628300410c0740c7838f0f1e0e81fc2320083105),
    .INIT_59(320'h8001c041940322001d9c622201328067180001807816a08000e002067419634066400c504008301c),
    .INIT_5A(320'he01ef07dfc4500d62d418020c04194031e0e3c3c400007f08c8010c470026000c430006300d62d41),
    .INIT_5B(320'h6300b50400070086300c03114001980300c0008c02d410020c001e0e3df4e1580a3f847f10f03f0f),
    .INIT_5C(320'h630066400c50400070186700c8310400d880320c0028c02d410001c041940310c470126000c43000),
    .INIT_5D(320'h6019401598031418001c03000fa184003e84300007e0862d410001c0300c4008c6018a08000e0200),
    .INIT_5E(320'h059800b0216b02102a1c402002027001100800809400f0a9018001c07de10558a08010603e4031e0),
    .INIT_5F(320'hf3c3e410008081e802140110080080df018604205610804004065008b02120158604205110804004),
    .INIT_60(320'hff1807278f0f00fe6040e708006040e30040020c0393d787a07fc82076040008207580c4004601c9),
    .INIT_61(320'h01000002005b0080216a0801002a000000082180f910080080930000018c0032c85100800808c000),
    .INIT_62(320'h4000ce008043820789c2231cc0000060080030800018a08000e1100002009a00060000600006390c),
    .INIT_63(320'h0000c5040007019601410001c00580504000700960141002007310b5400000000e00080818000180),
    .INIT_64(320'h003808300c6010c040004b18c6000b6338c6000a6318ce800c632a00318c670006619d0040063320),
    .INIT_65(320'h0001c0140b781410001c0140b781410001c0700c6301c6700c62410633a0fb19400b0c8011862820),
    .INIT_66(320'h6390c5aa0000000003c0fbddf43e107c20078600fbc0d0b010823d0823cc7fd6a0001c0740b78141),
    .INIT_67(320'h0118463fde73d8c6048cf3faf03400601cf63181233ef0340060188003e101400638a05a83004000),
    .INIT_68(320'h0005c031e0e800d020001420f421c03bc020318000bc063c1900320003c0601480c0106002f03100),
    .INIT_69(320'h05202743e27c3f50a0227c29f589f0f89f087dc113e1f709f0f81427c01f2fd010020860300f0190),
    .INIT_6A(320'h0a0227c29f589f0f89f087c027c3ee13e1f0284f803e5fa0200031c280096004f87c4f843e00000b),
    .INIT_6B(320'h07cdf73c100401f3fdcf0401007cff73c100031c280196004f87c4f843f00000b05202743e27c3e5),
    .INIT_6C(320'he05e833c0fe3d060000f629e1639ece01ec6400f001e423c0378fa000da3e800af814002d4040010),
    .INIT_6D(320'h44200120a80420462d494060007000021ea33c2676dec361e1401dd7b0dc779ec33bceee9fddbc0f),
    .INIT_6E(320'h4082c730a873088730687380b8410d6815f6421b841c81058e70050821ad007ec842107c20884001),
    .INIT_6F(320'h5310ff420e42d4c787ce7b01e7a0dea00108390b53002702107216a639c04c2086b408fb210e420e),
    .INIT_70(320'h6803f600180420e4082c738078410d680df6421083e1044200781a0841c85a9888400f004108390b),
    .INIT_71(320'h5a988405fc841c83998e70050821ad007ec00100841c81058f0500001010839020b02c738028410d),
    .INIT_72(320'h00200841c8334057018a80200841c80818a80204430007306cc11e10300367060fbc40783a0841c8),
    .INIT_73(320'h000106030c0400003680e3c00021940218c6020000150015418001c0380c8000c432200314100000),
    .INIT_74(320'h504000700005400789806300e6b1410001c020a8001e2a018e6b16a080100018a802007310b54000),
    .INIT_75(320'hc0000c32000030c5060000000830090000f1100c0f15d001e22018a0c000e01194000f1100c7358b),
    .INIT_76(320'h803f06301f831cd62d88202006300029980601806018060194000996384c0300c40008030000230c),
    .INIT_77(320'h651cc840246382e2320c614000a19d0048c0802461401230008608cc0080c119500418c8038c020c),
    .INIT_78(320'h5b10c8a00403019001cb5b22c0618560180603e1a31480c0106002d40080e0174003e10141066410),
    .INIT_79(320'h0280072d6c07c208820ca398f064000418d40080600680396b6502e0b3280100c0760072d6c03000),
    .INIT_7A(320'h631f962d9d40080602c00396b661f5c3e787330f661d0c3e180a0040300f001cb5b1e0431280100c),
    .INIT_7B(320'h6bc446038c0018ccb18e67c2c635e2230106000c6658ef319d40080600440396b6210c1630c0016c),
    .INIT_7C(320'h5b38e0b00c6bc446038c001accb18e67c2d635e2230106000d6658ef359d40080602040396b6200c),
    .INIT_7D(320'h0396b63c20731080100c0280072d6c0010107c206301f0b980f86ac01184a51838a0040301e201cb),
    .INIT_7E(320'ha01080100c06080233080100c05f00001010000c0200c78d6c8332c0016c9320c0019c400806021c),
    .INIT_7F(320'h331080100c01e8072d6c805ccf856c0200403000c01cb5b1027f88c787dc400806035407c0ff418c),
    .RAM_MODE("TDP")
  ) \rom.0.4  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1474_, _2677_[0], _2695_[0], _2008_[0], _2004_[0], _2704_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1518_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h4651f000000741a46518d8348c0800000000002108421086bef7bdef7bdeffffffffff0000000005),
    .INIT_01(320'he2800e241fe0800e70008fffef7bdef7bffffc000801e06000f80000000007c0000003c101f00003),
    .INIT_02(320'h004a0801c803a6401003004802826304ec07481600814b82c40100300460b029007320b8014d0080),
    .INIT_03(320'hf17f9003c5fb9b32d00773665882ee6ccae061cd997402b40028c000341372c000390003a2401003),
    .INIT_04(320'h1100400c033003ef0240003d5f83d4ff80e003c5f9c1a003d4fd00007abfa3000078bf078bff3000),
    .INIT_05(320'hf78a0f7fc006400f53e1d8000f57e006400f53e3e8000f57e006c00f53e00022006800f001ea7f7e),
    .INIT_06(320'h0020007a9fc280007abf07a7fa00000029307be0f7ea00001ea7c1ea7c00a001ea7e9e07bf4f03df),
    .INIT_07(320'h003d4ff400000000000002800f53e0000005801ea7fa00000000000001c007a9f0000003c00f53fd),
    .INIT_08(320'h003d5f801f003d4f8180003d5f8001003d4f8920003c5fe03de800000000000003001ea7c0000008),
    .INIT_09(320'hf7c1efe400003d4ff68006000f53fd00000000000001c003d4f8000003c007a9fe801f003d4f9c20),
    .INIT_0A(320'h003d4f80000022007a9f000009001ea7c4838000a001ea7f670051d70000f57e0f4ff80000005260),
    .INIT_0B(320'h128802006031c00009014084812000000005801ea7c000000d003d4f800003800f53e14000000010),
    .INIT_0C(320'h4136000261407e0120b9000130a03f00901f804845c0004c280fc02424484100400c064000012028),
    .INIT_0D(320'hf57e005c00f53e1d8000f57e006400f53e240408efbbe07ae0002600a0000785ee8340f80481fc02),
    .INIT_0E(320'h0020007a9f000008801ea7f2145080200603ac0245880200603a80245c80200603a8014782810000),
    .INIT_0F(320'h98000f57e001c00f53e200902476414580007abf0014007a9f123af20080180eb077a00000000000),
    .INIT_10(320'h7000004fa000400f53e01202818904200801810d003a01202811c802006043000e80480a04243c28),
    .INIT_11(320'h07a9f0680007abf0030007a9f0a0024091cf77c0f00000a048009140001e07800f53e3f0c480091d),
    .INIT_12(320'h00010003d4ff40000012003d4f80000026007a9f00000a001ea7fc0002c007a9ff040007abf002c0),
    .INIT_13(320'he800af2880200604c01de858401003025c0ef43e9dc0007abf0016007a9f103bd0000003c00f53e0),
    .INIT_14(320'hf840000014983df07be3003a007a9f003a000800f53f5077bd04fa000000000000000000000077e0),
    .INIT_15(320'h003f40480007abf07a7fd80000029307be0f7fa00001ea7c00e83b40038007a9f30300003d5f83d3),
    .INIT_16(320'h0000000000000000000000000f80000000000000000000000007c010000000000000000001300000),
    .INIT_17(320'h07fe41f803f7800ff8ffffbfef83e007fc007fc1ff8000000000000000000000007fe0f001ef083e),
    .INIT_18(320'h00000f80000001f0083e003f8ffbe0f83c0f03ff0fc1f00040f001ff840207800ffc411807e00c1e),
    .INIT_19(320'h068000001f0000000000000000000000000000000000700000000000000000000087c00000007c00),
    .INIT_1A(320'h0000001c000001a0001f000000000000000000000000038000f80000000007800000000000000001),
    .INIT_1B(320'h000003800000000000000000038000003e00000000000000000000001c0006c00000000000000000),
    .INIT_1C(320'h000000000000000000000000001c0000000000000000000000002a00000000000000000000000000),
    .INIT_1D(320'h0000000000007c00840300180000e01000000000000000f801084000000000000000070000000000),
    .INIT_1E(320'h7802100001004010040106c00000008036000000000000003e004200802008020f80000000d07c00),
    .INIT_1F(320'h003e0000000000007c01080401004008020080a00041500000002e0a800000000000000f80108200),
    .INIT_20(320'h0000000000000000680000000007c0000000000000300000180040000000003e00000007c0000000),
    .INIT_21(320'h0000007c01082200000000000980000003e00400b828000000003e008019054000000007c01082e0),
    .INIT_22(320'h000000040007c1e00000f8000380000001f00400c01800000018000003e00800703c00000a0e01e7),
    .INIT_23(320'h0000000000000000001f00400d0018003e00801c0030007c000001e0601f00000003e0000000001f),
    .INIT_24(320'h00ac0a828005803b02a0a001400001f0021003b40000003800380000000008001f002006c00f4000),
    .INIT_25(320'ha003802000d80009837605414006e0d80005801e0001773c18078000441fb02a0a001705400a0000),
    .INIT_26(320'h0f8020825605414007200d2c0a82800e4010f4000010002c01004e00840a004205000000019b02a0),
    .INIT_27(320'h0000000000003e000000080070038007c01003e0003e0080000001f00420078000001901c0008000),
    .INIT_28(320'h000170000700000007c00840026c1a06800c8000080000500000120000e0002800000000001f0000),
    .INIT_29(320'h3800000c0000000002e038000114000000801c0000ce0000004001701c000144e000e6e009c00000),
    .INIT_2A(320'h0001c00280f8000383e000300002a0000160012000000087c00840700017e8340e003b0000070000),
    .INIT_2B(320'h000000000007c00000010841500000000e00000038000f800000300001fd0681e007a0002c00141f),
    .INIT_2C(320'h0000100008040000004705c11010200000007c0000400a00000240000000a0000087c00000000000),
    .INIT_2D(320'h01c000001d0001f004000440000000003e008000880600640068000f802108006000000800108000),
    .INIT_2E(320'h380000000007c01003800000000000003e00801f00000000000001f00400080000000000000f8020),
    .INIT_2F(320'h00000000000000007c0000001002a00000000000003e008000000800000007ce005400003e008000),
    .INIT_30(320'h00400dfd00000070000007c010800420080180030000100000a80000240001c0005000000000003e),
    .INIT_31(320'h00020780003800000000007c00841801800000e0000000000007c000000000000a8000380000003e),
    .INIT_32(320'h000000002000000f040000000080000032100000000200000007fe100000000200000007c0100000),
    .INIT_33(320'h0000000000f00000000000000000000000000000f00013800000001f004106400004e00000000000),
    .INIT_34(320'h300a0002c02801e00080400a00030028000000c2000c02000000380000e000001f002103800080e0),
    .INIT_35(320'h000c2000c02000000220000e000001f002000260000e000000f802100000200a0002802801c00040),
    .INIT_36(320'h000e0000e000000f802100000c80a0001002801000040d80a0001402801200080e80a00018028014),
    .INIT_37(320'h3000500040780a0003e02800700080880a00002028009000c2000c020000000a0000e000001f0020),
    .INIT_38(320'h002a02801d000c2000c02000000340000e000001f002000380000e000000f802100000680a0003a0),
    .INIT_39(320'h00001f002000200000e000000f802100000100a0002203001900040200a0002602801b00080300a0),
    .INIT_3A(320'h002c03000030000700060000600000004000800000001000000000000000000000000005000000e0),
    .INIT_3B(320'he8000280060000600000004000800000001000000000000000000000000002c00000e000001f0021),
    .INIT_3C(320'h1800b01c00000000000000000f800001c000000000000000001000001c0000021f0021001a030000),
    .INIT_3D(320'h0780006c00a8080000a0001e02801700000180020001f003203806028000980a0000a0000400700a),
    .INIT_3E(320'h0000003400000e000000000000000004000000e0000010f801084000038028000600c005000003e0),
    .INIT_3F(320'h01400000000000004400800006800702012014000040500013000100014050c00580e00000000000),
    .INIT_40(320'h00300060020800000000f8000000210800002805000200000000000001a0030000240018080700a0),
    .INIT_41(320'he001f05c0000017002600000001c0000060003800003e0040068000f802003800080000600006001),
    .INIT_42(320'h004007000b002600001f004200181d003e088000000e0000000026000800c0000007c008400001c0),
    .INIT_43(320'h000000f80108019000130380000300d81c0001e00001a0000000001f0020040004000d001200001f),
    .INIT_44(320'h00c0001000001e00000000000087c008400980000000d0000070120000140580a0000a00000a8000),
    .INIT_45(320'h00000003e008007003a001c0000000000000000007c010840d078000000001c00000201000003410),
    .INIT_46(320'h004000028001c00002a001c16000160000008000000000001f004002832000320003400000500000),
    .INIT_47(320'h01c0001c00580000f80100100024002800e00000f80200000000000000004c80008000048000001f),
    .INIT_48(320'h00000104000000007c01003a0000000000000020f800000041000000001f00420000000240028000),
    .INIT_49(320'h0000007c000000100280000000000000020f800000041000000001f00400c80000000000000083e0),
    .INIT_4A(320'h00000f8020060000000007c010034000000003e000000c000006001000000000007c0000000f8000),
    .INIT_4B(320'h000000001d00001f00200024000012000000001f004009800000000f80200540000000003e008002),
    .INIT_4C(320'hf8000f001f0000007be000300c0000f80000001f0000000000f8000000000001f004200000000001),
    .INIT_4D(320'h000024000c0180005c19003e00800000000c002000000c00410000802000000080000007c000001e),
    .INIT_4E(320'h0000000000009000380007c0100000d0000003e0001003810000007020009000002c000000012060),
    .INIT_4F(320'h00000f80200100000000300000001f0040040140000000017a034000200000009000000000040008),
    .INIT_50(320'h403e058000007c008400f00000034000000004000003e00400078e00002000000080000004000000),
    .INIT_51(320'hf802100100381000000002001d8048e800006c024040700900120000003e00420020070200000000),
    .INIT_52(320'ha8021003c70001500000480000000100001f00003800802000f80004010002001020004002802000),
    .INIT_53(320'h000e020000000070140000000380c000000380000003e02920c8001f80000801f0014a5294948009),
    .INIT_54(320'h084025012048008007c7000180000800000002e0020404003e000000201f0000000420b80c000000),
    .INIT_55(320'h026a094405000214090a00000000293810002631f80121851294800000116800008100003e000000),
    .INIT_56(320'hb8013003600024000001f00000000000000f800000149004000050700000423e0028414294a52529),
    .INIT_57(320'h000090000000021f0021081a0078000000004c000000103c00b800070000000010f8010801200000),
    .INIT_58(320'h10000000000200000000001200000a001a0200800003e0042101c00f000000000680000002050012),
    .INIT_59(320'hf00200641b000600001c00080003600641f014000000007c010000001c040200307c00003e008400),
    .INIT_5A(320'h0000041c0000c0000001f002104c15003c000000f0000000000830007c0005c00a83e00000000001),
    .INIT_5B(320'h88000003e00800a03000680140040b00140f82a000000f8021003800000005800000000000000000),
    .INIT_5C(320'h0280000400003e008002010002800d0000400040f81a000000f802001808001200400202000303e0),
    .INIT_5D(320'hf80020001900001f00200100038005000e0000c001c0000000f80200000040000f800007c0100040),
    .INIT_5E(320'h019c020380103800003368180600cd055a06018032c0100042e802001c000700007c010801a00000),
    .INIT_5F(320'h0840184400f804108630031a06018033c1c07000001cd0300c019e0d83805801f070000062d0300c),
    .INIT_60(320'h09e20e8021004200f8020a620078020882b90171074010802101fe0105b1003e0104417440f883c0),
    .INIT_61(320'h1eb20c02e0058000800007c00003e000000108400f9a0601803d0000032000080101a0601803c801),
    .INIT_62(320'h00000080401000010020000000000000000000a00000007c0105f40c02e006400000000000000000),
    .INIT_63(320'h05000003e00801b06000f802007418003e00801e06000f80000000007c0000001000000000000000),
    .INIT_64(320'h0040040007000c00600010080c800200060d000200060d00001036000001070000000400280000a0),
    .INIT_65(320'hf80200300000000f80200400000000f802005004054030540305400102a00041c01c00b80400001f),
    .INIT_66(320'h00000003e0000000801c3801f0000000000003403800000000000000000307c00f802002c0000000),
    .INIT_67(320'h04000074600001000200000000240000000040008000002c0004006000e005800004080003e00010),
    .INIT_68(320'h00000000005800f07400000000000000000003e0000000000f00220e8060000010f8010800003400),
    .INIT_69(320'h07fc0007e0007fa00000007fff8001f8001fffe00003ff8001f83e00041f07c21f0021082c01801b),
    .INIT_6A(320'h00000007fff8001f8001fffe0007ff0003f07c00083e0f843e008210000ff80000fc000fbf900000),
    .INIT_6B(320'h01c070001f0000701c0007c0001c070001f0082100005f80000fc000fbef0000007fc0007e0007f1),
    .INIT_6C(320'hf001fff800f03ff37ffeffbe0f801ff001ff07fe000000000000000000000001ff83c007bc20f800),
    .INIT_6D(320'h00000002200000000001087c0107c007f3effc1f0781ef83e0f800307be000c1ef844117843f7800),
    .INIT_6E(320'h000000000000000000000000000000000070001f00000000000000000000000e0000000000000000),
    .INIT_6F(320'h0001d0000000000000000000000000080600000000300000000000000000000000000038000f8000),
    .INIT_70(320'h000070000b0000000000000000000000007000000000000000003800000000000000000740000000),
    .INIT_71(320'h000002000000000000000000000000000e00012000000000000180002c0000000000000000000000),
    .INIT_72(320'h00000000000000000000f80000000000000f80210840000000000000000000400383800016000000),
    .INIT_73(320'h000010814c02c0b00180000060000b0000d601605800a00c01f002000200d00000010000000f8000),
    .INIT_74(320'h003e00800006800001e00040000000f80200038000000680010000007c0000000f80000000007c00),
    .INIT_75(320'hd00042036001000007c0000000841300000044000001500000880000f80100016000000440008000),
    .INIT_76(320'h103ec0041f6016b5ac00002c0054000300c0300c0300c030170000b02c0000000c80015034000500),
    .INIT_77(320'h001800000c000006000001c110000f0000090000050000030028000581c00000b0000040000d8180),
    .INIT_78(320'h601601581506002b8020602c00201a0000c018e0000010f80108007b02a0a0053078e00480002400),
    .INIT_79(320'h00f4008180d9c0020000e300017c0f0301db02a0c00790040c07000003f60541800b000818018000),
    .INIT_7A(320'h5802b03012b02a0c007c0040c0524202c20a9805302c7008e0bd81506003d8020600007033605418),
    .INIT_7B(320'h00000000e0001805818c01c0c000000000a0000c02c020300eb02a0c009d0040c047800464000180),
    .INIT_7C(320'h6004000180000010000000180580ac01c0c00000080030000c02c0203007b02a0c009e0040c02980),
    .INIT_7D(320'h0040c03800603760541801400081800800001c0030027030013800002c0002c000581506004f8020),
    .INIT_7E(320'h10256054180146060276054180142030000000000000008580b0300001805814002818b02a0c00a0),
    .INIT_7F(320'h6015605418018802018048180381806d815060061802060180e81800000fb02a0c00a301c0000000),
    .RAM_MODE("TDP")
  ) \rom.0.5  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1475_, _2133_[0], _2020_[0], _2016_[0], _2717_[0], _2750_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1519_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'he3d8f6338c6718fe3d8c7b1ec6318ce318c6338ce318c6318ffbdef7fdff7fdff7bfef6318c6318c),
    .INIT_01(320'h7b18c7b38f7b18c7bd8c73dad6b5ad6b7ad6b7cc6318f63d8c7b18ce318ce3d8c6719c6798f6318c),
    .INIT_02(320'h6338c631ec63d8c6318c6318c671ec63dfc6718f6358ffb18c6318c6338c631ec63dec6318f7b18c),
    .INIT_03(320'h7b9ece31ee7bdef7b38e7fdef671cf7bdec639ff7bd9c7b18c7b18c67d8f7b58ce3dac63d9c6318c),
    .INIT_04(320'h6318c6718c6318f7b38c631ed7b1fc7bd8d631eefbd8c631ec7f18c63daf7b78c63dcf63ddf7b58c),
    .INIT_05(320'h7bdcc7bdec6718c7b1ec6318c7b5ec6318c7b1ec6318c7b7ec6318c7b1ec6318c67d8c6318fe3def),
    .INIT_06(320'h6318c63d8f6b18ce3daf63d8f6b18c6318c63fec7bd8c6318f63d8fe3d8c6318f63d8f63dec7b1ef),
    .INIT_07(320'h631ec7bdbc6358c6b18c6318c7b1ed6318c6318f63ded631ac6358ce318c63d8f6b18c6318c7b3ef),
    .INIT_08(320'h631ed7b18d631ec7f18c671ed7b18c631fc7b19c631ee7b98f7b59c6f19d6718ce318f63dbc6319c),
    .INIT_09(320'h7bd8f7b58ce31ec7bdec6358c7b1ef6b19d631ac6318d633ec7b58c631bc63d8f7b19d631ec7b58c),
    .INIT_0A(320'h631ec7b18c631ac63d8f6318c6b18f67d8c6318c6b18f63d8c6318c6b18c7b5ec7b1ece318c6318c),
    .INIT_0B(320'h6318c6318c6318c6318c6318c6319c6718c6b18f63d8c6718d631ec7b38c6358c7b1ec6319c6318d),
    .INIT_0C(320'h631ac631ece31ec6318d6318f6318f6318c7b18c6358c67d8c63d8c6318ce318c6718c6318c6319c),
    .INIT_0D(320'h7b5ec6318c7b1ec6318c7b5ec6318c7b1ec6318c7bdef67dac631ec631ac63d8f7b18c7b18c63d8c),
    .INIT_0E(320'h6318c63d8f6b18ce318f63d9c6358c6318c6318c6358c6318c6318c6358c6318c6318c6358c6b18c),
    .INIT_0F(320'h6318c7b5fc6318c7b1ec6b18c67dac6318c63faf6319c63d8f631ed6318c6318c63ded631ace358c),
    .INIT_10(320'h6318ce3dec6338c7b1ec6318c6318d6318c6318c631ec6318c6358c6338c6318c7b38c6338c6758c),
    .INIT_11(320'he3d8f6f58c63faf631ac67d8f6318c6318f7bdec7b19c6319c6318fe318f6358c7b1ec7b18c6318f),
    .INIT_12(320'h6319d671fc7bd8ce319d631ec7b18c631ac63d8fe319c6b18f63fec631ac63d8f6318c63dafe31ac),
    .INIT_13(320'h7f18c7b18c6338c6318ffb18c6718c6338c7bd9f6359c63dafe31ac63d8fe31efe338c6378c7b1ec),
    .INIT_14(320'hfb18c6718c671efe3dfd633ec67d8fe31fc6378c7b1fc63defe3dec6758c6319c6338c6338c63dec),
    .INIT_15(320'h631efe318ce3fafe3d8f6f18c6338c67decfbd9c6338f63d8c7b3ef6319c63f8f6719c631ed7b1ec),
    .INIT_16(320'he318c6758c6b18ce31ac6719c7f19c671ace358c6319d6718ce3d9c6338c6718c6719c6318c6318c),
    .INIT_17(320'he3dfc67d8cfbd8c7fd8f7bdeffb1fc63dec67decfbd8c6b38c6718c6318c6718c63dec7b18f7b18f),
    .INIT_18(320'h6338c7b18c6338f6318f631ef7bdec7b1ec7f1efe3d9f6318c7b18f7b18c63d9c7bf8c6718f6318f),
    .INIT_19(320'he318c6318fe318c6719c6719c6338c6318ce318c6338c6318c6718c6318c6319c631ec6318c63d8c),
    .INIT_1A(320'he318c6319c6318c6338e6319c6338c6718c6338c6318ce319c7718ce319c63f8c6718c6338c6718c),
    .INIT_1B(320'h6338c6319c6319c6319c6338c6719c671fc6338c6318c6318c6318c6719c63b8c6318c6718c6318c),
    .INIT_1C(320'h6318ce318ce319c6318ce318ce318c6718c6718c6338c6338c631dc6319c6318ce318ce338c6318c),
    .INIT_1D(320'h6318c6718c633ec6318de318c671ec7319c6318ce318ce3d9c6318ce318ce319c6318ce318ce319c),
    .INIT_1E(320'h6318c6318c6318c6318c6318c6318c631ec6318c6318c6718f6318c6318c6318c6318c6319f63d9c),
    .INIT_1F(320'h631ece318ce318c63d9c6319c6718c6718c6318c6338ce338c6338c7b18ce318c6318c63d9c6318c),
    .INIT_20(320'h6318ce318c6338c67d8c6718c631ece318c6318c671ec631df6318ce318c671ec6338c63f8c6319c),
    .INIT_21(320'h6338c67d8ce31fc6338c6718cfb19c6338f6718ce31fc6338c671ece319c63f8c6718c63f8c631fc),
    .INIT_22(320'he338ce319c63d8f6338cfb18ce319c6338f6718cfb1fc6318ce319c633ece318c63d8c6718c7b3ec),
    .INIT_23(320'h6338c6718ce319c6319f6718c7b1cf631ec6318f679ec63d8c6718f77d9fe338ce33ec6718c6338f),
    .INIT_24(320'he318c6318c6718c6318c6318c6318c7b18c631ed6318c63d9c6319c6719c6719c7b38c63d8c7f19c),
    .INIT_25(320'h6318ce318c7338cfb3ace319c6318c7318c6318e6318deb18d6398c6318d6318c6318c6318c6b18c),
    .INIT_26(320'he3d8c633ac6318c6338c6378c6718c6338c63d9c631ac6378c6318c6319c6719c6f19d6338d6318c),
    .INIT_27(320'h6318c6318c631ec6318c6318c671cc63d8c631dc631ec6318fe318f6338c63f8c6318ee318c6338c),
    .INIT_28(320'h6319c6318c6318c631ec6318c6f18c6318c6318c6318ce318c671ace338ce338c6718c6318c7b18c),
    .INIT_29(320'h6318c6358c6318c633ec6338c6758ce319c6338c671ace318c6338f6318c6718e631ac6318c6318c),
    .INIT_2A(320'he319c633ac6718ce319c6318c6318c6318c6319c6318c631ec6318c6318c6318c6718c6718c6719c),
    .INIT_2B(320'he319c6319ce3d9c6338c6339c6338c6718c6719c6718c7b18c633ec6718c6318c6718c6318c6318c),
    .INIT_2C(320'h6b18d6718c6318ce318c63d8c633ac6b1ac6318c6318c6f18c6318c6718c6f18c631ec6338c6718c),
    .INIT_2D(320'h6718c6718fe318f6718c6758c6338c633ec6319c6b1bc6358ce318cfb18c6718c6719c6318c6b1bc),
    .INIT_2E(320'h6b38c6319c63d8c671ac6338c6318ce31ec6718d6718ce318c6718f6718ce318c6718c6718cfb18c),
    .INIT_2F(320'h6318c6318c6318c63d8c6318c631ac6318c6318c633ec6318d631ac6318c63d8c63d8ce31ece318c),
    .INIT_30(320'h6319c631ac6318ce318ce3f8c6338d6b1ac6b19d6719c6319c6318c6758c6318c6318ce318c6318f),
    .INIT_31(320'h6318c6718ce318ce318c631fc6318f6358ce318c6338d631bc63d8ceb18d6718c6718c6338c6319f),
    .INIT_32(320'he319c6338d671acfb1ac6758c6378c6f1eceb38d6318d631bc63deceb18de318d671ac63f8c6b19d),
    .INIT_33(320'h6318de31ac7b1bc6358ce378ceb38c6f38d6319c6b18c6318c6318cfb18ce338ce338c6738c6718c),
    .INIT_34(320'h631ac631ac6b18d6318c631ac633ac6b38c6738c6318c6718c671bc6719c6338c7b38c6318c6319c),
    .INIT_35(320'h6318c6318c6318c631ac6318c6318c7b18c631ac6318c6338c7b18c6318c631ac631ac6b18d6318c),
    .INIT_36(320'h631ac6338c6318c7b38c6318c6b1ac631ac6f19d6719c6b3ac631bc6f19d6719c6b3ac631ac6b18d),
    .INIT_37(320'heb18de318c6f1ac6718c6b38d6338ceb1ac631aceb18d6338c6318c6718c631ac6319c6318c7b18c),
    .INIT_38(320'h6338c6f18c6338c6338c6718c6338c6338c6718c7b38c6338c6718c6338c7b38c6319c6b1bc6318c),
    .INIT_39(320'h6319c7b18c6318c6318c6318c7b18c6718c6f1ac6319c6b18ce318c6b3ac6319c6b18c6718c6b3ac),
    .INIT_3A(320'h6318ceb18ce318c6338d6318d6318c6718c6318c6318c6318c6318c6b18c6318c6318c6318c6318c),
    .INIT_3B(320'h6b38c6319d6318d6338c6338ce338ce319c6318c6318c6b18c6718c6318ce318c6318ce318c7b18c),
    .INIT_3C(320'h6318c6318ce318ce338c6718c6b38c6318c6319c6318ce318c6318c6338c6318c7b18ce318c6b38c),
    .INIT_3D(320'h6358c6358c6b38c671ac631aceb38d6358c6718c6318de31ac6319c6b18c6b1ace318ce318c6358c),
    .INIT_3E(320'h6318c6358c6318c6718c6318c6338c6358c6338c6718c63d9c6338c631ac6b18c6b1ac6359d633ac),
    .INIT_3F(320'h6358c6318c631ac6358ceb18c6b18d6318d6358c6358d6318d6319d631ac6718c6318c6318c6318c),
    .INIT_40(320'h631ec63d8c6338ce338c7f18c6338c6318c6358d631ac6318c6318de71ace358c6358c6b18c6b1ac),
    .INIT_41(320'h7b19f6359c6318d631ac6718c6318c6318c631ec6318f6338c6319c7b19c6358c6318c77d8c73d9c),
    .INIT_42(320'h6318c6f18d633ace318f6319c6378f671ec6b18ce318ce318c633ac6319c6b18ce31fc6718c633ac),
    .INIT_43(320'h6318c67d8ce318f6318f6718c671fc7b1ec6318c6318f6318c6318c7b18c6359c6b18d631ac6318f),
    .INIT_44(320'h63d8c6318c631ece319c6318c631fc6319c7b38c6319f6338c7b18c6718f67d8f6318c6318c7b18c),
    .INIT_45(320'he318ce31ec6318c631cc671ac631ac6318c6718c63f8c6718f63d8c6318c67d8ce318c6318c63d8f),
    .INIT_46(320'h6338c7f1cc6319c633cc6318e6318f6318cfb18ce318ce338f6318cfb3cc633cc631ec6318f6338c),
    .INIT_47(320'h6718c6338c6719c63f8c6318c6319c6318c6319c7b38c6718c6318c6318c6718c6318c6319c6318f),
    .INIT_48(320'h6318c6318c6318c63d8c6318c6318c6718ce318c7b18c6319c6318c6718fe318c6319c6318ce318c),
    .INIT_49(320'h6718c63d8c6338c6318c6319c6318c6318cfb18c6318c6738c6318fe318c6318c6319c6718c631ec),
    .INIT_4A(320'h6319c7f18c63d8c6318c63d8c631ec6319c633ec6318c7b18c73d8c6318c6319ce3d8c6718c7b18c),
    .INIT_4B(320'h6b18c6318f6319c7b19c631ece318fe319c6738f6338cfb18c6318c7b38ce3d8c6719c671ec6318c),
    .INIT_4C(320'hff18c7319f6318c639ece318c6318cfb18ce338f6338ce319c7b18c6318c6319f6718ce318d6318c),
    .INIT_4D(320'h6319c6319c6318ce3d8fe31ec6718c6338c7b18c6318e7b18ce318c6338ce718c6318c63d9c6318f),
    .INIT_4E(320'h6318c6319c6318c67d8ce3d8ce338c7b38ce31fc6318c6318c6319c6718cfb18c6318c6318c6318c),
    .INIT_4F(320'h6318cff18c63d8c6718c7b38c6318f6338c7b1fc6318c631fc63d8ce3d8c6318f6319c6718c6338c),
    .INIT_50(320'h631ec6319c631ece318c7b18c631ec6318c6318c6718fe318c63d8c633ece318c7f19c671ec6319c),
    .INIT_51(320'h7b18c6718c6338c6318c6318c7b18c7b18ce3d8c6318c6318c6318ce318f6718c6338c6318c6319c),
    .INIT_52(320'h7b19c631ec6318c6718c7b18ce319c6719c7b18c631ace318c7f18c6358c6338c6b19c6318c6318c),
    .INIT_53(320'h6318c7318c6318c6398c6318c631cc6318c7318c6318f6318c7b38c6718ce318f6319c6318c6318c),
    .INIT_54(320'h6318c6b1bc6b18d633ece318f6318c6338c671ec6318c6318f6718ce338f6318c6319c7b1ac6318c),
    .INIT_55(320'h631ece338f6338c6718d6718c6718c6318c6338c7b18c6718c6319c6718c7f18ce318ce31ece318c),
    .INIT_56(320'hf318d673cc671cc6318c7b38c6318c6318c7b18c6738c67d8ce318c6318c631fce319c6318c6318c),
    .INIT_57(320'h6338ee318c6318c7b18c631cc63d8c6318c6398c6338c6358c7318c7318c6318c63d8c6318e6318c),
    .INIT_58(320'h7318c6319ce7b8ce319ce31cc6318e631cc631cce339fe339c6398c7b39c6318c7718c6718c6b38e),
    .INIT_59(320'h7f18c6319f631dc6318c631cce31ec6339f6358ce738c63f8c631cc6798c6798ce3f8c631ec6319c),
    .INIT_5A(320'h6318d6718ce318ce318cfb18ce319f673ec6338c7b18ce318c6718ce3d9c63f8ce33eceb39c6738c),
    .INIT_5B(320'he318ce33fc6318ce7f8c6318f6718fe318c7b19c6718c7b18c631fc6319c63d8c6318c6719c6718d),
    .INIT_5C(320'h24d0023e9c203ece718ce3d9c6319f6718f6338cfb18c6338cfb19c6318f6319c63f9c63f8ce31ec),
    .INIT_5D(320'h310872108621084ff08421c842108721084e70e4210842108439084e7c84390843108421c8424160),
    .INIT_5E(320'h210a4390e4310e4e7087290a42908521ca4ef0a4214842108439084e708421c8421c8421086e7084),
    .INIT_5F(320'h84210b948439084a006100c20ad2b4a5697a4e1084271a6719c6338f70e42908721c84210e5e7485),
    .INIT_60(320'ha1cbc9820ca619845d0427da024c08a0083cf3ed05f80a1084210e4a10e5210e4a000018403ac270),
    .INIT_61(320'h249b068324846102419024c9c06060020108138080a34ec334e0510a7060a426c85fb00c1b4e0794),
    .INIT_62(320'h600846418c06088220040721ce3008000844020c0000004e10848308c22084418000080030484210),
    .INIT_63(320'h0190cc0060e7193a6e987909860c97442746001762c1c1931ce300400c886601804314e0218a7010),
    .INIT_64(320'h0000420390a111006f000000018000e0304ff1802000453300a60d8a328800a942401f613dc600e0),
    .INIT_65(320'hd910422d80620845911442c880418cbf38c06e1460e0c04c148580c07044e7186814003009804297),
    .INIT_66(320'ha520ca127cc229060017441070103844400872202031083190200110110401d045800842d04c400c),
    .INIT_67(320'h6139440f1040310a708ca708c8680886008e5184e5184c4900c410001104258984501c05097a738c),
    .INIT_68(320'h613944031058310a7c8ca708c8600886008e51e4e5184c4103c41003b29c2329c02e180221861794),
    .INIT_69(320'h84e7080060000630000000063193001830038c7ce738f7f00c7f06c2329f23e9c1a2180227861397),
    .INIT_6A(320'ha228461373db31c190185de6ce71e32101324c80461647d38700000000031800000c0084e7084210),
    .INIT_6B(320'he728060203272806020027e8060208c439703010451971b01003c1484c7002288c4d6ca207042167),
    .INIT_6C(320'h1801318f9c7d0fba1e679dff059307fa203981ef442b48311ca730002200040139a2e882e6422d10),
    .INIT_6D(320'h2179c210e421084210842107000068a4c73b8e9304c071c0e05d39c62c7405217dd308a1e0819e08),
    .INIT_6E(320'h2139c2108421084210842939d21085210a4210872139c2108421084210842139c210a42148429084),
    .INIT_6F(320'hce39f21084214a4210842139c2108421084210852939c21484210a5214842939c290852108439084),
    .INIT_70(320'h212842108721280000000829184211842a421085212a000400002d4a5294ad6908c21084a98c6319),
    .INIT_71(320'h0d41484188822140c488052984121025084402e0a4298a611440f8801d94a439c600880428421084),
    .INIT_72(320'h800000229c0500820200dc280a521483010ba000c228085180202040121ce3004403e80424000214),
    .INIT_73(320'h842100424240802853c8c010300183c400a10244101024400818098861105529020174210881c010),
    .INIT_74(320'h000600000000c00000400000000000180040006000000940108401084e10842109c0008401084e10),
    .INIT_75(320'h080000002000000000600000000003000000080000003000001000000c0000003000000080000000),
    .INIT_76(320'h1806000c030000000000000400040000000000000000000001000000000000000080000002000000),
    .INIT_77(320'h0000000000000000000000c0100003000001800000c0000040080001004000002000001000010000),
    .INIT_78(320'h00000188020080010000000000000100000000000000000c0000003100401000200c000080000800),
    .INIT_79(320'h000400000000000100000000000c0200002100401000200000004000004200802000400000008000),
    .INIT_7A(320'h00000000021004010002000000000000000000000000000000108020080010000000000804200802),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000002100401000200000000200000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000210040100020000000000),
    .INIT_7D(320'h00000000000006200802000600000018000000000800000000000000040000400108020080010000),
    .INIT_7E(320'h00062008020006000062008020006000000000000000000000080200000000020000031004010003),
    .INIT_7F(320'h00062008020006000000000000000018802008001800000000180000000310040100030000000000),
    .RAM_MODE("TDP")
  ) \rom.0.6  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1476_, _2781_[1], _1971_[1], _1965_[1], _2733_[0], _2741_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1520_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h6081014ba295810e8a528409014a106c992043a0e824294050e82528744695846908d214a1094202),
    .INIT_01(320'h15a52801a4e48049409694a0025a52801a42098210b920125025a006908260a029741d0745281082),
    .INIT_02(320'h841ac1304c1304c13050a48841304080a4d9741264ad2e8a50040842098210b920125020ad294004),
    .INIT_03(320'h84092e88501420480ba29745287452840842104c1405d0485480a508349014a106d2029420d24052),
    .INIT_04(320'h142049744280a1024ba2140508125d10a0284092e8850142049744280a1024ba2140508125d10a02),
    .INIT_05(320'h84210b4a500349c900928120214a1020ac00421085a52801a42001600210810841304080892e8850),
    .INIT_06(320'h300108421694a006939201250240429420494ba2300108421694a006939201250240429420415800),
    .INIT_07(320'h14a102104c1020220ac004210e48049409010a5081006042c0042106939201250240429420494ba2),
    .INIT_08(320'h812d294004b4a500348413042202149104c1405d14a52930509421d11a5611a4234090b485694a5d),
    .INIT_09(320'h910822108260850e02049439201250a4a0da4a5294a50641a4a5810b020d252922104c1085c90092),
    .INIT_0A(320'h9409680012870128125025a1005812834922401024a4694a5215a429085690a42208506c99204a54),
    .INIT_0B(320'h118128421c04a0494080b420604a0d2368495052210841305004042149b264a568581284a5d04052),
    .INIT_0C(320'h80a10210826084414a028105280a0414a0281202810841304080a5c95a52e82028364c802928125d),
    .INIT_0D(320'hb485210ad21484410a14b420084a4421044210842108413042812c0942502581284a04b025094096),
    .INIT_0E(320'h83204340c0900126c2c08320d21200812008125234a5290ad21484215a429084414a1024a4694a42),
    .INIT_0F(320'h810942104c1401004010040421745010210a41b480a5d040529420c843901420494086808126c2c0),
    .INIT_10(320'h143926c99214ba06021060210602106021060210602106021060210a4ba28419294ba2841b497450),
    .INIT_11(320'h6924483614803a0932529741214a5c90092812d280a5d1420d248906b04c1304c1304c1304c1304c),
    .INIT_12(320'h2104c1304c14050e824d8724024a14b4006102506925d0499294ba090a52e48049409694052e8a10),
    .INIT_13(320'h8745214852843a294a10e8a5087452843a29421d14a1d14a50e8a528108260a02e82c42098211010),
    .INIT_14(320'he8a429745297452e8a5d14ba297452e8a5d14ba29421d14a10e8a50874529421d14ac2843a290a50),
    .INIT_15(320'h83210e8a92e83a0e88841305014ba097412e825d04ba095204143a29421d04ba29585d1485290a10),
    .INIT_16(320'h60a02974528108260a029365d11a5611a42348528405d07412e825d04ba0974129741d04a1064190),
    .INIT_17(320'hb4a1625990b52029745285a42b0a16b42d215850b4a1690ad28589014a10258561420c8419081082),
    .INIT_18(320'h04ba2940842098280a9014a1024042b42d295850b020da40528409010ad0b4a56142c08349005a42),
    .INIT_19(320'he8a5080a10e82508744695846908d08108260a0294ba2940841305010b92b405d14a0225a5695a52),
    .INIT_1A(320'he8a5294a1d14a52943a294a0da13a097452843a294a10e825d07412e8a5d04ba297452843a097452),
    .INIT_1B(320'h2098280a4d932560321d04ba08744695846908d0e48149409605a029745d04ba294a528745294a50),
    .INIT_1C(320'h14a10e8252e8a5d14a10e8252e8a508741297452843a094ba29421d04a5d14a10e8252e83a294204),
    .INIT_1D(320'h04a5297452843a094a52e8a508741294a5d14a10e8252e8a5d14a10e8252e8a5d14a10e8252e8a5d),
    .INIT_1E(320'h10a5081040b00108409010a50810560021084a528124413042240429420405800842149104c1405d),
    .INIT_1F(320'h14a50e8892e8a502104c1405d058841304220204209826098280ba094a50e825294a042104c10890),
    .INIT_20(320'h14a10e8a52843a2958508745214a10e8a4290a50874529421d14a10e8a5087452843a2943a294a1d),
    .INIT_21(320'h94ba297452e8a5d14ba297452e8a5d14ba297452e8a5d14ba297452e8a5d14ba297452843a29421d),
    .INIT_22(320'h34ac2348468409034ac2e8a50e825d04ba097412e825d14a10e825d14ac2e8a42948508745214ba2),
    .INIT_23(320'h04ba097412e825d04a5d0741284192040842108413050148901745287456e8ad2b0ad215a90243a2),
    .INIT_24(320'hb1a10042008348484852b5ad234856840108020c840102405d14a0d9744695846908d214a101741d),
    .INIT_25(320'h14a10e8192043a234ac2348468408414a04852029420cb324264850040900408484852b5ad234856),
    .INIT_26(320'he8242843a090a1690ad2843a0974042098280a5d14a04209828020080a4d9744695846908d081202),
    .INIT_27(320'h8405285a508021094a160021087412240429421d04a1680a10e8242843a094ba090a10e8242843a0),
    .INIT_28(320'h80a5d102c0812d011a02b4a0297440b0214910522108260a0297412e88d2b08d211a4294a1694200),
    .INIT_29(320'h210842129220a442098280ba297452e8a5d14ba297452e8a4420982112441304080896808d015a52),
    .INIT_2A(320'he8a5d14ba297452e8a5d1489295a0214a52b0a0d24a568085614192012c0b400497444974449744d),
    .INIT_2B(320'he8a5d14a16e8a5d14ba2942dd14ba297452858869364cb4056143a29349491084130501438081250),
    .INIT_2C(320'h14052974528108260a021725680ba294044b4ad2b4a4097452810841305017452e0204943a297452),
    .INIT_2D(320'h8741297452e8a508741297452843a094ba29421d04a5d14a10e8252e8a50874129741d14a102104c),
    .INIT_2E(320'h94ba29421d04a5297452843a094a52e8a508741297452e8a508741297452e8a508741297452e8a50),
    .INIT_2F(320'h8408205800842048085284082b00108425294092209821120214a10202c004210a488260a02e8252),
    .INIT_30(320'h1125d14a042108260a02e82c420982110102104c1304c1405d04a528741294a50210826084480852),
    .INIT_31(320'h14a5087452b0a10e8a429421d1485214a10e8a52843a29421d14a10e8a508745287452943a294a1d),
    .INIT_32(320'he825d04ba097412e8a4297452843a097452b0ba290a521421d14852e8a52e8a5087452843a29421d),
    .INIT_33(320'h14052e8a502104c14052e8ad2b0ad215ba02104c140101488484852e8a50e8ad2b0ad215ba097412),
    .INIT_34(320'h832526484c90a00840102121214ba2943a0958c424242974528744695846908d024ba0210842104c),
    .INIT_35(320'h802100408484ad6308d214ad6308d2b58c23401080210041a42424295ac611a56b18468021004200),
    .INIT_36(320'h95a5204ba294084209828020080a5c900928744695846908d0b020d274569585690ad21108424010),
    .INIT_37(320'he8252e8a508741297452843a094ba0e8a508108260a0294ba2940841305010b92b405d14a0225a56),
    .INIT_38(320'h94ba297452843a094ba297452843a094ba297452843a094ba297452843a094ba29421d04a5d14a10),
    .INIT_39(320'h9104c1089010a50810160021085244130501741294a5d14a10e825294ba29421d04a5297452843a0),
    .INIT_3A(320'h2108260a02e8252943a094a5281084130422404294204102c0042102404294204158008421294a04),
    .INIT_3B(320'h943a294a1d14a042098280ba234ac23484614a0085204942928745210250e8a5294050e8a5294050),
    .INIT_3C(320'h9409680252e8a50693a087452943a2940842104c14050e8a5025a0294ba29409680a52e8a5024ba2),
    .INIT_3D(320'h2108420880912c413084130106c98660192b3046e4812670422304ce48422418260a02e8a50e4004),
    .INIT_3E(320'h9108421084210841304080204833a420a42b4acc919922125624ba4210842085210a442104c143a4),
    .INIT_3F(320'h240842108421084210826080280200802100439c65042119829485d908429764290a521498290852),
    .INIT_40(320'hb08c260992931a2689a21379280990b499293252148429084290852b364ce0a0c941926004293240),
    .INIT_41(320'h1324de4b8d3198260a5295a5264992948521084c6498c631a26498d908cd1484c60a12634461184d),
    .INIT_42(320'h80202e7040859a2688c6e099c141b29745264a52b30506c89294190b4a5664a526ca4d13442649a2),
    .INIT_43(320'h94842134426884c9724093652036dd14a4c9304c91a5211ad6b325004a4c9324c100500401004010),
    .INIT_44(320'h1084c1725c90a526884d1325c9024d9480d949a21439c141b2e4a4c936521365294996940129324c),
    .INIT_45(320'he085069a463324cb584ce7050608c6e4810e7084141bc93642b199264992134426898c1084260982),
    .INIT_46(320'hb4acc919922125624bb22104290852210826f2dce08506f38085a526f382141a28098213052e49bc),
    .INIT_47(320'h97444209828779d20982040102199d2105215a5624ac497482148521108413050040102419d20a42),
    .INIT_48(320'h30b9614ad23184614852b18c293182b7452e884c130842104c1400687452ec8442104c10050e8a4c),
    .INIT_49(320'h1744cb0ac214ac290992609969488421084b584221a421198201a06e98843585630a4d1304080050),
    .INIT_4A(320'h040d66344c348c294842b5ac6b0a4c3585d132cc15996b18c61304cb58d6b4a46b1ac21744c11ac2),
    .INIT_4B(320'h948843488421046348961488269b9c6f38d059a2171a637242b4a4c959b268986634c66305004010),
    .INIT_4C(320'h318423185d1325231842e898294b9c69b8c682dc331a6332cc1020080200140d661ad2b324c34a46),
    .INIT_4D(320'h2125634896148826885c69a421344261ac6b5ad635a5c9184c6c8d2149a26d982932d210add91a46),
    .INIT_4E(320'h64a463085d13052934cc6f19c682dc331a6332cc1020080200140d6658d2b324cb48469488434884),
    .INIT_4F(320'h10982b7642908c297646903a490a4614bb23485d90a4230a5d91a42e9a42148d690ac6b585630ba2),
    .INIT_50(320'h2184694add10a52e8a42210842124214884b58841188269ad6b0a42171a6e88521344d35992948dd),
    .INIT_51(320'h00a0217452213b26319290844210842108260a16802008020000a50e8a56b7452b4bb2308d2b4a1d),
    .INIT_52(320'h3498d318c6b184213484e3246e8a5d134dd11096630d268a4427452631cc609a22118c1024080210),
    .INIT_53(320'h10856b58c691a46358d63485231842948423185635acc9305211ba297442698c6b5a5d172442598c),
    .INIT_54(320'h308c080ad634982b4ba2b199211084131a42344214b8210b9237452e89a6b58c615a4d3185213386),
    .INIT_55(320'h93252609b2971b2618c2b1ad6930461184085ac693056974442098c13652e364c3185635ad260a06),
    .INIT_56(320'h35a52b5986130d6930d234acc1498c10a4214992931a693050e9ad26184430846609869304c10a52),
    .INIT_57(320'h109a2618c6b1a421485610856b0842b584215a52949863098610ac610842b58c294a46b184211856),
    .INIT_58(320'h6419090a46b1ac0b1056690962420c94a1c80842b08c6302cc60992902cd948cc1318293050043a4),
    .INIT_59(320'h031c42184660046601c27700c309d2942cc31810b199c1018404a4611b8061a02b39a494a0485a0c),
    .INIT_5A(320'h912d2959ce60850e904234992670168598e9798283a5ee905215992b1056202c4b12c4b12cd2599c),
    .INIT_5B(320'heca42340dd21042337a275a56734d2e32169325d130408020083246908d677884210841364c731cc),
    .INIT_5C(320'h1c0d68ca74b59b2b34423401d9484685b92808c4b0b92808c4b088694a4c1481620add108d2b3250),
    .INIT_5D(320'hf7bdef7bdef7bdefffdef7bdef7bdef7bdefffdef7bdef7bdef7bdefffdef7bdef7bdef7bde0782b),
    .INIT_5E(320'hf7bdef7bdef7bdefffdef7bdef7bdef7bdefffdef7bdef7bdef7bdefffdef7bdef7bdef7bdefffde),
    .INIT_5F(320'h294a55000000000500000000057bdef7bde518c6318c655ad6b5ad6fffdef7bdef7bdef7bdefffde),
    .INIT_60(320'h6318d711ca635cd721ed6b5406b88e4812e694ac03529500000000050000000005000000000514a5),
    .INIT_61(320'h6b1cc7118d431cd6b1cc639aa235a42388d735446918c731ac700ee6380d638ae635ae23944611c4),
    .INIT_62(320'h5192d7394e231ac6a809734c52b00e719ad739ca00000061ef7bcc353c3c8208d6908e2118d431cd),
    .INIT_63(320'h2214848000635cc6288d7218a5012c739ce700ce7380a718c52b00d5910a42408021ac6110d6308e),
    .INIT_64(320'h210810916c205cc031800000000000500a6295806ac8852120221092288a211083280a618a5601ab),
    .INIT_65(320'h435cc6a9c46398d531cc731aa02986314ac6a1cc711ca080046908b029cc2958f63084691ad030ec),
    .INIT_66(320'h631ce235cd6b98e500c43b1cd231a83b484539847b58e6b98c6908a235c8231c8090c77390c6b88e),
    .INIT_67(320'h33ade0a639022189ec6b9684aaf4ada708cfdde7f59c6cc521c4100025ed6b18d7200a7318c614ac),
    .INIT_68(320'hbfcef860088e42912a5a1ae7b2329c2b6bd71bd679ff7403104873158f7350b52697b5613943beff),
    .INIT_69(320'h0000000000000000000000000331a4235004b9ed694ac735ce735ced4942dcd63e5184ed5a5b78ce),
    .INIT_6A(320'h6390c5314891801025cd721cc295806bdce6b9af7395194e96b00210842108421084200000000000),
    .INIT_6B(320'h4ad447110042d447110042d44711014a96a238885318d238880388c6a8880398a4a02e638887054c),
    .INIT_6C(320'hb01b80018d7118a221895112a0b1ac69d00711cc3a084731ce4b1a46b9c42200e639074058d628e8),
    .INIT_6D(320'hf7bfff7bdef7bdef7bdef7b57400013b00a680ee22809739af734a56380721dcc6b9ae403c158e06),
    .INIT_6E(320'hf7bfff7bdef7bdef7bdef7bfff7bdef7bdef7bdef7bfff7bdef7bdef7bdef7bfff7bdef7bdef7bde),
    .INIT_6F(320'hb5bfff7bdef7bdef7bdef7bfff7bdef7bdef7bdef7bfff7bdef7bdef7bdef7bfff7bdef7bdef7bde),
    .INIT_70(320'h0014000000001400000000145294a5295400000000140000000015ef7bdef7946318c631956b5ad6),
    .INIT_71(320'h7908e525c86a9ac239aa0118d735cc631a6700e43b98d735c8711ce0258c630a5601a12294000000),
    .INIT_72(320'h868000398e0108743d4d435c42318c7280a6848d43984531004b9cd7b0c52b00d711ce6bf000014d),
    .INIT_73(320'haef7bd6f78080c6731ae611c902d046a48e4818d211c90b88e4818a620ac739cc610246a585034ba),
    .INIT_74(320'h00000000000000000000000000000000000067a000000ea5c949e294a5293252949975def3bbef7b),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \rom.0.7  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1477_, _1977_[1], _1975_[1], _2747_[1], _1973_[1], _2776_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1521_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h0048029c0529ce7014a739ca7b9ce701ec739c05014a639ce7014a73c0b52d4d631ee7420e731ce7),
    .INIT_01(320'h39ee739c0cf1cee39c87b9ce721ee739c0e30401003c73b8e719ce7038c100405380a0280a7399c1),
    .INIT_02(320'h39c023a0e43b0ec388e729cce08024014e0380a565ee7014e721ccc70401003473b0e701cf739ce4),
    .INIT_03(320'h39c078148739ce039e05380a7380a739c866382008000294043dce738087b9ce700cf739ce019ee7),
    .INIT_04(320'h39ce0380a439ce701c0521ce7380f0290e739c078148739ce03c0a439ce701e0521ce7380f0290e7),
    .INIT_05(320'h39ce63dce73809c39cc73c8f7b9ee705cf739ce731ee739c0601ce7b9ce73998e080240000701487),
    .INIT_06(320'h25ce739cc7b9ce7002c7388e791ef73dce0b9c0525ce739cc7b9ce700b87390e791ef73dce0b9ee7),
    .INIT_07(320'h294e7318200900001cf739ce791cee39e47bdcf7380e7398f739ce703ac7380e791ef73dce0b9c05),
    .INIT_08(320'h390f739ce43dce7381c60802039ce53982008000296f73d0e731ce02d4b5358c7b9dd73dcf735ce0),
    .INIT_09(320'h331c4110c1004a761cec39f473a8e77dce07dee7bdee7a1c0a79ce739ce063c67218200801e39dc7),
    .INIT_0A(320'h39c0731ce7388e7398e701ce639ce7380c701ce711ce1bdce7b9ef618f08c59ce218c601cc6310cb),
    .INIT_0B(320'h290e7398e239cec39c07398e739ce0601e338ce721886080242002509c0735ee739ce7398f0294d7),
    .INIT_0C(320'h39ce7710c100400b9cf7382e73dce0b9cf7380f73888608024014f6bdce7814a6380e639de7380e0),
    .INIT_0D(320'h1ceca579deb2d62318c5318c6310c22188e008864298e080253b8e7b9ce771cf739cee39ee739dc7),
    .INIT_0E(320'h3b0e0398e731ce701ce73b0e0300e7380e73b0e70dee73dcf7b3de6c23164a4ce318c6018c1b58d3),
    .INIT_0F(320'h3f987338200ad6a5252420020080a531ce701c0039cf0294d739cec39d0739ce639c0731ce701ce7),
    .INIT_10(320'h39e4701cc739e0511ce751ce711ce751ce711ce751ce711ce751ce739c0539dd739c0539c07380a7),
    .INIT_11(320'h008ec380ec39e052a2f73c0a5318f239c87390e739cf029ce021d87008e8398e03b8e8398ee3b8e8),
    .INIT_12(320'h2182000000080a7014a03d0e701cec398e739ce7000f029517b9e05298c791ce239c8739ce7814e7),
    .INIT_13(320'h3c0a5318e739e0529ce7814e73c0a739e0539cf029cf0294e7814a7399c100400816a670401000e7),
    .INIT_14(320'h014a6380a53c0a5814b0296052c0a5814b02960529cf0294e7814a73c0a539cf0296e739e05298e7),
    .INIT_15(320'h3e0e7815e701405814c60802029c05280a5014a029405284e139e0529ce0294052dce0294c731ce7),
    .INIT_16(320'h004053c0a7399c100405380f02d4b5358c7b9d08b9ce0280a5014a029405280a5380a0296e741cc7),
    .INIT_17(320'hb98e741d87384f73c0a5b9ee7b98e735cf73dcc739ae7b9ee639c27b9ce701ee739ce439e07399c1),
    .INIT_18(320'h39a0539c863040100027b9ce781ef73dcf735cc73dce009ee739e07bdcf73dcd731cf738207b9ee7),
    .INIT_19(320'h814b739ce7014b73c0b52d4d631ef7398c10040539e0539cce0802000217b9cf029ce071ee7b9ee7),
    .INIT_1A(320'h814b7bdcf0296f7b9e052dce06ba05280a539c0529ce7814a02c0a5814b0296052c0a739e052c0a5),
    .INIT_1B(320'h70401014e03d8e73a8e0294052c0b52d4d631ee7e1ced39dc73dcf73c0b0296052def73c0a5bdee7),
    .INIT_1C(320'h29ce7014a7814f029ce7014a7814e7380a53c0a739c0529e0539ce0294f029ce7014a78160539ce6),
    .INIT_1D(320'h296f73c0a739c052dee7814e7380a5bdcf029ce7014a7814e029ce7014a7814f029ce7014a7814f0),
    .INIT_1E(320'hbdcf7382f73dce739e47bdcf7382e7b9ce73dad7bd4e60802091ef73dce039ee739ce53982008000),
    .INIT_1F(320'h294e7814c7014e733820080102d4ce0802001ce43040000001002052dee7814b7bdce43382008247),
    .INIT_20(320'h294e7014a739c052dce73c0a531ce7814a631ce73c0a539ce029ce7014e7380a739c0539c0529ce0),
    .INIT_21(320'h29e052c0a5814b0296052c0a5814b0296052c0a5814b0296052c0a5814b029605280a539c0529ce0),
    .INIT_22(320'ha96a6b18f7b9c4739ee7014e7014a029405280a5014a0294e7014a0294e7014a6398e73c0a531e05),
    .INIT_23(320'h29405280a5014a0294e0280a5b9f0739cce008860802029cc7380a73c0b7816e5b9ae63dd27c1e05),
    .INIT_24(320'h318c6318e7381cc31ce639aa532526318c639cee39ce741ce029ce03c0b52d4d631ee7422e7380a0),
    .INIT_25(320'hb9ee701407b9c05a96a6b18f739dcc398f83a4f739ce4be0c6618c739cc739dcc31ce639aa531086),
    .INIT_26(320'h014a6b9c05298e7b9ee6b9c05280a670401014e029ce6704014a484014e0380b52d4d631ef73e0f7),
    .INIT_27(320'h39cd739cf739ce735ce7b9ce7380a5c1ef73dce0294e739ee7014a6b9c0529c0529ae7014a6b9c05),
    .INIT_28(320'h3dce0290e7b80e6b9ef7bdcf7380a439ee43d4e7331c100405380a5016a5a9ac63dce845ce73dce7),
    .INIT_29(320'h25d8e00887a9ce67040100005280a5014a029405280a5014a670401054e6080240000735cf7bdcf7),
    .INIT_2A(320'h014a029405280a5014a0296f7bdef7b9ef7b9ce0bdee7bdef739f073b0e739cee380a0380a2380a0),
    .INIT_2B(320'h014a0294e7014a02940529ce029405280a539c47380e6b9cf739c05281c3390c6080202dd07390e7),
    .INIT_2C(320'h080a73c0a7399c100400042f739e0539c0e3dcf73dce7340a7390c608020000a501cee39c05280a5),
    .INIT_2D(320'h380a5380a7014e7380a5380a739c0529c0539ce0294e029ce7014a7014e7380a53c0a029ce733820),
    .INIT_2E(320'hb9c0539ce0296f7380a739c052dee7014e7380a5380a7014e7380a5380a7014e7380a5380a7014e7),
    .INIT_2F(320'hb9c17b9ee739cf03dee7b9c173dce739ed6bdea730401040f7b9ee701cf739ce729cc100400014b7),
    .INIT_30(320'h298f029ce6531c100400816a670401000e7218200000008010296f73c0a5bdee7219c1004103dee7),
    .INIT_31(320'h294e73c0a5b9ce7014a639ce0294c639ce7814a739e0539cf029ce7814e73c0a73c0a539e0529cf0),
    .INIT_32(320'h014a029405280a5014a63c0a539c052c0a5b9e05298e639ce0294c7014a7814a73c0a539e0529cf0),
    .INIT_33(320'h080a7814e733820080a7016e5b9ae63dc05338200908029dcc39087814e7016e5b9ae63dc05280a5),
    .INIT_34(320'h3a0e6c14a4294e7398c7100e421e0539c0529cce61d293c0a7380b52d4d631ee721c057380221820),
    .INIT_35(320'h39ce529d4831cc7c20e5298e6c20c5316632a105318c739c0a418e731cd8418a62cc65420a6318e7),
    .INIT_36(320'hb9ee739a0539c86304014a484014fa3dee7bc0b52d4d631ee739ee0bc0b72dcd731ee840806218c6),
    .INIT_37(320'h014a7814e7380a53c0a739c0529e05814e7399c10040539e0539cce0802000217b9cf029ce071ee7),
    .INIT_38(320'h29e05380a739c0529e05380a739c0529e05380a739c0529e05380a739c0529c0539ce0294e029ce7),
    .INIT_39(320'h3982008387bdcf7380e7b9ce7394e608020000a5bdcf029ce7014b7b9e0539ce0296f73c0a739c05),
    .INIT_3A(320'h218c100400814b7b9e052def7390ce08020e1ef73dce0bdcf739ce7e1ef73dce0b9ee739cf6b5ef5),
    .INIT_3B(320'h39c0529ce029ce63040100205a96a6b18f7420c73b8efb9df7380a5b9ce7014b7b9ce7014b7b9ce7),
    .INIT_3C(320'h39da739cc7014e703a05280a539c0539c4431820080a7014e771ce7b9c0539dc739ee7014e771c05),
    .INIT_3D(320'h731067188528aea080083a0e781c05b1cc7280a5e1ce70686602860b146600dc300400014e711cee),
    .INIT_3E(320'hb8886510c863802080292100039800614a621cf439d87510e719e06201c6114c5490801102008006),
    .INIT_3F(320'h11dc0110ca6380221901005256316b529242025433c89a12ca4ad90314d42c0a53199a5d0cb22549),
    .INIT_40(320'h6dcf765d973a204812042034b490073dc973a0cf7b9c3420a62914db40a8024be5a70b61589212eb),
    .INIT_41(320'h212f001c80526441512c2668491ec6b9ceda529a01c8c61a04e5f50211505108ae1cf2e408ab9ef0),
    .INIT_42(320'h21009a008529e048292a311c029604640a5216e9cd9a98258461c0739af641ae7834902408425e04),
    .INIT_43(320'hb9a94a42b5856a8b9985bc2ac280903188e21a9ad1f57214a5bf1852d086b8ae00a4ad6b18b5a949),
    .INIT_44(320'hef7a0bd88ad5357856b0a9ae6616f02b0b049a05495c029606018fc3c1262409ad5cc7614b421ae2),
    .INIT_45(320'h015250288a4f1243b538500a57112471ce71008629608b80e46930d65e97241a401386bf7bdc1384),
    .INIT_46(320'h21cf439d87510e719e09718a62a48442981810e8024a58600529ce984809296092949d2d0b775e14),
    .INIT_47(320'h3c08620401041d03040149080010d0628a531ce721ce33c0c53152420044080294908001cd0614a6),
    .INIT_48(320'h25f46a1ed621ee6b5885b5ce73b187380a4024a0208022182009085000a50108221820090a0814b8),
    .INIT_49(320'h280bea6b34b9094524ca621862a0443298e2dd25458e70a00121405810c4294252def020029210a0),
    .INIT_4A(320'h200a5c00bc29c94a52e4252e7b9ce2250a02f8ec29347bdee7390e232b474df2a31e87280be39324),
    .INIT_4B(320'h3988ea6402331292d1073d1418574c840d02de152c2052f0e4252fab920781549d40a5c002a52524),
    .INIT_4C(320'h29b2aca8a02faf756d45017cabdd4c81118812fc272042e2e00ad4a4a48428087e1ac73d0c6ce55b),
    .INIT_4D(320'h010842e4473e5c1854b281ef7bc085914f7358b6ad4e4298c6858e7bd60a81ec63c0e63d8e0294c6),
    .INIT_4E(320'hf5eeaca8a02f957bc09681ac4812fc272042e2e00ad4a4a48428087e1ac73d8c6a697939986a690a),
    .INIT_4F(320'hc978a380a5358b5a80a531806294c6b5405298c0294c656aa0294c6024a531949d193621d5451405),
    .INIT_50(320'h310b4adc80290bc06d4950048638a552486dd1ca63181810944d73ad6205064a5d415021f474a4a0),
    .INIT_51(320'h21409240a51020557b4952880429c221981004856316b52929214a0014a4200bb21414216975f0a0),
    .INIT_52(320'hb9f402ee95b94a63c040568e7014802c2802881744ae7814a0140a565014e2604100c00a4ab52924),
    .INIT_53(320'h2d0e6ad8d6b12c4b1c8645ed62aebbad8882ecd6adcca3a0c6394052016586494b9ce02b8e205d10),
    .INIT_54(320'h2d4a401ce7a1dc739c05212c4218440aa02040e559e4629d87380a4016153de9629cf0492f7ccb4b),
    .INIT_55(320'h290a6016173ea07b1e8739ee738025a94e401cf43a8e738086205402c2e7b40f63d0e73dce700485),
    .INIT_56(320'h39cf6b1815382a73a8a7a9caa29c02298b7b9e873021538020054e7014e6a84e8017453f0e429af7),
    .INIT_57(320'h38607014f5396e5b1ed7bdee6bdef735ef7bded6b580539485b5ae6b96f735cc6b5ac7b98d7bdcf7),
    .INIT_58(320'h21cc7298c7a9ac53a0f780008521ccb9cf43b90529915b0ce095f1731ed0bd4a4b8285380252820e),
    .INIT_59(320'h3020601ce731cf7d1e18338c63d8d7398a0a94a739c1c29c082dce739dc7318f731e04b9ce039ce0),
    .INIT_5A(320'hb80e7b1e07004a0018a1a96c7078e639c1039c01040e7018a5095473a8f741ee4398e83a8f005c1e),
    .INIT_5B(320'h056a5a9680218a1ac00585cf73c287028e7b88b02802a4a4840489a4a68421c864298e0c0a080006),
    .INIT_5C(320'h00c0418c6319205a8025a8080ad4b52dd9739ee4b9d9739ee4b9d17bdcf4b9cf701ee029aa5acae7),
    .INIT_5D(320'h294a5294a5294a5084a5294a5294a5294a5084a5294a5294a5294a5084a5294a5294a5294a500402),
    .INIT_5E(320'h294a5294a5294a5084a5294a5294a5294a5084a5294a5294a5294a5084a5294a5294a5294a5084a5),
    .INIT_5F(320'h0000008000000000842108421080000000008000000000800000000084a5294a5294a5294a5084a5),
    .INIT_60(320'h992602dd34224144e0a1748a0d2529281c07366f0040108000000000800000000084210842108000),
    .INIT_61(320'ha326441a4ea8105a32646bdd229c17294217ba45294bf9035f90009fc8007200090005ba684a3124),
    .INIT_62(320'ha006e28288349897140e81e099bc019006e0c8b400000014842124e51126294a705ca50ca4ea8105),
    .INIT_63(320'h811eb780102b0a0d0494a10ef281c0086d428313a140103a049bc0e0408f5bc0103cee2a5e771529),
    .INIT_64(320'h4a52a2a6cf27489018c000000000000807984de0702047ade0c0093c030009816bb40184693781c0),
    .INIT_65(320'h4d006714a5a00ce2cc03295c5016159366f030b34193449433acca50061924df52e486711af00000),
    .INIT_66(320'h748b424c05a2705a0318000139500c414c82801500188c9860999050500604c0600300094b43d468),
    .INIT_67(320'hd6b5a4a52942108bdef7b5ad6294a5210849ce7394a520842100000038a1716744e001849ce9166f),
    .INIT_68(320'h5ad6bc6318ce739318c639ce7a5294ad6b51084218c63842108c631ffffff7bde6b5ad6318cdef7b),
    .INIT_69(320'h0620800018862080201882000c1002401807428e9366f049a5049a5739ce7bdefe739cef7bd5294a),
    .INIT_6A(320'h73dce29de20902103a144e25694de070428701b04b52318c63200188620802018820000621882008),
    .INIT_6B(320'h914290b440f90290b440f90290b4404fe81485a2a00a0305a201603002a2015d5288059d262a80b4),
    .INIT_6C(320'h20715000ac2b0ef24984292a905093914404d13200aac2bc3a0029029534688054824e101ee75002),
    .INIT_6D(320'h29421294a5294a5294a5296d59800028405080a1b140e039b07a6b37d4059152448289c002010060),
    .INIT_6E(320'h29421294a5294a5294a529421294a5294a5294a529421294a5294a5294a529421294a5294a5294a5),
    .INIT_6F(320'h00021294a5294a5294a529421294a5294a5294a529421294a5294a5294a529421294a5294a5294a5),
    .INIT_70(320'h00020000000002108421084200000000020000000002108421084200000000020000000002000000),
    .INIT_71(320'h560a71cea0a16ba195d503255ab82e9cdd0a80b22a48905138a4d3503a0e91533781c02a42000000),
    .INIT_72(320'h9c00001432060a0200206540566a80a5005080a0655432baa0701cd84e099bc0ea4d3530fe0000a1),
    .INIT_73(320'h00000000000029a29dc148e5904565184b2c834f90e5903932c8041025408ce401114493a86025d3),
    .INIT_74(320'h0000000000000000000000000000000000001ce0000001904421084210841908420c400000000000),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \rom.0.8  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1478_, _2722_[1], _2729_[1], _1987_[1], _1982_[1], _1980_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1522_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:269.5-284.4" *)
  CC_BRAM_40K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd5),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h22129e03b8e7fa9ef01cea789ff3c9003e0f24090271ce27890279c4f90761e07060f8a73c9e793c),
    .INIT_01(320'h0639c4a409f0129e27b8e7129ee39c4a4094a088003c04a789e6129025282213c001204fb9c4a528),
    .INIT_02(320'hf241c0701a0701a0700a43129411094f00000120e7fa8f7389ea5294a088003c04a789e831ce253d),
    .INIT_03(320'hea428ee389e753d4a05c47b9c4f79cea5294a504424004801c4ff9e48389ff3c90713fe7920e27fc),
    .INIT_04(320'he75214771c4f3a90a3b8e279d4851dc713cea428ee389e75214771c4f3a90a3b8e279d4851dc713c),
    .INIT_05(320'hef53dc73894813e0253c4f13ae73c9e5f9a4f7a9ee39c4a409e693cd27bd4a5294110948028ee389),
    .INIT_06(320'he693dea7b8e7129027c04a789e275ce7920fa054e693dea7b8e7129027c04a789e275ce793cbf349),
    .INIT_07(320'he03c94a50442520e039a4f7a9f0129e2789d739e4f3544a79a4f7a9027c04a789e275ce7920fa054),
    .INIT_08(320'h4f71ce253dc73894812941100e2928625044241da73dc06c09e753e41d8781c183a53ec5387e7d02),
    .INIT_09(320'h804284a5282238ad2549e27c04a7894714047b9ef7388f20094795ec25204a1104a5044001e0253c),
    .INIT_0A(320'he0b940e83c1683c10781e5021f603c08020e07c10f108e7b94c4f9a05213a48140c282002e015100),
    .INIT_0B(320'ha613c5753a4f149e279aa25384f12048108c22904a529411094a41c20000e7fb4f603c1711f0879f),
    .INIT_0C(320'h4f3c94a5282201cdf13e4f37c4f93cdf13e4f13f4a529411094f01cf8788fa53c5001b5291c5011e),
    .INIT_0D(320'h9d240a627cd028185040858360d101085094a5294a5294111c4a769e7b894ed3cf7129da79ee253f),
    .INIT_0E(320'h0f038a0681c682007b010f0200f03e0f03e08788473dca627cd021444d8a04281a52c10d108a5a90),
    .INIT_0F(320'h4a1284a504425294a5294a40027b81c0ba1e041c0f11f0879fe783cf07c1e7821e07140e02007b01),
    .INIT_10(320'h02b8000300e23e9c2bc9c2bc9c2bc9c2bc9c2bc9c2bc9c2bc9c2bc9423dcea79ff23dcea40847b9d),
    .INIT_11(320'h024085015c4abe9073fe47d3c0011e0253c4f39c4f11de75204810a0701c0681c0681c0681c0681c),
    .INIT_12(320'h4a504010044278afa400578094f13ca2758c27890241f4839ff23e9e0008f0129e279ce2788ef3a9),
    .INIT_13(320'h4f3800001cea79c073a9e739d4f39cea79ce753de713de0389ef01c4a52822120fa4c94a08807529),
    .INIT_14(320'he70004738047800f001e003c007800f001e003dc0753ee03a9f701d4f380e753cc701cea79c0039d),
    .INIT_15(320'h4f3c9f810802409f812941109e00090012002400480090713c027dc0752048398e491ce6288473a9),
    .INIT_16(320'h2213c0779c4a5282213c0001d41d8781c183831cf25004812002400480090013c401204f3c9e2b9e),
    .INIT_17(320'h3f3c0e039e0713f4069cf621c3f3c0a7b10e1f9e073d8a70fcf0389ff3c9e03f80793cf279e4a528),
    .INIT_18(320'h4a3bce25294a08848389ff3c9e275cc7a90e1f9e07920e27fcf2789d731ea4387e781e48389f629c),
    .INIT_19(320'he639e4f3a90279e4f50761e07060fe4a5282213cf23bce2529411090039fea51de71204d39ce7398),
    .INIT_1A(320'hf039fff95e073fff2bc0e7d40427e907b80ea79c073a9fa4004fd20f001f483c00739cea7e907800),
    .INIT_1B(320'h4a0884f000063804f120480094f50761e07060e9f8148e293b4e15f4781f483c0e7ffe5781cfffca),
    .INIT_1C(320'he73a9027880f11ce73a902788e739d4813c4739cea409e239ce75204f11ce73a902788fa79ce7529),
    .INIT_1D(320'h4f3dc4739cea409e7b88e739d4813cf711ce73a9027880f11de73a9027880f11ce73a9027880f11c),
    .INIT_1E(320'hd739e4f36ae693dea789d739e4f2fcd27bd4db9e5218941100e275ce793c57349ef5286250442400),
    .INIT_1F(320'he0389f8128ef3894a5044241f4992941100ea5294a08020088483e9e7b89fa79ee79294a50440389),
    .INIT_20(320'he03a9e701cea798e039d4f380073a9e70000039d4f380e753ce73a9e739d4f39cea7bce27bc0713d),
    .INIT_21(320'h023c007800f001e003c007800f001e003c007800f001e003c007800f001e003c007b80ea7dc0753e),
    .INIT_22(320'h3b0f038307f27a9c7368ef3890240048009001200241ee03a90241cc73e8e73144239d4ef800237c),
    .INIT_23(320'h4800900120024004f1004813cf27e0f25294a52941109e03a94779c4f790ef0fc3f0e0e1f89e27a8),
    .INIT_24(320'h442a9aa7bd482b54d21c671b0c0290aa6a9ef53fea7a9ea51de71200750761e07060e0c73c940120),
    .INIT_25(320'he73c9027e0f27a83b0f038307f27bd0013c4f13fe793b8c01cb839dea7a9ea6b54d21c671b0c0290),
    .INIT_26(320'h02780f2409e03b8a70fcf2409001294a0884f01de71294a0884a5294f0000750761e07060fe4f13a),
    .INIT_27(320'hea79ff639e4f7a9e7fdcd27bd48120e275ce79204f3dc4f3c902780f2409e2009e03c902780f2409),
    .INIT_28(320'h57d1e07b0957289d8d5fc715f4781ec2548c220c4a5282213c00120ea0ec3c0e0c1e90e7fd8e793d),
    .INIT_29(320'h4a1294a518441894a088483c007800f001e003c007800f00094a0880218941109483944ec6afe39c),
    .INIT_2A(320'hf001e003c007800f001e0011ee6d1ae7bdcc012047b9b46b98027e04a709c2529478094780947800),
    .INIT_2B(320'hf001e073a0f001e003c0e741e003c00781ce83200001cda798027c0001288252941109e2b4952789),
    .INIT_2C(320'h4279e4739c4a52822120073fd4a39ce2409a739ce73094739c4a5294110907800d2549e27c007800),
    .INIT_2D(320'h4813c40788e739d4813c4739cea409e239ce75204f11ce73a902788e739d4813c47d3ce73a94a504),
    .INIT_2E(320'he239ce75204f3dc4739cea409e7b88e739d4813c40788e739d4813c40788e739d4813c40788e739d),
    .INIT_2F(320'hf279b57349ef53c4eb9cf2797e693dea6dcf290c4a0880713ae73c9e2b9a4f7a943128221200279e),
    .INIT_30(320'h0251ce71294a52822120fa4c94a088075294a504010044241f4f3dc4fd3cf73c94a5282201c4eb9c),
    .INIT_31(320'he039d4ef1c073a9e7000e753ce0000073a9df01cea77ce753be73a9df39d4f39c4f380e279c0713f),
    .INIT_32(320'h024004800900120df00047780ea40906f1c9237cc5108e753be0008df008ef01d4f780ea7bc0753b),
    .INIT_33(320'h42780e73894a50442780ef0fc3f0e0e1c094a50442529e03bd48388e7389ef0fc3f0e0e1c0900120),
    .INIT_34(320'h4ff104728fe53bd4f7a9ef520e239ce2409e143dea41c4739c4f50761e07060e94a0094a5294a504),
    .INIT_35(320'hef53dea6b54d0140e2000701c0c31465228835a9ad53dea415aa690e03818628ca45106b535aa7bd),
    .INIT_36(320'he73984a39ce25294a0884a5294f01f0291c5710761e07060fec254047387e1f87070ec425294d6a9),
    .INIT_37(320'h02788df39d4813c46f9cea409e23e9df39d4a5282213cf239ce2529411090039fea51ce71204d39c),
    .INIT_38(320'he201c4739cea409e201c4739cea409e201c4739cea409e201c4739cea409e239ce75204f11ce73a9),
    .INIT_39(320'h6250440389d739e4f15cd27bd4a189411090013cf711be73a90279ee237ce75204f3dc46f9cea409),
    .INIT_3A(320'h4a52822120fa79ee27e9e7b9e4a52941100e275ce793cdab9a4f7a9e275ce793cbf349ef536e7948),
    .INIT_3B(320'he277c0713be71294a088483883b0f038307c514a52128f251e4ef98da789de39ff2789de39ff2789),
    .INIT_3C(320'he27984a788df389027e94ef80e277ce25294a50442789df3894fd3ce237ce253f4f388df3894a37c),
    .INIT_3D(320'h4a5294a13d424e94138de71adff09cc7b884111cc73c824310c410483310c320822120df389da529),
    .INIT_3E(320'hba5294a5294a529411094a53c480094a1082701b000004a786403e94a5294a000831094a50442409),
    .INIT_3F(320'h4a9294a5294a5294a528221284a5294a5294a474fa008180ec44180a308b8020ca100605f80a4188),
    .INIT_40(320'hc630cc0f7f66fe3f8fe31819cf0f9de73ff63e800000000000000003ff8ac212c6390c43800873e9),
    .INIT_41(320'h1f07f601808208000d8021ce4c02e0fe1e01006e6018c9b3e3e0d9fc0c1fe607ea10a367c78c621f),
    .INIT_42(320'h4a5205601e4b3f0f821038158027e847d8ce006c3b085fa1040179de5387b83ecff31f1fc63e0fe3),
    .INIT_43(320'h180401fd48fa91c1f0851fd442811f2010c00078b2f83181800b88529c9c1f064425094a5294a529),
    .INIT_44(320'h522f8bb000b0f83fa91f5f07c2147f010bf003ec42558027e06001807c001fd16e0f8b214a72707c),
    .INIT_45(320'hc310904090230866210c56009c7008f712956129027fc5801004044e2f8b07e84001985a917630c4),
    .INIT_46(320'h2701b000004a786403f44a500041884a528f8a0ac2009fab1e4f10cfab08027e84810b0700be2fea),
    .INIT_47(320'h001094a088481004a0884a5290015f4a504403804f0c807d280020c42529411094a529e241f4a10c),
    .INIT_48(320'hde390172e266f13d500810300e73602000803188431294a5044252048088031094a50442409f8000),
    .INIT_49(320'h40180bed63b100a462787f1e0641294a52907d8c4fc08400884a12aff9294310e5395f011094a409),
    .INIT_4A(320'h4a5e0b811f98060310e0f9838200020110021c0c032dbf079806c000297f79180060804009080180),
    .INIT_4B(320'h011295b9294a50071d2042928faf9cff2ffe9feb463f307800f9cde233e0fe10a87d60b91094a529),
    .INIT_4C(320'h0011044100473f68600806380feb94f8e9cff4fc1d3eb04fe4425294a529027e0983fc07d9f5bd8b),
    .INIT_4D(320'h4a48053d2042928fad14fef9ac7d08f8c1a785f4b638f04002fa1fc533e0f8240e4b886308002c1b),
    .INIT_4E(320'he7f50401004701fd7c7cff21cff4fc1c3eb05fe4425294a529027e0b83fc07e9f3dd87031295b929),
    .INIT_4F(320'h411ec00008021ea60000024090500f5300000200040147a9800001002c10a020c241873820482004),
    .INIT_50(320'h48383511002230a03a904a5294a49c621295cd2902128f9c857a19280be80209077c1f183c063100),
    .INIT_51(320'h4812047c106b7f0c5198a41094a5294a528221244a5294a52948109022082019e250060607c40920),
    .INIT_52(320'hfc2805a84802000c7dad67c0402100a7d40a35bf663f4fa28d6fd14c2014833e0cb704425094a529),
    .INIT_53(320'h80b184dd17102a08fe90bf0405ed18f2810ba8081029f060004100840290fabe2470008400d6fd98),
    .INIT_54(320'h423094804002340e00000014042529423ed6fc0800300063e020108053eafa0404701f5ec1c13314),
    .INIT_55(320'h02808203ffe03fcd8008f005c0110846009488004681c001094a10407ffc07f9b0011e00b802212b),
    .INIT_56(320'h470144a088c115c07960fb01f0025c0601bb0140413e8e110902b80d2c09da0002218006c12073f6),
    .INIT_57(320'h423e02230b023e09fbdec67f8f633fc7b19faa95b2088c02089fbc8c033fa7a00a57f8f4018cff0a),
    .INIT_58(320'he579964280380fd07407fd4806b538ff1bc88008040073f404c6f9ba54fff3118f9380411094a7e9),
    .INIT_59(320'hc920dc6300c6707a64130c33004c3fa34040a33d0009804495d7f98c0311c02bb007f9ff32df4324),
    .INIT_5A(320'hdf79c4006122009fa5083a3e0262a0e809cf84884f3e10240c41f9c3f407ef4fd0741d0741fe9c90),
    .INIT_5B(320'hfbdc83843f4a5083fff0e7fcc0fc60e73a44291f011094a5294808700060085294a52947c041907c),
    .INIT_5C(320'h0000004010043ec3fd083a53f73107e879fce03d0839fce03d08321f7018d83a1e803f400ec3f3e1),
    .INIT_5D(320'h318c6318c6318c6002d6b5ad6b5ad6b5ad6000c6318c6318c6318c6000c6318c6318c6318c600000),
    .INIT_5E(320'h739ce739ce739ce000c6318c6318c6318c6002d6b5ad6b5ad6b5ad6001ce739ce739ce739ce000c6),
    .INIT_5F(320'h0000042108421084000000000421084210840000000004421084210002d6b5ad6b5ad6b5ad6001ce),
    .INIT_60(320'hd8c711ce6b1ee2358c635ee605ae6b58240cae6302c0242108421084210842108400000000040000),
    .INIT_61(320'h1847318b7b580731847318f6b08c2b0ec7b1ed619846a580225813352c09d8f295a6239cd631ac63),
    .INIT_62(320'h5815b1c5631ed63dac121cc3b98c0bd817b5ec6b00000000000000000000000230ac3b1ab7b58073),
    .INIT_63(320'h089421401f18c6008c735cd63182409ef43181735ec120652b98c0b0044a1080a048631aa6318d53),
    .INIT_64(320'h821100a06b5857304e600000000000900615cc60580225084010442104411692a088121e57318160),
    .INIT_65(320'h9af23dac72de47b5ad231cf6b0687198e6302f6318a6b042139cf39048735cc7a18d7b5ad6302529),
    .INIT_66(320'h1ac4b18d3b1ac63581720a52352f2b08d6bd823b8a56b1ad791ad7b02f2302d2300161d8e6b1cd4b),
    .INIT_67(320'h88262eb3eeca36a35c9514c1177d9d56d19b9aa498a20fbbacdab28048635cc6358c121cd6358e63),
    .INIT_68(320'ha92e6ca36aeb3ee14c1135c9556d1977d9d98a20b9aa4dab28fbbac254d704453675df4655ba92e6),
    .INIT_69(320'h290842002000c63194a4210805ce2b5a56090e635ae6302d4302d6304453254d74655b675df88262),
    .INIT_6A(320'h1ce631ac72420000487358d6b5cc605c66bdc56b1ab60802008002000c63194a4210800800318c65),
    .INIT_6B(320'h94a5bda94092a5bda84012a5bdab40d4952ded52925719ed6a00d7bca54200c73da81318c5a9816b),
    .INIT_6C(320'h01063000631ad639882ad0c4a02d631c94012a6b4a86b9ad718c5731ac4a50803da67a5027b1892a),
    .INIT_6D(320'h31800318c6318c6318c6318842000008c1bd803bdec120656b1ce731cc015856bdc46b1800000000),
    .INIT_6E(320'hb5800739ce739ce739ce73800318c6318c6318c631800b5ad6b5ad6b5ad6b5800318c6318c6318c6),
    .INIT_6F(320'h84000b5ad6b5ad6b5ad6b5800739ce739ce739ce73800318c6318c6318c631800b5ad6b5ad6b5ad6),
    .INIT_70(320'h42108421084210000000001000000000108421084210000000001084210842100000000011084210),
    .INIT_71(320'h00c3b948715ee615ef7302e6b9ee61d8d619802b0ad7b88d6398c730486358b73181600ad0842108),
    .INIT_72(320'h2940006c4b00c291c4415cd211c54952c1bd80295cc0ad8e609032b58e3b98c0b98c73294800037b),
    .INIT_73(320'h318c6318c6000219ac63de9430244158f2a18123509430466a1807300c1118d791ae335ce6300565),
    .INIT_74(320'h00000000000000000000000000000000000018d800000318c6318c6318c6318c6318c6318c6318c6),
    .INIT_75(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \rom.0.9  (
    .A_ADDR({ basesoc_basesoc_adr[12:0], 3'h0 }),
    .A_BM(40'h0000000000),
    .A_CLK(\UART.CLK ),
    .A_DI(40'hxxxxxxxxxx),
    .A_DO({ _1479_, _2714_[1], _1996_[1], _1993_[1], _2280_[1], _2125_[1] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxxx000000),
    .B_BM(40'h0000000000),
    .B_CLK(1'h0),
    .B_DI(40'hxxxxxxxxxx),
    .B_DO(_1523_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.0  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[2], _1498_[2], _1498_[2], _1498_[2:1], _1498_[1], _1498_[1], _1498_[1], _1498_[1], _1498_[1], _1498_[1], _1498_[1:0], _1498_[0], _1498_[0], _1498_[0], _1498_[0], _1498_[0], _1498_[0], _1498_[0] }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.dBusWishbone_DAT_MOSI [19:0]),
    .A_DO(_1500_[19:0]),
    .A_EN(1'h1),
    .A_WE(_0039_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1527_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.1  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[4], _1498_[4], _1498_[4], _1498_[4], _1498_[4], _1498_[4], _1498_[4], _1498_[4:3], _1498_[3], _1498_[3], _1498_[3], _1498_[3], _1498_[3], _1498_[3], _1498_[3:2], _1498_[2], _1498_[2], _1498_[2] }),
    .A_CLK(\UART.CLK ),
    .A_DI({ \VexRiscv.dBusWishbone_DAT_MOSI [7:0], \VexRiscv.dBusWishbone_DAT_MOSI [31:20] }),
    .A_DO({ _1501_[7:0], _1500_[31:20] }),
    .A_EN(1'h1),
    .A_WE(_0040_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1528_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.10  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[27], _1498_[27], _1498_[27], _1498_[27:26], _1498_[26], _1498_[26], _1498_[26], _1498_[26], _1498_[26], _1498_[26], _1498_[26:25], _1498_[25], _1498_[25], _1498_[25], _1498_[25], _1498_[25], _1498_[25], _1498_[25] }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.dBusWishbone_DAT_MOSI [27:8]),
    .A_DO(_1506_[27:8]),
    .A_EN(1'h1),
    .A_WE(_0049_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1537_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.11  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[29], _1498_[29], _1498_[29], _1498_[29], _1498_[29], _1498_[29], _1498_[29], _1498_[29:28], _1498_[28], _1498_[28], _1498_[28], _1498_[28], _1498_[28], _1498_[28], _1498_[28:27], _1498_[27], _1498_[27], _1498_[27] }),
    .A_CLK(\UART.CLK ),
    .A_DI({ \VexRiscv.dBusWishbone_DAT_MOSI [15:0], \VexRiscv.dBusWishbone_DAT_MOSI [31:28] }),
    .A_DO({ _1507_[15:0], _1506_[31:28] }),
    .A_EN(1'h1),
    .A_WE(_0050_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1538_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.12  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[32], _1498_[32], _1498_[32], _1498_[32:31], _1498_[31], _1498_[31], _1498_[31], _1498_[31], _1498_[31], _1498_[31], _1498_[31:30], _1498_[30], _1498_[30], _1498_[30], _1498_[30], _1498_[30], _1498_[30], _1498_[30] }),
    .A_CLK(\UART.CLK ),
    .A_DI({ \VexRiscv.dBusWishbone_DAT_MOSI [3:0], \VexRiscv.dBusWishbone_DAT_MOSI [31:16] }),
    .A_DO({ _2775_[0], _2780_[0], _2255_[0], _1965_[2], _1507_[31:16] }),
    .A_EN(1'h1),
    .A_WE(_0051_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1539_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.13  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[34], _1498_[34], _1498_[34], _1498_[34], _1498_[34], _1498_[34], _1498_[34], _1498_[34:33], _1498_[33], _1498_[33], _1498_[33], _1498_[33], _1498_[33], _1498_[33], _1498_[33:32], _1498_[32], _1498_[32], _1498_[32] }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.dBusWishbone_DAT_MOSI [23:4]),
    .A_DO({ _2694_[0], _2010_[0], _2006_[0], _2706_[0], _2003_[0], _2689_[0], _2713_[0], _1998_[0], _2702_[0], _2759_[0], _2129_[0], _2726_[0], _1992_[0], _1986_[0], _2764_[0], _2769_[0], _2122_[0], _2736_[0], _2746_[0], _2753_[0] }),
    .A_EN(1'h1),
    .A_WE(_0052_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1540_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.14  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ 12'h000, _1498_[35], _1498_[35], _1498_[35], _1498_[35], _1498_[35], _1498_[35], _1498_[35], _1498_[35] }),
    .A_CLK(\UART.CLK ),
    .A_DI({ 12'hxxx, \VexRiscv.dBusWishbone_DAT_MOSI [31:24] }),
    .A_DO({ _1511_[19:8], _2027_[0], _2740_[0], _2132_[0], _2022_[0], _2018_[0], _2719_[0], _2015_[0], _2676_[0] }),
    .A_EN(1'h1),
    .A_WE(_1498_[35]),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1541_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.2  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[7], _1498_[7], _1498_[7], _1498_[7:6], _1498_[6], _1498_[6], _1498_[6], _1498_[6], _1498_[6], _1498_[6], _1498_[6:5], _1498_[5], _1498_[5], _1498_[5], _1498_[5], _1498_[5], _1498_[5], _1498_[5] }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.dBusWishbone_DAT_MOSI [27:8]),
    .A_DO(_1501_[27:8]),
    .A_EN(1'h1),
    .A_WE(_0041_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1529_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.3  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[9], _1498_[9], _1498_[9], _1498_[9], _1498_[9], _1498_[9], _1498_[9], _1498_[9:8], _1498_[8], _1498_[8], _1498_[8], _1498_[8], _1498_[8], _1498_[8], _1498_[8:7], _1498_[7], _1498_[7], _1498_[7] }),
    .A_CLK(\UART.CLK ),
    .A_DI({ \VexRiscv.dBusWishbone_DAT_MOSI [15:0], \VexRiscv.dBusWishbone_DAT_MOSI [31:28] }),
    .A_DO({ _1502_[15:0], _1501_[31:28] }),
    .A_EN(1'h1),
    .A_WE(_0042_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1530_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.4  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[12], _1498_[12], _1498_[12], _1498_[12:11], _1498_[11], _1498_[11], _1498_[11], _1498_[11], _1498_[11], _1498_[11], _1498_[11:10], _1498_[10], _1498_[10], _1498_[10], _1498_[10], _1498_[10], _1498_[10], _1498_[10] }),
    .A_CLK(\UART.CLK ),
    .A_DI({ \VexRiscv.dBusWishbone_DAT_MOSI [3:0], \VexRiscv.dBusWishbone_DAT_MOSI [31:16] }),
    .A_DO({ _1503_[3:0], _1502_[31:16] }),
    .A_EN(1'h1),
    .A_WE(_0043_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1531_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.5  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[14], _1498_[14], _1498_[14], _1498_[14], _1498_[14], _1498_[14], _1498_[14], _1498_[14:13], _1498_[13], _1498_[13], _1498_[13], _1498_[13], _1498_[13], _1498_[13], _1498_[13:12], _1498_[12], _1498_[12], _1498_[12] }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.dBusWishbone_DAT_MOSI [23:4]),
    .A_DO(_1503_[23:4]),
    .A_EN(1'h1),
    .A_WE(_0044_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1532_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.6  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[17], _1498_[17], _1498_[17], _1498_[17:16], _1498_[16], _1498_[16], _1498_[16], _1498_[16], _1498_[16], _1498_[16], _1498_[16:15], _1498_[15], _1498_[15], _1498_[15], _1498_[15], _1498_[15], _1498_[15], _1498_[15] }),
    .A_CLK(\UART.CLK ),
    .A_DI({ \VexRiscv.dBusWishbone_DAT_MOSI [11:0], \VexRiscv.dBusWishbone_DAT_MOSI [31:24] }),
    .A_DO({ _1504_[11:0], _1503_[31:24] }),
    .A_EN(1'h1),
    .A_WE(_0045_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1533_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.7  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[19], _1498_[19], _1498_[19], _1498_[19], _1498_[19], _1498_[19], _1498_[19], _1498_[19:18], _1498_[18], _1498_[18], _1498_[18], _1498_[18], _1498_[18], _1498_[18], _1498_[18:17], _1498_[17], _1498_[17], _1498_[17] }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.dBusWishbone_DAT_MOSI [31:12]),
    .A_DO(_1504_[31:12]),
    .A_EN(1'h1),
    .A_WE(_0046_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1534_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.8  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[22], _1498_[22], _1498_[22], _1498_[22:21], _1498_[21], _1498_[21], _1498_[21], _1498_[21], _1498_[21], _1498_[21], _1498_[21:20], _1498_[20], _1498_[20], _1498_[20], _1498_[20], _1498_[20], _1498_[20], _1498_[20] }),
    .A_CLK(\UART.CLK ),
    .A_DI(\VexRiscv.dBusWishbone_DAT_MOSI [19:0]),
    .A_DO(_1505_[19:0]),
    .A_EN(1'h1),
    .A_WE(_0047_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1535_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \sram.0.9  (
    .A_ADDR({ basesoc_basesoc_adr[9:1], 1'h0, basesoc_basesoc_adr[0], 5'h00 }),
    .A_BM({ _1498_[24], _1498_[24], _1498_[24], _1498_[24], _1498_[24], _1498_[24], _1498_[24], _1498_[24:23], _1498_[23], _1498_[23], _1498_[23], _1498_[23], _1498_[23], _1498_[23], _1498_[23:22], _1498_[22], _1498_[22], _1498_[22] }),
    .A_CLK(\UART.CLK ),
    .A_DI({ \VexRiscv.dBusWishbone_DAT_MOSI [7:0], \VexRiscv.dBusWishbone_DAT_MOSI [31:20] }),
    .A_DO({ _1506_[7:0], _1505_[31:20] }),
    .A_EN(1'h1),
    .A_WE(_0048_),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1536_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \storage.0.0  (
    .A_ADDR({ 7'h00, _1494_[3:2], 1'h0, _1494_[1:0], 4'h0 }),
    .A_BM({ 10'h000, _1496_, _1496_, _1496_, _1496_, _1496_, _1496_, _1496_, _1496_, _1496_, _1496_ }),
    .A_CLK(\UART.CLK ),
    .A_DI({ 12'h000, _1492_[7:0] }),
    .A_DO(_1542_),
    .A_EN(1'h1),
    .A_WE(_1496_),
    .B_ADDR({ 7'h00, basesoc_uart_tx_fifo_consume[3:2], 1'h0, basesoc_uart_tx_fifo_consume[1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\UART.CLK ),
    .B_DI(20'hxxxxx),
    .B_DO({ _1480_, _1512_[9:8], basesoc_tx_sink_payload_data }),
    .B_EN(basesoc_uart_tx_fifo_do_read),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \storage_1.0.0  (
    .A_ADDR({ 7'h00, _1495_[3:2], 1'h0, _1495_[1:0], 4'h0 }),
    .A_BM({ 10'h000, _1497_, _1497_, _1497_, _1497_, _1497_, _1497_, _1497_, _1497_, _1497_, _1497_ }),
    .A_CLK(\UART.CLK ),
    .A_DI({ 12'h000, _1493_[7:0] }),
    .A_DO(_1543_),
    .A_EN(1'h1),
    .A_WE(_1497_),
    .B_ADDR({ 7'h00, basesoc_uart_rx_fifo_consume[3:2], 1'h0, basesoc_uart_rx_fifo_consume[1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\UART.CLK ),
    .B_DI(20'hxxxxx),
    .B_DO({ _1481_, _1513_[9:8], basesoc_uart_rx_fifo_fifo_out_payload_data }),
    .B_EN(basesoc_uart_rx_fifo_do_read),
    .B_WE(1'h0)
  );
  assign _1325_[0] = 1'h1;
  assign _1326_[3:0] = _1325_[4:1];
  assign _1328_[31:6] = 26'h3ffffff;
  assign _1329_[0] = 1'h1;
  assign _1330_[30:0] = _1329_[31:1];
  assign _1333_[0] = 1'h1;
  assign _1334_[3:0] = _1333_[4:1];
  assign _1337_[0] = 1'h1;
  assign _1338_[3:0] = _1337_[4:1];
  assign _1340_[31:6] = 26'h3ffffff;
  assign _1341_[0] = 1'h1;
  assign _1342_[30:0] = _1341_[31:1];
  assign _1344_[0] = 1'h1;
  assign _1345_[3:0] = _1344_[4:1];
  assign _1347_[0] = 1'h0;
  assign _1348_[2:0] = _1347_[3:1];
  assign _1350_[0] = 1'h0;
  assign _1351_[29:0] = _1350_[30:1];
  assign _1353_[0] = 1'h0;
  assign _1354_[6:0] = _1353_[7:1];
  assign _1356_[1] = 1'h0;
  assign _1357_[0] = 1'h0;
  assign _1358_[30:0] = _1357_[31:1];
  assign _1360_[0] = 1'h0;
  assign _1361_[31:0] = _1360_[32:1];
  assign _1363_[0] = 1'h0;
  assign _1364_[31:0] = _1363_[32:1];
  assign _1366_[0] = 1'h0;
  assign _1367_[2:0] = _1366_[3:1];
  assign _1369_[0] = 1'h0;
  assign _1370_[2:0] = _1369_[3:1];
  assign _1372_[0] = 1'h0;
  assign _1373_[3:0] = _1372_[4:1];
  assign _1375_[0] = 1'h0;
  assign _1376_[2:0] = _1375_[3:1];
  assign _1378_[0] = 1'h0;
  assign _1379_[2:0] = _1378_[3:1];
  assign _1381_[0] = 1'h0;
  assign _1382_[3:0] = _1381_[4:1];
  assign _1384_[0] = 1'h0;
  assign _1385_[1:0] = _1384_[2:1];
  assign _1387_[0] = 1'h0;
  assign _1388_[1:0] = _1387_[2:1];
  assign _1390_[0] = 1'h0;
  assign _1391_[1:0] = _1390_[2:1];
  assign _1393_[0] = 1'h0;
  assign _1394_[2:0] = _1393_[3:1];
  assign _1395_[0] = 1'h0;
  assign _1396_[1:0] = _1395_[2:1];
  assign _1397_[0] = 1'h0;
  assign _1398_[2:0] = _1397_[3:1];
  assign _1399_[0] = 1'h0;
  assign _1400_[1:0] = _1399_[2:1];
  assign _1401_[0] = 1'h0;
  assign _1402_[2:0] = _1401_[3:1];
  assign _1403_[0] = 1'h0;
  assign _1404_[2:0] = _1403_[3:1];
  assign _1405_[0] = 1'h0;
  assign _1406_[1:0] = _1405_[2:1];
  assign _1407_[0] = 1'h0;
  assign _1408_[2:0] = _1407_[3:1];
  assign _1409_[0] = 1'h0;
  assign _1410_[1:0] = _1409_[2:1];
  assign _1411_[0] = 1'h0;
  assign _1412_[2:0] = _1411_[3:1];
  assign _1413_[0] = 1'h0;
  assign _1414_[28:0] = _1413_[29:1];
  assign _1416_[0] = 1'h0;
  assign _1417_[30:0] = _1416_[31:1];
  assign _1418_[0] = 1'h1;
  assign _1419_[1:0] = _1418_[2:1];
  assign _1421_[0] = 1'h1;
  assign _1422_[1:0] = _1421_[2:1];
  assign _1424_[2:1] = 2'h3;
  assign _1425_[0] = 1'h1;
  assign _1426_[1:0] = _1425_[2:1];
  assign _1428_[2:1] = 2'h3;
  assign _1429_[0] = 1'h1;
  assign _1430_[1:0] = _1429_[2:1];
  assign _1433_[0] = 1'h1;
  assign _1434_[3:0] = _1433_[4:1];
  assign _1436_[0] = 1'h1;
  assign _1437_[30:0] = _1436_[31:1];
  assign _1439_[0] = 1'h0;
  assign _1440_[3:0] = _1439_[4:1];
  assign _1441_[0] = 1'h0;
  assign _1442_[4:0] = _1441_[5:1];
  assign _1443_[0] = 1'h1;
  assign _1444_[30:0] = _1443_[31:1];
  assign _1446_[0] = 1'h0;
  assign _1447_[3:0] = _1446_[4:1];
  assign _1448_[0] = 1'h0;
  assign _1449_[4:0] = _1448_[5:1];
  assign _1450_[0] = 1'h0;
  assign _1451_[2:0] = _1450_[3:1];
  assign _1454_[0] = 1'h1;
  assign _1455_[5:0] = _1454_[6:1];
  assign _1457_[0] = 1'h1;
  assign _1458_[18:0] = _1457_[19:1];
  assign _1460_[0] = 1'h1;
  assign _1461_[3:0] = _1460_[4:1];
  assign _1463_[0] = 1'h1;
  assign _1464_[3:0] = _1463_[4:1];
  assign _1482_[2:1] = \VexRiscv.IBusSimplePlugin_pending_value [2:1];
  assign _1483_[2:1] = _1431_[2:1];
  assign _1484_[0] = 1'h0;
  assign _1485_[3:0] = _1484_[4:1];
  assign _1486_[0] = \VexRiscv._zz_execute_SrcPlugin_addSub_3 [0];
  assign _1487_[30:0] = _1486_[31:1];
  assign _1488_[0] = 1'h0;
  assign _1489_[3:0] = _1488_[4:1];
  assign _1490_[0] = 1'h0;
  assign _1491_[1:0] = _1490_[2:1];
  assign _1492_[9:8] = 2'h0;
  assign _1493_[9:8] = 2'h0;
  assign _1499_[3:2] = { _1968_[2], _1966_[2] };
  assign _1508_[31:0] = \VexRiscv._zz_RegFilePlugin_regFile_port1 ;
  assign _1509_[31:0] = \VexRiscv._zz_RegFilePlugin_regFile_port0 ;
  assign _1510_[3:0] = { _2733_[1], _2741_[1], _2133_[1], _2020_[1] };
  assign _1511_[7:0] = { _2027_[0], _2740_[0], _2132_[0], _2022_[0], _2018_[0], _2719_[0], _2015_[0], _2676_[0] };
  assign _1512_[7:0] = basesoc_tx_sink_payload_data;
  assign _1513_[7:0] = basesoc_uart_rx_fifo_fifo_out_payload_data;
  assign _1544_[0] = 1'h0;
  assign _1545_[5:0] = _1544_[6:1];
  assign _1552_[31:1] = 31'h00000000;
  assign _1553_[31:1] = _1552_[63:33];
  assign { _1559_[4], _1559_[2] } = { _1298_, _1297_ };
  assign { _1560_[4], _1560_[2:0] } = { _1300_, _1299_, _1952_[3], _1950_[1] };
  assign _1561_[1] = core_dat_rx_conv_converter_source_valid;
  assign _1562_[1] = core_dat_tx_conv_converter_sink_valid;
  assign _1563_[2:1] = { core_dat_tx_conv_converter_mux[0], core_dat_tx_conv_converter_mux[1] };
  assign { _1569_[2], _1569_[0] } = { _1352_[27], _1352_[23] };
  assign _1570_[0] = _1352_[29];
  assign _1571_[0] = _1352_[26];
  assign _1575_[3:2] = { _1352_[1], basesoc_basesoc_adr[1] };
  assign _1576_[0] = _1352_[24];
  assign _1580_[0] = _1562_[0];
  assign _1581_[3:1] = { core_cycles[0], _1546_[4], core_cycles[5] };
  assign _1582_[1:0] = { _1546_[6], core_cycles[7] };
  assign _1583_[1:0] = { _1546_[1], core_cycles[2] };
  assign _1586_[2:0] = { \UART.RST , core_bus_adr1[29], _1565_[1] };
  assign _1587_[1:0] = { \VexRiscv.CsrPlugin_hadException , \VexRiscv.CsrPlugin_exception  };
  assign _1588_[1] = \VexRiscv.CsrPlugin_hadException ;
  assign _1589_[1] = \VexRiscv._zz_lastStageRegFileWrite_payload_address [28];
  assign _1590_[1:0] = { \VexRiscv.CsrPlugin_mepc [14], \VexRiscv.CsrPlugin_mtvec_base [12] };
  assign _1591_[1] = \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [14];
  assign _1592_[1] = _1415_[12];
  assign _1593_[3] = _1566_[2];
  assign _1596_[1] = _1568_[1];
  assign _1597_[1:0] = basesoc_basesoc_adr[3:2];
  assign _1601_[0] = _1599_[0];
  assign _1602_[1:0] = { basesoc_basesoc_adr[2], basesoc_basesoc_adr[3] };
  assign { _1604_[3], _1604_[1] } = { csr_bankarray_csrbank20_oe0_w, csr_bankarray_csrbank20_in_w };
  assign _1605_[1] = csr_bankarray_csrbank20_out0_w;
  assign _1606_[0] = _1598_[1];
  assign _1607_[0] = _1600_[1];
  assign { _1609_[3], _1609_[1:0] } = { csr_bankarray_adr[2], _1599_[1], csr_bankarray_adr[3] };
  assign _1610_[1:0] = { csr_bankarray_csrbank30_ev_enable0_w, csr_bankarray_csrbank10_out0_r };
  assign _1611_[1] = \UART.RST ;
  assign _1612_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [23], \VexRiscv._zz_dBus_cmd_payload_data [3] };
  assign { _1613_[2], _1613_[0] } = { \VexRiscv.execute_LightShifterPlugin_isActive , \VexRiscv.execute_LightShifterPlugin_amplitudeReg [3] };
  assign _1614_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [22], \VexRiscv._zz_dBus_cmd_payload_data [2] };
  assign { _1615_[2], _1615_[0] } = { \VexRiscv.execute_LightShifterPlugin_isActive , \VexRiscv.execute_LightShifterPlugin_amplitudeReg [2] };
  assign _1616_[2:0] = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [8], \VexRiscv._zz_execute_SRC2_CTRL  };
  assign { _1617_[2], _1617_[0] } = { \VexRiscv.execute_LightShifterPlugin_isActive , \VexRiscv.execute_LightShifterPlugin_amplitudeReg [1] };
  assign _1618_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv.CsrPlugin_selfException_payload_badAddr [24], \VexRiscv._zz_dBus_cmd_payload_data [4] };
  assign { _1619_[2], _1619_[0] } = { \VexRiscv.execute_LightShifterPlugin_isActive , \VexRiscv.execute_LightShifterPlugin_amplitudeReg [4] };
  assign _1620_[2:0] = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [7], \VexRiscv._zz_execute_SRC2_CTRL  };
  assign { _1621_[2], _1621_[0] } = { _1617_[1], _1619_[1] };
  assign _1622_[2:1] = { _1615_[1], _1613_[1] };
  assign _1623_[1] = \VexRiscv.when_ShiftPlugins_l169 ;
  assign _1624_[1:0] = { \VexRiscv.memory_arbitration_isValid , \VexRiscv.lastStageIsFiring  };
  assign _1625_[0] = \VexRiscv.dBusWishbone_CYC ;
  assign _1626_[0] = \VexRiscv.execute_to_memory_MEMORY_STORE ;
  assign _1629_[3:1] = { basesoc_ram_bus_ram_bus_ack, basesoc_basesoc_ram_bus_ack, interface0_ack };
  assign { _1630_[3], _1630_[1:0] } = _1579_;
  assign _1631_[3:2] = { _1567_[1], \VexRiscv.dBusWishbone_WE  };
  assign _1633_[0] = \VexRiscv.execute_arbitration_isStuckByOthers ;
  assign _1634_[2:1] = { clockdomainsrenamer_state[0], clockdomainsrenamer_state[1] };
  assign _1635_[1] = hyperramsdrphy_sink_payload_rwds;
  assign { _1636_[2], _1636_[0] } = { _1606_[1], \VexRiscv.dBus_cmd_halfPipe_payload_address [1] };
  assign _1637_[2:0] = { _1600_[2], _1608_[1], _1600_[1] };
  assign { _1638_[3], _1638_[1:0] } = { _1607_[2], _1608_[1], _1600_[1] };
  assign _1640_[1] = _1599_[0];
  assign _1641_[1:0] = { csr_bankarray_csrbank16_oe0_w, csr_bankarray_csrbank10_out0_r };
  assign { _1642_[3:2], _1642_[0] } = { _1641_[2], _1600_[0], _1600_[1] };
  assign _1643_[1] = _1608_[1];
  assign _1645_[3:1] = { \VexRiscv._zz_execute_SRC1 [31], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1646_[1:0] = { \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31], \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [31] };
  assign _1647_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [29] };
  assign _1648_[2:1] = { _1592_[2], _1415_[27] };
  assign _1649_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [30] };
  assign _1650_[2:1] = { _1592_[2], _1415_[28] };
  assign _1651_[0] = basesoc_rx_data_builder_rs232phyrx_next_value_ce1;
  assign _1652_[1] = basesoc_rx_data[5];
  assign _1653_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[1], i2c0_oe };
  assign _1654_[0] = _1604_[0];
  assign { _1655_[2], _1655_[0] } = { \UART.RST , basesoc_scratch_storage[17] };
  assign _1656_[2:0] = { _1603_[0], _1603_[1], basesoc_basesoc_adr[3] };
  assign { _1657_[3:2], _1657_[0] } = { csr_bankarray_csrbank5_config0_w[3], _1604_[2], csr_bankarray_csrbank5_reg_wdata0_w[3] };
  assign _1658_[1:0] = _1603_[2:1];
  assign _1659_[2:0] = { _1656_[3], _1603_[1], basesoc_basesoc_adr[3] };
  assign { _1660_[3], _1660_[1] } = { csr_bankarray_csrbank5_reg_rdata_w[3], csr_bankarray_csrbank5_reg_control0_w[3] };
  assign _1661_[1:0] = { _1609_[2], basesoc_basesoc_adr[8] };
  assign _1662_[1] = _1639_[0];
  assign _1663_[3:1] = { _1638_[2], _1600_[0], _1600_[1] };
  assign _1665_[2:0] = { _1600_[1], _1642_[1], _1641_[2] };
  assign _1666_[1] = _1608_[1];
  assign _1667_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[2], csr_bankarray_csrbank25_out0_w[2] };
  assign _1668_[2:0] = { \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [1], \VexRiscv.memory_arbitration_isValid , \VexRiscv.execute_to_memory_BRANCH_DO  };
  assign { _1669_[3], _1669_[1:0] } = { \VexRiscv.dBusWishbone_CYC , _1625_[1], \VexRiscv.execute_arbitration_isStuckByOthers  };
  assign _1670_[2] = _1664_[3];
  assign _1671_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [18] };
  assign _1672_[2:1] = { _1592_[2], _1415_[16] };
  assign _1673_[2] = _1664_[3];
  assign _1674_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [24] };
  assign _1675_[2:1] = { _1592_[2], _1415_[22] };
  assign _1676_[1] = \VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid ;
  assign _1677_[2:1] = { \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy , _1567_[0] };
  assign _1678_[3:1] = { \VexRiscv._zz_decode_IS_CSR_3 , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14] };
  assign _1680_[1:0] = { \VexRiscv.execute_to_memory_INSTRUCTION [7], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15] };
  assign _1681_[1:0] = { \VexRiscv.execute_to_memory_INSTRUCTION [9], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17] };
  assign _1683_[1:0] = { \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16] };
  assign _1684_[1:0] = { \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15] };
  assign _1686_[1:0] = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4] };
  assign _1687_[2:0] = { \VexRiscv._zz_execute_ENV_CTRL [0], \VexRiscv.execute_arbitration_isValid , \VexRiscv._zz_execute_ENV_CTRL [1] };
  assign _1688_[2:0] = { \VexRiscv._zz_writeBack_ENV_CTRL [0], \VexRiscv.lastStageIsFiring , \VexRiscv._zz_writeBack_ENV_CTRL [1] };
  assign _1689_[1:0] = { \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [1], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21] };
  assign _1690_[1:0] = { \VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address [0], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20] };
  assign _1694_[3] = \VexRiscv._zz__zz_decode_IS_CSR_63 ;
  assign { _1695_[3], _1695_[1:0] } = { \VexRiscv.CsrPlugin_interrupt_valid , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4] };
  assign _1696_[2] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid ;
  assign { _1697_[3], _1697_[1:0] } = { _1633_[1], _1632_[0], _1632_[1] };
  assign _1698_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_iBusRsp_stages_1_input_valid  };
  assign { _1699_[2], _1699_[0] } = { \VexRiscv.IBusSimplePlugin_fetchPc_booted , _1592_[2] };
  assign { _1700_[3], _1700_[1:0] } = { _1646_[3], \VexRiscv.IBusSimplePlugin_cmd_payload_pc [24], \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [24] };
  assign _1701_[0] = \VexRiscv._zz_when ;
  assign _1702_[1] = _1668_[3];
  assign _1703_[0] = csr_bankarray_adr[2];
  assign _1704_[1] = csr_bankarray_adr[2];
  assign _1705_[0] = _1562_[0];
  assign { _1706_[3:2], _1706_[0] } = { core_cmd_tx_conv_converter_mux[2], core_cmd_tx_conv_converter_mux[0], core_cmd_tx_conv_converter_mux[1] };
  assign _1707_[1] = _1705_[1];
  assign _1708_[2:1] = { _1593_[0], basesoc_basesoc_adr[10] };
  assign _1709_[2:0] = { _1566_[0], basesoc_basesoc_adr[11], _1708_[0] };
  assign { _1710_[2], _1710_[0] } = { basesoc_basesoc_adr[4], basesoc_basesoc_adr[1] };
  assign _1711_[1] = _1705_[1];
  assign _1713_[2] = core_dat_tx_conv_converter_sink_valid;
  assign _1714_[2] = core_dat_tx_conv_converter_sink_valid;
  assign { _1715_[3], _1715_[1:0] } = { _1712_[3], _1708_[0], _1595_[2] };
  assign _1716_[0] = core_reg_tx_conv_converter_source_payload_data[4];
  assign _1717_[1:0] = { _1595_[3], _1708_[0] };
  assign _1718_[3:1] = { _1705_[1], _1709_[3], _1711_[0] };
  assign _1719_[2] = core_dat_tx_conv_converter_sink_valid;
  assign _1720_[1:0] = { core_reg_tx_conv_converter_source_payload_data[5], _1716_[1] };
  assign _1721_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[1], basesoc_uart_rx2 };
  assign { _1722_[3], _1722_[1:0] } = { _1608_[1], csr_bankarray_csrbank24_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _1723_[0] = _1585_[0];
  assign { _1724_[2], _1724_[0] } = { core_dat_rx_conv_converter_demux[0], core_dat_rx_conv_converter_demux[1] };
  assign _1725_[2:0] = { \UART.RST , core_sink_sink_payload_dq[4], core_dat_rx_conv_converter_source_payload_data[20] };
  assign { _1726_[3], _1726_[1:0] } = { _1646_[3], _1677_[0], _1567_[1] };
  assign _1727_[0] = _1459_[16];
  assign _1728_[1] = \VexRiscv.iBusWishbone_CYC ;
  assign _1729_[3:1] = { \VexRiscv.IBusSimplePlugin_fetchPc_booted , _1591_[2], \VexRiscv.CsrPlugin_exception  };
  assign _1730_[1:0] = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [3], \VexRiscv._zz_decode_IS_CSR_3  };
  assign { _1731_[3], _1731_[1:0] } = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14], \VexRiscv._zz__zz_decode_IS_CSR_22  };
  assign _1732_[1:0] = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4], \VexRiscv._zz__zz_decode_IS_CSR_43  };
  assign _1733_[2:0] = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29:28] };
  assign _1734_[1] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30];
  assign _1735_[1] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4];
  assign { _1736_[3], _1736_[0] } = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4] };
  assign _1737_[2:1] = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6], \VexRiscv._zz_decode_IS_CSR_3  };
  assign { _1738_[3:2], _1738_[0] } = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4], \VexRiscv._zz__zz_decode_IS_CSR_43  };
  assign _1740_[0] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15];
  assign _1741_[0] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7];
  assign _1742_[1:0] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21:20];
  assign _1743_[3:2] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [29:28];
  assign _1744_[1] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28];
  assign _1745_[1:0] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27:26];
  assign _1747_[0] = \VexRiscv.CsrPlugin_exceptionPendings_0 ;
  assign { _1749_[3], _1749_[0] } = { \VexRiscv.IBusSimplePlugin_cmd_ready , _1699_[1] };
  assign { _1750_[3], _1750_[1] } = { _1646_[3], \VexRiscv.IBusSimplePlugin_fetchPc_inc  };
  assign _1751_[1] = multiregimpl20_1;
  assign _1752_[1] = \UART.RST ;
  assign _1754_[1] = \VexRiscv.decode_to_execute_RS1 [9];
  assign _1755_[2:0] = { \UART.RST , core_sink_sink_payload_dq[1], core_dat_rx_conv_converter_source_payload_data[25] };
  assign _1756_[1:0] = { \VexRiscv.CsrPlugin_mepc [23], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1758_[1] = \UART_1.uart_tx_i.tx_clk_divider_i.div_mark ;
  assign _1759_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [27] };
  assign _1760_[1] = \UART_1.uart_tx_i.n186_o [1];
  assign { _1761_[2], _1761_[0] } = { \UART.RST , \UART_1.uart_tx_i.n296_q [1] };
  assign { _1762_[2], _1762_[0] } = { _1757_[0], \UART_1.uart_tx_i.n232_o  };
  assign _1763_[3:1] = { \UART_1.os_clk_divider_ias.div_mark , \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [2], \UART_1.uart_tx_i.tx_clk_divider_i.n345_o [2] };
  assign { _1765_[3], _1765_[1:0] } = { \UART_1.uart_rx_i.n125_o , \UART_1.uart_rx_i.n130_o , \UART_1.uart_rx_i.n135_o  };
  assign _1766_[1] = \UART_1.uart_rx_i.rx_clk_divider_i.div_mark ;
  assign _1767_[1] = \UART_1.uart_rx_i.n62_o [1];
  assign { _1768_[3:2], _1768_[0] } = { \UART_1.uart_rx_i.n58_o , \UART.RST , \UART_1.uart_rx_i.n163_q [1] };
  assign { _1769_[3], _1769_[1:0] } = { _1664_[3], csr_bankarray_csrbank5_reg_rdata_w[11], _1639_[0] };
  assign _1770_[1] = _1608_[1];
  assign _1771_[1] = _1641_[2];
  assign _1772_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[2], \UART_1.DIN [2] };
  assign _1773_[1:0] = { \VexRiscv.CsrPlugin_mepc [22], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1775_[2] = _1585_[0];
  assign { _1776_[3], _1776_[1] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[13] };
  assign { _1777_[3], _1777_[1:0] } = { \spi_master.n129_q , \spi_master.clk_toggles [4], \spi_master.clk_toggles [0] };
  assign _1778_[1] = \spi_master.n37_o [0];
  assign { _1779_[2], _1779_[0] } = { _1609_[2], basesoc_basesoc_adr[8] };
  assign { _1780_[2], _1780_[0] } = { _1663_[0], _1610_[3] };
  assign _1781_[1:0] = { basesoc_timer_value_status[2], _1662_[0] };
  assign _1782_[1] = \UART.RST ;
  assign _1783_[1] = \UART_1.os_clk_divider_ias.n31_o [3];
  assign _1784_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[1], basesoc_uart_pending_r[1] };
  assign _1785_[3:1] = { \UART_1.os_clk_divider_ias.div_mark , \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [3], \UART_1.uart_rx_i.rx_clk_divider_i.n319_o [3] };
  assign _1786_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [26] };
  assign _1787_[2:1] = { _1592_[2], _1415_[24] };
  assign _1788_[1:0] = { csr_bankarray_csrbank2_out0_w, _1605_[0] };
  assign _1789_[1:0] = { \VexRiscv.CsrPlugin_mepc [0], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1790_[1:0] = { \VexRiscv.CsrPlugin_mepc [1], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign { _1791_[3:2], _1791_[0] } = { _1655_[3], \UART.RST , basesoc_scratch_storage[10] };
  assign _1792_[0] = _1566_[1];
  assign _1793_[0] = _1568_[0];
  assign _1794_[1:0] = { basesoc_ram_bus_ram_bus_ack, \UART.RST  };
  assign _1795_[1] = _1608_[1];
  assign _1796_[1] = _1604_[0];
  assign _1797_[2:0] = { \UART.RST , _1791_[1], csr_bankarray_csrbank27_reload0_w[10] };
  assign _1798_[1] = _1641_[2];
  assign { _1799_[2], _1799_[0] } = { \UART.RST , basesoc_timer_load_storage[18] };
  assign { _1800_[3:2], _1800_[0] } = { _1655_[3], \UART.RST , basesoc_scratch_storage[16] };
  assign _1801_[1] = _1669_[2];
  assign _1802_[3:1] = { \VexRiscv.CsrPlugin_interrupt_valid , \VexRiscv.IBusSimplePlugin_injector_decodeInput_valid , _1646_[3] };
  assign _1803_[1:0] = { \VexRiscv.execute_arbitration_isStuck , \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0  };
  assign { _1804_[3], _1804_[1:0] } = { _1646_[3], _1748_[1], \VexRiscv.execute_arbitration_isStuck  };
  assign { _1805_[3:2], _1805_[0] } = { \VexRiscv._zz_execute_SRC1 [0], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _1806_[3:2], _1806_[0] } = { _1646_[3:2], \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [0] };
  assign { _1807_[3:2], _1807_[0] } = { \VexRiscv._zz_execute_SRC1 [1], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _1808_[3:2], _1808_[0] } = { _1646_[3:2], \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit [1] };
  assign { _1809_[3], _1809_[1:0] } = { _1803_[2], \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0 , \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1  };
  assign _1810_[1:0] = { \VexRiscv.CsrPlugin_mepc [2], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign { _1811_[3], _1811_[1:0] } = { _1664_[3], csr_bankarray_csrbank5_reg_rdata_w[12], _1639_[0] };
  assign _1812_[1:0] = { \VexRiscv.CsrPlugin_mepc [5], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign { _1813_[3], _1813_[1:0] } = { \UART.RST , \UART_1.DOUT_VLD , uart_ice40_rx_trigger_d };
  assign { _1814_[3], _1814_[1:0] } = { _1664_[3], csr_bankarray_csrbank5_reg_rdata_w[14], _1639_[0] };
  assign _1815_[2:0] = { \UART.RST , core_sink_sink_payload_dq[3], core_dat_rx_conv_converter_source_payload_data[3] };
  assign _1816_[2:0] = { \UART.RST , _1655_[1], basesoc_timer_reload_storage[17] };
  assign _1817_[1:0] = { \VexRiscv.CsrPlugin_mepc [9], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1818_[3:1] = { \VexRiscv._zz_execute_SRC1 [9], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1820_[3:1] = { \VexRiscv._zz_execute_SRC1 [12], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1821_[1:0] = { \VexRiscv.CsrPlugin_mepc [13], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1822_[3:1] = { \VexRiscv._zz_execute_SRC1 [13], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1823_[1:0] = { \VexRiscv.CsrPlugin_mepc [15], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1824_[1:0] = { \VexRiscv.CsrPlugin_mepc [18], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1825_[3:1] = { \VexRiscv._zz_execute_SRC1 [18], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1826_[1] = _1355_[5];
  assign _1827_[3:1] = { \VexRiscv._zz_execute_SRC1 [23], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1828_[1:0] = { \VexRiscv.CsrPlugin_mepc [24], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign { _1829_[2], _1829_[0] } = { \UART.uart_tx_i.n245_o , \UART.uart_tx_i.n237_o  };
  assign _1830_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [28] };
  assign _1831_[2:1] = { _1592_[2], _1415_[26] };
  assign _1832_[1:0] = { \VexRiscv.CsrPlugin_mepc [27], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1833_[3:1] = { \VexRiscv._zz_execute_SRC1 [27], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1834_[1:0] = { \VexRiscv.CsrPlugin_mepc [29], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1835_[3:1] = { \VexRiscv._zz_execute_SRC1 [29], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1836_[1:0] = { \VexRiscv.CsrPlugin_mepc [30], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign { _1837_[3], _1837_[1:0] } = { _1664_[3], csr_bankarray_csrbank5_reg_rdata_w[13], _1639_[0] };
  assign _1838_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [2] };
  assign { _1839_[2], _1839_[0] } = core_cycles[3:2];
  assign _1840_[3:1] = core_state;
  assign _1841_[3:2] = { core_state[0], core_state[2] };
  assign { _1842_[2], _1842_[0] } = { _1707_[2], core_state[1] };
  assign _1843_[2:0] = { _1775_[0], _1631_[1], _1578_[3] };
  assign { _1844_[2], _1844_[0] } = { _1826_[0], core_state[1] };
  assign _1845_[2:0] = { _1842_[3], _1775_[0], _1630_[2] };
  assign { _1846_[3], _1846_[1:0] } = { core_state[1], _1711_[0], _1578_[1] };
  assign _1847_[1] = core_state[0];
  assign _1848_[0] = core_state[0];
  assign { _1849_[3], _1849_[1] } = { \UART.RST , core_cycles[3] };
  assign _1850_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [4] };
  assign _1851_[2:1] = { _1592_[2], _1415_[2] };
  assign { _1852_[3], _1852_[1:0] } = { \UART.RST , core_cycles[2], _1849_[0] };
  assign _1853_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [8] };
  assign _1854_[2:1] = { _1592_[2], _1415_[6] };
  assign _1855_[1:0] = { \VexRiscv.CsrPlugin_mepc [21], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1856_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [11] };
  assign _1857_[2:1] = { _1592_[2], _1415_[9] };
  assign { _1858_[3:2], _1858_[0] } = { _1706_[1], \UART.RST , core_cmd_tx_conv_converter_mux[0] };
  assign _1859_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [15] };
  assign _1860_[2:1] = { _1592_[2], _1415_[13] };
  assign _1861_[1] = \UART.RST ;
  assign _1862_[3:1] = { _1586_[3], \UART.RST , core_bus_sel1[1] };
  assign _1863_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [19] };
  assign _1864_[2:1] = { _1592_[2], _1415_[17] };
  assign _1865_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [21] };
  assign _1866_[2:1] = { _1592_[2], _1415_[19] };
  assign { _1867_[3], _1867_[1:0] } = { _1664_[3], csr_bankarray_csrbank5_reg_rdata_w[15], _1639_[0] };
  assign _1868_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [25] };
  assign _1869_[2:1] = { _1592_[2], _1415_[23] };
  assign _1870_[2:1] = { _1646_[3], _1802_[0] };
  assign _1871_[3:1] = { \VexRiscv._zz_execute_SRC1 [22], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1872_[1] = _1774_[1];
  assign { _1873_[3], _1873_[1:0] } = { \UART.uart_rx_i.n135_o , \UART.uart_rx_i.n112_o , \UART.uart_rx_i.n117_o  };
  assign { _1874_[3], _1874_[1:0] } = { \UART.uart_rx_i.rx_clk_divider_i.div_mark , \UART.n23_q , \UART.RST  };
  assign _1875_[1:0] = { _1751_[0], hyperramsdrphy_source_last };
  assign _1876_[1] = _1723_[1];
  assign _1877_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[7], csr_bankarray_csrbank27_load0_w[7] };
  assign { _1878_[3:2], _1878_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[14] };
  assign _1879_[1] = basesoc_uart_rx_fifo_level0[4];
  assign _1880_[2] = _1651_[1];
  assign _1881_[1:0] = { _1879_[0], basesoc_uart_rx_fifo_level0[4] };
  assign { _1882_[3], _1882_[1] } = { \UART.RST , basesoc_uart_rx_fifo_level0[3] };
  assign _1886_[1:0] = { csr_bankarray_csrbank27_reload0_w[12], _1438_[12] };
  assign { _1887_[3:2], _1887_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[16] };
  assign { _1888_[3:2], _1888_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[21] };
  assign { _1889_[3:2], _1889_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[29] };
  assign _1890_[2:0] = { _1605_[0], csr_bankarray_csrbank14_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _1891_[1] = \UART.RST ;
  assign _1892_[1:0] = { _1623_[0], \VexRiscv.execute_LightShifterPlugin_isActive  };
  assign _1893_[2:1] = { _1646_[3], _1747_[2] };
  assign _1894_[1:0] = { _1741_[2], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [7] };
  assign { _1896_[3], _1896_[1:0] } = { _1781_[3], basesoc_timer_value_status[14], _1662_[0] };
  assign _1898_[3:1] = { \VexRiscv._zz_execute_SRC1 [3], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _1899_[3], _1899_[1:0] } = { _1646_[3], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3], \VexRiscv.CsrPlugin_mie_MSIE  };
  assign { _1900_[3:2], _1900_[0] } = { \spi_master_1.n129_q , \spi_master_1.clk_toggles [4], \spi_master_1.clk_toggles [0] };
  assign { _1901_[3], _1901_[1:0] } = { _1664_[3], csr_bankarray_csrbank5_reg_rdata_w[10], _1639_[0] };
  assign _1903_[1:0] = { _1605_[0], \spi_master.busy  };
  assign _1904_[0] = _1641_[2];
  assign _1905_[1] = i2c1_oe;
  assign _1906_[3:1] = { _1642_[1], _1600_[0], _1600_[1] };
  assign _1907_[2:1] = { _1592_[2], _1415_[25] };
  assign _1908_[1] = \UART.os_clk_divider_ias.n31_o [2];
  assign _1909_[2] = _1664_[3];
  assign _1910_[1:0] = { csr_bankarray_csrbank27_value_w[26], _1662_[0] };
  assign { _1911_[3], _1911_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[21], _1662_[0] };
  assign _1912_[0] = _1662_[0];
  assign _1913_[2:0] = { \UART.RST , _1791_[1], csr_bankarray_csrbank5_reg_wdata0_w[10] };
  assign _1914_[1:0] = { \VexRiscv.CsrPlugin_mepc [28], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1915_[3:1] = { \VexRiscv._zz_execute_SRC1 [28], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _1916_[3], _1916_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[23], _1662_[0] };
  assign _1917_[1:0] = { \VexRiscv.CsrPlugin_mepc [8], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1918_[3:1] = { \VexRiscv._zz_execute_SRC1 [8], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1919_[1:0] = { _1662_[2], _1711_[0] };
  assign _1920_[1:0] = { csr_bankarray_csrbank3_out0_w, _1605_[0] };
  assign _1921_[1] = _1770_[0];
  assign { _1922_[3], _1922_[1:0] } = { _1770_[0], \UART_1.FRAME_ERROR , _1662_[2] };
  assign _1923_[1:0] = { \VexRiscv.CsrPlugin_mepc [20], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _1924_[3:1] = { \VexRiscv._zz_execute_SRC1 [20], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _1925_[2:1] = { basesoc_uart_rx_fifo_fifo_out_payload_data[6], _1641_[2] };
  assign { _1926_[3], _1926_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[25], _1662_[0] };
  assign { _1927_[3], _1927_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[22], _1662_[0] };
  assign { _1928_[3], _1928_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[19], _1662_[0] };
  assign { _1929_[3], _1929_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[16], _1662_[0] };
  assign _1930_[2:0] = { \UART.RST , core_sink_sink_payload_dq[2], core_reg_rx_conv_converter_source_payload_data[2] };
  assign { _1931_[3], _1931_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[11], _1662_[0] };
  assign { _1932_[3], _1932_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[9], _1662_[0] };
  assign { _1933_[3], _1933_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[6], _1662_[0] };
  assign { _1934_[3:2], _1934_[0] } = { _1816_[3], \UART.RST , basesoc_timer_reload_storage[15] };
  assign { _1935_[3:2], _1935_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[11] };
  assign _1936_[2] = _1664_[3];
  assign { _1937_[3], _1937_[1:0] } = { _1781_[3], basesoc_timer_value_status[29], _1662_[0] };
  assign _1938_[2:1] = { basesoc_tx_enable, basesoc_tx_tick };
  assign { _1939_[3], _1939_[0] } = { basesoc_tx_sink_valid, basesoc_uart_tx_fifo_level0[4] };
  assign { _1940_[3], _1940_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[3], _1662_[0] };
  assign _1944_[3:1] = { basesoc_timer_value_status[0], _1657_[1], _1660_[2] };
  assign _1945_[0] = _1641_[2];
  assign _1946_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[2], \spi_master.n28_o [2] };
  assign { _1947_[3], _1947_[1:0] } = { _1781_[3], basesoc_timer_value_status[12], _1662_[0] };
  assign { _1948_[3], _1948_[1:0] } = { _1781_[3], basesoc_timer_value_status[9], _1662_[0] };
  assign { _1949_[3], _1949_[1:0] } = { _1781_[3], basesoc_timer_value_status[6], _1662_[0] };
  assign { _1950_[3:2], _1950_[0] } = { _1603_[1], _1603_[2], basesoc_basesoc_adr[8] };
  assign _1951_[3:1] = { basesoc_timer_reload_storage[0], _1664_[0], basesoc_timer_update_value_storage };
  assign _1952_[2:0] = { _1603_[1], basesoc_basesoc_adr[3], basesoc_basesoc_adr[8] };
  assign { _1953_[3], _1953_[1] } = { basesoc_timer_pending_status, basesoc_timer_enable_storage };
  assign _1955_[1] = _1781_[3];
  assign _1956_[1:0] = { csr_bankarray_csrbank21_out0_w, _1605_[0] };
  assign { _1958_[3:2], _1958_[0] } = { _1655_[3], \UART.RST , basesoc_scratch_storage[25] };
  assign _1959_[2:0] = { _1641_[2], csr_bankarray_csrbank20_oe0_w, csr_bankarray_csrbank10_out0_r };
  assign { _1960_[3], _1960_[1:0] } = { _1608_[1], csr_bankarray_csrbank10_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _1961_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[3], \UART.DIN [3] };
  assign _1963_[1:0] = { csr_bankarray_sel_r, csr_bankarray_dat_r[0] };
  assign { _1965_[3], _1965_[0] } = slave_sel_r[1:0];
  assign _1966_[3] = slave_sel_r[1];
  assign _1967_[0] = slave_sel_r[0];
  assign _1969_[1:0] = { csr_bankarray_sel_r, csr_bankarray_dat_r[1] };
  assign _1971_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _1972_[2] = _1966_[2];
  assign _1973_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _1974_[2] = _1966_[2];
  assign _1975_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _1976_[2] = _1966_[2];
  assign _1977_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign { _1978_[3:2], _1978_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[1] };
  assign { _1979_[3], _1979_[1:0] } = { _1608_[0], \UART.DOUT_VLD , _1662_[2] };
  assign _1980_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _1981_[1] = _1970_[3];
  assign _1982_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _1983_[1] = _1970_[3];
  assign _1984_[2:0] = { core_dat_rx_conv_converter_source_payload_data[9], _1579_[0], slave_sel_r[2] };
  assign _1985_[2] = _1966_[2];
  assign _1986_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _1987_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _1988_[1] = _1970_[3];
  assign _1989_[2:0] = { core_dat_rx_conv_converter_source_payload_data[10], _1579_[0], slave_sel_r[2] };
  assign _1990_[0] = _1629_[0];
  assign _1991_[2] = _1966_[2];
  assign _1992_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _1993_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _1994_[1] = _1970_[3];
  assign _1995_[2:0] = { core_dat_rx_conv_converter_source_payload_data[15], _1579_[0], slave_sel_r[2] };
  assign _1996_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _1997_[2] = _1966_[2];
  assign _1998_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2000_[0] = _1629_[0];
  assign _2001_[2] = _1966_[2];
  assign _2002_[2] = _1966_[2];
  assign _2003_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2004_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2005_[2] = _1966_[2];
  assign _2006_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2008_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2009_[2] = _1966_[2];
  assign _2010_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2012_[0] = _1629_[0];
  assign _2013_[2] = _1966_[2];
  assign _2014_[2] = _1966_[2];
  assign _2015_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2016_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2017_[2] = _1966_[2];
  assign _2018_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2020_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2021_[2] = _1966_[2];
  assign _2022_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2024_[0] = _1629_[0];
  assign _2025_[2] = _1966_[2];
  assign _2026_[2] = _1966_[2];
  assign _2027_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2029_[2] = _1629_[0];
  assign _2030_[2:0] = { \UART.RST , _1359_[5], basesoc_bus_errors[5] };
  assign _2031_[1] = \UART.uart_tx_i.tx_clk_divider_i.div_mark ;
  assign _2032_[1] = \UART.uart_tx_i.n186_o [1];
  assign { _2033_[2], _2033_[0] } = { \UART.RST , \UART.uart_tx_i.n296_q [1] };
  assign _2034_[3:1] = { \VexRiscv._zz_execute_SRC1 [2], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2035_[3], _2035_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [2] };
  assign _2036_[3:1] = { \VexRiscv._zz_execute_SRC1 [5], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2037_[3:2], _2037_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [5] };
  assign { _2038_[3:2], _2038_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [8] };
  assign _2039_[3:1] = { \VexRiscv._zz_execute_SRC1 [11], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2040_[3:2], _2040_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11] };
  assign _2041_[1:0] = { \VexRiscv.CsrPlugin_mepc [14], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2042_[3:1] = { \VexRiscv._zz_execute_SRC1 [14], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2043_[3:2], _2043_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [14] };
  assign _2044_[1:0] = { \VexRiscv.CsrPlugin_mepc [17], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2045_[3:1] = { \VexRiscv._zz_execute_SRC1 [17], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2046_[3:2], _2046_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [17] };
  assign { _2047_[3:2], _2047_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [20] };
  assign _2048_[1:0] = { \VexRiscv.CsrPlugin_mepc [26], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2049_[3:1] = { \VexRiscv._zz_execute_SRC1 [26], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2050_[3:2], _2050_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [26] };
  assign { _2051_[2], _2051_[0] } = \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12:11];
  assign _2052_[3:1] = { _1646_[3], _2051_[1], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3] };
  assign { _2053_[3:2], _2053_[0] } = { _1816_[3], \UART.RST , basesoc_timer_reload_storage[13] };
  assign { _2054_[3], _2054_[1:0] } = { _1781_[3], basesoc_timer_value_status[13], _1662_[0] };
  assign _2055_[2:1] = { _1646_[3], _1750_[2] };
  assign _2056_[1:0] = { \VexRiscv.CsrPlugin_mepc [16], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2057_[1:0] = { \VexRiscv.execute_CsrPlugin_csr_768 , \VexRiscv.CsrPlugin_mstatus_MPIE  };
  assign _2058_[3:1] = { \VexRiscv._zz_execute_SRC1 [7], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _2059_[3:1] = { _1646_[3], _2051_[1], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7] };
  assign _2060_[1:0] = { \VexRiscv.CsrPlugin_mepc [19], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2061_[3:1] = { \VexRiscv._zz_execute_SRC1 [16], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2062_[3:2], _2062_[0] } = { \VexRiscv.memory_arbitration_isValid , _1646_[3], \VexRiscv.execute_arbitration_isStuckByOthers  };
  assign _2063_[2:0] = { _1605_[0], csr_bankarray_csrbank15_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _2064_[3:1] = { \VexRiscv._zz_execute_SRC1 [19], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _2065_[1] = \UART.RST ;
  assign _2066_[1] = \UART.RST ;
  assign _2067_[1] = \UART.RST ;
  assign _2068_[3:1] = { \VexRiscv._zz_execute_SRC1 [15], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _2069_[1] = \UART.RST ;
  assign { _2070_[3:2], _2070_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[30] };
  assign _2071_[2:0] = { _1605_[0], csr_bankarray_csrbank19_out0_w, csr_bankarray_csrbank10_out0_r };
  assign { _2072_[3:2], _2072_[0] } = { \UART.uart_rx_i.rx_clk_divider_i.div_mark , \UART.uart_rx_i.n125_o , \UART.uart_rx_i.n130_o  };
  assign { _2073_[3:2], _2073_[0] } = { \UART.uart_rx_i.n58_o , \UART.RST , \UART.uart_rx_i.n163_q [1] };
  assign { _2074_[3:2], _2074_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[18] };
  assign { _2075_[3:2], _2075_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [29] };
  assign { _2076_[3:2], _2076_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[25] };
  assign _2077_[3:1] = { \UART.os_clk_divider_ias.div_mark , \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [0], \UART.uart_rx_i.rx_clk_divider_i.n319_o [0] };
  assign _2079_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [21], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2080_[1] = \VexRiscv._zz_execute_SRC1 [21];
  assign _2081_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [22], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2082_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [27], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2083_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [28], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2084_[3:2] = \VexRiscv._zz_execute_SRC1 [28:27];
  assign _2085_[2] = \VexRiscv._zz_execute_SRC1 [22];
  assign _2086_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [11], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2087_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [10], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2088_[0] = \VexRiscv._zz_execute_SRC1 [10];
  assign _2089_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [19], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2090_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [26], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign { _2091_[3:2], _2091_[0] } = { \VexRiscv._zz_execute_SRC1 [3], \VexRiscv._zz_execute_SRC1 [26], _1613_[1] };
  assign _2092_[2] = \VexRiscv._zz_execute_SRC1 [19];
  assign _2093_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [25], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2094_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [8], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign { _2095_[2], _2095_[0] } = { \VexRiscv._zz_execute_SRC1 [25], \VexRiscv._zz_execute_SRC1 [8] };
  assign _2096_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [14], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2097_[1] = \VexRiscv._zz_execute_SRC1 [14];
  assign _2098_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [24], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2099_[1] = \VexRiscv._zz_execute_SRC1 [24];
  assign _2100_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [30], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2101_[1] = \VexRiscv._zz_execute_SRC1 [30];
  assign _2102_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [31], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2103_[1] = \VexRiscv._zz_execute_SRC1 [31];
  assign _2105_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [6], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2106_[0] = \VexRiscv._zz_execute_SRC1 [6];
  assign _2107_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [15], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [7] };
  assign _2108_[3:1] = \VexRiscv._zz_lastStageRegFileWrite_payload_address [14:12];
  assign _2109_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13:12] };
  assign _2110_[1:0] = { \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [10], _2109_[3] };
  assign { _2111_[3], _2111_[1:0] } = { _2110_[3], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [12], _2109_[3] };
  assign { _2112_[3], _2112_[1:0] } = { _2110_[3], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [14], _2109_[3] };
  assign _2113_[2] = _1664_[3];
  assign _2114_[3:1] = { \VexRiscv._zz_lastStageRegFileWrite_payload_address [12], \VexRiscv._zz_lastStageRegFileWrite_payload_address [14:13] };
  assign _2115_[0] = _2110_[3];
  assign { _2116_[3], _2116_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[18], _1662_[0] };
  assign _2118_[3:1] = { _1646_[3], \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.fifo.io_occupancy , _1728_[0] };
  assign _2119_[1:0] = { \VexRiscv.decode_to_execute_RS2 [27], \VexRiscv.switch_Misc_l232_2  };
  assign _2120_[1:0] = { csr_bankarray_interface27_bank_bus_dat_r[7], csr_bankarray_interface26_bank_bus_dat_r[7] };
  assign _2121_[2] = _1966_[2];
  assign _2122_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2123_[0] = _1629_[0];
  assign _2124_[1] = _1970_[3];
  assign _2125_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2126_[1] = _1970_[3];
  assign _2127_[2:0] = { core_dat_rx_conv_converter_source_payload_data[13], _1579_[0], slave_sel_r[2] };
  assign _2128_[2] = _1966_[2];
  assign _2129_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2130_[0] = _1629_[0];
  assign _2131_[2] = _1966_[2];
  assign _2132_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2133_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2135_[0] = _1629_[0];
  assign _2136_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2138_[0] = _1629_[0];
  assign _2139_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [10] };
  assign _2140_[2:1] = { _1592_[2], _1415_[8] };
  assign _2141_[1:0] = { \VexRiscv.CsrPlugin_mepc [6], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2142_[2] = _1624_[2];
  assign _2143_[2:1] = { _1624_[2], _1820_[0] };
  assign _2144_[2:1] = { _1624_[2], _1825_[0] };
  assign { _2145_[3], _2145_[1:0] } = { _1902_[1], \spi_master.cpol , _1662_[2] };
  assign _2146_[2] = _1624_[2];
  assign _2147_[2] = _1624_[2];
  assign { _2148_[3], _2148_[1:0] } = { _1902_[1], \spi_master.cpha , _1662_[2] };
  assign _2149_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [3] };
  assign _2150_[2:1] = { _1592_[2], _1415_[1] };
  assign { _2151_[3:2], _2151_[0] } = { _1816_[3], \UART.RST , basesoc_timer_reload_storage[12] };
  assign _2152_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [16], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2153_[1] = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS ;
  assign { _2154_[3:2], _2154_[0] } = { _1877_[3], \UART.RST , csr_bankarray_csrbank27_load0_w[31] };
  assign _2155_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [6] };
  assign _2156_[0] = \UART.RST ;
  assign _2157_[1] = \UART.RST ;
  assign _2158_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[1], i2c1_oe };
  assign { _2159_[3:2], _2159_[0] } = { _1913_[3], \UART.RST , csr_bankarray_csrbank5_reg_wdata0_w[8] };
  assign { _2160_[3:2], _2160_[0] } = { _1799_[3], \UART.RST , basesoc_timer_load_storage[19] };
  assign _2162_[1:0] = { \spi_master_1.int_sclk , \spi_master_1.cpol  };
  assign _2163_[1:0] = { hyperram_reg_control_re, csr_bankarray_csrbank5_reg_control0_w[1] };
  assign _2164_[2:0] = { _1711_[0], _1775_[1:0] };
  assign _2165_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[7], csr_bankarray_csrbank5_reg_control0_w[7] };
  assign _2166_[2:0] = { \UART.RST , _1791_[1], core_latency[2] };
  assign { _2167_[2], _2167_[0] } = { \UART.uart_tx_i.n227_o , _1829_[3] };
  assign _2168_[3:1] = { \UART.os_clk_divider_ias.div_mark , \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0], \UART.uart_tx_i.tx_clk_divider_i.n345_o [0] };
  assign _2170_[2:0] = { _1605_[0], csr_bankarray_csrbank3_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _2171_[1] = \UART.RST ;
  assign _2172_[2:0] = { _1605_[0], csr_bankarray_csrbank4_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _2173_[1] = \UART.RST ;
  assign _2174_[0] = _1641_[2];
  assign _2175_[2:0] = { \UART.RST , basesoc_uart_rxtx_r[6], \spi_master_1.n28_o [6] };
  assign _2176_[1] = _1606_[1];
  assign _2178_[1] = _2177_[1];
  assign _2182_[1] = _2177_[1];
  assign _2184_[0] = _2179_[0];
  assign _2185_[1] = \UART.RST ;
  assign _2186_[2:1] = { _1604_[2], _1639_[1] };
  assign { _2187_[3], _2187_[1] } = { \UART.RST , basesoc_uart_tx_fifo_level0[3] };
  assign _2188_[0] = _2169_[0];
  assign { _2189_[3], _2189_[1:0] } = { \UART.RST , basesoc_uart_tx_fifo_level0[0], _2187_[0] };
  assign { _2190_[3:2], _2190_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[0] };
  assign { _2191_[3:2], _2191_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[12] };
  assign { _2192_[3:2], _2192_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[9] };
  assign { _2193_[3:2], _2193_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[6] };
  assign { _2194_[3:2], _2194_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[3] };
  assign { _2195_[3:2], _2195_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[0] };
  assign { _2196_[3:2], _2196_[0] } = { _1816_[3], \UART.RST , basesoc_timer_reload_storage[22] };
  assign { _2197_[3:2], _2197_[0] } = { _1816_[3], \UART.RST , basesoc_timer_reload_storage[21] };
  assign { _2198_[3:2], _2198_[0] } = { _1816_[3], \UART.RST , basesoc_timer_reload_storage[9] };
  assign _2199_[1] = _1902_[1];
  assign _2200_[2:0] = { _1605_[0], csr_bankarray_csrbank12_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _2201_[1] = \UART.RST ;
  assign _2202_[2:0] = { _1641_[2], csr_bankarray_csrbank17_oe0_w, csr_bankarray_csrbank10_out0_r };
  assign _2203_[1] = \UART.RST ;
  assign _2204_[0] = _2179_[0];
  assign { _2205_[3:2], _2205_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[3] };
  assign _2206_[1:0] = { \spi_master.last_bit [4], \spi_master.clk_toggles [4] };
  assign _2207_[3:1] = { \spi_master.n129_q , \spi_master.n132_q , _1338_[4] };
  assign _2209_[0] = _2183_[0];
  assign { _2211_[3:2], _2211_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[13] };
  assign _2212_[2:0] = { \UART.uart_tx_i.n296_q [0], \UART.uart_tx_i.n296_q [1], \UART.uart_tx_i.n306_o  };
  assign _2213_[1] = \UART_1.n23_q ;
  assign _2214_[0] = _2180_[0];
  assign { _2215_[3:2], _2215_[0] } = { _1742_[2], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [26], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [27] };
  assign _2216_[1] = _1742_[3];
  assign _2217_[2:1] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21:20];
  assign _2218_[1] = _1743_[0];
  assign _2219_[0] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [28];
  assign _2220_[2:1] = \UART.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1:0];
  assign _2221_[1:0] = { syncfifo0_produce[0], syncfifo0_produce[1] };
  assign _2222_[2:1] = \UART_1.uart_rx_i.rx_clk_divider_i.clk_div_cnt [1:0];
  assign _2223_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2224_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2225_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [9], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2226_[3:1] = { \VexRiscv._zz_execute_SRC1 [9], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _2227_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2228_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [12], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2229_[3:1] = { \VexRiscv._zz_execute_SRC1 [12], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _2230_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2231_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [15], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2232_[3:1] = { \VexRiscv._zz_execute_SRC1 [15], \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv._zz_execute_ALU_BITWISE_CTRL [0] };
  assign _2233_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2234_[2] = _1664_[3];
  assign _2235_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2236_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign { _2237_[3:2], _2237_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[17] };
  assign _2238_[1] = \UART.RST ;
  assign { _2239_[3:2], _2239_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[12] };
  assign _2240_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [29], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2241_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [18], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2242_[1] = \VexRiscv._zz_execute_SRC1 [18];
  assign _2243_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [5], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2244_[0] = \VexRiscv._zz_execute_SRC1 [5];
  assign _2245_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [17], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2246_[1] = \VexRiscv._zz_execute_SRC1 [17];
  assign _2248_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2249_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign { _2250_[3:2], _2250_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[24] };
  assign _2251_[2:0] = { _1641_[2], csr_bankarray_csrbank13_oe0_w, csr_bankarray_csrbank10_out0_r };
  assign { _2252_[2], _2252_[0] } = { \UART.RST , syncfifo0_level[0] };
  assign _2253_[2:0] = { core_dat_rx_conv_converter_source_payload_data[1], _1579_[0], slave_sel_r[2] };
  assign _2254_[2] = _1966_[2];
  assign _2255_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2256_[0] = _1629_[0];
  assign _2257_[1] = \UART.uart_tx_i.n237_o ;
  assign _2258_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign { _2259_[3], _2259_[1:0] } = { _1646_[3], _1748_[1], \VexRiscv.execute_arbitration_isStuck  };
  assign { _2260_[3:2], _2260_[0] } = { \VexRiscv._zz_execute_SRC1 [16], \VexRiscv._zz_execute_SRC1 [29], _2153_[0] };
  assign _2261_[1:0] = { \VexRiscv._zz_execute_SRC1 [15], _2232_[0] };
  assign _2262_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [23], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2263_[1] = \VexRiscv._zz_execute_SRC1 [23];
  assign _2264_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [13], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2265_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [20], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2266_[3:2] = { \VexRiscv._zz_execute_SRC1 [20], \VexRiscv._zz_execute_SRC1 [13] };
  assign _2268_[2:0] = { \VexRiscv._zz_execute_SRC2_CTRL [1], \VexRiscv._zz_execute_to_memory_PC [7], \VexRiscv._zz_execute_SRC2_CTRL [0] };
  assign _2269_[0] = \VexRiscv._zz_execute_SRC1 [7];
  assign _2270_[0] = \VexRiscv._zz_execute_SRC1 [11];
  assign { _2274_[2], _2274_[0] } = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [12], \VexRiscv.CsrPlugin_selfException_payload_badAddr [14] };
  assign { _2275_[2], _2275_[0] } = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [14], \VexRiscv.switch_Misc_l232_2  };
  assign _2276_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [9], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [1] };
  assign _2277_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [11], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [3] };
  assign _2278_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [5] };
  assign { _2279_[3], _2279_[1:0] } = { _1781_[3], basesoc_timer_value_status[1], _1662_[0] };
  assign _2280_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2281_[1] = _1970_[3];
  assign _2282_[2:0] = { \UART.RST , core_sink_sink_payload_dq[5], core_reg_rx_conv_converter_source_payload_data[13] };
  assign { _2283_[3:2], _2283_[0] } = { core_dat_rx_conv_converter_demux[1], _1724_[1], core_dat_rx_conv_converter_demux[0] };
  assign { _2284_[3:2], _2284_[0] } = { _1706_[1], \UART.RST , core_cmd_tx_conv_converter_mux[1] };
  assign _2285_[1] = _1608_[0];
  assign _2286_[1] = _1608_[0];
  assign _2287_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [7] };
  assign _2288_[1:0] = { csr_bankarray_csrbank4_out0_w, _1605_[0] };
  assign _2289_[2] = _1664_[3];
  assign _2290_[2:1] = { _1592_[2], _1415_[5] };
  assign _2291_[2] = _1664_[3];
  assign _2292_[1] = _1770_[0];
  assign _2293_[2:0] = { \UART.uart_tx_i.n237_o , \UART.uart_tx_i.n245_o , \UART.uart_tx_i.n250_o  };
  assign _2294_[3:1] = { csr_bankarray_csrbank30_ev_pending_w, _1639_[0], _1662_[2] };
  assign { _2295_[3], _2295_[1:0] } = { _1608_[0], \UART.FRAME_ERROR , _1662_[2] };
  assign _2296_[1] = _1770_[0];
  assign { _2297_[3], _2297_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[30], _1662_[0] };
  assign _2298_[1:0] = { _1660_[0], csr_bankarray_csrbank29_control0_w };
  assign { _2299_[3], _2299_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[31], _1662_[0] };
  assign { _2300_[3], _2300_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[27], _1662_[0] };
  assign { _2301_[3], _2301_[1:0] } = { _1764_[0], \UART_1.uart_tx_i.n257_o , \UART_1.uart_tx_i.n250_o  };
  assign _2302_[3:1] = { csr_bankarray_csrbank29_rx_data_w[0], _1664_[0], _1951_[0] };
  assign _2303_[1] = _1770_[0];
  assign { _2304_[3], _2304_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[29], _1662_[0] };
  assign { _2305_[3], _2305_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[17], _1662_[0] };
  assign { _2306_[3], _2306_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[14], _1662_[0] };
  assign { _2307_[3], _2307_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[12], _1662_[0] };
  assign { _2308_[3], _2308_[1:0] } = { _1781_[3], basesoc_timer_value_status[4], _1662_[0] };
  assign { _2309_[3], _2309_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[15], _1662_[0] };
  assign { _2310_[3], _2310_[1:0] } = { _1770_[0], \UART_1.DOUT_VLD , _1662_[2] };
  assign _2311_[1] = _1770_[0];
  assign _2312_[1:0] = { \VexRiscv.CsrPlugin_mepc [25], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2313_[3:1] = { \VexRiscv._zz_execute_SRC1 [25], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _2314_[2] = _1925_[0];
  assign _2315_[1] = _1608_[0];
  assign _2316_[1] = _1608_[0];
  assign _2317_[1] = _1902_[1];
  assign _2318_[1] = _1902_[1];
  assign { _2319_[3:2], _2319_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[16] };
  assign _2320_[1] = _1902_[1];
  assign _2321_[3:1] = { \VexRiscv._zz_execute_SRC1 [21], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2322_[3], _2322_[1:0] } = { _1781_[3], basesoc_timer_value_status[7], _1662_[0] };
  assign _2323_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [13] };
  assign { _2324_[3:2], _2324_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[8] };
  assign { _2325_[3], _2325_[1:0] } = { \UART.RST , core_cycles[1], _1849_[0] };
  assign _2326_[2:0] = { \UART.RST , csr_bankarray_csrbank10_out0_r, basesoc_timer_pending_r };
  assign { _2327_[3:2], _2327_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[2] };
  assign { _2328_[3], _2328_[1:0] } = { \UART.RST , core_cycles[5], _1849_[0] };
  assign _2329_[1:0] = { \VexRiscv.CsrPlugin_mepc [10], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2330_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [5] };
  assign _2331_[2:1] = { _1592_[2], _1415_[3] };
  assign _2332_[1] = _1774_[1];
  assign { _2333_[3], _2333_[1:0] } = { _1781_[3], basesoc_timer_value_status[5], _1662_[0] };
  assign _2334_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [17] };
  assign _2335_[2:1] = { _1592_[2], _1415_[15] };
  assign _2336_[1:0] = { \UART_1.uart_rx_i.n125_o , \UART_1.uart_rx_i.n130_o  };
  assign _2338_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [20] };
  assign _2339_[1] = _1774_[1];
  assign _2340_[2:1] = { _1592_[2], _1415_[11] };
  assign { _2341_[3:2], _2341_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[29] };
  assign { _2342_[3], _2342_[1:0] } = { \UART.RST , basesoc_uart_rx_fifo_level0[4], _1882_[0] };
  assign _2343_[0] = _2337_[0];
  assign { _2344_[3:2], _2344_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[28] };
  assign { _2345_[3], _2345_[1:0] } = { \UART.RST , basesoc_uart_rx_fifo_level0[0], _1882_[0] };
  assign { _2346_[3:2], _2346_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[27] };
  assign { _2347_[3:2], _2347_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[23] };
  assign { _2348_[3], _2348_[1:0] } = { \UART.RST , basesoc_uart_rx_fifo_level0[1], _1882_[0] };
  assign { _2349_[3:2], _2349_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[26] };
  assign _2350_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [23] };
  assign _2351_[2:1] = { _1592_[2], _1415_[21] };
  assign { _2352_[3], _2352_[1:0] } = { \UART.RST , basesoc_uart_rx_fifo_level0[2], _1882_[0] };
  assign _2354_[1] = _1910_[3];
  assign { _2355_[3], _2355_[1:0] } = { _1781_[3], basesoc_timer_value_status[31], _1662_[0] };
  assign { _2356_[3:2], _2356_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[6] };
  assign { _2357_[3:2], _2357_[0] } = { _1797_[3], \UART.RST , csr_bankarray_csrbank27_reload0_w[30] };
  assign { _2358_[3], _2358_[1:0] } = { \UART.RST , core_cycles[4], _1849_[0] };
  assign { _2359_[3:2], _2359_[0] } = { \UART.uart_rx_i.n58_o , \UART.RST , \UART.uart_rx_i.n163_q [2] };
  assign { _2360_[3], _2360_[1:0] } = { _1781_[3], basesoc_timer_value_status[3], _1662_[0] };
  assign { _2361_[3], _2361_[1:0] } = { \UART.RST , basesoc_uart_tx_fifo_level0[1], _2187_[0] };
  assign { _2362_[3], _2362_[1:0] } = { \UART.RST , basesoc_uart_rx0, basesoc_uart_rx_trigger_d };
  assign _2363_[1] = _1774_[1];
  assign _2364_[1] = _1608_[0];
  assign { _2365_[3], _2365_[1:0] } = { _1608_[1], csr_bankarray_csrbank22_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _2366_[1] = \UART.RST ;
  assign _2367_[1] = _1902_[1];
  assign _2368_[0] = _2337_[0];
  assign _2369_[0] = _2337_[0];
  assign { _2370_[3:2], _2370_[0] } = { \UART_1.n23_q , \UART_1.uart_rx_i.rx_clk_divider_i.div_mark , \UART.RST  };
  assign { _2371_[3:2], _2371_[0] } = { \UART.uart_rx_i.n58_o , \UART.RST , \UART.uart_rx_i.n163_q [0] };
  assign { _2372_[3:2], _2372_[0] } = { \UART_1.uart_rx_i.n58_o , \UART.RST , \UART_1.uart_rx_i.n163_q [0] };
  assign { _2373_[3:2], _2373_[0] } = { \UART_1.uart_rx_i.n58_o , \UART.RST , \UART_1.uart_rx_i.n163_q [2] };
  assign { _2374_[3], _2374_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[14], _1776_[0] };
  assign { _2375_[2], _2375_[0] } = { _1646_[3], _1588_[0] };
  assign _2376_[2:0] = { \UART.RST , csr_bankarray_csrbank10_out0_r, timer1_pending_r };
  assign { _2377_[3:2], _2377_[0] } = { _1877_[3], \UART.RST , csr_bankarray_csrbank27_load0_w[20] };
  assign _2378_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [22] };
  assign _2379_[2:1] = { _1592_[2], _1415_[20] };
  assign { _2380_[3], _2380_[0] } = { _1646_[3], \VexRiscv.execute_arbitration_isStuck  };
  assign _2381_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [12] };
  assign _2382_[2:1] = { _1592_[2], _1415_[10] };
  assign _2383_[1:0] = { csr_bankarray_csrbank17_out0_w, _1605_[0] };
  assign _2384_[2:0] = { \UART.RST , csr_bankarray_csrbank10_out0_r, csr_bankarray_csrbank8_control0_w[0] };
  assign { _2385_[3], _2385_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[12], _1776_[0] };
  assign _2386_[0] = _1652_[0];
  assign _2387_[1] = \UART.RST ;
  assign { _2388_[2], _2388_[0] } = { \UART.RST , syncfifo1_level[1] };
  assign _2389_[1] = \UART.RST ;
  assign { _2390_[3:2], _2390_[0] } = { _2388_[3], \UART.RST , syncfifo1_level[0] };
  assign _2391_[2:1] = { _1592_[2], _1415_[4] };
  assign { _2392_[3], _2392_[1:0] } = { _1646_[3], _2380_[1], \VexRiscv.execute_arbitration_isStuck  };
  assign _2393_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [9] };
  assign _2394_[2:1] = { _1592_[2], _1415_[7] };
  assign _2395_[2:0] = { _1605_[0], csr_bankarray_csrbank21_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _2396_[1] = \UART.RST ;
  assign { _2397_[3:2], _2397_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [23] };
  assign _2398_[0] = _1764_[0];
  assign { _2399_[3:2], _2399_[0] } = { _2388_[3], \UART.RST , syncfifo1_level[2] };
  assign _2400_[1:0] = { \VexRiscv.CsrPlugin_mepc [4], \VexRiscv.execute_CsrPlugin_csr_833  };
  assign _2401_[3:1] = { \VexRiscv._zz_execute_SRC1 [4], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign { _2402_[3:2], _2402_[0] } = { _2252_[3], \UART.RST , syncfifo0_level[2] };
  assign _2403_[0] = _1764_[0];
  assign _2404_[1] = \UART.RST ;
  assign _2405_[0] = _2169_[0];
  assign _2406_[0] = _1764_[0];
  assign { _2407_[3:2], _2407_[0] } = { _1761_[3], \UART.RST , \UART_1.uart_tx_i.n311_o  };
  assign { _2408_[3], _2408_[1:0] } = { _1781_[3], basesoc_timer_value_status[8], _1662_[0] };
  assign { _2409_[3], _2409_[1:0] } = { _1781_[3], basesoc_timer_value_status[10], _1662_[0] };
  assign { _2410_[3], _2410_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[7], _1662_[0] };
  assign { _2411_[3:2], _2411_[0] } = { _1761_[3], \UART.RST , \UART_1.uart_tx_i.n296_q [0] };
  assign _2412_[2:0] = { \UART.RST , core_sink_sink_payload_dq[7], core_dat_rx_conv_converter_source_payload_data[15] };
  assign { _2413_[3], _2413_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[15], _1776_[0] };
  assign { _2414_[3:2], _2414_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[5] };
  assign _2415_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [16] };
  assign _2416_[2:1] = { _1592_[2], _1415_[14] };
  assign { _2417_[3:2], _2417_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[4] };
  assign { _2418_[3], _2418_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[4], _1662_[0] };
  assign { _2419_[3], _2419_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[7], _1776_[0] };
  assign _2420_[2:1] = { _1592_[2], _1415_[18] };
  assign { _2421_[3], _2421_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[1], _1662_[0] };
  assign _2422_[3:1] = { basesoc_tx_enable, basesoc_tx_tick, basesoc_tx_data[0] };
  assign _2423_[2] = _1664_[3];
  assign _2424_[2:0] = { \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12], _2051_[1], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [11] };
  assign { _2425_[3], _2425_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[28], _1662_[0] };
  assign { _2426_[3], _2426_[1:0] } = { _1781_[3], basesoc_timer_value_status[26], _1662_[0] };
  assign { _2427_[3], _2427_[1:0] } = { _1781_[3], basesoc_timer_value_status[23], _1662_[0] };
  assign { _2428_[3], _2428_[1:0] } = { _1781_[3], basesoc_timer_value_status[28], _1662_[0] };
  assign { _2429_[3], _2429_[1:0] } = { _1781_[3], basesoc_timer_value_status[20], _1662_[0] };
  assign { _2430_[3], _2430_[1:0] } = { _1781_[3], basesoc_timer_value_status[27], _1662_[0] };
  assign { _2431_[3], _2431_[1:0] } = { _1781_[3], basesoc_timer_value_status[25], _1662_[0] };
  assign { _2432_[3], _2432_[1:0] } = { _1781_[3], basesoc_timer_value_status[17], _1662_[0] };
  assign { _2433_[3], _2433_[1:0] } = { _1781_[3], basesoc_timer_value_status[24], _1662_[0] };
  assign { _2434_[3], _2434_[1:0] } = { _1781_[3], basesoc_timer_value_status[22], _1662_[0] };
  assign { _2435_[3], _2435_[1:0] } = { _1781_[3], basesoc_timer_value_status[21], _1662_[0] };
  assign { _2436_[3], _2436_[1:0] } = { _1781_[3], basesoc_timer_value_status[19], _1662_[0] };
  assign { _2437_[3:2], _2437_[0] } = { _2033_[3], \UART.RST , \UART.uart_tx_i.n311_o  };
  assign { _2438_[3], _2438_[1:0] } = { _1781_[3], basesoc_timer_value_status[18], _1662_[0] };
  assign _2439_[2:0] = { \UART.RST , basesoc_tx_enable, basesoc_tx_sink_valid };
  assign _2440_[1] = \UART.RST ;
  assign { _2441_[3], _2441_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[13], _1662_[0] };
  assign { _2442_[3], _2442_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[20], _1662_[0] };
  assign { _2443_[3:2], _2443_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[7] };
  assign _2444_[2:1] = { _1591_[2], \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [31] };
  assign _2445_[2:1] = { _1592_[2], _1415_[29] };
  assign _2446_[2:0] = { _1641_[2], csr_bankarray_csrbank18_oe0_w, csr_bankarray_csrbank10_out0_r };
  assign _2447_[1] = \UART.RST ;
  assign { _2448_[3:2], _2448_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[24] };
  assign _2449_[1] = _1774_[1];
  assign _2450_[3] = _1770_[0];
  assign _2451_[3:1] = { \VexRiscv._zz_execute_SRC1 [10], \VexRiscv.switch_Misc_l232_2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [12] };
  assign _2452_[2:0] = { \UART.RST , csr_bankarray_csrbank10_out0_r, csr_bankarray_csrbank8_ss_n0_w };
  assign { _2453_[3], _2453_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[6], _1776_[0] };
  assign _2454_[2:1] = { _1592_[2], _1415_[0] };
  assign { _2455_[3], _2455_[1:0] } = { _1781_[3], basesoc_timer_value_status[30], _1662_[0] };
  assign { _2456_[3], _2456_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[2], _1662_[0] };
  assign { _2457_[3], _2457_[0] } = { \UART.RST , \UART.uart_rx_i.n125_o  };
  assign { _2458_[3], _2458_[1] } = { \UART_1.uart_tx_i.tx_clk_divider_i.div_mark , \UART_1.uart_tx_i.n257_o  };
  assign _2459_[0] = \UART.RST ;
  assign _2460_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [12], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [4] };
  assign { _2461_[3:2], _2461_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [4] };
  assign _2462_[2:0] = { _2186_[0], _1664_[0], _1951_[0] };
  assign { _2463_[3:2], _2463_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [5] };
  assign { _2464_[3:2], _2464_[0] } = { \UART_1.uart_tx_i.n250_o , _2301_[2], \UART_1.uart_tx_i.n232_o  };
  assign _2465_[3:1] = { \VexRiscv._zz_decode_IS_CSR_3 , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [4] };
  assign { _2466_[3:2], _2466_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [1] };
  assign _2467_[0] = \UART.RST ;
  assign _2468_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [14], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [6] };
  assign _2469_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [10], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [2] };
  assign { _2470_[3:2], _2470_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [2] };
  assign { _2471_[3:2], _2471_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [3] };
  assign _2472_[1:0] = { \UART_1.uart_tx_i.n257_o , \UART.RST  };
  assign { _2473_[3:2], _2473_[0] } = { \UART_1.uart_rx_i.rx_clk_divider_i.div_mark , \UART.RST , \UART_1.uart_rx_i.n135_o  };
  assign { _2474_[3:2], _2474_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [6] };
  assign _2475_[2:0] = { \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [8], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [0] };
  assign { _2476_[3:2], _2476_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [0] };
  assign _2477_[3] = _1925_[0];
  assign { _2478_[3:2], _2478_[0] } = { _1662_[0], \UART.DOUT_VLD , _1599_[0] };
  assign _2479_[3] = _1608_[0];
  assign { _2480_[3], _2480_[1:0] } = { _1829_[1], \UART.uart_tx_i.n257_o , \UART.RST  };
  assign _2481_[2:1] = \VexRiscv._zz_execute_BRANCH_CTRL ;
  assign _2482_[2:0] = { _1605_[0], csr_bankarray_csrbank11_out0_w, csr_bankarray_csrbank10_out0_r };
  assign _2483_[1] = \UART.RST ;
  assign _2484_[2:0] = { core_dat_tx_conv_converter_mux[1], core_bus_sel1[2], core_bus_sel1[3] };
  assign _2485_[1] = core_dat_tx_conv_converter_sink_valid;
  assign _2486_[3] = _1711_[0];
  assign { _2487_[3:2], _2487_[0] } = { _1716_[1], core_reg_tx_conv_converter_source_payload_data[0], _1705_[1] };
  assign _2488_[2] = core_dat_tx_conv_converter_sink_valid;
  assign _2489_[1:0] = { basesoc_basesoc_adr[13], _1708_[0] };
  assign { _2490_[3], _2490_[1:0] } = { _1712_[3], core_reg_tx_conv_converter_source_payload_data[3], _1716_[1] };
  assign _2491_[2] = core_dat_tx_conv_converter_sink_valid;
  assign _2493_[1] = \UART.RST ;
  assign _2494_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2495_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2496_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2497_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2498_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2499_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2500_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2501_[1:0] = _2117_;
  assign _2502_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2503_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2505_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2506_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2507_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2508_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2509_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2510_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2511_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2512_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2513_[2] = core_dat_tx_conv_converter_sink_valid;
  assign _2514_[1:0] = { _1594_[1], _1708_[0] };
  assign _2515_[2:0] = { _1585_[0], _1709_[3], _1606_[1] };
  assign _2516_[2:1] = { _1705_[1], _1707_[0] };
  assign _2517_[2:0] = { _1711_[0], basesoc_basesoc_adr[8], _1710_[3] };
  assign { _2518_[3], _2518_[1:0] } = { _1705_[1], _1711_[0], _1709_[3] };
  assign _2519_[1:0] = { core_reg_tx_conv_converter_source_payload_data[7], _1716_[1] };
  assign _2520_[2] = core_dat_tx_conv_converter_sink_valid;
  assign _2521_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2522_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2523_[1] = \UART.uart_tx_i.n250_o ;
  assign _2524_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign _2525_[2:1] = { \UART_1.os_clk_divider_ias.div_mark , \UART_1.uart_tx_i.tx_clk_divider_i.clk_div_cnt [0] };
  assign _2526_[2:1] = \VexRiscv._zz_execute_ALU_CTRL ;
  assign { _2527_[2], _2527_[0] } = { \UART.os_clk_divider_ias.div_mark , \UART.uart_tx_i.tx_clk_divider_i.clk_div_cnt [3] };
  assign _2528_[0] = _2294_[0];
  assign { _2529_[3:2], _2529_[0] } = { \VexRiscv._zz_decode_IS_CSR_3 , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [6], \VexRiscv._zz__zz_decode_IS_CSR_43  };
  assign _2530_[0] = \VexRiscv.decode_SRC_USE_SUB_LESS ;
  assign _2531_[0] = _2216_[0];
  assign _2532_[1] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14];
  assign _2533_[0] = \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [30];
  assign _2534_[2:0] = { \UART_1.uart_tx_i.n296_q [1:0], \UART_1.uart_tx_i.n302_o  };
  assign _2535_[3:1] = { \VexRiscv._zz_execute_ALU_CTRL , _2275_[3] };
  assign _2536_[2:0] = { \UART_1.uart_tx_i.n232_o , \UART.RST , \UART_1.uart_tx_i.tx_clk_divider_i.div_mark  };
  assign { _2537_[3], _2537_[1:0] } = { \UART.RST , \UART.n23_q , \UART.uart_rx_i.n112_o  };
  assign _2538_[0] = _2183_[0];
  assign _2539_[2:0] = { \UART.uart_rx_i.n112_o , \UART.n23_q , \UART.RST  };
  assign _2540_[2:1] = { \UART.RST , _2458_[0] };
  assign _2541_[2:0] = { \UART_1.uart_tx_i.n296_q [1:0], \UART_1.uart_tx_i.n306_o  };
  assign _2543_[2:0] = { \UART_1.uart_rx_i.n117_o , \UART_1.uart_rx_i.rx_clk_divider_i.div_mark , \UART.RST  };
  assign _2544_[2:0] = { \UART.uart_tx_i.n296_q [0], \UART.uart_tx_i.n296_q [1], \UART.uart_tx_i.n302_o  };
  assign _2545_[1:0] = { _2213_[0], \UART_1.n23_q  };
  assign _2546_[2:1] = { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14], \VexRiscv._zz_decode_IS_CSR_3  };
  assign _2547_[2:0] = { _1331_[31], _1329_[31], _1330_[31] };
  assign { _2548_[3], _2548_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[10], _1662_[0] };
  assign { _2549_[3:2], _2549_[0] } = { _2033_[3], \UART.RST , \UART.uart_tx_i.n296_q [0] };
  assign _2550_[2:0] = { _1343_[31], _1341_[31], _1342_[31] };
  assign { _2551_[2], _2551_[0] } = { _1641_[2], _1600_[1] };
  assign { _2552_[2], _2552_[0] } = { \UART.RST , _2528_[1] };
  assign { _2553_[3], _2553_[1:0] } = { _2528_[1], \UART.uart_tx_i.n232_o , _2523_[0] };
  assign _2554_[2:0] = { \UART.uart_tx_i.n257_o , _2523_[0], _2528_[1] };
  assign _2555_[1:0] = { \UART.uart_tx_i.n250_o , _2257_[0] };
  assign _2556_[2:0] = { \UART_1.uart_tx_i.tx_clk_divider_i.div_mark , \UART_1.uart_tx_i.n237_o , \UART.RST  };
  assign _2557_[1] = \UART.RST ;
  assign _2558_[1:0] = { core_reg_tx_conv_converter_source_payload_data[6], _1716_[1] };
  assign _2559_[1] = \UART.RST ;
  assign _2560_[1:0] = { core_reg_tx_conv_converter_source_payload_data[2], _1716_[1] };
  assign _2561_[3] = _1712_[3];
  assign _2562_[2] = core_dat_tx_conv_converter_sink_valid;
  assign { _2563_[3], _2563_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[24], _1662_[0] };
  assign { _2564_[2], _2564_[0] } = { _1600_[1], _1641_[2] };
  assign { _2565_[3], _2565_[1:0] } = { \UART.RST , basesoc_uart_tx_fifo_level0[4], _2187_[0] };
  assign _2566_[1:0] = { core_reg_tx_conv_converter_source_payload_data[1], _1716_[1] };
  assign _2567_[1] = \UART.RST ;
  assign { _2568_[3:2], _2568_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[1] };
  assign { _2569_[3:2], _2569_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[4] };
  assign { _2570_[3], _2570_[1:0] } = { \UART.RST , _1944_[0], basesoc_timer_zero_trigger_d };
  assign { _2571_[3:2], _2571_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[7] };
  assign { _2572_[3:2], _2572_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[2] };
  assign { _2573_[3:2], _2573_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[10] };
  assign { _2574_[3:2], _2574_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[5] };
  assign { _2575_[3:2], _2575_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[13] };
  assign { _2576_[3:2], _2576_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[8] };
  assign { _2577_[3:2], _2577_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[11] };
  assign { _2578_[3:2], _2578_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[15] };
  assign { _2579_[3:2], _2579_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[14] };
  assign _2580_[0] = csr_bankarray_adr[5];
  assign { _2581_[3:2], _2581_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[17] };
  assign { _2582_[3:2], _2582_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[18] };
  assign { _2583_[3:2], _2583_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[20] };
  assign { _2584_[3:2], _2584_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[21] };
  assign { _2585_[3:2], _2585_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[23] };
  assign { _2586_[3:2], _2586_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[24] };
  assign { _2587_[3:2], _2587_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[26] };
  assign _2588_[1] = csr_bankarray_adr[2];
  assign { _2589_[3:2], _2589_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[11] };
  assign { _2590_[3:2], _2590_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[19] };
  assign { _2591_[3:2], _2591_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[27] };
  assign { _2592_[3:2], _2592_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[29] };
  assign { _2593_[3:2], _2593_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[22] };
  assign { _2594_[3], _2594_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[5], _1662_[0] };
  assign { _2595_[3], _2595_[1:0] } = { _1904_[1], _1641_[2], _1604_[0] };
  assign { _2596_[3:2], _2596_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[15] };
  assign { _2597_[3], _2597_[1:0] } = { \UART.RST , \UART.DOUT_VLD , uart_logging_rx_trigger_d };
  assign { _2598_[3:2], _2598_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[30] };
  assign { _2599_[3:2], _2599_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[25] };
  assign { _2600_[3:2], _2600_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[28] };
  assign { _2601_[3:2], _2601_[0] } = { basesoc_timer_en_storage, \UART.RST , basesoc_timer_load_storage[31] };
  assign _2602_[1] = \UART.RST ;
  assign _2603_[1:0] = { csr_bankarray_csrbank18_out0_w, _1605_[0] };
  assign { _2604_[3], _2604_[1:0] } = { \UART.RST , basesoc_uart_tx_fifo_level0[2], _2187_[0] };
  assign _2605_[2:0] = { _1635_[0], hyperramsdrphy_source_last, _1875_[2] };
  assign _2606_[2:0] = { clockdomainsrenamer_state[1], \UART.RST , clockdomainsrenamer_state[0] };
  assign _2607_[0] = _2169_[0];
  assign { _2608_[3], _2608_[1:0] } = { \UART.RST , core_burst_r_first, _1579_[0] };
  assign { _2609_[3:2], _2609_[0] } = { _1706_[1], \UART.RST , core_cmd_tx_conv_converter_mux[2] };
  assign { _2610_[3], _2610_[1:0] } = { \UART.RST , core_cycles[0], _1849_[0] };
  assign _2611_[1] = \UART.RST ;
  assign { _2612_[3], _2612_[1:0] } = { \UART.RST , core_cycles[7], _1849_[0] };
  assign { _2613_[3:2], _2613_[0] } = { \UART.RST , core_latency_x2, _1839_[3] };
  assign { _2614_[3], _2614_[1:0] } = { \UART.RST , core_cycles[6], _1849_[0] };
  assign { _2615_[3], _2615_[1:0] } = { _1910_[3], csr_bankarray_csrbank27_value_w[8], _1662_[0] };
  assign _2616_[1] = _1957_[1];
  assign _2617_[2:0] = { \UART.RST , csr_bankarray_csrbank10_out0_r, csr_bankarray_csrbank1_control0_w[0] };
  assign _2618_[2:1] = { \UART.RST , _1844_[3] };
  assign _2619_[2:0] = { \UART.RST , _2163_[2], fsm_state[1] };
  assign _2620_[2:0] = { \UART.RST , csr_bankarray_csrbank10_out0_r, csr_bankarray_csrbank1_ss_n0_w };
  assign _2621_[2:0] = { _1641_[2], csr_bankarray_csrbank2_oe0_w, csr_bankarray_csrbank10_out0_r };
  assign _2622_[1] = \UART.RST ;
  assign { _2623_[3], _2623_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[2], _1776_[0] };
  assign { _2624_[3], _2624_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[3], _1776_[0] };
  assign _2625_[1] = \UART.RST ;
  assign _2626_[1] = \UART.RST ;
  assign { _2627_[3], _2627_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[4], _1776_[0] };
  assign { _2628_[3], _2628_[1:0] } = { \UART.RST , fsm_state[0], _2619_[3] };
  assign _2629_[1] = \UART.RST ;
  assign { _2630_[3], _2630_[1:0] } = { \UART.RST , _1886_[2], timer1_zero_trigger_d };
  assign { _2631_[3], _2631_[1:0] } = { \UART.RST , basesoc_uart_tx_trigger_d, _2186_[0] };
  assign _2632_[0] = _2078_[0];
  assign _2633_[0] = _2078_[0];
  assign { _2635_[3], _2635_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[0], _1776_[0] };
  assign _2636_[0] = _2078_[0];
  assign { _2637_[3], _2637_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[5], _1776_[0] };
  assign { _2638_[3], _2638_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[1], _1776_[0] };
  assign { _2639_[3], _2639_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[8], _1776_[0] };
  assign { _2640_[3], _2640_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[10], _1776_[0] };
  assign { _2641_[3], _2641_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[11], _1776_[0] };
  assign { _2642_[3], _2642_[1:0] } = { \UART.RST , csr_bankarray_csrbank5_reg_rdata_w[9], _1776_[0] };
  assign _2643_[1] = \UART.RST ;
  assign _2644_[1] = \UART.RST ;
  assign _2645_[1] = \UART.RST ;
  assign _2646_[1] = \UART.RST ;
  assign { _2647_[3:2], _2647_[0] } = { _2252_[3], \UART.RST , syncfifo0_level[1] };
  assign _2648_[1] = \UART.RST ;
  assign _2649_[1] = \UART.RST ;
  assign { _2650_[3:2], _2650_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[9] };
  assign { _2651_[3:2], _2651_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[14] };
  assign { _2652_[3:2], _2652_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[10] };
  assign _2653_[2:1] = { _1624_[2], _1835_[0] };
  assign _2654_[2:1] = { _1624_[2], _1915_[0] };
  assign _2655_[2:1] = { _1624_[2], _1833_[0] };
  assign _2656_[2:1] = { _1624_[2], _1827_[0] };
  assign _2657_[2:1] = { _1624_[2], _1871_[0] };
  assign _2658_[2:1] = { _1624_[2], _2321_[0] };
  assign _2659_[2:1] = { _1624_[2], _2045_[0] };
  assign _2660_[2:1] = { _1624_[2], _1645_[0] };
  assign _2661_[2:1] = { _1624_[2], _2061_[0] };
  assign _2662_[2:1] = { _1624_[2], _2049_[0] };
  assign _2663_[2:1] = { _1624_[2], _2068_[0] };
  assign _2664_[2:1] = { _1624_[2], _2039_[0] };
  assign _2665_[2:1] = { _1624_[2], _2313_[0] };
  assign _2666_[2:1] = { _1624_[2], _2451_[0] };
  assign _2667_[2:1] = { _1624_[2], _1924_[0] };
  assign _2668_[2:1] = { _1624_[2], _1818_[0] };
  assign _2669_[2:1] = { _1624_[2], _2036_[0] };
  assign _2670_[2:1] = { _1624_[2], _2064_[0] };
  assign _2671_[2:1] = { _1624_[2], _2401_[0] };
  assign _2672_[2:1] = { _1624_[2], _2042_[0] };
  assign _2673_[2:1] = { _1624_[2], _1898_[0] };
  assign _2674_[2:1] = { _1624_[2], _1805_[1] };
  assign _2675_[2:1] = { _1624_[2], _1822_[0] };
  assign _2676_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2677_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2679_[0] = _1629_[0];
  assign _2680_[2:1] = { _1624_[2], _1918_[0] };
  assign _2681_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [24] };
  assign _2682_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [22] };
  assign _2683_[2:1] = { _1624_[2], _2058_[0] };
  assign _2684_[0] = _1629_[0];
  assign _2685_[2:1] = { _1624_[2], _2034_[0] };
  assign _2686_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [21] };
  assign _2687_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [19] };
  assign _2688_[2:1] = { _1624_[2], _1807_[1] };
  assign _2689_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2690_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2692_[0] = _1629_[0];
  assign _2693_[2] = _1966_[2];
  assign _2694_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2695_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2697_[0] = _1629_[0];
  assign _2698_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [18] };
  assign _2699_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [16] };
  assign _2700_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [23] };
  assign _2701_[2] = _1966_[2];
  assign _2702_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2703_[0] = _1629_[0];
  assign _2704_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2705_[2] = _1966_[2];
  assign _2706_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2708_[0] = _1629_[0];
  assign _2709_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [15] };
  assign _2710_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [20] };
  assign _2711_[0] = _1629_[0];
  assign _2712_[2] = _1966_[2];
  assign _2713_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2714_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2716_[0] = _1629_[0];
  assign _2717_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2718_[2] = _1966_[2];
  assign _2719_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2721_[0] = _1629_[0];
  assign _2722_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2723_[1] = _1970_[3];
  assign _2724_[2:0] = { core_dat_rx_conv_converter_source_payload_data[12], _1579_[0], slave_sel_r[2] };
  assign _2725_[2] = _1966_[2];
  assign _2726_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2727_[0] = _1629_[0];
  assign _2728_[2:1] = { \VexRiscv.decode_arbitration_isStuck , \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [17] };
  assign _2729_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2730_[1] = _1970_[3];
  assign _2731_[2:0] = { core_dat_rx_conv_converter_source_payload_data[11], _1579_[0], slave_sel_r[2] };
  assign _2732_[0] = _1629_[0];
  assign _2733_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2735_[0] = _1629_[0];
  assign _2736_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2737_[2:0] = { core_dat_rx_conv_converter_source_payload_data[6], _1579_[0], slave_sel_r[2] };
  assign _2738_[3] = _1970_[3];
  assign _2739_[0] = _1629_[0];
  assign _2740_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2741_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2743_[0] = _1629_[0];
  assign _2744_[3] = _1970_[3];
  assign _2745_[2] = _1966_[2];
  assign _2746_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2747_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2748_[2:0] = { core_dat_rx_conv_converter_source_payload_data[5], _1579_[0], slave_sel_r[2] };
  assign _2749_[0] = _1629_[0];
  assign _2750_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2752_[0] = _1629_[0];
  assign _2753_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2754_[2:0] = { core_dat_rx_conv_converter_source_payload_data[4], _1579_[0], slave_sel_r[2] };
  assign _2755_[3] = _1970_[3];
  assign _2756_[0] = _1629_[0];
  assign _2757_[0] = _1970_[3];
  assign _2758_[2] = _1966_[2];
  assign _2759_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2760_[2:0] = { core_dat_rx_conv_converter_source_payload_data[14], _1579_[0], slave_sel_r[2] };
  assign _2761_[0] = _1629_[0];
  assign _2762_[1:0] = { \VexRiscv.decode_to_execute_RS2 [31], \VexRiscv.switch_Misc_l232_2  };
  assign _2763_[2] = _1966_[2];
  assign _2764_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2765_[0] = _1629_[0];
  assign _2766_[1:0] = { \VexRiscv.decode_to_execute_RS2 [30], \VexRiscv.switch_Misc_l232_2  };
  assign _2767_[1:0] = { \VexRiscv.decode_to_execute_RS2 [26], \VexRiscv.switch_Misc_l232_2  };
  assign _2768_[2] = _1966_[2];
  assign _2769_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2770_[2:0] = { core_dat_rx_conv_converter_source_payload_data[8], _1579_[0], slave_sel_r[2] };
  assign _2771_[0] = _1629_[0];
  assign _2772_[1:0] = { \VexRiscv.decode_to_execute_RS2 [25], \VexRiscv.switch_Misc_l232_2  };
  assign _2773_[3] = _1970_[3];
  assign _2774_[2] = _1966_[2];
  assign _2775_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2776_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2777_[2:0] = { core_dat_rx_conv_converter_source_payload_data[3], _1579_[0], slave_sel_r[2] };
  assign _2778_[0] = _1629_[0];
  assign _2779_[1:0] = { \VexRiscv.decode_to_execute_RS2 [24], \VexRiscv.switch_Misc_l232_2  };
  assign _2780_[3:2] = { slave_sel_r[1], _1968_[2] };
  assign _2781_[3:2] = { slave_sel_r[0], _1968_[2] };
  assign _2782_[2:0] = { core_dat_rx_conv_converter_source_payload_data[2], _1579_[0], slave_sel_r[2] };
  assign _2783_[1:0] = { csr_bankarray_sel_r, csr_bankarray_dat_r[2] };
  assign _2784_[3] = _1970_[3];
  assign _2785_[0] = _1629_[0];
  assign _2786_[1:0] = { \VexRiscv.decode_to_execute_RS2 [29], \VexRiscv.switch_Misc_l232_2  };
  assign _2787_[1:0] = { \VexRiscv.decode_to_execute_RS2 [28], \VexRiscv.switch_Misc_l232_2  };
  assign _2788_[1:0] = { \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [30] };
  assign _2789_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [29] };
  assign _2790_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [27] };
  assign _2791_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [26] };
  assign _2792_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [24] };
  assign _2793_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31] };
  assign _2794_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [23] };
  assign _2795_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [21] };
  assign _2796_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [28] };
  assign _2797_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [20] };
  assign _2798_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [18] };
  assign _2799_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [25] };
  assign _2800_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [17] };
  assign _2801_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [16] };
  assign _2802_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [22] };
  assign { _2803_[3:2], _2803_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [14] };
  assign _2804_[2:0] = { _2788_[2], \VexRiscv._zz_lastStageRegFileWrite_payload_address [13], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [19] };
  assign { _2805_[3], _2805_[1:0] } = { _2110_[3], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [13], _2109_[3] };
  assign { _2806_[3:2], _2806_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [12] };
  assign { _2807_[3:2], _2807_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [15] };
  assign { _2808_[3], _2808_[1:0] } = { _2110_[3], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [11], _2109_[3] };
  assign { _2809_[3:2], _2809_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [10] };
  assign { _2810_[3:2], _2810_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [13] };
  assign { _2811_[3], _2811_[1:0] } = { _2110_[3], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [9], _2109_[3] };
  assign { _2812_[3], _2812_[1:0] } = { _2110_[3], \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [8], _2109_[3] };
  assign { _2813_[3:2], _2813_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [8] };
  assign { _2814_[3:2], _2814_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [11] };
  assign { _2815_[3:2], _2815_[0] } = { _2115_[2], \VexRiscv._zz_5 , \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [9] };
  assign { _2816_[3], _2816_[1:0] } = { _1781_[3], basesoc_timer_value_status[15], _1662_[0] };
  assign _2817_[2:0] = { \VexRiscv.CsrPlugin_selfException_payload_badAddr [20], \VexRiscv._zz_execute_BRANCH_CTRL  };
  assign _2818_[1:0] = { basesoc_basesoc_ram_bus_ack, _1568_[0] };
  assign { _2819_[3], _2819_[1:0] } = { _1781_[3], basesoc_timer_value_status[11], _1662_[0] };
  assign { _2820_[3], _2820_[1:0] } = { _1781_[3], basesoc_timer_value_status[16], _1662_[0] };
  assign { _2821_[3:2], _2821_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[19] };
  assign { _2822_[3:2], _2822_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[22] };
  assign { _2823_[3:2], _2823_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [31] };
  assign { _2824_[3:2], _2824_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[20] };
  assign { _2825_[3:2], _2825_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [28] };
  assign { _2826_[3:2], _2826_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[23] };
  assign { _2827_[3:2], _2827_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [25] };
  assign { _2828_[3:2], _2828_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [30] };
  assign { _2829_[3:2], _2829_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [22] };
  assign { _2830_[3:2], _2830_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [27] };
  assign { _2831_[3:2], _2831_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [19] };
  assign { _2832_[3:2], _2832_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [24] };
  assign { _2833_[3:2], _2833_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [16] };
  assign { _2834_[3:2], _2834_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [21] };
  assign { _2835_[3:2], _2835_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [13] };
  assign { _2836_[3:2], _2836_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [18] };
  assign { _2837_[3:2], _2837_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [10] };
  assign { _2838_[3:2], _2838_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [15] };
  assign { _2839_[3:2], _2839_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [7] };
  assign { _2840_[3:2], _2840_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [12] };
  assign { _2841_[3:2], _2841_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [4] };
  assign { _2842_[3:2], _2842_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [9] };
  assign { _2843_[3:2], _2843_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], _1808_[1] };
  assign { _2844_[3:2], _2844_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [6] };
  assign { _2845_[3:2], _2845_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], \VexRiscv.CsrPlugin_csrMapping_writeDataSignal [3] };
  assign { _2846_[3:2], _2846_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[26] };
  assign { _2847_[3:2], _2847_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[27] };
  assign { _2848_[3:2], _2848_[0] } = { \VexRiscv.execute_CsrPlugin_csr_833 , _2035_[2], _1806_[1] };
  assign { _2849_[3:2], _2849_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[28] };
  assign { _2850_[3:2], _2850_[0] } = { csr_bankarray_csrbank27_en0_w, \UART.RST , csr_bankarray_csrbank27_load0_w[31] };
  assign _2851_[1] = \UART.RST ;
  assign _2852_[1] = \UART.RST ;
  assign _2853_[1] = \UART.RST ;
  assign _2854_[1] = \UART.RST ;
  assign _2855_[1] = \UART.RST ;
  assign _2856_[1] = \UART.RST ;
  assign { _2857_[3], _2857_[1:0] } = { _1774_[1], basesoc_bus_errors[0], _1605_[0] };
  assign _2858_[1] = _1774_[1];
  assign _2859_[1] = _1774_[1];
  assign _2860_[1] = _1774_[1];
  assign _2861_[1] = _1774_[1];
  assign _2862_[1] = _1774_[1];
  assign { _2863_[3], _2863_[1:0] } = { _1774_[1], basesoc_bus_errors[1], _1605_[0] };
  assign _2864_[1] = _1774_[1];
  assign _2865_[1] = _1774_[1];
  assign _2866_[1] = _1774_[1];
  assign _2867_[1] = _1774_[1];
  assign _2868_[1] = _1774_[1];
  assign _2869_[1] = _1774_[1];
  assign _2870_[1] = _1774_[1];
  assign _2871_[1] = _1774_[1];
  assign _2872_[1] = _1774_[1];
  assign _2873_[1] = _1774_[1];
  assign _2874_[1] = _1774_[1];
  assign _2875_[1] = _1774_[1];
  assign _2876_[1] = _1774_[1];
  assign _2877_[1] = _1774_[1];
  assign _2878_[1] = _1774_[1];
  assign _2879_[1] = _1774_[1];
  assign _2880_[1] = _1774_[1];
  assign _2881_[1] = _1774_[1];
  assign _2882_[1:0] = { csr_bankarray_csrbank12_out0_w, _1605_[0] };
  assign _2883_[1] = _1774_[1];
  assign _2884_[1:0] = { csr_bankarray_csrbank14_out0_w, _1605_[0] };
  assign _2885_[1:0] = { csr_bankarray_csrbank11_out0_w, _1605_[0] };
  assign _2886_[1:0] = { csr_bankarray_csrbank16_out0_w, _1605_[0] };
  assign _2887_[1:0] = { csr_bankarray_csrbank13_out0_w, _1605_[0] };
  assign _2888_[1:0] = { _1605_[0], \spi_master_1.busy  };
  assign _2889_[2] = _1957_[1];
  assign _2890_[1] = _1957_[1];
  assign _2891_[1:0] = { csr_bankarray_csrbank15_out0_w, _1605_[0] };
  assign { _2892_[3], _2892_[1:0] } = { _1957_[1], \spi_master_1.cpha , _1662_[2] };
  assign _2893_[1] = _1957_[1];
  assign _2894_[1:0] = { csr_bankarray_csrbank19_out0_w, _1605_[0] };
  assign _2895_[1] = _1957_[1];
  assign { _2896_[3], _2896_[1:0] } = { _1957_[1], \spi_master_1.cpol , _1662_[2] };
  assign \UART.uart_tx_i.n296_q [2] = \UART.uart_tx_i.n311_o ;
  assign \UART_1.uart_tx_i.n296_q [2] = \UART_1.uart_tx_i.n311_o ;
  assign \VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr [0] = 1'h0;
  assign \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [0] = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3];
  assign \VexRiscv.CsrPlugin_interrupt_code [2:0] = 3'h3;
  assign { \VexRiscv.CsrPlugin_selfException_payload_badAddr [31], \VexRiscv.CsrPlugin_selfException_payload_badAddr [13], \VexRiscv.CsrPlugin_selfException_payload_badAddr [5] } = { \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.switch_Misc_l232_2 , \VexRiscv.dBus_cmd_payload_wr  };
  assign \VexRiscv.CsrPlugin_trapCause [2:0] = 3'hx;
  assign \VexRiscv.IBusSimplePlugin_cmd_payload_pc [1:0] = 2'h0;
  assign \VexRiscv.IBusSimplePlugin_fetchPc_pcReg [1:0] = 2'h0;
  assign \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_pc [1:0] = 2'h0;
  assign { \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [12], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [5], \VexRiscv.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [2] } = { \VexRiscv._zz__zz_decode_IS_CSR_22 , \VexRiscv._zz__zz_decode_IS_CSR_43 , \VexRiscv._zz_decode_IS_CSR_3  };
  assign { \VexRiscv._zz__zz_decode_IS_CSR_16 [17:15], \VexRiscv._zz__zz_decode_IS_CSR_16 [13:11], \VexRiscv._zz__zz_decode_IS_CSR_16 [8:7], \VexRiscv._zz__zz_decode_IS_CSR_16 [5], \VexRiscv._zz__zz_decode_IS_CSR_16 [3:0] } = { \VexRiscv._zz__zz_decode_IS_CSR_22 , \VexRiscv._zz__zz_decode_IS_CSR_25 , \VexRiscv.decode_SRC_LESS_UNSIGNED , 1'hx, \VexRiscv._zz__zz_decode_IS_CSR_43 , 1'hx, \VexRiscv._zz__zz_decode_IS_CSR_60 , \VexRiscv._zz__zz_decode_IS_CSR_63 , \VexRiscv._zz__zz_decode_IS_CSR_70 , \VexRiscv._zz__zz_decode_IS_CSR_80 , \VexRiscv.decode_SRC_USE_SUB_LESS , \VexRiscv._zz__zz_decode_IS_CSR_88 , \VexRiscv._zz__zz_decode_IS_CSR_90  };
  assign \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1_1 [32:1] = \VexRiscv._zz__zz_execute_to_memory_REGFILE_WRITE_DATA_1 ;
  assign \VexRiscv._zz_decode_BRANCH_CTRL [0] = \VexRiscv._zz__zz_decode_IS_CSR_6 ;
  assign \VexRiscv._zz_execute_ALU_BITWISE_CTRL [1] = \VexRiscv.CsrPlugin_selfException_payload_badAddr [12];
  assign { \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [31:20], \VexRiscv._zz_execute_BranchPlugin_branch_src2_6 [10:5] } = { \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv._zz_execute_BranchPlugin_branch_src2 , \VexRiscv.CsrPlugin_selfException_payload_badAddr [30:25] };
  assign \VexRiscv._zz_execute_to_memory_PC [1:0] = 2'h0;
  assign { \VexRiscv._zz_lastStageRegFileWrite_payload_address [31:30], \VexRiscv._zz_lastStageRegFileWrite_payload_address [27:15], \VexRiscv._zz_lastStageRegFileWrite_payload_address [11:0] } = { 15'hxxxx, \VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address , 7'hxx };
  assign \VexRiscv.dBus_cmd_halfPipe_payload_address [31:2] = \VexRiscv.dBusWishbone_ADR ;
  assign { \VexRiscv.decode_INSTRUCTION_ANTICIPATED [31:25], \VexRiscv.decode_INSTRUCTION_ANTICIPATED [14:0] } = 22'hxxxxxx;
  assign \VexRiscv.decode_to_execute_RS2 [7:0] = \VexRiscv._zz_dBus_cmd_payload_data [7:0];
  assign \VexRiscv.execute_BRANCH_CALC [0] = 1'h0;
  assign \VexRiscv.execute_BranchPlugin_branchAdder [31:1] = \VexRiscv.execute_BRANCH_CALC [31:1];
  assign { \VexRiscv.execute_to_memory_INSTRUCTION [31:30], \VexRiscv.execute_to_memory_INSTRUCTION [27:15], \VexRiscv.execute_to_memory_INSTRUCTION [6:0] } = { 16'hxxxx, \VexRiscv.execute_to_memory_MEMORY_STORE , 5'hxx };
  assign \VexRiscv.execute_to_memory_PC [1:0] = 2'h0;
  assign \VexRiscv.externalInterruptArray_regNext [31:4] = 28'h0000000;
  assign \VexRiscv.lastStagePc [1:0] = 2'h0;
  assign basesoc_reset_storage[1] = basesoc_cpu_rst;
  assign basesoc_uart_rxtx_r[0] = csr_bankarray_csrbank10_out0_r;
  assign core_bus_adr1[31:30] = 2'h0;
  assign core_reg_tx_conv_converter_source_payload_data[8] = 1'h0;
  assign csr_bankarray_csrbank1_control0_w[2:1] = { \spi_master_1.cpha , \spi_master_1.cpol  };
  assign csr_bankarray_csrbank5_config0_w[15:8] = core_latency;
  assign csr_bankarray_csrbank8_control0_w[2:1] = { \spi_master.cpha , \spi_master.cpol  };
  assign csr_bankarray_dat_r[7] = 1'h0;
  assign csr_bankarray_interface10_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface11_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface12_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface13_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface14_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface15_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface16_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface17_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface18_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface19_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface1_bank_bus_dat_r[31:8] = 24'h000000;
  assign csr_bankarray_interface20_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface21_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface22_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface23_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface24_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface25_bank_bus_dat_r[31:4] = 28'h0000000;
  assign csr_bankarray_interface28_bank_bus_dat_r[31:8] = 24'h000000;
  assign csr_bankarray_interface29_bank_bus_dat_r[31:8] = 24'h000000;
  assign csr_bankarray_interface2_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface30_bank_bus_dat_r[31:8] = 24'h000000;
  assign csr_bankarray_interface3_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface4_bank_bus_dat_r[31:1] = 31'h00000000;
  assign csr_bankarray_interface5_bank_bus_dat_r[31:16] = 16'h0000;
  assign csr_bankarray_interface6_bank_bus_dat_r[31:3] = 29'h00000000;
  assign csr_bankarray_interface7_bank_bus_dat_r[31:3] = 29'h00000000;
  assign csr_bankarray_interface8_bank_bus_dat_r[31:8] = 24'h000000;
  assign csr_bankarray_interface9_bank_bus_dat_r[31:1] = 31'h00000000;
  assign \spi_master.n101_o [0] = 1'hx;
  assign \spi_master.n144_q [7] = \spi_master.n60_o ;
  assign \spi_master.n15_o [31:5] = 27'hxxxxxxx;
  assign \spi_master.n37_o [31:5] = 27'hxxxxxxx;
  assign \spi_master.n50_o [31:6] = 26'h0000000;
  assign \spi_master_1.n101_o [0] = 1'hx;
  assign \spi_master_1.n144_q [7] = \spi_master_1.n60_o ;
  assign \spi_master_1.n15_o [31:5] = 27'hxxxxxxx;
  assign \spi_master_1.n37_o [31:5] = 27'hxxxxxxx;
  assign \spi_master_1.n50_o [31:6] = 26'h0000000;
  assign { \storage_2[0] [15:14], \storage_2[0] [1:0] } = 4'b00xx;
  assign { \storage_2[1] [15:14], \storage_2[1] [1:0] } = 4'b00xx;
  assign { \storage_2[2] [15:14], \storage_2[2] [1:0] } = 4'b00xx;
  assign { \storage_2[3] [15:14], \storage_2[3] [1:0] } = 4'b00xx;
  assign \storage_3[0] [8] = 1'h0;
  assign \storage_3[1] [8] = 1'h0;
  assign \storage_3[2] [8] = 1'h0;
  assign \storage_3[3] [8] = 1'h0;
endmodule
