<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8712 › rtl8712_syscfg_bitdef.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>rtl8712_syscfg_bitdef.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2007 - 2010 Realtek Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * Modifications for inclusion into the Linux staging tree are</span>
<span class="cm"> * Copyright(c) 2010 Larry Finger. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact information:</span>
<span class="cm"> * WLAN FAE &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> ******************************************************************************/</span>
<span class="cp">#ifndef __RTL8712_SYSCFG_BITDEF_H__</span>
<span class="cp">#define __RTL8712_SYSCFG_BITDEF_H__</span>

<span class="cm">/*SYS_PWR_CTRL*/</span>
<span class="cm">/*SRCTRL0*/</span>
<span class="cm">/*SRCTRL1*/</span>
<span class="cm">/*SYS_CLKR*/</span>

<span class="cm">/*SYS_IOS_CTRL*/</span>
<span class="cp">#define iso_LDR2RP_SHT		8 </span><span class="cm">/* EE Loader to Retention Path*/</span><span class="cp"></span>
<span class="cp">#define iso_LDR2RP		BIT(iso_LDR2RP_SHT) </span><span class="cm">/* 1:isolation, 0:attach*/</span><span class="cp"></span>

<span class="cm">/*SYS_CTRL*/</span>
<span class="cp">#define FEN_DIO_SDIO_SHT	0</span>
<span class="cp">#define FEN_DIO_SDIO		BIT(FEN_DIO_SDIO_SHT)</span>
<span class="cp">#define FEN_SDIO_SHT		1</span>
<span class="cp">#define FEN_SDIO		BIT(FEN_SDIO_SHT)</span>
<span class="cp">#define FEN_USBA_SHT		2</span>
<span class="cp">#define FEN_USBA		BIT(FEN_USBA_SHT)</span>
<span class="cp">#define FEN_UPLL_SHT		3</span>
<span class="cp">#define FEN_UPLL		BIT(FEN_UPLL_SHT)</span>
<span class="cp">#define FEN_USBD_SHT		4</span>
<span class="cp">#define FEN_USBD		BIT(FEN_USBD_SHT)</span>
<span class="cp">#define FEN_DIO_PCIE_SHT	5</span>
<span class="cp">#define FEN_DIO_PCIE		BIT(FEN_DIO_PCIE_SHT)</span>
<span class="cp">#define FEN_PCIEA_SHT		6</span>
<span class="cp">#define FEN_PCIEA		BIT(FEN_PCIEA_SHT)</span>
<span class="cp">#define FEN_PPLL_SHT		7</span>
<span class="cp">#define FEN_PPLL		BIT(FEN_PPLL_SHT)</span>
<span class="cp">#define FEN_PCIED_SHT		8</span>
<span class="cp">#define FEN_PCIED		BIT(FEN_PCIED_SHT)</span>
<span class="cp">#define FEN_CPUEN_SHT		10</span>
<span class="cp">#define FEN_CPUEN		BIT(FEN_CPUEN_SHT)</span>
<span class="cp">#define FEN_DCORE_SHT		11</span>
<span class="cp">#define FEN_DCORE		BIT(FEN_DCORE_SHT)</span>
<span class="cp">#define FEN_ELDR_SHT		12</span>
<span class="cp">#define FEN_ELDR		BIT(FEN_ELDR_SHT)</span>
<span class="cp">#define PWC_DV2LDR_SHT		13</span>
<span class="cp">#define PWC_DV2LDR		BIT(PWC_DV2LDR_SHT) </span><span class="cm">/* Loader Power Enable*/</span><span class="cp"></span>

<span class="cm">/*=== SYS_CLKR ===*/</span>
<span class="cp">#define SYS_CLKSEL_SHT		0</span>
<span class="cp">#define SYS_CLKSEL		BIT(SYS_CLKSEL_SHT) </span><span class="cm">/* System Clock 80MHz*/</span><span class="cp"></span>
<span class="cp">#define PS_CLKSEL_SHT		1</span>
<span class="cp">#define PS_CLKSEL		BIT(PS_CLKSEL_SHT) </span><span class="cm">/*System power save</span>
<span class="cm">						    * clock select.*/</span><span class="cp"></span>
<span class="cp">#define CPU_CLKSEL_SHT		2</span>
<span class="cp">#define CPU_CLKSEL		BIT(CPU_CLKSEL_SHT) </span><span class="cm">/* System Clock select,</span>
<span class="cm">						     * 1: AFE source,</span>
<span class="cm">						     * 0: System clock(L-Bus)*/</span><span class="cp"></span>
<span class="cp">#define INT32K_EN_SHT		3</span>
<span class="cp">#define INT32K_EN		BIT(INT32K_EN_SHT)</span>
<span class="cp">#define MACSLP_SHT		4</span>
<span class="cp">#define MACSLP			BIT(MACSLP_SHT)</span>
<span class="cp">#define MAC_CLK_EN_SHT		11</span>
<span class="cp">#define MAC_CLK_EN		BIT(MAC_CLK_EN_SHT) </span><span class="cm">/* MAC Clock Enable.*/</span><span class="cp"></span>
<span class="cp">#define SYS_CLK_EN_SHT		12</span>
<span class="cp">#define SYS_CLK_EN		BIT(SYS_CLK_EN_SHT)</span>
<span class="cp">#define RING_CLK_EN_SHT		13</span>
<span class="cp">#define RING_CLK_EN		BIT(RING_CLK_EN_SHT)</span>
<span class="cp">#define SWHW_SEL_SHT		14</span>
<span class="cp">#define SWHW_SEL		BIT(SWHW_SEL_SHT) </span><span class="cm">/* Load done,</span>
<span class="cm">						   * control path switch.*/</span><span class="cp"></span>
<span class="cp">#define FWHW_SEL_SHT		15</span>
<span class="cp">#define FWHW_SEL		BIT(FWHW_SEL_SHT) </span><span class="cm">/* Sleep exit,</span>
<span class="cm">						   * control path switch.*/</span><span class="cp"></span>

<span class="cm">/*9346CR*/</span>
<span class="cp">#define	_VPDIDX_MSK		0xFF00</span>
<span class="cp">#define	_VPDIDX_SHT		8</span>
<span class="cp">#define	_EEM_MSK		0x00C0</span>
<span class="cp">#define	_EEM_SHT		6</span>
<span class="cp">#define	_EEM0			BIT(6)</span>
<span class="cp">#define	_EEM1			BIT(7)</span>
<span class="cp">#define	_EEPROM_EN		BIT(5)</span>
<span class="cp">#define	_9356SEL		BIT(4)</span>
<span class="cp">#define	_EECS			BIT(3)</span>
<span class="cp">#define	_EESK			BIT(2)</span>
<span class="cp">#define	_EEDI			BIT(1)</span>
<span class="cp">#define	_EEDO			BIT(0)</span>

<span class="cm">/*AFE_MISC*/</span>
<span class="cp">#define	AFE_MISC_USB_MBEN_SHT	7</span>
<span class="cp">#define	AFE_MISC_USB_MBEN	BIT(AFE_MISC_USB_MBEN_SHT)</span>
<span class="cp">#define	AFE_MISC_USB_BGEN_SHT	6</span>
<span class="cp">#define	AFE_MISC_USB_BGEN	BIT(AFE_MISC_USB_BGEN_SHT)</span>
<span class="cp">#define	AFE_MISC_LD12_VDAJ_SHT	4</span>
<span class="cp">#define	AFE_MISC_LD12_VDAJ_MSK	0X0030</span>
<span class="cp">#define	AFE_MISC_LD12_VDAJ	BIT(AFE_MISC_LD12_VDAJ_SHT)</span>
<span class="cp">#define	AFE_MISC_I32_EN_SHT	3</span>
<span class="cp">#define	AFE_MISC_I32_EN		BIT(AFE_MISC_I32_EN_SHT)</span>
<span class="cp">#define	AFE_MISC_E32_EN_SHT	2</span>
<span class="cp">#define	AFE_MISC_E32_EN		BIT(AFE_MISC_E32_EN_SHT)</span>
<span class="cp">#define	AFE_MISC_MBEN_SHT	1</span>
<span class="cp">#define	AFE_MISC_MBEN		BIT(AFE_MISC_MBEN_SHT)</span><span class="cm">/* Enable AFE Macro</span>
<span class="cm">						       * Block&#39;s Mbias.*/</span><span class="cp"></span>
<span class="cp">#define	AFE_MISC_BGEN_SHT	0</span>
<span class="cp">#define	AFE_MISC_BGEN		BIT(AFE_MISC_BGEN_SHT)</span><span class="cm">/* Enable AFE Macro</span>
<span class="cm">						       * Block&#39;s Bandgap.*/</span><span class="cp"></span>


<span class="cm">/*--------------------------------------------------------------------------*/</span>
<span class="cm">/*       SPS1_CTRL bits				(Offset 0x18-1E, 56bits)*/</span>
<span class="cm">/*--------------------------------------------------------------------------*/</span>
<span class="cp">#define	SPS1_SWEN		BIT(1)	</span><span class="cm">/* Enable vsps18 SW Macro Block.*/</span><span class="cp"></span>
<span class="cp">#define	SPS1_LDEN		BIT(0)	</span><span class="cm">/* Enable VSPS12 LDO Macro block.*/</span><span class="cp"></span>


<span class="cm">/*----------------------------------------------------------------------------*/</span>
<span class="cm">/*       LDOA15_CTRL bits		(Offset 0x20, 8bits)*/</span>
<span class="cm">/*----------------------------------------------------------------------------*/</span>
<span class="cp">#define	LDA15_EN		BIT(0)	</span><span class="cm">/* Enable LDOA15 Macro Block*/</span><span class="cp"></span>


<span class="cm">/*----------------------------------------------------------------------------*/</span>
<span class="cm">/*       8192S LDOV12D_CTRL bit		(Offset 0x21, 8bits)*/</span>
<span class="cm">/*----------------------------------------------------------------------------*/</span>
<span class="cp">#define	LDV12_EN		BIT(0)	</span><span class="cm">/* Enable LDOVD12 Macro Block*/</span><span class="cp"></span>
<span class="cp">#define	LDV12_SDBY		BIT(1)	</span><span class="cm">/* LDOVD12 standby mode*/</span><span class="cp"></span>

<span class="cm">/*CLK_PS_CTRL*/</span>
<span class="cp">#define	_CLK_GATE_EN		BIT(0)</span>


<span class="cm">/* EFUSE_CTRL*/</span>
<span class="cp">#define EF_FLAG			BIT(31)		</span><span class="cm">/* Access Flag, Write:1;</span>
<span class="cm">						 *	        Read:0*/</span><span class="cp"></span>
<span class="cp">#define EF_PGPD			0x70000000	</span><span class="cm">/* E-fuse Program time*/</span><span class="cp"></span>
<span class="cp">#define EF_RDT			0x0F000000	</span><span class="cm">/* E-fuse read time: in the</span>
<span class="cm">						 * unit of cycle time*/</span><span class="cp"></span>
<span class="cp">#define EF_PDN_EN		BIT(19)		</span><span class="cm">/* EFuse Power down enable*/</span><span class="cp"></span>
<span class="cp">#define ALD_EN			BIT(18)		</span><span class="cm">/* Autoload Enable*/</span><span class="cp"></span>
<span class="cp">#define EF_ADDR			0x0003FF00	</span><span class="cm">/* Access Address*/</span><span class="cp"></span>
<span class="cp">#define EF_DATA			0x000000FF	</span><span class="cm">/* Access Data*/</span><span class="cp"></span>

<span class="cm">/* EFUSE_TEST*/</span>
<span class="cp">#define LDOE25_EN		BIT(31)		</span><span class="cm">/* Enable LDOE25 Macro Block*/</span><span class="cp"></span>

<span class="cm">/* EFUSE_CLK_CTRL*/</span>
<span class="cp">#define EFUSE_CLK_EN		BIT(1)		</span><span class="cm">/* E-Fuse Clock Enable*/</span><span class="cp"></span>
<span class="cp">#define EFUSE_CLK_SEL		BIT(0)		</span><span class="cm">/* E-Fuse Clock Select,</span>
<span class="cm">						 * 0:500K, 1:40M*/</span><span class="cp"></span>

<span class="cp">#endif	</span><span class="cm">/*__RTL8712_SYSCFG_BITDEF_H__*/</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
