
*** Running vivado
    with args -log hilo_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hilo_main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source hilo_main.tcl -notrace
Command: synth_design -top hilo_main -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26649 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1674.988 ; gain = 152.684 ; free physical = 8007 ; free virtual = 10507
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hilo_main' [/home/douglas/FPGA/Arty/hilo/hilo.srcs/sources_1/new/hilo_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_display' [/home/douglas/FPGA/Arty/hilo/hilo.srcs/sources_1/new/hex_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_display' (1#1) [/home/douglas/FPGA/Arty/hilo/hilo.srcs/sources_1/new/hex_display.v:23]
WARNING: [Synth 8-3848] Net guess in module/entity hilo_main does not have driver. [/home/douglas/FPGA/Arty/hilo/hilo.srcs/sources_1/new/hilo_main.v:29]
WARNING: [Synth 8-3848] Net state in module/entity hilo_main does not have driver. [/home/douglas/FPGA/Arty/hilo/hilo.srcs/sources_1/new/hilo_main.v:30]
INFO: [Synth 8-6155] done synthesizing module 'hilo_main' (2#1) [/home/douglas/FPGA/Arty/hilo/hilo.srcs/sources_1/new/hilo_main.v:23]
WARNING: [Synth 8-3917] design hilo_main has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design hilo_main has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design hilo_main has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design hilo_main has port led[0] driven by constant 1
WARNING: [Synth 8-3331] design hex_display has unconnected port val[7]
WARNING: [Synth 8-3331] design hex_display has unconnected port val[6]
WARNING: [Synth 8-3331] design hex_display has unconnected port val[5]
WARNING: [Synth 8-3331] design hex_display has unconnected port val[4]
WARNING: [Synth 8-3331] design hex_display has unconnected port val[3]
WARNING: [Synth 8-3331] design hex_display has unconnected port val[2]
WARNING: [Synth 8-3331] design hex_display has unconnected port val[1]
WARNING: [Synth 8-3331] design hex_display has unconnected port val[0]
WARNING: [Synth 8-3331] design hex_display has unconnected port state[3]
WARNING: [Synth 8-3331] design hex_display has unconnected port state[2]
WARNING: [Synth 8-3331] design hex_display has unconnected port state[1]
WARNING: [Synth 8-3331] design hex_display has unconnected port state[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.738 ; gain = 206.434 ; free physical = 8031 ; free virtual = 10533
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.676 ; gain = 212.371 ; free physical = 8027 ; free virtual = 10529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.676 ; gain = 212.371 ; free physical = 8027 ; free virtual = 10529
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/douglas/FPGA/Arty/hilo/hilo.srcs/constrs_1/imports/Arty/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/douglas/FPGA/Arty/hilo/hilo.srcs/constrs_1/imports/Arty/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/douglas/FPGA/Arty/hilo/hilo.srcs/constrs_1/imports/Arty/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hilo_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hilo_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.363 ; gain = 0.000 ; free physical = 7865 ; free virtual = 10368
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.363 ; gain = 0.000 ; free physical = 7865 ; free virtual = 10368
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7996 ; free virtual = 10502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7996 ; free virtual = 10502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7996 ; free virtual = 10502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7988 ; free virtual = 10495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hex_display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design hilo_main has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design hilo_main has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design hilo_main has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design hilo_main has port led[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'displayer/seg1_reg[0]' (FD) to 'displayer/seg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayer/seg2_reg[0]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg1_reg[1]' (FD) to 'displayer/seg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayer/seg2_reg[1]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg1_reg[2]' (FD) to 'displayer/seg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayer/seg2_reg[2]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg1_reg[3]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg2_reg[3]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg1_reg[4]' (FD) to 'displayer/seg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayer/seg2_reg[4]' (FD) to 'displayer/seg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg1_reg[5]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg2_reg[5]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg1_reg[6]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'displayer/seg2_reg[6]' (FD) to 'displayer/seg1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayer/seg1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\displayer/seg2_reg[7] )
INFO: [Synth 8-3886] merging instance 'displayer/segment_reg[0]' (FDE) to 'displayer/segment_reg[1]'
INFO: [Synth 8-3886] merging instance 'displayer/segment_reg[1]' (FDE) to 'displayer/segment_reg[2]'
INFO: [Synth 8-3886] merging instance 'displayer/segment_reg[3]' (FDE) to 'displayer/segment_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\displayer/segment_reg[4] )
INFO: [Synth 8-3886] merging instance 'displayer/segment_reg[5]' (FDE) to 'displayer/segment_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\displayer/segment_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7975 ; free virtual = 10484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7862 ; free virtual = 10373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7862 ; free virtual = 10373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7861 ; free virtual = 10372
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7857 ; free virtual = 10368
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7857 ; free virtual = 10368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7857 ; free virtual = 10368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7857 ; free virtual = 10368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7857 ; free virtual = 10368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7857 ; free virtual = 10368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT5   |     1|
|5     |LUT6   |     5|
|6     |FDRE   |    27|
|7     |IBUF   |     1|
|8     |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------+------+
|      |Instance    |Module      |Cells |
+------+------------+------------+------+
|1     |top         |            |    55|
|2     |  displayer |hex_display |    41|
+------+------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7857 ; free virtual = 10368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1885.363 ; gain = 212.371 ; free physical = 7905 ; free virtual = 10417
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.363 ; gain = 363.059 ; free physical = 7905 ; free virtual = 10417
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.363 ; gain = 0.000 ; free physical = 7859 ; free virtual = 10371
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1885.363 ; gain = 496.445 ; free physical = 7957 ; free virtual = 10469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.363 ; gain = 0.000 ; free physical = 7957 ; free virtual = 10469
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/douglas/FPGA/Arty/hilo/hilo.runs/synth_1/hilo_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hilo_main_utilization_synth.rpt -pb hilo_main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 13:33:09 2019...
