library verilog;
use verilog.vl_types.all;
entity Small_Alu is
    port(
        clk             : in     vl_logic;
        res             : in     vl_logic;
        a               : in     vl_logic_vector(31 downto 0);
        b               : in     vl_logic_vector(31 downto 0);
        outp            : out    vl_logic_vector(8 downto 0)
    );
end Small_Alu;
