{
    "DESIGN_NAME": "techmappedNet",
    "VERILOG_FILES": "dir::src/test.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "DIODE_ON_PORTS": "in",
    "FP_CORE_UTIL": 15,
    "pdk::sky130*": {
        "scl::sky130_fd_sc_hd": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.25,
            "PL_RESIZER_HOLD_SLACK_MARGIN": 0.25,
            "CLOCK_PERIOD": 5
        },
        "scl::sky130_fd_sc_hdll": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.25,
           "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_hs": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.25,
            "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_ls": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.25,
            "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_ms": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.25,
            "CLOCK_PERIOD": 25.9
        }
    },
    "LIB_SYNTH": "/root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_100C_1v65.lib",
    "LIB_SLOWEST": "/root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_100C_1v65.lib",
    "LIB_FASTEST": "/root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_100C_1v65.lib",
    "LIB_TYPICAL": "/root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_100C_1v65.lib",
    "SYNTH_SCRIPT": "scripts/utopia.tcl",
    "FP_PDN_AUTO_ADJUST": 1
}
