#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Oct 01 21:23:21 2024
# Process ID: 15284
# Log file: C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/vivado.log
# Journal file: C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Elitebook\Desktop\code\FPGA\RISC_V\Processor\Processor.xpr}
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Instruction_Memory.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Instruction_Memory.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Data_Memory.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Data_Memory.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file delete -force C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/dmem.v
remove_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/dmem.v
file delete -force C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/imem.v
remove_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/imem.v
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
run all
launch_xsim -simset sim_1 -mode behavioral
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/top_tb/DUT/instructionMemory}} 
run all
add_wave {{/top_tb/DUT/processor/control_logic}} 
run all
restart
run all
run all
restart
run all
run all
create_project Processor_part2 C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2 -part xc7a35tcpg236-1
import_files -norecurse {C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/extend.v C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/control_logic.v C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/regfile.v C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/imports/source/alu32.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Instruction_Memory.v C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.srcs/sources_1/new/Data_Memory.v}
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/PC_Risc_V/PC_Risc_V.srcs/sources_1/new/Program_Counter.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Fetch_Unit.v
update_compile_order -fileset sources_1
current_project Processor
current_project Processor_part2
current_project Processor
current_project Processor_part2
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Processor
current_project Processor_part2
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Program_Counter [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Fetch_Unit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Fetch_Unit_tb.v w ]
add_files -fileset sim_1 C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Fetch_Unit_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Fetch_Unit_tb [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Decode_Unit.v
update_compile_order -fileset sources_1
current_project Processor
current_project Processor_part2
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux2.v
update_compile_order -fileset sources_1
current_project Processor
current_project Processor_part2
current_project Processor
current_project Processor_part2
current_project Processor
current_project Processor_part2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v w ]
add_files -fileset sim_1 C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Decode_Unit_tb.v
update_compile_order -fileset sim_1
close_sim
close_sim
close_project
close_sim
