# Hamming_Code_Verilog
Implemented Encoder logic generates a 7-bit Hamming Code for a 4-bit input using Parity generator and also Decoder to check error bit.
