Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7d4c4fadc40546f987dcd93b34ab5725 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Rechenwerk_TB_behav xil_defaultlib.Rechenwerk_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'rechen' remains a black-box since it has no binding entity [C:/Users/uhtrk/Desktop/vhdl/ex2/pes_dhl_ex2/Ex2/ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd:255]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.rechenwerk_tb
Built simulation snapshot Rechenwerk_TB_behav
