==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.055 seconds; current allocated memory: 134.957 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 5.659 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 431.566 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.306 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.788 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.032 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.538 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 8.872 seconds; peak allocated memory: 1.178 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.603 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:35:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:41:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:41:22)
INFO: [HLS 214-186] Unrolling loop 'WRITE' (../src/shift_reg.cpp:13:3) in function 'circular_shift_reg' completely with a factor of 9 (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:15:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.463 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:35:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.686 seconds; current allocated memory: 0.074 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.546 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.678 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.572 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.335 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:38:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:22)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 8 in loop 'WRITE'(../src/shift_reg.cpp:13:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/shift_reg.cpp:13:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:16:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.143 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'circular_shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.83 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.826 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./circular_shift.h:22:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.183 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:38:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:22)
INFO: [HLS 214-186] Unrolling loop 'WRITE' (../src/shift_reg.cpp:13:3) in function 'circular_shift_reg' completely with a factor of 9 (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:16:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.177 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.613 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.42 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:38:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:22)
INFO: [HLS 214-186] Unrolling loop 'WRITE' (../src/shift_reg.cpp:13:3) in function 'circular_shift_reg' completely with a factor of 9 (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:16:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.131 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.282 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.061 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:38:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:22)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 8 in loop 'WRITE'(../src/shift_reg.cpp:13:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/shift_reg.cpp:13:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:16:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.996 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'circular_shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.008 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.185 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.848 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:38:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:22)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 8 in loop 'WRITE'(../src/shift_reg.cpp:13:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/shift_reg.cpp:13:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:16:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.403 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'circular_shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.003 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.576 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.582 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:38:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:22)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 8 in loop 'WRITE'(../src/shift_reg.cpp:13:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/shift_reg.cpp:13:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:16:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.403 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'circular_shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.714 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.832 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.697 seconds; current allocated memory: 0.008 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.742 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csim_design -argv in -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.221 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.491 seconds; current allocated memory: 2.938 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.315 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.201 seconds; current allocated memory: 2.492 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.216 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.011 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:38:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:22)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 8 in loop 'WRITE'(../src/shift_reg.cpp:13:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/shift_reg.cpp:13:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:16:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.764 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:36:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'circular_shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'circular_shift_reg_Pipeline_WRITE/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.9 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.322 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name circular_shift_reg circular_shift_reg 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.999 seconds; current allocated memory: 1.547 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.02 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.827 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits (../src/shift_reg.cpp:20:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 8 in loop 'WRITE'(../src/shift_reg.cpp:35:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/shift_reg.cpp:35:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:36:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (../src/shift_reg.cpp:27) in function 'shift_reg' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE' (../src/shift_reg.cpp:35) in function 'shift_reg' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V' (../src/shift_reg.cpp:29:15)
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V' (../src/shift_reg.cpp:31:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-880] The II Violation in module 'shift_reg_Pipeline_SHIFT' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regs_V_addr_1_write_ln31', ../src/shift_reg.cpp:31) of variable 'regs_V_load', ../src/shift_reg.cpp:31 on array 'regs_V' and 'store' operation ('0_write_ln29', ../src/shift_reg.cpp:29) of variable 'din_read' on array 'regs_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_SHIFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'shift_reg_Pipeline_WRITE/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'shift_reg' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'din', 'dout', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'shift_reg_regs_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.911 seconds; current allocated memory: 0.109 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.196 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface BRAM' (../src/shift_reg.cpp:6:38)
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface BRAM' (../src/shift_reg.cpp:23:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.811 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating bram variable 'dout' with compact=bit mode in 8-bits (../src/shift_reg.cpp:22:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.602 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (../src/shift_reg.cpp:31) in function 'shift_reg' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE' (../src/shift_reg.cpp:39) in function 'shift_reg' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V' (../src/shift_reg.cpp:33:15)
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V' (../src/shift_reg.cpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'dout' (../src/shift_reg.cpp:40:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-880] The II Violation in module 'shift_reg_Pipeline_SHIFT' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regs_V_addr_1_write_ln35', ../src/shift_reg.cpp:35) of variable 'regs_V_load', ../src/shift_reg.cpp:35 on array 'regs_V' and 'store' operation ('0_write_ln33', ../src/shift_reg.cpp:33) of variable 'din_read' on array 'regs_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_SHIFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'shift_reg' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'din', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'shift_reg_regs_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.609 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.684 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.565 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating bram variable 'dout' with compact=bit mode in 8-bits (../src/shift_reg.cpp:22:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.27 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (../src/shift_reg.cpp:31) in function 'shift_reg' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE' (../src/shift_reg.cpp:39) in function 'shift_reg' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V' (../src/shift_reg.cpp:33:15)
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V' (../src/shift_reg.cpp:35:15)
INFO: [HLS 200-472] Inferring partial write operation for 'dout' (../src/shift_reg.cpp:40:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-880] The II Violation in module 'shift_reg_Pipeline_SHIFT' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regs_V_addr_1_write_ln35', ../src/shift_reg.cpp:35) of variable 'regs_V_load', ../src/shift_reg.cpp:35 on array 'regs_V' and 'store' operation ('0_write_ln33', ../src/shift_reg.cpp:33) of variable 'din_read' on array 'regs_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_SHIFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'shift_reg' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'din', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'shift_reg_regs_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.8 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.979 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.656 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating bram variable 'dout' with compact=bit mode in 8-bits (../src/shift_reg.cpp:22:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'shift_reg(ap_uint<8>, ap_uint<8>*)::regs' on dimension 1 with factor 2 (../src/shift_reg.cpp:26:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.437 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE' (../src/shift_reg.cpp:40) in function 'shift_reg' automatically.
INFO: [XFORM 203-101] Partitioning array 'regs.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/shift_reg.cpp:36:24) to (../src/shift_reg.cpp:36:15) in function 'shift_reg'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/shift_reg.cpp:40:12) in function 'shift_reg'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V.0' (../src/shift_reg.cpp:34:15)
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V.0' (../src/shift_reg.cpp:36:15)
INFO: [HLS 200-472] Inferring partial write operation for 'dout' (../src/shift_reg.cpp:41:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-880] The II Violation in module 'shift_reg_Pipeline_SHIFT' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regs_V_0_addr_1_write_ln36', ../src/shift_reg.cpp:36) of variable 'select_ln36', ../src/shift_reg.cpp:36 on array 'regs_V_0' and 'load' operation ('regs_V_0_load', ../src/shift_reg.cpp:36) on array 'regs_V_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_SHIFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'shift_reg' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'din', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'shift_reg_regs_V_0_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'shift_reg_regs_V_1_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 348.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.361 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.328 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.585 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'SHIFT' (../src/shift_reg.cpp:31:3) in function 'shift_reg' completely with a factor of 9 (../src/shift_reg.cpp:22:0)
INFO: [HLS 214-241] Aggregating bram variable 'dout' with compact=bit mode in 8-bits (../src/shift_reg.cpp:22:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.353 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE' (../src/shift_reg.cpp:40) in function 'shift_reg' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V' (../src/shift_reg.cpp:36:15)
INFO: [HLS 200-472] Inferring partial write operation for 'regs.V' (../src/shift_reg.cpp:34:15)
INFO: [HLS 200-472] Inferring partial write operation for 'dout' (../src/shift_reg.cpp:41:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'shift_reg/dout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'shift_reg' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'din', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'shift_reg_regs_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 447.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.739 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.733 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/shift_reg.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.896 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>& ap_int_base<5, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:36:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:38:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator++(int)' into 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' (../src/./circular_shift.h:37:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::minus operator-<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<4, false>(ap_int_base<4, false> const&)' into 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, true>(ap_int_base<5, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<32, true>::plus operator+<5, true, 32, true>(ap_int_base<5, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::minus operator-<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::operator long long() const' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, true>::RType<($_0)32, true>::plus operator+<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:31)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, true>(ap_int_base<5, true> const&, int)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:43:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<4, false>::minus operator-<33, true, 4, false>(ap_int_base<33, true> const&, ap_int_base<4, false> const&)' into 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' (../src/./circular_shift.h:42:22)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator<<(ap_uint<8>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'circular_shift<ap_uint<8>, 9>::operator[](ap_uint<4>)' into 'circular_shift_reg(ap_uint<8>, ap_uint<8>*)' (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable 'dout' with compact=bit mode in 8-bits (../src/shift_reg.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.91 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'regs.mem.V' (../src/./circular_shift.h:36:15)
INFO: [HLS 200-472] Inferring partial write operation for 'dout' (../src/shift_reg.cpp:18:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'circular_shift_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'circular_shift_reg_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'circular_shift_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'circular_shift_reg/dout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'circular_shift_reg' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'regs_wptr_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'circular_shift_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'circular_shift_reg_regs_mem_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for circular_shift_reg.
INFO: [VLOG 209-307] Generating Verilog RTL for circular_shift_reg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 167.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.025 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.48 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/gam3a/zzzzzzzzzz/1-Circular_Shift_Register/output -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.962 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.237 seconds; peak allocated memory: 1.161 GB.
