Analysis & Synthesis report for SCOMP_SRAM
Thu Apr 09 00:01:54 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |SCOMP_SRAM|SCOMP:inst|STATE
 10. State Machine - |SCOMP_SRAM|SRAM_IO:inst2|STATE
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for SCOMP:inst|altsyncram:MEMORY|altsyncram_6et3:auto_generated
 17. Parameter Settings for User Entity Instance: SRAM_IO:inst2|LPM_BUSTRI:INTERFACE_OUT
 18. Parameter Settings for User Entity Instance: SCOMP:inst|altsyncram:MEMORY
 19. Parameter Settings for User Entity Instance: SCOMP:inst|LPM_CLSHIFT:SHIFTER
 20. Parameter Settings for User Entity Instance: SCOMP:inst|LPM_BUSTRI:IO_BUS
 21. Parameter Settings for User Entity Instance: altpll0:inst1|altpll:altpll_component
 22. altsyncram Parameter Settings by Entity Instance
 23. altpll Parameter Settings by Entity Instance
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 09 00:01:54 2020        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; SCOMP_SRAM                                   ;
; Top-level Entity Name              ; SCOMP_SRAM                                   ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 1,652                                        ;
;     Total combinational functions  ; 1,620                                        ;
;     Dedicated logic registers      ; 224                                          ;
; Total registers                    ; 224                                          ;
; Total pins                         ; 63                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 32,768                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; SCOMP_SRAM         ; SCOMP_SRAM         ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+
; IO_DECODER.vhd                   ; yes             ; User VHDL File                         ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/IO_DECODER.vhd         ;
; altpll0.vhd                      ; yes             ; User Wizard-Generated File             ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/altpll0.vhd            ;
; SCOMP.vhd                        ; yes             ; User VHDL File                         ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/SCOMP.vhd              ;
; SCOMP_SRAM.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/SCOMP_SRAM.bdf         ;
; CHIP_EMULATOR.vhd                ; yes             ; User VHDL File                         ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/CHIP_EMULATOR.vhd      ;
; SRAM_IO.vhd                      ; yes             ; User VHDL File                         ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/SRAM_IO.vhd            ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf              ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf              ;
; db/altsyncram_6et3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/db/altsyncram_6et3.tdf ;
; sram_test.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/sram_test.mif          ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_clshift.tdf             ;
; db/lpm_clshift_fuc.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/cygwin64/home/danielchen/ece2031/TeamRob/SRAM_sim/db/lpm_clshift_fuc.tdf ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                  ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 1,652                                       ;
;                                             ;                                             ;
; Total combinational functions               ; 1620                                        ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 766                                         ;
;     -- 3 input functions                    ; 783                                         ;
;     -- <=2 input functions                  ; 71                                          ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 1543                                        ;
;     -- arithmetic mode                      ; 77                                          ;
;                                             ;                                             ;
; Total registers                             ; 224                                         ;
;     -- Dedicated logic registers            ; 224                                         ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 63                                          ;
; Total memory bits                           ; 32768                                       ;
; Total PLLs                                  ; 1                                           ;
; Maximum fan-out node                        ; altpll0:inst1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 248                                         ;
; Total fan-out                               ; 6459                                        ;
; Average fan-out                             ; 3.36                                        ;
+---------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
; |SCOMP_SRAM                               ; 1620 (32)         ; 224 (0)      ; 32768       ; 0            ; 0       ; 0         ; 63   ; 0            ; |SCOMP_SRAM                                                               ; work         ;
;    |CHIP_EMULATOR:inst4|                  ; 949 (949)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|CHIP_EMULATOR:inst4                                           ;              ;
;    |IO_DECODER:inst7|                     ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|IO_DECODER:inst7                                              ;              ;
;    |SCOMP:inst|                           ; 482 (399)         ; 183 (183)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|SCOMP:inst                                                    ; work         ;
;       |altsyncram:MEMORY|                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|SCOMP:inst|altsyncram:MEMORY                                  ; work         ;
;          |altsyncram_6et3:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|SCOMP:inst|altsyncram:MEMORY|altsyncram_6et3:auto_generated   ; work         ;
;       |lpm_clshift:SHIFTER|               ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|SCOMP:inst|lpm_clshift:SHIFTER                                ; work         ;
;          |lpm_clshift_fuc:auto_generated| ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|SCOMP:inst|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated ; work         ;
;    |SRAM_IO:inst2|                        ; 142 (142)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|SRAM_IO:inst2                                                 ;              ;
;    |altpll0:inst1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|altpll0:inst1                                                 ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SCOMP_SRAM|altpll0:inst1|altpll:altpll_component                         ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                ;
+------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; SCOMP:inst|altsyncram:MEMORY|altsyncram_6et3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 16           ; --           ; --           ; 32768 ; SRAM_Test.mif ;
+------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SCOMP_SRAM|SCOMP:inst|STATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+---------------+--------------+--------------+-------------+----------------+--------------+-------------+--------------+---------------+-----------------+---------------+----------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+-----------------+----------------+-----------------+----------------+---------------+--------------+-------------+----------------+
; Name            ; STATE.EX_OUT2 ; STATE.EX_OUT ; STATE.EX_IN2 ; STATE.EX_IN ; STATE.EX_SHIFT ; STATE.EX_XOR ; STATE.EX_OR ; STATE.EX_AND ; STATE.EX_RETI ; STATE.EX_RETURN ; STATE.EX_CALL ; STATE.EX_JZERO ; STATE.EX_JPOS ; STATE.EX_JNEG ; STATE.EX_JUMP ; STATE.EX_ADDI ; STATE.EX_SUB ; STATE.EX_ADD ; STATE.EX_LOADI ; STATE.EX_ISTORE ; STATE.EX_ILOAD ; STATE.EX_STORE2 ; STATE.EX_STORE ; STATE.EX_LOAD ; STATE.DECODE ; STATE.FETCH ; STATE.RESET_PC ;
+-----------------+---------------+--------------+--------------+-------------+----------------+--------------+-------------+--------------+---------------+-----------------+---------------+----------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+-----------------+----------------+-----------------+----------------+---------------+--------------+-------------+----------------+
; STATE.RESET_PC  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 0              ;
; STATE.FETCH     ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 1           ; 1              ;
; STATE.DECODE    ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 1            ; 0           ; 1              ;
; STATE.EX_LOAD   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 1             ; 0            ; 0           ; 1              ;
; STATE.EX_STORE  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 1              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_STORE2 ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 1               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_ILOAD  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 1              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_ISTORE ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 1               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_LOADI  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_ADD    ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_SUB    ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_ADDI   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_JUMP   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_JNEG   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_JPOS   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_JZERO  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 1              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_CALL   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 1             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_RETURN ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 1               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_RETI   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 1             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_AND    ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 1            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_OR     ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 1           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_XOR    ; 0             ; 0            ; 0            ; 0           ; 0              ; 1            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_SHIFT  ; 0             ; 0            ; 0            ; 0           ; 1              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_IN     ; 0             ; 0            ; 0            ; 1           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_IN2    ; 0             ; 0            ; 1            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_OUT    ; 0             ; 1            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_OUT2   ; 1             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
+-----------------+---------------+--------------+--------------+-------------+----------------+--------------+-------------+--------------+---------------+-----------------+---------------+----------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+-----------------+----------------+-----------------+----------------+---------------+--------------+-------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SCOMP_SRAM|SRAM_IO:inst2|STATE                                                                        ;
+---------------------+---------------+-------------+------------+---------------------+--------------------+------------+
; Name                ; STATE.WAITING ; STATE.WRITE ; STATE.READ ; STATE.OUT_ADDR_HIGH ; STATE.OUT_ADDR_LOW ; STATE.IDLE ;
+---------------------+---------------+-------------+------------+---------------------+--------------------+------------+
; STATE.IDLE          ; 0             ; 0           ; 0          ; 0                   ; 0                  ; 0          ;
; STATE.OUT_ADDR_LOW  ; 0             ; 0           ; 0          ; 0                   ; 1                  ; 1          ;
; STATE.OUT_ADDR_HIGH ; 0             ; 0           ; 0          ; 1                   ; 0                  ; 1          ;
; STATE.READ          ; 0             ; 0           ; 1          ; 0                   ; 0                  ; 1          ;
; STATE.WRITE         ; 0             ; 1           ; 0          ; 0                   ; 0                  ; 1          ;
; STATE.WAITING       ; 1             ; 0           ; 0          ; 0                   ; 0                  ; 1          ;
+---------------------+---------------+-------------+------------+---------------------+--------------------+------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; CHIP_EMULATOR:inst4|SRAM~175                         ; rtl~0               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~159                         ; rtl~1               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~143                         ; rtl~2               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~191                         ; rtl~3               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~95                          ; rtl~4               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~111                         ; rtl~5               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~79                          ; rtl~6               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~127                         ; rtl~7               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~47                          ; rtl~8               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~31                          ; rtl~9               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~15                          ; rtl~10              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~63                          ; rtl~11              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~223                         ; rtl~12              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~239                         ; rtl~13              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~207                         ; rtl~14              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~255                         ; rtl~15              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~367                         ; rtl~16              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~431                         ; rtl~17              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~303                         ; rtl~18              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~495                         ; rtl~19              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~415                         ; rtl~20              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~351                         ; rtl~21              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~287                         ; rtl~22              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~479                         ; rtl~23              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~335                         ; rtl~24              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~399                         ; rtl~25              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~271                         ; rtl~26              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~463                         ; rtl~27              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~447                         ; rtl~28              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~383                         ; rtl~29              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~319                         ; rtl~30              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~511                         ; rtl~31              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~110                         ; rtl~5               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~94                          ; rtl~4               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~78                          ; rtl~6               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~126                         ; rtl~7               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~158                         ; rtl~1               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~174                         ; rtl~0               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~142                         ; rtl~2               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~190                         ; rtl~3               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~30                          ; rtl~9               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~46                          ; rtl~8               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~14                          ; rtl~10              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~62                          ; rtl~11              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~238                         ; rtl~13              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~222                         ; rtl~12              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~206                         ; rtl~14              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~254                         ; rtl~15              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~350                         ; rtl~21              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~414                         ; rtl~20              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~286                         ; rtl~22              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~478                         ; rtl~23              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~430                         ; rtl~17              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~366                         ; rtl~16              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~302                         ; rtl~18              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~494                         ; rtl~19              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~398                         ; rtl~25              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~334                         ; rtl~24              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~270                         ; rtl~26              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~462                         ; rtl~27              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~382                         ; rtl~29              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~446                         ; rtl~28              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~318                         ; rtl~30              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~510                         ; rtl~31              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~173                         ; rtl~0               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~157                         ; rtl~1               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~141                         ; rtl~2               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~189                         ; rtl~3               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~93                          ; rtl~4               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~109                         ; rtl~5               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~77                          ; rtl~6               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~125                         ; rtl~7               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~45                          ; rtl~8               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~29                          ; rtl~9               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~13                          ; rtl~10              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~61                          ; rtl~11              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~221                         ; rtl~12              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~237                         ; rtl~13              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~205                         ; rtl~14              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~253                         ; rtl~15              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~365                         ; rtl~16              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~429                         ; rtl~17              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~301                         ; rtl~18              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~493                         ; rtl~19              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~413                         ; rtl~20              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~349                         ; rtl~21              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~285                         ; rtl~22              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~477                         ; rtl~23              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~333                         ; rtl~24              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~397                         ; rtl~25              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~269                         ; rtl~26              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~461                         ; rtl~27              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~445                         ; rtl~28              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~381                         ; rtl~29              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~317                         ; rtl~30              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~509                         ; rtl~31              ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~108                         ; rtl~5               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~92                          ; rtl~4               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~76                          ; rtl~6               ; yes                    ;
; CHIP_EMULATOR:inst4|SRAM~124                         ; rtl~7               ; yes                    ;
; Number of user-specified and inferred latches = 512  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; SCOMP:inst|INT_REQ[0]                  ; Stuck at GND due to stuck port clock        ;
; SCOMP:inst|INT_REQ_SYNC[0]             ; Stuck at GND due to stuck port data_in      ;
; SCOMP:inst|INT_REQ[1..3]               ; Stuck at GND due to stuck port clock        ;
; SCOMP:inst|INT_REQ_SYNC[1..3]          ; Stuck at GND due to stuck port data_in      ;
; SCOMP:inst|IIE[0..3]                   ; Lost fanout                                 ;
; SCOMP:inst|INT_ACK[0..3]               ; Lost fanout                                 ;
; SCOMP:inst|AC_SAVED[0..15]             ; Stuck at GND due to stuck port clock_enable ;
; SCOMP:inst|PC_SAVED[0..10]             ; Stuck at GND due to stuck port clock_enable ;
; SCOMP:inst|GIE                         ; Stuck at VCC due to stuck port data_in      ;
; SRAM_IO:inst2|STATE.WAITING            ; Lost fanout                                 ;
; Total Number of Removed Registers = 45 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                              ;
+-----------------------+-------------------------+----------------------------------------+
; Register name         ; Reason for Removal      ; Registers Removed due to This Register ;
+-----------------------+-------------------------+----------------------------------------+
; SCOMP:inst|INT_REQ[0] ; Stuck at GND            ; SCOMP:inst|INT_REQ_SYNC[0]             ;
;                       ; due to stuck port clock ;                                        ;
; SCOMP:inst|INT_REQ[1] ; Stuck at GND            ; SCOMP:inst|INT_REQ_SYNC[1]             ;
;                       ; due to stuck port clock ;                                        ;
; SCOMP:inst|INT_REQ[2] ; Stuck at GND            ; SCOMP:inst|INT_REQ_SYNC[2]             ;
;                       ; due to stuck port clock ;                                        ;
; SCOMP:inst|INT_REQ[3] ; Stuck at GND            ; SCOMP:inst|INT_REQ_SYNC[3]             ;
;                       ; due to stuck port clock ;                                        ;
+-----------------------+-------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 224   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 193   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 99 bits   ; 198 LEs       ; 99 LEs               ; 99 LEs                 ; Yes        ; |SCOMP_SRAM|SCOMP:inst|PC_STACK[4][5] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |SCOMP_SRAM|SRAM_IO:inst2|ADDR[15]    ;
; 12:1               ; 11 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |SCOMP_SRAM|SCOMP:inst|PC[2]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SCOMP_SRAM|SRAM_IO:inst2|ADDR_OUT[0] ;
; 13:1               ; 16 bits   ; 128 LEs       ; 112 LEs              ; 16 LEs                 ; Yes        ; |SCOMP_SRAM|SCOMP:inst|AC[6]          ;
; 13:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |SCOMP_SRAM|SCOMP:inst|Add1           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |SCOMP_SRAM|SRAM_IO:inst2|STATE       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |SCOMP_SRAM|SRAM_IO:inst2|STATE       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for SCOMP:inst|altsyncram:MEMORY|altsyncram_6et3:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_IO:inst2|LPM_BUSTRI:INTERFACE_OUT ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|altsyncram:MEMORY  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped        ;
; WIDTH_A                            ; 16                   ; Signed Integer ;
; WIDTHAD_A                          ; 11                   ; Signed Integer ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 1                    ; Signed Integer ;
; WIDTHAD_B                          ; 1                    ; Signed Integer ;
; NUMWORDS_B                         ; 0                    ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; SRAM_Test.mif        ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_6et3      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|LPM_CLSHIFT:SHIFTER ;
+----------------+-----------------+------------------------------------------+
; Parameter Name ; Value           ; Type                                     ;
+----------------+-----------------+------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                  ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                  ;
; LPM_WIDTH      ; 16              ; Signed Integer                           ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                           ;
; CBXI_PARAMETER ; lpm_clshift_fuc ; Untyped                                  ;
+----------------+-----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|LPM_BUSTRI:IO_BUS ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------+
; Parameter Name                ; Value             ; Type                           ;
+-------------------------------+-------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                        ;
; LOCK_LOW                      ; 1                 ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                        ;
; SKIP_VCO                      ; OFF               ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                        ;
; BANDWIDTH                     ; 0                 ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 4                 ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; VCO_MIN                       ; 0                 ; Untyped                        ;
; VCO_MAX                       ; 0                 ; Untyped                        ;
; VCO_CENTER                    ; 0                 ; Untyped                        ;
; PFD_MIN                       ; 0                 ; Untyped                        ;
; PFD_MAX                       ; 0                 ; Untyped                        ;
; M_INITIAL                     ; 0                 ; Untyped                        ;
; M                             ; 0                 ; Untyped                        ;
; N                             ; 1                 ; Untyped                        ;
; M2                            ; 1                 ; Untyped                        ;
; N2                            ; 1                 ; Untyped                        ;
; SS                            ; 1                 ; Untyped                        ;
; C0_HIGH                       ; 0                 ; Untyped                        ;
; C1_HIGH                       ; 0                 ; Untyped                        ;
; C2_HIGH                       ; 0                 ; Untyped                        ;
; C3_HIGH                       ; 0                 ; Untyped                        ;
; C4_HIGH                       ; 0                 ; Untyped                        ;
; C5_HIGH                       ; 0                 ; Untyped                        ;
; C6_HIGH                       ; 0                 ; Untyped                        ;
; C7_HIGH                       ; 0                 ; Untyped                        ;
; C8_HIGH                       ; 0                 ; Untyped                        ;
; C9_HIGH                       ; 0                 ; Untyped                        ;
; C0_LOW                        ; 0                 ; Untyped                        ;
; C1_LOW                        ; 0                 ; Untyped                        ;
; C2_LOW                        ; 0                 ; Untyped                        ;
; C3_LOW                        ; 0                 ; Untyped                        ;
; C4_LOW                        ; 0                 ; Untyped                        ;
; C5_LOW                        ; 0                 ; Untyped                        ;
; C6_LOW                        ; 0                 ; Untyped                        ;
; C7_LOW                        ; 0                 ; Untyped                        ;
; C8_LOW                        ; 0                 ; Untyped                        ;
; C9_LOW                        ; 0                 ; Untyped                        ;
; C0_INITIAL                    ; 0                 ; Untyped                        ;
; C1_INITIAL                    ; 0                 ; Untyped                        ;
; C2_INITIAL                    ; 0                 ; Untyped                        ;
; C3_INITIAL                    ; 0                 ; Untyped                        ;
; C4_INITIAL                    ; 0                 ; Untyped                        ;
; C5_INITIAL                    ; 0                 ; Untyped                        ;
; C6_INITIAL                    ; 0                 ; Untyped                        ;
; C7_INITIAL                    ; 0                 ; Untyped                        ;
; C8_INITIAL                    ; 0                 ; Untyped                        ;
; C9_INITIAL                    ; 0                 ; Untyped                        ;
; C0_MODE                       ; BYPASS            ; Untyped                        ;
; C1_MODE                       ; BYPASS            ; Untyped                        ;
; C2_MODE                       ; BYPASS            ; Untyped                        ;
; C3_MODE                       ; BYPASS            ; Untyped                        ;
; C4_MODE                       ; BYPASS            ; Untyped                        ;
; C5_MODE                       ; BYPASS            ; Untyped                        ;
; C6_MODE                       ; BYPASS            ; Untyped                        ;
; C7_MODE                       ; BYPASS            ; Untyped                        ;
; C8_MODE                       ; BYPASS            ; Untyped                        ;
; C9_MODE                       ; BYPASS            ; Untyped                        ;
; C0_PH                         ; 0                 ; Untyped                        ;
; C1_PH                         ; 0                 ; Untyped                        ;
; C2_PH                         ; 0                 ; Untyped                        ;
; C3_PH                         ; 0                 ; Untyped                        ;
; C4_PH                         ; 0                 ; Untyped                        ;
; C5_PH                         ; 0                 ; Untyped                        ;
; C6_PH                         ; 0                 ; Untyped                        ;
; C7_PH                         ; 0                 ; Untyped                        ;
; C8_PH                         ; 0                 ; Untyped                        ;
; C9_PH                         ; 0                 ; Untyped                        ;
; L0_HIGH                       ; 1                 ; Untyped                        ;
; L1_HIGH                       ; 1                 ; Untyped                        ;
; G0_HIGH                       ; 1                 ; Untyped                        ;
; G1_HIGH                       ; 1                 ; Untyped                        ;
; G2_HIGH                       ; 1                 ; Untyped                        ;
; G3_HIGH                       ; 1                 ; Untyped                        ;
; E0_HIGH                       ; 1                 ; Untyped                        ;
; E1_HIGH                       ; 1                 ; Untyped                        ;
; E2_HIGH                       ; 1                 ; Untyped                        ;
; E3_HIGH                       ; 1                 ; Untyped                        ;
; L0_LOW                        ; 1                 ; Untyped                        ;
; L1_LOW                        ; 1                 ; Untyped                        ;
; G0_LOW                        ; 1                 ; Untyped                        ;
; G1_LOW                        ; 1                 ; Untyped                        ;
; G2_LOW                        ; 1                 ; Untyped                        ;
; G3_LOW                        ; 1                 ; Untyped                        ;
; E0_LOW                        ; 1                 ; Untyped                        ;
; E1_LOW                        ; 1                 ; Untyped                        ;
; E2_LOW                        ; 1                 ; Untyped                        ;
; E3_LOW                        ; 1                 ; Untyped                        ;
; L0_INITIAL                    ; 1                 ; Untyped                        ;
; L1_INITIAL                    ; 1                 ; Untyped                        ;
; G0_INITIAL                    ; 1                 ; Untyped                        ;
; G1_INITIAL                    ; 1                 ; Untyped                        ;
; G2_INITIAL                    ; 1                 ; Untyped                        ;
; G3_INITIAL                    ; 1                 ; Untyped                        ;
; E0_INITIAL                    ; 1                 ; Untyped                        ;
; E1_INITIAL                    ; 1                 ; Untyped                        ;
; E2_INITIAL                    ; 1                 ; Untyped                        ;
; E3_INITIAL                    ; 1                 ; Untyped                        ;
; L0_MODE                       ; BYPASS            ; Untyped                        ;
; L1_MODE                       ; BYPASS            ; Untyped                        ;
; G0_MODE                       ; BYPASS            ; Untyped                        ;
; G1_MODE                       ; BYPASS            ; Untyped                        ;
; G2_MODE                       ; BYPASS            ; Untyped                        ;
; G3_MODE                       ; BYPASS            ; Untyped                        ;
; E0_MODE                       ; BYPASS            ; Untyped                        ;
; E1_MODE                       ; BYPASS            ; Untyped                        ;
; E2_MODE                       ; BYPASS            ; Untyped                        ;
; E3_MODE                       ; BYPASS            ; Untyped                        ;
; L0_PH                         ; 0                 ; Untyped                        ;
; L1_PH                         ; 0                 ; Untyped                        ;
; G0_PH                         ; 0                 ; Untyped                        ;
; G1_PH                         ; 0                 ; Untyped                        ;
; G2_PH                         ; 0                 ; Untyped                        ;
; G3_PH                         ; 0                 ; Untyped                        ;
; E0_PH                         ; 0                 ; Untyped                        ;
; E1_PH                         ; 0                 ; Untyped                        ;
; E2_PH                         ; 0                 ; Untyped                        ;
; E3_PH                         ; 0                 ; Untyped                        ;
; M_PH                          ; 0                 ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                 ;
+-------------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                         ;
+-------------------------------------------+------------------------------+
; Name                                      ; Value                        ;
+-------------------------------------------+------------------------------+
; Number of entity instances                ; 1                            ;
; Entity Instance                           ; SCOMP:inst|altsyncram:MEMORY ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                  ;
;     -- WIDTH_A                            ; 16                           ;
;     -- NUMWORDS_A                         ; 2048                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                 ;
;     -- WIDTH_B                            ; 1                            ;
;     -- NUMWORDS_B                         ; 0                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ;
+-------------------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; altpll0:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 09 00:01:44 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM
Info: Found 2 design units, including 1 entities, in source file io_decoder.vhd
    Info: Found design unit 1: IO_DECODER-a
    Info: Found entity 1: IO_DECODER
Info: Found 2 design units, including 1 entities, in source file lpm_bustri_oe0.vhd
    Info: Found design unit 1: lpm_bustri_oe0-SYN
    Info: Found entity 1: lpm_bustri_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd
    Info: Found design unit 1: lpm_ff0-SYN
    Info: Found entity 1: lpm_ff0
Info: Found 2 design units, including 1 entities, in source file lpm_ff1.vhd
    Info: Found design unit 1: lpm_ff1-SYN
    Info: Found entity 1: lpm_ff1
Info: Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file scomp.vhd
    Info: Found design unit 1: SCOMP-a
    Info: Found entity 1: SCOMP
Info: Found 1 design units, including 1 entities, in source file slow_sram.bdf
    Info: Found entity 1: SLOW_SRAM
Info: Found 1 design units, including 1 entities, in source file scomp_sram.bdf
    Info: Found entity 1: SCOMP_SRAM
Info: Found 2 design units, including 1 entities, in source file chip_emulator.vhd
    Info: Found design unit 1: CHIP_EMULATOR-a
    Info: Found entity 1: CHIP_EMULATOR
Info: Found 2 design units, including 1 entities, in source file sram_io.vhd
    Info: Found design unit 1: SRAM_IO-a
    Info: Found entity 1: SRAM_IO
Info: Elaborating entity "SCOMP_SRAM" for the top level hierarchy
Info: Elaborating entity "SRAM_IO" for hierarchy "SRAM_IO:inst2"
Info: Elaborating entity "LPM_BUSTRI" for hierarchy "SRAM_IO:inst2|LPM_BUSTRI:INTERFACE_OUT"
Info: Elaborated megafunction instantiation "SRAM_IO:inst2|LPM_BUSTRI:INTERFACE_OUT"
Info: Instantiated megafunction "SRAM_IO:inst2|LPM_BUSTRI:INTERFACE_OUT" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "IO_DECODER" for hierarchy "IO_DECODER:inst7"
Info: Elaborating entity "SCOMP" for hierarchy "SCOMP:inst"
Info: Elaborating entity "altsyncram" for hierarchy "SCOMP:inst|altsyncram:MEMORY"
Info: Elaborated megafunction instantiation "SCOMP:inst|altsyncram:MEMORY"
Info: Instantiated megafunction "SCOMP:inst|altsyncram:MEMORY" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "SRAM_Test.mif"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "0"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6et3.tdf
    Info: Found entity 1: altsyncram_6et3
Info: Elaborating entity "altsyncram_6et3" for hierarchy "SCOMP:inst|altsyncram:MEMORY|altsyncram_6et3:auto_generated"
Info: Elaborating entity "LPM_CLSHIFT" for hierarchy "SCOMP:inst|LPM_CLSHIFT:SHIFTER"
Info: Elaborated megafunction instantiation "SCOMP:inst|LPM_CLSHIFT:SHIFTER"
Info: Instantiated megafunction "SCOMP:inst|LPM_CLSHIFT:SHIFTER" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_WIDTHDIST" = "4"
    Info: Parameter "LPM_SHIFTTYPE" = "ARITHMETIC"
    Info: Parameter "LPM_TYPE" = "LPM_CLSHIFT"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf
    Info: Found entity 1: lpm_clshift_fuc
Info: Elaborating entity "lpm_clshift_fuc" for hierarchy "SCOMP:inst|LPM_CLSHIFT:SHIFTER|lpm_clshift_fuc:auto_generated"
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst1"
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst1|altpll:altpll_component"
Info: Instantiated megafunction "altpll0:inst1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "4"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "2"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "CHIP_EMULATOR" for hierarchy "CHIP_EMULATOR:inst4"
Warning (10492): VHDL Process Statement warning at CHIP_EMULATOR.vhd(34): signal "ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[15]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[14]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[13]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[12]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[11]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[10]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[9]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[8]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[7]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[6]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[5]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[4]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[3]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[2]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[1]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CHIP_EMULATOR:inst4|DATA[0]" to the node "SRAM_IO:inst2|ADDR" into an OR gate
Warning: Latch CHIP_EMULATOR:inst4|SRAM~175 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~159 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~143 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~191 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~95 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~111 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~79 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~127 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~47 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~31 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~15 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~63 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~223 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~239 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~207 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~255 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~367 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~431 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~303 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~495 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~415 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~351 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~287 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~479 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~335 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~399 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~271 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~463 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~447 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~383 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~319 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~511 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~110 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~94 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~78 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~126 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~158 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~174 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~142 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~190 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~30 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~46 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~14 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~62 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~238 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~222 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~206 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~254 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~350 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~414 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~286 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~478 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~430 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~366 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~302 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~494 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~398 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~334 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~270 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~462 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~382 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~446 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~318 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~510 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~173 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~157 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~141 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~189 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~93 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~109 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~77 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~125 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~45 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~29 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~13 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~61 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~221 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~237 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~205 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~253 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~365 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~429 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~301 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~493 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~413 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~349 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~285 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~477 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~333 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~397 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~269 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~461 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~445 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~381 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~317 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~509 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~108 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~92 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~76 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~124 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~156 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~172 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~140 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~188 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~28 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~44 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~12 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~60 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~236 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~220 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~204 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~252 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~348 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~412 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~284 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~476 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~428 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~364 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~300 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~492 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~396 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~332 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~268 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~460 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~380 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~444 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~316 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~508 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~171 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~155 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~139 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~187 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~91 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~107 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~75 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~123 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~43 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~27 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~11 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~59 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~219 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~235 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~203 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~251 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~363 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~427 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~299 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~491 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~411 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~347 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~283 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~475 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~331 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~395 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~267 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~459 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~443 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~379 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~315 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~507 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~106 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~90 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~74 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~122 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~154 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~170 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~138 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~186 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~26 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~42 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~10 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~58 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~234 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~218 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~202 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~250 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~346 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~410 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~282 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~474 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~426 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~362 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~298 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~490 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~394 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~330 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~266 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~458 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~378 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~442 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~314 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~506 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~169 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~153 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~137 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~185 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~89 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~105 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~73 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~121 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~41 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~25 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~9 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~57 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~217 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~233 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~201 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~249 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~361 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~425 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~297 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~489 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~409 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~345 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~281 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~473 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~329 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~393 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~265 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~457 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~441 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~377 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~313 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~505 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~104 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~88 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~72 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~120 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~152 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~168 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~136 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~184 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~24 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~40 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~8 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~56 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~232 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~216 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~200 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~248 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~344 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~408 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~280 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~472 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~424 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~360 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~296 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~488 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~392 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~328 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~264 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~456 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~376 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~440 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~312 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~504 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~167 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~151 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~135 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~183 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~87 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~103 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~71 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~119 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~39 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~23 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~7 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~55 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~215 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~231 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~199 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~247 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~359 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~423 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~295 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~487 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~407 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~343 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~279 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~471 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~327 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~391 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~263 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~455 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~439 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~375 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~311 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~503 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~102 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~86 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~70 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~118 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~150 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~166 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~134 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~182 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~22 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~38 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~6 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~54 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~230 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~214 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~198 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~246 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~342 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~406 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~278 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~470 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~422 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~358 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~294 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~486 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~390 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~326 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~262 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~454 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~374 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~438 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~310 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~502 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~165 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~149 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~133 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~181 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~85 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~101 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~69 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~117 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~37 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~21 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~5 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~53 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~213 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~229 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~197 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~245 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~357 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~421 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~293 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~485 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~405 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~341 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~277 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~469 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~325 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~389 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~261 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~453 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~437 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~373 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~309 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~501 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~100 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~84 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~68 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~116 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~148 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~164 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~132 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~180 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~20 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~36 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~4 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~52 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~228 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~212 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~196 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~244 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~340 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~404 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~276 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~468 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~420 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~356 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~292 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~484 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~388 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~324 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~260 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~452 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~372 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~436 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~308 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~500 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[4]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~163 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~147 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~131 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~179 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~83 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~99 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~67 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~115 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~35 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~19 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~3 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~51 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~211 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~227 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~195 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~243 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~355 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~419 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~291 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~483 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~403 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~339 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~275 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~467 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~323 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~387 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~259 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~451 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~435 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~371 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~307 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~499 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[3]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~98 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~82 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~66 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~114 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~146 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~162 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~130 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~178 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~18 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~34 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~2 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~50 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~226 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~210 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~194 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~242 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~338 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~402 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~274 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~466 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~418 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~354 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~290 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~482 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~386 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~322 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~258 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~450 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~370 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~434 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~306 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~498 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[2]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~161 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~145 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~129 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~177 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~81 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~97 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~65 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~113 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~33 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~17 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~1 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~49 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~209 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~225 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~193 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~241 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~353 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~417 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~289 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~481 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~401 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~337 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~273 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~465 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~321 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~385 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~257 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~449 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~433 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~369 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~305 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~497 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[1]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~96 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~80 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~64 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~112 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~144 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~160 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~128 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~176 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~16 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~32 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~0 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~48 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~224 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~208 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~192 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~240 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~336 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~400 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~272 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~464 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~416 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~352 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~288 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~480 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~384 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~320 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~256 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~448 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~368 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~432 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~304 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Latch CHIP_EMULATOR:inst4|SRAM~496 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SRAM_IO:inst2|ADDR[0]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sram_ub_n" is stuck at GND
    Warning (13410): Pin "sram_lb_n" is stuck at GND
    Warning (13410): Pin "sram_ce_n" is stuck at GND
Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below.
    Info: Register "SCOMP:inst|IIE[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst|IIE[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst|IIE[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst|IIE[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst|INT_ACK[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst|INT_ACK[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst|INT_ACK[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst|INT_ACK[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SRAM_IO:inst2|STATE.WAITING" lost all its fanouts during netlist optimizations.
Info: Implemented 1734 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 61 output pins
    Info: Implemented 1654 logic cells
    Info: Implemented 16 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1046 warnings
    Info: Peak virtual memory: 266 megabytes
    Info: Processing ended: Thu Apr 09 00:01:54 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


