{"root":{"data":{"id":"d7x5870b9x40","created":1740041485319,"text":"vscode使用"},"children":[{"data":{"id":"d7x5897u0mg0","created":1740041490127,"text":"插件"},"children":[{"data":{"id":"d7x58du4gdc0","created":1740041500182,"text":"SystemVerilog-Language Support"},"children":[{"data":{"id":"d7x59a2bzg80","created":1740041570335,"text":"verible工具的集成方法"},"children":[{"data":{"id":"d7x59hp84cw0","created":1740041586957,"text":"下载verible","expandState":"collapse"},"children":[{"data":{"id":"d7x59q1qkps0","created":1740041605128,"text":" https://github.com/chipsalliance/verible/releases"},"children":[]}]}]}]},{"data":{"id":"d7x593oibzk0","created":1740041556439,"text":" notepad++ keymap"},"children":[]}]}]},"template":"right","theme":"fresh-blue","version":"1.4.43"}