{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606246743353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246743353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 11:39:03 2020 " "Processing started: Tue Nov 24 11:39:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606246743353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246743353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246743353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606246743637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606246743637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Alarm_Clock_EE271.v(83) " "Verilog HDL information at Alarm_Clock_EE271.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606246750475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Alarm_Clock_EE271.v(266) " "Verilog HDL information at Alarm_Clock_EE271.v(266): always construct contains both blocking and non-blocking assignments" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 266 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606246750475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_ee271.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock_ee271.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_Clock_EE271 " "Found entity 1: Alarm_Clock_EE271" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606246750477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alarm_Clock_EE271 " "Elaborating entity \"Alarm_Clock_EE271\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606246750498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 Alarm_Clock_EE271.v(70) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(70): truncated value with size 25 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750499 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 Alarm_Clock_EE271.v(87) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(87): truncated value with size 25 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750499 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 Alarm_Clock_EE271.v(88) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(88): truncated value with size 25 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750499 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 Alarm_Clock_EE271.v(89) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(89): truncated value with size 25 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750499 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 Alarm_Clock_EE271.v(96) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(96): truncated value with size 25 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750499 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(120) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(120): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750499 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(125) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(125): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750500 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(130) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(130): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750500 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(144) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(144): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750500 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(149) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(149): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750500 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(154) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(154): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750500 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(170) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(170): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750500 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(175) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(175): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750500 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(180) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(180): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750500 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Alarm_Clock_EE271.v(187) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(187): truncated value with size 32 to match size of target (26)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750501 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(206) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(206): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750501 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(214) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(214): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750501 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(225) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(225): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750501 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(234) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(234): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750501 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(246) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(246): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750502 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(254) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(254): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606246750502 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hours Alarm_Clock_EE271.v(330) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(330): variable \"hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes Alarm_Clock_EE271.v(331) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(331): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds Alarm_Clock_EE271.v(332) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(332): variable \"seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(334) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(334): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(335) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(335): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hours Alarm_Clock_EE271.v(343) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(343): variable \"alarm_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minutes Alarm_Clock_EE271.v(344) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(344): variable \"alarm_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(347) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(347): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(348) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(348): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_hours Alarm_Clock_EE271.v(356) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(356): variable \"timer_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_minutes Alarm_Clock_EE271.v(357) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(357): variable \"timer_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_seconds Alarm_Clock_EE271.v(358) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(358): variable \"timer_seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(360) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(360): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(361) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(361): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_hours Alarm_Clock_EE271.v(369) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(369): variable \"stopwatch_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_seconds Alarm_Clock_EE271.v(370) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(370): variable \"stopwatch_seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750504 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_minutes Alarm_Clock_EE271.v(371) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(371): variable \"stopwatch_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750505 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(373) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(373): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750505 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(374) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(374): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606246750505 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(386) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(386): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 386 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606246750505 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(414) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(414): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 414 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606246750507 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(478) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(478): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 478 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606246750509 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg5 Alarm_Clock_EE271.v(385) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(385): inferring latch(es) for variable \"seg5\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606246750510 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg4 Alarm_Clock_EE271.v(385) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(385): inferring latch(es) for variable \"seg4\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606246750510 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg3 Alarm_Clock_EE271.v(385) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(385): inferring latch(es) for variable \"seg3\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606246750510 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg2 Alarm_Clock_EE271.v(385) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(385): inferring latch(es) for variable \"seg2\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606246750510 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg1 Alarm_Clock_EE271.v(385) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(385): inferring latch(es) for variable \"seg1\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606246750511 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg0 Alarm_Clock_EE271.v(385) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(385): inferring latch(es) for variable \"seg0\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606246750511 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[0\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg0\[0\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[1\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg0\[1\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[2\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg0\[2\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[3\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg0\[3\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[4\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg0\[4\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[5\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg0\[5\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[6\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg0\[6\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[7\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg0\[7\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg1\[0\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg1\[1\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg1\[2\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg1\[3\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg1\[4\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg1\[5\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg1\[6\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[7\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg1\[7\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750518 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg2\[0\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg2\[1\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg2\[2\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg2\[3\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg2\[4\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg2\[5\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg2\[6\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[7\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg2\[7\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[0\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg3\[0\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[1\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg3\[1\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[2\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg3\[2\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[3\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg3\[3\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[4\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg3\[4\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[5\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg3\[5\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[6\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg3\[6\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[7\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg3\[7\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[0\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg4\[0\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[1\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg4\[1\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[2\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg4\[2\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[3\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg4\[3\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[4\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg4\[4\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[5\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg4\[5\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750519 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[6\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg4\[6\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[0\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg5\[0\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[1\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg5\[1\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[2\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg5\[2\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[3\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg5\[3\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[4\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg5\[4\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[5\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg5\[5\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[6\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg5\[6\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[7\] Alarm_Clock_EE271.v(385) " "Inferred latch for \"seg5\[7\]\" at Alarm_Clock_EE271.v(385)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246750520 "|Alarm_Clock_EE271"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg1\[3\]\$latch seg1\[0\]\$latch " "Duplicate LATCH primitive \"seg1\[3\]\$latch\" merged with LATCH primitive \"seg1\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246751047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg3\[3\]\$latch seg3\[0\]\$latch " "Duplicate LATCH primitive \"seg3\[3\]\$latch\" merged with LATCH primitive \"seg3\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246751047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg5\[4\]\$latch seg5\[0\]\$latch " "Duplicate LATCH primitive \"seg5\[4\]\$latch\" merged with LATCH primitive \"seg5\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246751047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg5\[3\]\$latch seg5\[0\]\$latch " "Duplicate LATCH primitive \"seg5\[3\]\$latch\" merged with LATCH primitive \"seg5\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606246751047 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606246751047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[0\]\$latch " "Latch seg0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751047 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[1\]\$latch " "Latch seg0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751047 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[2\]\$latch " "Latch seg0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751047 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[3\]\$latch " "Latch seg0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751047 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[4\]\$latch " "Latch seg0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[5\]\$latch " "Latch seg0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[6\]\$latch " "Latch seg0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[0\]\$latch " "Latch seg1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[1\]\$latch " "Latch seg1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[2\]\$latch " "Latch seg1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[4\]\$latch " "Latch seg1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[5\]\$latch " "Latch seg1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[6\]\$latch " "Latch seg1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[0\]\$latch " "Latch seg2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[1\]\$latch " "Latch seg2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[2\]\$latch " "Latch seg2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[3\]\$latch " "Latch seg2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[4\]\$latch " "Latch seg2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[5\]\$latch " "Latch seg2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[6\]\$latch " "Latch seg2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[0\]\$latch " "Latch seg3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751048 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[1\]\$latch " "Latch seg3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[2\]\$latch " "Latch seg3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_minutes\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_minutes\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[4\]\$latch " "Latch seg3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[5\]\$latch " "Latch seg3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[6\]\$latch " "Latch seg3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[0\]\$latch " "Latch seg4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[1\]\$latch " "Latch seg4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[2\]\$latch " "Latch seg4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[3\]\$latch " "Latch seg4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[4\]\$latch " "Latch seg4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[5\]\$latch " "Latch seg4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[6\]\$latch " "Latch seg4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[0\]\$latch " "Latch seg5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[2\]\$latch " "Latch seg5\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[5\]\$latch " "Latch seg5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[6\]\$latch " "Latch seg5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606246751049 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606246751049 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[7\] VCC " "Pin \"seg0\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606246751194 "|Alarm_Clock_EE271|seg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] VCC " "Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606246751194 "|Alarm_Clock_EE271|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] VCC " "Pin \"seg2\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606246751194 "|Alarm_Clock_EE271|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[7\] VCC " "Pin \"seg3\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606246751194 "|Alarm_Clock_EE271|seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606246751194 "|Alarm_Clock_EE271|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[7\] VCC " "Pin \"seg5\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606246751194 "|Alarm_Clock_EE271|seg5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606246751194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606246751255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.map.smsg " "Generated suppressed messages file C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246752028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606246752102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606246752102 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606246752141 "|Alarm_Clock_EE271|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606246752141 "|Alarm_Clock_EE271|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606246752141 "|Alarm_Clock_EE271|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606246752141 "|Alarm_Clock_EE271|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606246752141 "|Alarm_Clock_EE271|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606246752141 "|Alarm_Clock_EE271|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606246752141 "|Alarm_Clock_EE271|switches[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606246752141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "635 " "Implemented 635 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606246752142 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606246752142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "559 " "Implemented 559 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606246752142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606246752142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606246752155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 11:39:12 2020 " "Processing ended: Tue Nov 24 11:39:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606246752155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606246752155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606246752155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606246752155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606246753139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246753140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 11:39:12 2020 " "Processing started: Tue Nov 24 11:39:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606246753140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606246753140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606246753140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606246753216 ""}
{ "Info" "0" "" "Project  = Alarm_Clock_EE271" {  } {  } 0 0 "Project  = Alarm_Clock_EE271" 0 0 "Fitter" 0 0 1606246753216 ""}
{ "Info" "0" "" "Revision = Alarm_Clock_EE271" {  } {  } 0 0 "Revision = Alarm_Clock_EE271" 0 0 "Fitter" 0 0 1606246753216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606246753290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606246753290 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Alarm_Clock_EE271 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Alarm_Clock_EE271\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606246753298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606246753326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606246753326 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606246753474 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606246753479 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606246753575 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606246753575 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606246753578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606246753578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606246753578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606246753578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606246753578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606246753578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606246753578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606246753578 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606246753578 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606246753579 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606246753579 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606246753579 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606246753579 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606246753580 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606246754375 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Alarm_Clock_EE271.sdc " "Synopsys Design Constraints File file not found: 'Alarm_Clock_EE271.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606246754376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606246754377 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataa  to: combout " "Cell: Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datab  to: combout " "Cell: Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datac  to: combout " "Cell: Mux10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datad  to: combout " "Cell: Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~0  from: datab  to: combout " "Cell: Mux12~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: datab  to: combout " "Cell: Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: dataa  to: combout " "Cell: Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datab  to: combout " "Cell: Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datac  to: combout " "Cell: Mux17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: dataa  to: combout " "Cell: Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datab  to: combout " "Cell: Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: datac  to: combout " "Cell: Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datac  to: combout " "Cell: Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datac  to: combout " "Cell: Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: dataa  to: combout " "Cell: Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datab  to: combout " "Cell: Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datac  to: combout " "Cell: Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datac  to: combout " "Cell: Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datac  to: combout " "Cell: Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: dataa  to: combout " "Cell: Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datab  to: combout " "Cell: Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datac  to: combout " "Cell: Mux23~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datac  to: combout " "Cell: Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datac  to: combout " "Cell: Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: dataa  to: combout " "Cell: Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datab  to: combout " "Cell: Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datac  to: combout " "Cell: Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datab  to: combout " "Cell: Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datac  to: combout " "Cell: Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datac  to: combout " "Cell: Mux7~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datab  to: combout " "Cell: WideOr80~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: datac  to: combout " "Cell: WideOr80~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246754380 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606246754380 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606246754384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606246754384 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606246754384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentState\[1\] " "Destination node currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes\[0\] " "Destination node minutes\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes\[1\] " "Destination node minutes\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes\[2\] " "Destination node minutes\[2\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes\[3\] " "Destination node minutes\[3\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes\[4\] " "Destination node minutes\[4\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes\[5\] " "Destination node minutes\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes\[6\] " "Destination node minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes\[7\] " "Destination node minutes\[7\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer_minutes\[0\] " "Destination node timer_minutes\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606246754425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1606246754425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1606246754425 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606246754425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr37~1  " "Automatically promoted node WideOr37~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606246754425 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606246754425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr66~1  " "Automatically promoted node WideOr66~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606246754425 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 478 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606246754425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr8~1  " "Automatically promoted node WideOr8~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606246754425 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 386 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606246754425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606246754841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606246754842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606246754842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606246754843 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606246754844 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606246754845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606246754845 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606246754846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606246754883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606246754883 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606246754883 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606246755068 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606246755073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606246756121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606246756291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606246756312 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606246757874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606246757874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606246758414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606246760042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606246760042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606246765157 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606246765157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606246765160 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606246765420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606246765436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606246766079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606246766080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606246766837 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606246767527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.fit.smsg " "Generated suppressed messages file C:/Users/chyav/Desktop/cp/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606246768022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5677 " "Peak virtual memory: 5677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606246768502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 11:39:28 2020 " "Processing ended: Tue Nov 24 11:39:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606246768502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606246768502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606246768502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606246768502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606246769438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246769438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 11:39:29 2020 " "Processing started: Tue Nov 24 11:39:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606246769438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606246769438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606246769438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606246769727 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606246771348 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606246771491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606246772387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 11:39:32 2020 " "Processing ended: Tue Nov 24 11:39:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606246772387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606246772387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606246772387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606246772387 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606246772967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606246773524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606246773525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 11:39:33 2020 " "Processing started: Tue Nov 24 11:39:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606246773525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606246773525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_sta Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606246773525 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606246773631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606246773801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606246773801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246773834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246773834 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606246774056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Alarm_Clock_EE271.sdc " "Synopsys Design Constraints File file not found: 'Alarm_Clock_EE271.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606246774073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246774073 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606246774075 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState\[0\] currentState\[0\] " "create_clock -period 1.000 -name currentState\[0\] currentState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606246774075 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246774075 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datab  to: combout " "Cell: Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datad  to: combout " "Cell: Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datac  to: combout " "Cell: Mux10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datad  to: combout " "Cell: Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~0  from: datad  to: combout " "Cell: Mux12~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: datab  to: combout " "Cell: Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datab  to: combout " "Cell: Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datab  to: combout " "Cell: Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datab  to: combout " "Cell: Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: datab  to: combout " "Cell: Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datac  to: combout " "Cell: Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datac  to: combout " "Cell: Mux20~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datab  to: combout " "Cell: Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datad  to: combout " "Cell: Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datab  to: combout " "Cell: Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datad  to: combout " "Cell: Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datab  to: combout " "Cell: Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: dataa  to: combout " "Cell: Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datad  to: combout " "Cell: Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datab  to: combout " "Cell: Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datad  to: combout " "Cell: Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datac  to: combout " "Cell: Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: dataa  to: combout " "Cell: Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: dataa  to: combout " "Cell: Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datac  to: combout " "Cell: Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: dataa  to: combout " "Cell: Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datab  to: combout " "Cell: Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datad  to: combout " "Cell: WideOr80~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: datab  to: combout " "Cell: WideOr80~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246774078 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606246774078 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606246774080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246774081 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606246774081 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606246774089 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606246774100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606246774104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.494 " "Worst-case setup slack is -10.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.494            -352.349 currentState\[0\]  " "  -10.494            -352.349 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.858            -685.292 clk  " "   -5.858            -685.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246774106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk  " "    0.348               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 currentState\[0\]  " "    0.741               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246774113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606246774114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606246774116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.943 clk  " "   -3.000            -256.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522            -187.716 currentState\[0\]  " "   -1.522            -187.716 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246774117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246774117 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606246774131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606246774149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606246774970 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datab  to: combout " "Cell: Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datad  to: combout " "Cell: Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datac  to: combout " "Cell: Mux10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datad  to: combout " "Cell: Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~0  from: datad  to: combout " "Cell: Mux12~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: datab  to: combout " "Cell: Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datab  to: combout " "Cell: Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datab  to: combout " "Cell: Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datab  to: combout " "Cell: Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: datab  to: combout " "Cell: Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datac  to: combout " "Cell: Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datac  to: combout " "Cell: Mux20~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datab  to: combout " "Cell: Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datad  to: combout " "Cell: Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datab  to: combout " "Cell: Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datad  to: combout " "Cell: Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datab  to: combout " "Cell: Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: dataa  to: combout " "Cell: Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datad  to: combout " "Cell: Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datab  to: combout " "Cell: Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datad  to: combout " "Cell: Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datac  to: combout " "Cell: Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: dataa  to: combout " "Cell: Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: dataa  to: combout " "Cell: Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datac  to: combout " "Cell: Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: dataa  to: combout " "Cell: Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datab  to: combout " "Cell: Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datad  to: combout " "Cell: WideOr80~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: datab  to: combout " "Cell: WideOr80~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775066 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606246775066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246775068 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606246775085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.767 " "Worst-case setup slack is -9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.767            -328.665 currentState\[0\]  " "   -9.767            -328.665 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.320            -618.206 clk  " "   -5.320            -618.206 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246775087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 currentState\[0\]  " "    0.649               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246775095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606246775098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606246775100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.943 clk  " "   -3.000            -256.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351            -164.224 currentState\[0\]  " "   -1.351            -164.224 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246775101 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606246775116 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datab  to: combout " "Cell: Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datad  to: combout " "Cell: Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datac  to: combout " "Cell: Mux10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datad  to: combout " "Cell: Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~0  from: datad  to: combout " "Cell: Mux12~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: datab  to: combout " "Cell: Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datab  to: combout " "Cell: Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datab  to: combout " "Cell: Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datab  to: combout " "Cell: Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datac  to: combout " "Cell: Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: datab  to: combout " "Cell: Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datad  to: combout " "Cell: Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datac  to: combout " "Cell: Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datac  to: combout " "Cell: Mux20~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datab  to: combout " "Cell: Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datad  to: combout " "Cell: Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datab  to: combout " "Cell: Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datad  to: combout " "Cell: Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: datab  to: combout " "Cell: Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: dataa  to: combout " "Cell: Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datad  to: combout " "Cell: Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datab  to: combout " "Cell: Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datad  to: combout " "Cell: Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datac  to: combout " "Cell: Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: dataa  to: combout " "Cell: Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: dataa  to: combout " "Cell: Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datac  to: combout " "Cell: Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: dataa  to: combout " "Cell: Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datab  to: combout " "Cell: Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datad  to: combout " "Cell: WideOr80~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: datab  to: combout " "Cell: WideOr80~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606246775272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606246775272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606246775273 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606246775279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.539 " "Worst-case setup slack is -4.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.539            -149.917 currentState\[0\]  " "   -4.539            -149.917 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002            -203.292 clk  " "   -2.002            -203.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246775282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.033 " "Worst-case hold slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 clk  " "    0.033               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 currentState\[0\]  " "    0.186               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246775289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606246775291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606246775292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -188.711 clk  " "   -3.000            -188.711 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490             -24.336 currentState\[0\]  " "   -0.490             -24.336 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606246775293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606246775293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606246776136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606246776137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606246776181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 11:39:36 2020 " "Processing ended: Tue Nov 24 11:39:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606246776181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606246776181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606246776181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606246776181 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 151 s " "Quartus Prime Full Compilation was successful. 0 errors, 151 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606246776804 ""}
