Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:12:34 MDT 2014
| Date         : Thu Nov 13 20:29:21 2014
| Host         : a8 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.324        0.000                      0                13822        0.037        0.000                      0                13820        2.100        0.000                       0                  4510  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                             ------------         ----------      --------------
clk_200                                                                                                           {0.000 2.500}        5.000           200.000         
clk_fpga_0                                                                                                        {0.000 4.000}        8.000           125.000         
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                        {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                         {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                         {0.000 8.000}        16.000          62.500          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                             {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                           {0.000 30.000}       60.000          16.667          
gtrefclk                                                                                                          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200                                                                                                                 2.109        0.000                      0                  578        0.096        0.000                      0                  578        2.100        0.000                       0                   295  
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                                                                                                                                                   13.576        0.000                       0                     1  
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                   13.576        0.000                       0                     6  
  clkfbout                                                                                                                                                                                                                                                         14.929        0.000                       0                     2  
  clkout0                                                                                                               1.324        0.000                      0                11893        0.037        0.000                      0                11891        2.286        0.000                       0                  3613  
  clkout1                                                                                                              13.836        0.000                      0                  164        0.097        0.000                      0                  164        7.600        0.000                       0                   134  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                  25.839        0.000                      0                  913        0.057        0.000                      0                  913       14.232        0.000                       0                   458  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                58.979        0.000                      0                    1        0.465        0.000                      0                    1       29.650        0.000                       0                     1  
gtrefclk                                                                                                                                                                                                                                                            6.462        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1                                                  clkout0                                                        5.938        0.000                      0                   28        0.130        0.000                      0                   28  
clkout0                                                  clkout1                                                        6.065        0.000                      0                   24        0.137        0.000                      0                   24  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         60.197        0.000                      0                   18       26.980        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_200                                                clk_200                                                      2.594        0.000                      0                   18        0.494        0.000                      0                   18  
**async_default**                                      clkout0                                                clkout0                                                      5.446        0.000                      0                   87        0.193        0.000                      0                   87  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.602        0.000                      0                   98        0.223        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.484ns (19.364%)  route 2.016ns (80.636%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 8.936 - 5.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=1, routed)           2.117     2.923    clk_200
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.016 r  clk200_bufg/O
                         net (fo=294, routed)         1.325     4.341    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X156Y148                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y148       FDRE (Prop_fdre_C_Q)         0.259     4.600 f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[10]/Q
                         net (fo=9, routed)           0.464     5.064    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_onehot_tx_state_reg[10]
    SLICE_X157Y147       LUT2 (Prop_lut2_I1_O)        0.050     5.114 f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_onehot_tx_state[3]_i_3/O
                         net (fo=12, routed)          0.552     5.666    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_onehot_tx_state[3]_i_3
    SLICE_X157Y150       LUT6 (Prop_lut6_I3_O)        0.132     5.798 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_4/O
                         net (fo=1, routed)           0.405     6.203    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[0]_i_4
    SLICE_X157Y149       LUT6 (Prop_lut6_I0_O)        0.043     6.246 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_1/O
                         net (fo=16, routed)          0.595     6.840    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear
    SLICE_X151Y145       FDSE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    H9                                                0.000     5.000 r  clk_200_p
                         net (fo=0)                   0.000     5.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     5.710 r  diff_clk_200/O
                         net (fo=1, routed)           1.956     7.666    clk_200
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk200_bufg/O
                         net (fo=294, routed)         1.187     8.936    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X151Y145                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]/C
                         clock pessimism              0.353     9.289    
                         clock uncertainty           -0.035     9.254    
    SLICE_X151Y145       FDSE (Setup_fdse_C_S)       -0.304     8.950    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  2.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.130ns (36.142%)  route 0.230ns (63.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=1, routed)           1.112     1.454    clk_200
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk200_bufg/O
                         net (fo=294, routed)         0.608     2.088    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X159Y149                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y149       FDRE (Prop_fdre_C_Q)         0.100     2.188 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/Q
                         net (fo=7, routed)           0.230     2.418    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[0]
    SLICE_X159Y150       LUT3 (Prop_lut3_I1_O)        0.030     2.448 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.448    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/p_0_in__1[2]
    SLICE_X159Y150       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=1, routed)           1.191     1.611    clk_200
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.641 r  clk200_bufg/O
                         net (fo=294, routed)         0.797     2.438    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X159Y150                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/C
                         clock pessimism             -0.161     2.277    
    SLICE_X159Y150       FDRE (Hold_fdre_C_D)         0.075     2.352    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538     5.000   3.462  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Low Pulse Width   Fast    FDRE/C                        n/a            0.400     2.500   2.100  SLICE_X159Y155       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350     2.500   2.150  SLICE_X146Y127       core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period  n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     16.000  14.929  MMCME2_ADV_X0Y2  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y2  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 ila_wat/inst/ila_core_inst/shifted_data_in_reg[8][40]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_wat/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.259ns (4.089%)  route 6.075ns (95.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 13.117 - 8.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        1.477     5.569    ila_wat/inst/ila_core_inst/clk
    SLICE_X30Y66                                                      r  ila_wat/inst/ila_core_inst/shifted_data_in_reg[8][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.259     5.828 r  ila_wat/inst/ila_core_inst/shifted_data_in_reg[8][40]/Q
                         net (fo=32, routed)          6.075    11.903    ila_wat/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/I72[4]
    RAMB36_X6Y19         RAMB36E1                                     r  ila_wat/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        1.378    13.117    ila_wat/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y19                                                      r  ila_wat/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.368    13.485    
                         clock uncertainty           -0.077    13.409    
    RAMB36_X6Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.182    13.227    ila_wat/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  1.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.020%)  route 0.144ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        0.530     2.182    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X90Y150                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y150        FDRE (Prop_fdre_C_Q)         0.118     2.300 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/Q
                         net (fo=1, routed)           0.144     2.444    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]
    SLICE_X91Y147        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        0.745     2.728    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X91Y147                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                         clock pessimism             -0.331     2.397    
    SLICE_X91Y147        FDRE (Hold_fdre_C_CE)        0.010     2.407    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768     4.000   3.232    SLICE_X86Y138        dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768     4.000   3.232    SLICE_X86Y138        dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.836ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.345ns (18.396%)  route 1.530ns (81.604%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 20.907 - 16.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.311     5.403    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X160Y160                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDRE (Prop_fdre_C_Q)         0.259     5.662 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.699     6.361    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X161Y158       LUT6 (Prop_lut6_I1_O)        0.043     6.404 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.352     6.755    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_4__0
    SLICE_X161Y157       LUT4 (Prop_lut4_I0_O)        0.043     6.798 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.480     7.278    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X160Y161       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    18.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.656    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.168    20.907    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X160Y161                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.470    21.377    
                         clock uncertainty           -0.085    21.292    
    SLICE_X160Y161       FDRE (Setup_fdre_C_CE)      -0.178    21.114    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 13.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.091ns (28.999%)  route 0.223ns (71.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.592     2.244    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/clk
    SLICE_X155Y150                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y150       FDPE (Prop_fdpe_C_Q)         0.091     2.335 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/Q
                         net (fo=1, routed)           0.223     2.558    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage5
    SLICE_X155Y145       FDPE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.807     2.790    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/clk
    SLICE_X155Y145                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/C
                         clock pessimism             -0.331     2.459    
    SLICE_X155Y145       FDPE (Hold_fdpe_C_D)         0.002     2.461    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030     16.000  12.970   GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360   16.000  197.360  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400     8.000   7.600    SLICE_X161Y148       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350     8.000   7.650    SLICE_X161Y148       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.441ns (11.939%)  route 3.253ns (88.061%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 34.670 - 30.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.092     4.092    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.185 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.247     5.432    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X94Y148                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDCE (Prop_fdce_C_Q)         0.259     5.691 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.491     6.182    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X94Y148        LUT6 (Prop_lut6_I4_O)        0.043     6.225 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.651     6.876    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X92Y146        LUT6 (Prop_lut6_I0_O)        0.043     6.919 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.958     7.877    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X90Y139        LUT3 (Prop_lut3_I1_O)        0.043     7.920 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.498     8.418    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X94Y138        LUT4 (Prop_lut4_I2_O)        0.053     8.471 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.655     9.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X87Y136        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.489    33.489    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    33.572 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.098    34.670    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X87Y136                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.626    35.296    
                         clock uncertainty           -0.035    35.261    
    SLICE_X87Y136        FDRE (Setup_fdre_C_CE)      -0.296    34.965    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         34.965    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                 25.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.308     2.308    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.334 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.542     2.876    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X91Y142                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        FDCE (Prop_fdce_C_Q)         0.100     2.976 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.103     3.079    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X90Y143        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.677     2.677    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.707 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.744     3.451    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X90Y143                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.560     2.891    
    SLICE_X90Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.022    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408     30.000  28.591  BUFGCTRL_X0Y2  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X90Y143  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X90Y142  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.218ns (22.177%)  route 0.765ns (77.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 61.897 - 60.000 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X94Y150                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y150        FDCE (Prop_fdce_C_Q)         0.175     2.473 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.765     3.238    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X94Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.281 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     3.281    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X94Y150        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.897    61.897    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X94Y150                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.401    62.298    
                         clock uncertainty           -0.035    62.263    
    SLICE_X94Y150        FDCE (Setup_fdce_C_D)       -0.003    62.260    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.260    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                 58.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.111ns (21.850%)  route 0.397ns (78.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.182     1.182    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X94Y150                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y150        FDCE (Prop_fdce_C_Q)         0.083     1.265 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.397     1.662    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X94Y150        LUT1 (Prop_lut1_I0_O)        0.028     1.690 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.690    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X94Y150        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X94Y150                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.247     1.182    
    SLICE_X94Y150        FDCE (Hold_fdce_C_D)         0.043     1.225    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X94Y150  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X94Y150  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X94Y150  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sfp_125_clk_p }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     8.000   6.462  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 1.009ns (72.543%)  route 0.382ns (27.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.488     5.580    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTXE2_CHANNEL_X0Y10                                               r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCLKCORCNT[1])
                                                      1.009     6.589 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXCLKCORCNT[1]
                         net (fo=1, routed)           0.382     6.971    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[1]
    SLICE_X162Y132       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        1.180    12.919    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y132                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/C
                         clock pessimism              0.226    13.145    
                         clock uncertainty           -0.205    12.940    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)       -0.031    12.909    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  5.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.100ns (15.613%)  route 0.540ns (84.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.603     2.255    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y138                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.100     2.355 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.540     2.895    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X163Y137       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        0.803     2.786    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y137                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.258     2.528    
                         clock uncertainty            0.205     2.733    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.033     2.766    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.354ns  (logic 0.204ns (15.064%)  route 1.150ns (84.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 20.919 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     8.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441    10.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    11.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        1.315    13.407    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y133                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.204    13.611 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.150    14.761    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X163Y132       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    16.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    18.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.656    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.180    20.919    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y132                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.226    21.145    
                         clock uncertainty           -0.205    20.940    
    SLICE_X163Y132       FDRE (Setup_fdre_C_D)       -0.114    20.826    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         20.826    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  6.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.112%)  route 0.562ns (84.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        0.601     2.253    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y134                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.100     2.353 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.562     2.915    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X163Y134       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.801     2.784    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y134                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.205     2.731    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.047     2.778    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       60.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       26.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.138ns (12.657%)  route 0.952ns (87.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 32.870 - 30.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X94Y150                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y150        FDCE (Prop_fdce_C_Q)         0.103     1.532 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.481     2.013    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X94Y150        LUT1 (Prop_lut1_I0_O)        0.035     2.048 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.471     2.519    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X77Y151        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.308    62.308    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    62.334 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.536    62.870    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X77Y151                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    62.870    
                         clock uncertainty           -0.035    62.835    
    SLICE_X77Y151        FDRE (Setup_fdre_C_R)       -0.118    62.717    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.717    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                 60.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.980ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.590ns  (logic 0.175ns (29.649%)  route 0.415ns (70.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.432ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.897    61.897    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X94Y150                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y150        FDCE (Prop_fdce_C_Q)         0.139    62.036 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.242    62.278    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X94Y150        LUT2 (Prop_lut2_I1_O)        0.036    62.314 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.173    62.487    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X94Y148        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.092    34.092    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    34.185 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.247    35.432    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X94Y148                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    35.432    
                         clock uncertainty            0.035    35.467    
    SLICE_X94Y148        FDCE (Hold_fdce_C_CE)        0.040    35.507    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                        -35.507    
                         arrival time                          62.487    
  -------------------------------------------------------------------
                         slack                                 26.980    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        2.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.223ns (11.018%)  route 1.801ns (88.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 8.919 - 5.000 ) 
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=1, routed)           2.117     2.923    clk_200
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.016 r  clk200_bufg/O
                         net (fo=294, routed)         1.305     4.321    core_wrapper/inst/core_resets_i/independent_clock_bufg
    SLICE_X146Y127                                                    r  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y127       FDPE (Prop_fdpe_C_Q)         0.223     4.544 f  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=55, routed)          1.801     6.345    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X161Y153       FDCE                                         f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    H9                                                0.000     5.000 r  clk_200_p
                         net (fo=0)                   0.000     5.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     5.710 r  diff_clk_200/O
                         net (fo=1, routed)           1.956     7.666    clk_200
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk200_bufg/O
                         net (fo=294, routed)         1.170     8.919    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y153                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.267     9.186    
                         clock uncertainty           -0.035     9.151    
    SLICE_X161Y153       FDCE (Recov_fdce_C_CLR)     -0.212     8.939    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  2.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.672%)  route 0.384ns (79.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=1, routed)           1.112     1.454    clk_200
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk200_bufg/O
                         net (fo=294, routed)         0.594     2.074    core_wrapper/inst/core_resets_i/independent_clock_bufg
    SLICE_X146Y127                                                    r  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y127       FDPE (Prop_fdpe_C_Q)         0.100     2.174 f  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=55, routed)          0.384     2.558    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X158Y133       FDCE                                         f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=1, routed)           1.191     1.611    clk_200
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.641 r  clk200_bufg/O
                         net (fo=294, routed)         0.802     2.443    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X158Y133                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.329     2.114    
    SLICE_X158Y133       FDCE (Remov_fdce_C_CLR)     -0.050     2.064    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.272ns (13.076%)  route 1.808ns (86.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 12.839 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        1.239     5.331    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X76Y143                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.223     5.554 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         1.219     6.773    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X87Y142        LUT2 (Prop_lut2_I1_O)        0.049     6.822 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.589     7.411    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X91Y138        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        1.100    12.839    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y138                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.366    13.205    
                         clock uncertainty           -0.077    13.128    
    SLICE_X91Y138        FDPE (Recov_fdpe_C_PRE)     -0.271    12.857    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  5.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.634%)  route 0.196ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        0.541     2.193    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y139                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y139        FDPE (Prop_fdpe_C_Q)         0.118     2.311 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.196     2.507    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X88Y142        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=3613, routed)        0.742     2.725    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X88Y142                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.339     2.386    
    SLICE_X88Y142        FDPE (Remov_fdpe_C_PRE)     -0.072     2.314    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.394ns (13.498%)  route 2.525ns (86.503%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 34.667 - 30.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.092     4.092    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.185 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.247     5.432    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X94Y148                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y148        FDCE (Prop_fdce_C_Q)         0.259     5.691 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.491     6.182    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X94Y148        LUT6 (Prop_lut6_I4_O)        0.043     6.225 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.678     6.902    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X90Y147        LUT6 (Prop_lut6_I0_O)        0.043     6.945 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.605     7.550    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X87Y142        LUT2 (Prop_lut2_I0_O)        0.049     7.599 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.752     8.351    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y137        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.489    33.489    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    33.572 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.095    34.667    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X88Y137                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.626    35.293    
                         clock uncertainty           -0.035    35.258    
    SLICE_X88Y137        FDCE (Recov_fdce_C_CLR)     -0.305    34.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         34.953    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                 26.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.905%)  route 0.258ns (72.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.308     2.308    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.334 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.550     2.884    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X95Y138                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y138        FDPE (Prop_fdpe_C_Q)         0.100     2.984 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.258     3.242    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[0]
    SLICE_X86Y139        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.677     2.677    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.707 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.743     3.450    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X86Y139                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.381     3.069    
    SLICE_X86Y139        FDCE (Remov_fdce_C_CLR)     -0.050     3.019    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  0.223    





