%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-11-22T17:05:10-05:00*%
%TF.ProjectId,SeedSBC_rev2_0,53656564-5342-4435-9f72-6576325f302e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L6,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-11-22 17:05:10*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,0.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,4.400000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD12O,2.100000X1.000000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD13O,1.800000X1.000000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD14O,1.000000X2.100000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD15O,1.000000X1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18RoundRect,0.250000X-0.625000X0.350000X-0.625000X-0.350000X0.625000X-0.350000X0.625000X0.350000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,1.750000X1.200000*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD20C,0.500000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD21C,0.400000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD22C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD23C,0.150000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.N,GND*%
%TO.C,H1*%
X103760000Y-77470000D03*
X104243274Y-76303274D03*
X104243274Y-78636726D03*
X105410000Y-75820000D03*
D11*
X105410000Y-77470000D03*
D10*
X105410000Y-79120000D03*
X106576726Y-76303274D03*
X106576726Y-78636726D03*
X107060000Y-77470000D03*
%TD*%
D12*
%TO.N,Net-(J6-SHIELD)*%
%TO.C,J6*%
X108320000Y-82296000D03*
D13*
X104140000Y-82296000D03*
D12*
X108320000Y-90936000D03*
D13*
X104140000Y-90936000D03*
%TD*%
D10*
%TO.N,GND*%
%TO.C,H2*%
X182500000Y-77470000D03*
X182983274Y-76303274D03*
X182983274Y-78636726D03*
X184150000Y-75820000D03*
D11*
X184150000Y-77470000D03*
D10*
X184150000Y-79120000D03*
X185316726Y-76303274D03*
X185316726Y-78636726D03*
X185800000Y-77470000D03*
%TD*%
D14*
%TO.N,GND*%
%TO.C,J7*%
X174500000Y-80445000D03*
D15*
X174500000Y-76265000D03*
D14*
X165860000Y-80445000D03*
D15*
X165860000Y-76265000D03*
%TD*%
D10*
%TO.N,GND*%
%TO.C,H3*%
X182500000Y-123190000D03*
X182983274Y-122023274D03*
X182983274Y-124356726D03*
X184150000Y-121540000D03*
D11*
X184150000Y-123190000D03*
D10*
X184150000Y-124840000D03*
X185316726Y-122023274D03*
X185316726Y-124356726D03*
X185800000Y-123190000D03*
%TD*%
D16*
%TO.N,USB_VBUS*%
%TO.C,J1*%
X111760000Y-76200000D03*
D17*
%TO.N,EN*%
X114300000Y-76200000D03*
%TO.N,USB_VBUS2*%
X116840000Y-76200000D03*
%TO.N,/FPGA + SRAM/IO_T8*%
X119380000Y-76200000D03*
%TO.N,/FPGA + SRAM/IO_T7*%
X121920000Y-76200000D03*
%TO.N,/FPGA + SRAM/IO_T6*%
X124460000Y-76200000D03*
%TO.N,/FPGA + SRAM/IO_T5*%
X127000000Y-76200000D03*
%TO.N,/FPGA + SRAM/IO_T4*%
X129540000Y-76200000D03*
%TO.N,/FPGA + SRAM/IO_T3*%
X132080000Y-76200000D03*
%TO.N,/FPGA + SRAM/IO_T2*%
X134620000Y-76200000D03*
%TO.N,/FPGA + SRAM/IO_T1*%
X137160000Y-76200000D03*
%TO.N,GND*%
X139700000Y-76200000D03*
%TD*%
D10*
%TO.N,GND*%
%TO.C,H4*%
X103760000Y-123190000D03*
X104243274Y-122023274D03*
X104243274Y-124356726D03*
X105410000Y-121540000D03*
D11*
X105410000Y-123190000D03*
D10*
X105410000Y-124840000D03*
X106576726Y-122023274D03*
X106576726Y-124356726D03*
X107060000Y-123190000D03*
%TD*%
D16*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_CS*%
%TO.C,J4*%
X149860000Y-124460000D03*
D17*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X152400000Y-124460000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X154940000Y-124460000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X157480000Y-124460000D03*
%TO.N,P3V3*%
X160020000Y-124460000D03*
%TO.N,GND*%
X162560000Y-124460000D03*
%TD*%
D18*
%TO.N,V_BAT*%
%TO.C,J3*%
X105390000Y-99250000D03*
D19*
%TO.N,GND*%
X105390000Y-101250000D03*
%TD*%
D20*
%TO.N,GND*%
%TO.C,U9*%
X112080000Y-99670000D03*
X112080000Y-100850000D03*
X113260000Y-99670000D03*
X113260000Y-100850000D03*
%TD*%
D16*
%TO.N,V_BAT*%
%TO.C,J8*%
X111760000Y-124460000D03*
D17*
%TO.N,P3V3*%
X114300000Y-124460000D03*
%TO.N,GND*%
X116840000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B10*%
X119380000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B9*%
X121920000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B8*%
X124460000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B7*%
X127000000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B6*%
X129540000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B5*%
X132080000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B4*%
X134620000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B3*%
X137160000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B2*%
X139700000Y-124460000D03*
%TO.N,/FPGA + SRAM/IO_B1*%
X142240000Y-124460000D03*
%TO.N,GND*%
X144780000Y-124460000D03*
%TD*%
D21*
%TO.N,P3V3*%
X135730000Y-104170000D03*
X121580000Y-115720000D03*
X121560000Y-105560000D03*
X162310000Y-97570000D03*
X137610000Y-96390000D03*
X162355521Y-103054479D03*
X182910000Y-91440000D03*
X159829479Y-103030521D03*
X159425000Y-97175000D03*
X117130000Y-111010000D03*
D22*
%TO.N,GND*%
X132080000Y-96520000D03*
X111760000Y-96520000D03*
X137160000Y-119380000D03*
D21*
X134084395Y-102580000D03*
D22*
X147320000Y-119380000D03*
X116840000Y-119380000D03*
X182880000Y-96520000D03*
X162535248Y-88854186D03*
X127000000Y-111760000D03*
X127000000Y-88900000D03*
X132080000Y-104140000D03*
X132080000Y-119380000D03*
X162560000Y-119380000D03*
X111760000Y-88900000D03*
X116840000Y-81280000D03*
X172720000Y-111760000D03*
X137160000Y-111760000D03*
X177800000Y-104140000D03*
X167640000Y-119380000D03*
X127000000Y-81280000D03*
X121920000Y-81280000D03*
X162560000Y-81280000D03*
X121920000Y-119380000D03*
X162560000Y-111760000D03*
X177800000Y-111760000D03*
X172720000Y-119380000D03*
X111760000Y-81280000D03*
X111760000Y-111760000D03*
X182880000Y-104140000D03*
X111760000Y-119380000D03*
X132080000Y-111760000D03*
X142194186Y-81295008D03*
X127000000Y-104140000D03*
X127000000Y-119380000D03*
X132080000Y-81280000D03*
X167640000Y-111760000D03*
X177800000Y-88900000D03*
X177800000Y-119380000D03*
X132080000Y-88900000D03*
X177800000Y-96520000D03*
X177800000Y-81280000D03*
X147320000Y-81280000D03*
D21*
%TO.N,P1V2*%
X152780000Y-96730000D03*
X182910000Y-97540000D03*
X154200000Y-96730000D03*
X154850000Y-101790000D03*
X152130000Y-101790000D03*
%TO.N,P2V5*%
X124018497Y-111545078D03*
X157100000Y-96800000D03*
%TO.N,USB_VBUS2*%
X167260000Y-78650000D03*
X167260000Y-75710000D03*
X173080000Y-75710000D03*
X167260000Y-77180000D03*
X173080000Y-78650000D03*
X182910000Y-88390000D03*
X173080000Y-77180000D03*
%TO.N,/USB/1.8V*%
X141720000Y-95280000D03*
%TO.N,Net-(U8-VPHY)*%
X134110000Y-98080000D03*
%TO.N,Net-(U8-VPLL)*%
X134050000Y-100590000D03*
%TO.N,/FPGA + SRAM/SD_CLK*%
X149900000Y-102400000D03*
X118960000Y-109910000D03*
%TO.N,/FPGA + SRAM/SD_DAT0*%
X120530000Y-107700000D03*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X150700000Y-102400000D03*
X120540000Y-113580000D03*
%TO.N,/SD MMC/SD_CMD*%
X120540000Y-112120000D03*
%TO.N,/FPGA + SRAM/SD_DAT2*%
X120540000Y-115040000D03*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X149100000Y-102400000D03*
X120670000Y-106240000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DO*%
X150970000Y-113020000D03*
X134670133Y-105392219D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_DI*%
X134120137Y-105389567D03*
X154490000Y-117390000D03*
%TO.N,/FPGA + SRAM/FPGA/SPI_CNFG_SCK*%
X157840000Y-121610000D03*
X133520000Y-104410000D03*
%TO.N,/FPGA + SRAM/IO_T3*%
X150399479Y-92600521D03*
X150700000Y-98400000D03*
%TO.N,/FPGA + SRAM/IO_T1*%
X152300000Y-98400000D03*
X150400000Y-91400000D03*
%TO.N,/FPGA + SRAM/SPI_CNFG_CS_B*%
X156950000Y-118150000D03*
X135220135Y-105391775D03*
%TO.N,Net-(U8-REF)*%
X134300000Y-99610000D03*
%TO.N,Net-(U8-~{RESET})*%
X134070000Y-103130000D03*
%TO.N,/FPGA + SRAM/LED_B*%
X151500000Y-103200000D03*
X182690000Y-112650000D03*
%TO.N,/FPGA + SRAM/LED_G*%
X185620000Y-112650000D03*
X153900000Y-104800000D03*
%TO.N,/FPGA + SRAM/LED_R*%
X184150000Y-112640000D03*
X152300000Y-103200000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X155500000Y-99200000D03*
X166100030Y-106300000D03*
%TO.N,/FPGA + SRAM/FPGA/A8*%
X164450000Y-106000000D03*
X155500000Y-101600000D03*
%TO.N,/FPGA + SRAM/FPGA/A14*%
X161150000Y-106600000D03*
X153100000Y-104000000D03*
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X154700000Y-98400000D03*
X167750000Y-106600000D03*
%TO.N,/FPGA + SRAM/FPGA/A18*%
X155500000Y-97600000D03*
X168858487Y-106407428D03*
%TO.N,/FPGA + SRAM/FIFO5*%
X151500000Y-100000000D03*
X146603960Y-99575001D03*
%TO.N,/FPGA + SRAM/FPGA/A12*%
X162250000Y-106400000D03*
X154700000Y-103200000D03*
%TO.N,/FPGA + SRAM/FPGA/A10*%
X163350000Y-106200000D03*
X154700000Y-102400000D03*
%TD*%
D23*
%TO.N,/FPGA + SRAM/SD_CLK*%
X144990000Y-109910000D02*
X118960000Y-109910000D01*
X149900000Y-105000000D02*
X144990000Y-109910000D01*
X149900000Y-102400000D02*
X149900000Y-105000000D01*
%TO.N,/FPGA + SRAM/SD_DAT3*%
X142120000Y-113580000D02*
X120540000Y-113580000D01*
X150700000Y-102400000D02*
X150700000Y-105000000D01*
X150700000Y-105000000D02*
X142120000Y-113580000D01*
%TO.N,/FPGA + SRAM/SD_DAT1*%
X149100000Y-102400000D02*
X149100000Y-105000000D01*
X149100000Y-105000000D02*
X147860000Y-106240000D01*
X147860000Y-106240000D02*
X120670000Y-106240000D01*
%TO.N,/FPGA + SRAM/IO_T3*%
X150700000Y-92901042D02*
X150700000Y-98400000D01*
X150399479Y-92600521D02*
X150700000Y-92901042D01*
%TO.N,/FPGA + SRAM/IO_T1*%
X150400000Y-91400000D02*
X152300000Y-93300000D01*
X152300000Y-93300000D02*
X152300000Y-98400000D01*
%TO.N,/FPGA + SRAM/LED_B*%
X151500000Y-105100000D02*
X154102000Y-107702000D01*
X151500000Y-103200000D02*
X151500000Y-105100000D01*
X154102000Y-107702000D02*
X181050644Y-107702000D01*
X181050644Y-107702000D02*
X182690000Y-109341356D01*
X182690000Y-109341356D02*
X182690000Y-112650000D01*
%TO.N,/FPGA + SRAM/LED_G*%
X155900000Y-107100000D02*
X181300000Y-107100000D01*
X153900000Y-104800000D02*
X153900000Y-105100000D01*
X181300000Y-107100000D02*
X185620000Y-111420000D01*
X153900000Y-105100000D02*
X155900000Y-107100000D01*
X185620000Y-111420000D02*
X185620000Y-112650000D01*
%TO.N,/FPGA + SRAM/LED_R*%
X184150000Y-110375678D02*
X184150000Y-112640000D01*
X152300000Y-105100000D02*
X154601000Y-107401000D01*
X154601000Y-107401000D02*
X181175322Y-107401000D01*
X181175322Y-107401000D02*
X184150000Y-110375678D01*
X152300000Y-103200000D02*
X152300000Y-105100000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_WE_B*%
X155500000Y-99200000D02*
X159250000Y-99200000D01*
X166100030Y-106050030D02*
X166100030Y-106300000D01*
X159250000Y-99200000D02*
X166100030Y-106050030D01*
%TO.N,/FPGA + SRAM/FPGA/A8*%
X160300000Y-101600000D02*
X164450000Y-105750000D01*
X155500000Y-101600000D02*
X160300000Y-101600000D01*
X164450000Y-105750000D02*
X164450000Y-106000000D01*
%TO.N,/FPGA + SRAM/FPGA/A14*%
X161150000Y-106350000D02*
X161150000Y-106600000D01*
X158800000Y-104000000D02*
X161150000Y-106350000D01*
X153100000Y-104000000D02*
X158800000Y-104000000D01*
%TO.N,/FPGA + SRAM/FPGA/SRAM_UB_B*%
X159800000Y-98400000D02*
X167750000Y-106350000D01*
X167750000Y-106350000D02*
X167750000Y-106600000D01*
X154700000Y-98400000D02*
X159800000Y-98400000D01*
%TO.N,/FPGA + SRAM/FPGA/A18*%
X160250000Y-97600000D02*
X155500000Y-97600000D01*
X168830000Y-106180000D02*
X160250000Y-97600000D01*
X168858487Y-106407428D02*
X168858487Y-106316795D01*
X168830000Y-106288308D02*
X168830000Y-106180000D01*
X168858487Y-106316795D02*
X168830000Y-106288308D01*
%TO.N,/FPGA + SRAM/FIFO5*%
X148570000Y-99530000D02*
X149040000Y-100000000D01*
X146603960Y-99575001D02*
X146648961Y-99530000D01*
X146648961Y-99530000D02*
X148570000Y-99530000D01*
X149040000Y-100000000D02*
X151500000Y-100000000D01*
%TO.N,/FPGA + SRAM/FPGA/A12*%
X159300000Y-103200000D02*
X162250000Y-106150000D01*
X154700000Y-103200000D02*
X159300000Y-103200000D01*
X162250000Y-106150000D02*
X162250000Y-106400000D01*
%TO.N,/FPGA + SRAM/FPGA/A10*%
X163350000Y-105950000D02*
X163350000Y-106200000D01*
X159800000Y-102400000D02*
X163350000Y-105950000D01*
X154700000Y-102400000D02*
X159800000Y-102400000D01*
%TD*%
M02*
