// Seed: 1706348505
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    output tri id_6
);
  wire id_8;
endmodule
module module_1 (
    input logic id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4
    , id_11,
    output wire id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri id_9
);
  assign id_6 = id_4;
  always @(1'd0 or posedge 1);
  logic [7:0] id_12;
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_6,
      id_4,
      id_5
  );
  assign modCall_1.type_2 = 0;
  always @(posedge id_11) id_11 <= id_0;
  assign id_12[1'b0] = id_11;
endmodule
