/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_35z;
  wire [20:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_17z[5] ? celloutsig_0_17z[0] : celloutsig_0_1z[5];
  assign celloutsig_1_6z = ~celloutsig_1_5z[13];
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_1z);
  assign celloutsig_0_18z = ~((celloutsig_0_4z | celloutsig_0_10z) & celloutsig_0_2z[14]);
  assign celloutsig_1_0z = ~((in_data[141] | in_data[103]) & (in_data[97] | in_data[118]));
  assign celloutsig_1_13z = ~((celloutsig_1_12z[2] | celloutsig_1_11z[10]) & (celloutsig_1_10z[2] | celloutsig_1_0z));
  assign celloutsig_0_10z = ~((celloutsig_0_4z | celloutsig_0_9z) & (celloutsig_0_5z | celloutsig_0_0z));
  assign celloutsig_0_21z = ~((_00_ | celloutsig_0_4z) & (celloutsig_0_10z | celloutsig_0_15z[0]));
  assign celloutsig_0_19z = celloutsig_0_2z[2] | ~(celloutsig_0_18z);
  assign celloutsig_0_0z = ~(in_data[40] ^ in_data[18]);
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } + { in_data[117:106], celloutsig_1_1z, celloutsig_1_0z };
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _13_ <= 3'h0;
    else _13_ <= { celloutsig_0_2z[0], celloutsig_0_4z, celloutsig_0_5z };
  assign { _00_, _01_[7:6] } = _13_;
  assign celloutsig_0_35z = { _01_[7:6], celloutsig_0_13z } & { celloutsig_0_15z[3:0], celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[127:117] & in_data[113:103];
  assign celloutsig_1_4z = { in_data[117:111], celloutsig_1_1z } & celloutsig_1_2z[7:0];
  assign celloutsig_0_17z = celloutsig_0_2z[11:4] & in_data[95:88];
  assign celloutsig_0_22z = { celloutsig_0_20z[9:2], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_16z } & { celloutsig_0_11z[3:1], celloutsig_0_11z[1], celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_2z = { in_data[16:10], celloutsig_0_1z[7:1], celloutsig_0_1z[1], celloutsig_0_0z } & { celloutsig_0_1z[7:2], celloutsig_0_1z[7:1], celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_12z = celloutsig_1_9z[2:0] / { 1'h1, celloutsig_1_7z[2:1] };
  assign celloutsig_0_15z = { celloutsig_0_13z[4:1], celloutsig_0_3z, celloutsig_0_7z } / { 1'h1, celloutsig_0_1z[5:3], celloutsig_0_5z, in_data[0] };
  assign celloutsig_1_16z = ! celloutsig_1_4z[6:0];
  assign celloutsig_0_4z = in_data[31:25] || { in_data[55:50], celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_10z[10:3], celloutsig_1_7z, celloutsig_1_16z } || { celloutsig_1_2z[10:7], celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_4z[3], celloutsig_1_7z, celloutsig_1_16z } < { celloutsig_1_2z[9:8], celloutsig_1_7z };
  assign celloutsig_0_7z = celloutsig_0_1z[6:2] < { celloutsig_0_1z[4:1], celloutsig_0_1z[1] };
  assign celloutsig_0_36z = { celloutsig_0_22z[12:6], celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_21z, _00_, _01_[7:6] } % { 1'h1, celloutsig_0_2z[9], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_6z[6:2], celloutsig_0_0z } % { 1'h1, in_data[44:41], celloutsig_0_10z };
  assign celloutsig_1_10z = { celloutsig_1_2z[8:3], celloutsig_1_7z, celloutsig_1_6z } * { celloutsig_1_2z[1:0], celloutsig_1_9z };
  assign celloutsig_0_6z = { in_data[25:17], celloutsig_0_4z } * { celloutsig_0_1z[6:3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_20z = { in_data[35:30], celloutsig_0_16z } * { _00_, _01_[7:6], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_2z[9:3], celloutsig_1_3z, celloutsig_1_0z } | celloutsig_1_5z[12:4];
  assign celloutsig_0_3z = | { celloutsig_0_1z[3:2], celloutsig_0_0z };
  assign celloutsig_1_1z = | in_data[162:158];
  assign celloutsig_0_5z = | { in_data[31], celloutsig_0_3z, celloutsig_0_1z[7:1], celloutsig_0_1z[1] };
  assign celloutsig_0_9z = | { celloutsig_0_6z[2:0], celloutsig_0_2z };
  assign celloutsig_0_12z = | { celloutsig_0_2z[11:3], celloutsig_0_7z };
  assign celloutsig_1_7z = celloutsig_1_2z[4:1] << in_data[143:140];
  assign celloutsig_0_13z = { celloutsig_0_11z[2:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z } << celloutsig_0_2z[15:9];
  assign celloutsig_1_11z = { celloutsig_1_9z[4:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z } >>> { in_data[162:157], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_1z[7:1] = { in_data[10:5], celloutsig_0_0z } | { in_data[57:55], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_11z[1], celloutsig_0_11z[6:2] } = ~ { celloutsig_0_3z, celloutsig_0_2z[14:10] };
  assign { _01_[12:8], _01_[5:0] } = { celloutsig_0_2z[10:9], celloutsig_0_10z, celloutsig_0_4z, _00_, celloutsig_0_16z };
  assign celloutsig_0_11z[0] = celloutsig_0_11z[1];
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
