# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Assignment1.srcs/sources_1/Adder/FullAdder1bit.v" \
"../../../../Assignment1.srcs/sources_1/Adder/FullAdder6bit.v" \
"../../../../Assignment1.srcs/sources_1/TwosComplement/TwosComplementConversion6bit.v" \
"../../../../Assignment1.srcs/sim_1/TwosComplement/TwosComplementConversion6bitTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
