# hexa-arch PLAN — progress / measured-distance SSOT

> Head (editable) + `## 진행 로그` (append-only, chronological).
> Architecture/why SSOT = `CHARTER.md` + `HANDOFF.md`. No over-claim:
> scaffold is scaffold, distances measured not asserted.

## 헤드

- 정체: 📐 hexa-arch — 모든 기술설계의 hexa-native 메타프레임워크.
  **7-verb pipeline** = 명세→구조→설계→해석⟲→합성→검증→인계 (cited, 9
  라이프사이클; `design.md` D5). standalone `~/core/hexa-arch`.
- 가족: hexa-matter(물질) · hexa-bio(분자) 와 **형제, typed-interface 소비**
  (흡수 X — `design.md` D2).
- 명시 코호트 (D3 하이브리드): chip 깊이 + cern · antimatter · rtsc · space ·
  energy · brain 얕은 공개면 맵. 첫 소비자: hexa-lang `comb` (n=6 fabric).
- 조사 경계: **공개면 클린룸** (D1) — OSS+arxiv+특허+표준+상용툴 공개문서.
  closed-binary RE 금지.
- 상태: **design-baseline 완결** — 7-verb spine·14 도메인맵·rfc_001..005·
  AGENTS.tape·D1–D16. hexa-matter **measured-parity 흡수**(domains/matter,
  38/38·29/29). chip §B = GATE_B_PINNED_MET. GUI(D16) 설계만·미빌드.
- 다음: 아래 `## 계획` Phase 1~4 (GUI 완성이 종점).
- 거버넌스: g3 no-over-claim(RETAINED) · D1 clean-room · D2/D11 decouple ·
  g5 hexa-native(코어) · **D15 stdlib⊂hexa-lang** · no-big-bang ·
  gated-tombstone/irreversible. 강제 SSOT = `AGENTS.tape`.
- SSOT: goal/why = `GOAL.md`+`CHARTER.md`+`HANDOFF.md`; 거버넌스 =
  `AGENTS.tape`; 결정 = `design.md`(D1–D16); progress = `PLAN.md`.

## 계획 — GUI 완성까지 (forward roadmap)

> 종점 = D16 macOS Swift 코크핏 shipped. 전부 g3·D1·D2·g5·D15·
> no-big-bang 유지. design 은 즉시, 빌드/비가역/cross-repo 는 명시 gate.

- **Phase 0 — DONE** ✅ : 7-verb spine(cited) · rfc_001..005 · 14 도메인맵
  · AGENTS.tape · D1–D16 · comb archive · D15 stdlib→hexa-lang ·
  **hexa-matter measured-parity 흡수** (rfc_005 §4 게이트 MET).
- **Phase 1 — hexa-matter tombstone close**: ④ dependents 인벤토리
  (HEXA가족 README·sibling badge·Zenodo DOI·refs) → ⑤ GitHub
  `hexa-matter→archive_hexa-matter` (GATED·명시 go·외부비가역) → ⑥
  `~/core/hexa-matter` 삭제 (GATED·④⑤후 명시 go·파괴적). + hexa-lang
  `d5a63a82`(booksim) push (hexa-lang 세션, 사용자 리뷰).
- **Phase 2 — comb-stack 흡수** (rfc_004 §5): `rfc_006..012` —
  Yosys·OpenROAD·Verilator·SymbiYosys·OpenSTA·ngspice·Chisel/Amaranth·
  PDK. 각 clean-room hexa-native → `hexa-lang/stdlib/` (D15), g3 측정
  게이트. + D14 hybrid 후속: hexa-matter python → 점진 hexa-native
  재도출 (verb별).
- **Phase 3 — chain seams** (rfc_004 §4): 물질(domains/matter)→칩
  (chip)→부품(component) 직렬 typed 계약 (rfc_002-동형 per seam);
  `domains/component/` 도메인 정의; hexa-matter→chip HANDOFF→SPECIFY
  배선.
- **Phase 4 — GUI 완성 (D16, 종점)**: native macOS Swift app.
  · 4a read-model: `Codable` ⟵ rfc_002 schema / `exports/**.{json,hxc}`
  · 4b views: 7-verb 파이프라인 캔버스 · 메타-컨덕터 체인 그래프 ·
    도메인 브라우저 · provenance/GATE-state 인스펙터 · FSEvents 라이브
  · 4c build: Xcode 프로젝트, 서명 로컬 앱, ops 0
  · 4d **acceptance = 앱이 live SSOT(D1–D16·records·GATE·chain)를
    정직하게(over-claim 0) 렌더** → **"GUI까지 완성"**.
- 횡단: g3 게이트마다 cited 측정만 · 비가역/tombstone/cross-repo 는
  명시 per-step go · 코어 hexa-native (Swift=경계밖 소비자).

## 진행 로그

- 2026-05-18 — repo 생성 (standalone `~/core/hexa-arch`, git init).
  스캐폴드 5문서 작성. scope 확정: 범용 기술설계 메타프레임워크 (실리콘 전용
  아님 — chip 은 도메인 1개; space/mech 등 후속). comb 와 분리 (comb=소비자).
  외부 EDA 매핑 전수 HANDOFF §5 에 고정. 코드 미착수.
- 2026-05-18 — GitHub 발행: `dancinlab/hexa-arch` PUBLIC, scaffold push.
  형제 6개와 컨벤션 일치 (`dancinlab/*` · PUBLIC).
- 2026-05-18 — **전면 재설계 (Decisions 1–5, design.md 신설)**:
  D1 공개면 클린룸 (open-source-only → 공개면 전체 + clean-room) ·
  D2 hexa-matter/bio 별개·typed-interface 소비 (흡수 X) ·
  D3 코호트 하이브리드 = chip 깊이 + 6 도메인 얕은 공개면 맵 ·
  D4 5-verb 가설화, 조사-우선 ·
  D5 **7-verb spine 확정** (명세→구조→설계→해석⟲→합성→검증→인계 —
  9 라이프사이클 cited, ISO-15288·V-model·NASA·FDA·EDA·MBSE·PLM·가속기·
  spacecraft).
  조사 3종 (Agent-1 pipeline · Agent-2 chip 깊이 · Agent-3 6 얕은) 완료,
  strawman 5-verb 의 3가지 결함 cross-confirmed (SPECIFY 누락 · 계산
  종단 오류 · HANDOFF 누락). HANDOFF · CHARTER · README · ARCH.tape ·
  PLAN 일제 7-verb 갱신. `proposals/rfc_001_booksim2_noc_absorption.md`
  골격 작성 (BookSim2 — gem5 아님 — + per-link wire-delay 모델 +
  Leighton oracle, 측정 게이트 명시). 코드 미착수.
- 2026-05-18 — **D6 코호트 2 확정** (7 repos: fusion · scope · sscb ·
  mobility · bot · grid · aura) — Cohort-1 사이즈(7) 동형, seed 4/5 cover,
  4 산출물 클래스(물리계기·전력전자·차량/로봇·네트워크/웨어러블)
  스트레스. 7개 shallow public-surface map 작성 = background Agent
  진행 중 (RFC 057 location 정정 포함: hexa-lang/proposals/ 아닌
  hexa-lang/comb/RFC.md 가 canonical).
- 2026-05-18 — **D7 F1/F2 export artifact 위치 확정 = producer-owned**
  (`~/core/hexa-arch/exports/chip/noc/f1f2/`); atlas 승격은 2nd consumer
  등장 시 deferred. 신설:
    · `proposals/rfc_002_f1f2_export_interface.md` — typed-interface
      contract (rfc_001 = producer, rfc_002 = contract; HANDOFF §7
      "one absorption-RFC per concept").
    · `exports/chip/noc/f1f2/schema/v1_0.md` — human-readable schema
      reference doc (HXC v2 carrier — 강제: hexa-lang `@D g_hxc`).
    · rfc_001 §11 = rfc_002 포인터.
  사용자측 9 파일 (~/core/hexa-lang/comb/T1_experiment ·
  T1A_analytical · sim/README · COMB.tape · PLAN.md) = citation-only
  패치, cross-repo 규율상 별 hexa-lang 세션에서 처리 예정.
- 2026-05-18 — Background agents 상태 스냅: Agent-1 (rfc_001 §8 측정
  게이트 baseline — BookSim2 build/run + wire-delay + Leighton)
  진행 중; Agent-4 (Cohort 2의 7 도메인 shallow map) 진행 중.
  완료 시 자동 알림 후 결과 검토 → 커밋 분할 판단.

- 2026-05-18 — Agent-4 완료: Cohort 2 7개 shallow map 작성
  (`domains/{fusion,scope,sscb,mobility,bot,grid,aura}.md`).
  `domains/README.md` 업데이트: Cohort 2 파일 목록 + Agent-4 cross-cohort
  insight 3개 ((a) MC-transport+FEM 재사용 5/6 → **8/13**; (b) `bot` =
  all-open reference 도메인 (proprietary 갭이 *capability*가 아니라 throughput
  + regulatory에만 있음); (c) **새 공유 패턴 = regulatory-verify proprietary
  lock-in** — Cohort 1의 `brain`(Sim4Life MDDT) 1건이 Cohort 2에서 `mobility`
  (ANSYS medini, ISO 26262/21448), `sscb`(UL 489I 1st-ed 2025-10-22),
  `aura`(Sim4Life lower-bar) 3건 더 cross-confirmed; 알고리즘으로 못 닫고
  *regulatory qualification 캠페인*으로만 닫힘 → 새 README synthesis bullet).

- 2026-05-18 — **Agent-1 완료: rfc_001 §8 외부-reference baseline 측정**
  (BookSim2 commit `28f43299`, BSD-2-Clause, 빌드 = Apple clang 21.0;
  `/tmp/hexa-arch-rfc001-measurement/`).

  Provenance (D1 공개면 클린룸 audit):
  · 시뮬: BookSim2 `28f43299` (github.com/booksim/booksim2, BSD-2-Clause)
  · Wire-delay: SMART 22 nm, δ = **90 ps/mm** (Krishna CSAIL 2013 ·
    Kwon & Krishna OpenSMART ISPASS 2017)
  · Analytic oracle: Leighton VLSI bounds (Springer DOI 10.1007/BF01744433);
    Dally & Towles PPIN 2004 §3.2-3.3 mesh closed-forms

  §B 8×8 mesh uniform: saturation **0.42 flits/node/cycle** — Jiang
  ISPASS'13 Fig 7 + Dally PPIN Fig 25.2 publish-band 0.35–0.45 안
  (band-membership ✓; 픽셀-정밀 overlay는 후속). zero-load 패킷 latency
  50.2 cy @ inj 0.05. RNG stability 5.8 % (seed 1 vs 42 @ inj 0.35).

  §D Tornado (22 nm, 4 GHz, 20 mm × 20 mm 정사각형 die, 8×8 grid,
  a = 2.5 mm tile pitch; mesh links = 1 cy, hex cardinal = 1 cy, hex
  diagonal = 2 cy):

  | topology      | zero-load lat | avg hops | saturation (tornado) |
  |---------------|--------------:|---------:|---------------------:|
  | d=4 2-D mesh  |      64.70 cy |     8.49 | ~0.155 flits/node/cy |
  | d=6 axial hex |      57.40 cy |     7.14 | ~0.195 flits/node/cy |
  | 비율 d6/d4    |        0.887× |   0.841× |          **1.26×**   |

  → **d=6 hex 가 d=4 mesh를 양 축에서 outperform** 한 단일 (4 GHz · 22 nm ·
  axial-hex 정사각형 placement) 점. **regime 주장 아님** — 클럭 sweep,
  d=6 uniform, 대체 hex placement, wire-delay-number sensitivity 미수행.

  §E Leighton oracle (g3): **6/6 부등식 cross-check PASS** (bisection
  floor · tornado throughput ceiling · zero-load latency floor 양쪽 ·
  uniform hop-count analytic · tornado hop-count analytic). 시뮬이 이론
  한계 위반 없음 → run accepted.

  §F 정직한 게이트 평가: rfc_001 §8 (1) 재현 band-membership ✓ ·
  (2) d=4 vs d=6 wire-delay-injected curve + Leighton 교차 ✓ · (3)
  "absorbed at measured parity"는 **아직** — §7 hexa-native 재구현이
  이 §B/§D 숫자를 재현할 때 비로소. 본 run은 *외부 reference target
  생성*까지.

  새 산출물: `exports/chip/noc/f1f2/records/{d4_mesh,d6_hex}_tornado_
  22nm_4ghz.json` (2 records) + `pair_verdicts/d4_vs_d6_tornado_22nm_
  4ghz.json` (1 derived). 전부 `provenance.absorbed = false` ·
  `measurement_gate = GATE_OPEN` (no over-claim, g3).

  3개 살아있는 open questions (rfc_001 §9 refined): (i) axial-hex on
  square grid same-sign diameter = mesh와 동일 → 대체 placement 평가
  필요; (ii) 4 GHz는 첫 정수-cycle 경계 — 클럭 sweep 없으면 regime claim
  X; (iii) newer-FinFET 문헌 sensitivity 미수행.

  다음 = §7 hexa-native 재구현 (`stdlib/booksim/{anynet, iq_router,
  traffic, sweep, wire_delay, leighton}.hexa`) → §B/§D 재현 시 측정
  게이트 GREEN → `provenance.absorbed = true` 일괄 flip.

- 2026-05-18 — Background batch 2 (4 agents): **Agent-5 ✅** —
  `proposals/rfc_003_booksim_native_rederivation_plan.md` + `stdlib/
  booksim/README.md` + 7 `*.hexa.stub` (6 모듈 + dispatcher; 시그니처만,
  TBD 바디, clean-room provenance). 위치 = **hexa-arch 로컬 추천**
  (BookSim2 = domain-bound + F1F2-record producer → audit chain
  colocated); hexa-lang 흡수는 2nd consumer 시 deferred. **Agent-7 ✅** —
  comb 5개 citation patch draft (`/tmp/hexa-arch-comb-patches-2026-05-18/`;
  hexa-lang `AGENTS.tape` governance deny 충돌 0; g7 해석 게이트 1개
  플래그 = inbox-route vs sibling-read carve-out). **Agent-8 ✅** —
  Cohort 3 인벤토리 (잔여 14 repo; os/earth/cosmos 추천 + never-cohort 7
  + defer 4). **Agent-6 ❌** — rfc_001 §9 sweep (clock/king-move/FinFET)
  API rate-limit 으로 57 tool-calls 후 중단, records 미생성 — 재발사 필요.
- 2026-05-18 — **D8: Cohort 3 보류(deferred)**. 네임드 코호트 =
  Cohort 1 (7) + Cohort 2 (7) = 14 유지. Agent-8 survey 는 향후 재개용
  입력으로 보존; `domains/{os,earth,cosmos}.md` 미작성.
- 2026-05-18 — rfc_001 §9 open-questions closure (relaunch #2; BookSim2
  28f43299 external-reference, tornado, 8x8/20mm/2.5mm-pitch, IQ-iSLIP
  VC8/buf8/pkt20). Emitted 46 records + 48 pair-verdicts to
  exports/chip/noc/f1f2/ (4 placements x 2 nodes x 6 clocks); all
  absorbed=false, GATE_OPEN, Leighton PASS, verdict INCONCLUSIVE.
  §9(i) hex-placement CLOSED — king-move d=8 beats axial-hex on every
  axis (22nm/4GHz: lat 0.778 vs 0.887, thr 1.81 vs 1.26 cand/base);
  axial-hex-diameter=mesh-diameter is a placement artifact, not a
  degree ceiling; brick-hex (hop-diam 11) also strictly better.
  §9(ii) clock-sweep CLOSED — d=6 latency win clock-robust 1-6 GHz
  (ratio 0.85-0.89, never flips); throughput win conditional (clean
  at 4-6 GHz, coarse-grid-noisy elsewhere). §9(iii) FinFET δ PARTLY
  OPEN — no direct public 7nm ps/mm number; used δ_7nm=162 ps/mm
  EXTRAPOLATED from Georgia Tech RC scaling (+21.8% 22->11nm, +48%
  11->7nm, SemiEngineering "Interconnect Challenges"); d=6 advantage
  survives at 7nm. comb oracle: F1 low-load sign reproduced (no flip);
  SKY130 1.516x port-area applied to all d=6 records; D_hex/D_mesh
  1/sqrt(3) is a continuum limit, not reproduced as a discrete-lattice
  hop ratio (flagged definitional, not drift). Refined open Qs:
  absolute FinFET ps/mm, finer throughput-knee grid, d=8 router
  silicon cost, adaptive routing.
- 2026-05-18 — OpenROAD build (ubu pool) **BLOCKED on host availability**.
  ORFS (OpenROAD-flow-scripts, BSD/Apache OSS) cloned `--recursive` to
  ubu-2 `~/core/OpenROAD-flow-scripts` (5.2 GB, all submodules incl.
  yosys). `etc/DependencyInstaller.sh -all` ran ~50 min then failed
  (wilson-pool autosync rsync dropped, exit 255); ubu-2 then went fully
  unreachable (SSH banner timeout — overload/thrash; ubu-1 + macOS host
  already off-roster → pool empty). No `openroad` binary produced.
  comb T3 (P&R) NOT reached — but comb T3 inputs CONFIRMED present on
  ubu-2 (`comb/` sync OK; artifacts are not the blocker; blocker = absent
  binary). **ORACLE CROSS-CHECK PASS** (no P&R needed): comb yosys SKY130
  area d4 = 61,762.99 µm² · d6 = 93,608.53 µm² → ratio 1.5156x, matches
  comb HANDOFF §4 oracle 1.516x exactly. Post-P&R area = pending build.
  T3 caveat: `comb/rtl/pnr_run.tcl` line 22 hardcodes liberty path
  `/tmp/sky130/.../sky130_fd_sc_hd__tt_025C_1v80.lib` — must
  `git clone efabless/skywater-pdk-libs-sky130_fd_sc_hd` on the build
  host first. wilson-pool routing gotcha: bare `git clone` /
  `DependencyInstaller.sh` don't keyword-match → need a `cmake`-token
  nudge to route to the pool. Resume = ubu-2 back on roster → installer
  → build → `openroad -version` → T3. comb coordination (HANDOFF §5):
  openroad landed on Linux = NO.
- 2026-05-18 — consumer back-pointer (NOT a transfer; Decision 2 keeps
  comb↔hexa-arch decoupled): comb consumed the `hexa-arch:chip:noc:F1F2`
  typed interface (rfc_002 v1.0) and **DELIVERED its T3 design-only**
  milestone — comb commit `2abe76c4`, doc `comb/T3_DESIGN_FINAL.md`
  (comb SSOT; stays comb-side, NOT ingested into hexa-arch). Part D
  (NoC architectural design) = COMPLETE via rfc_001 §8 baseline + §9
  46-record sweep; Part E (routed GDS) = comb-side execution gate.
  Substantive cross-check: comb's standalone N=7 cycle-accurate fabric
  had F1 *FALSIFIED* (d4 mesh wins, single-issue 1-cycle LL sink),
  while hexa-arch's N=64 IQ-iSLIP §9 sweep shows d6 LEAN-PASS
  (lat+thr, clock-robust). comb reconciles these as **orthogonal
  effects** (small-N + weak-router center-concentration vs N=64 VC +
  input-speedup relieving it) — comb's pre-registered reversal caveat
  empirically vindicated. **No contradiction with hexa-arch records**:
  both sides stay INCONCLUSIVE · GATE_OPEN · absorbed=false (g3
  no-over-claim intact); this is an independent characterization
  cross-check, not a regime claim. Synth-area oracle also mutually
  consistent (comb yosys d6/d4 = 1.5156x ≡ hexa-arch records'
  router_port_area_norm 1.516).
- 2026-05-18 — **Part E (routed GDS) COMPLETE on ubu-1** — the
  long-blocked execution gate is closed. Host story: macOS abandoned
  (3-patch dead-end + 부하) → ubu-2 thrash/unreachable ×N → background
  agent API rate-limit ×2 → ubu-2 down → **ubu-1 recovered** →
  OpenROAD prebuilt clean on ubu-1 (`build_openroad.sh --local`,
  MAKEFLAGS=-j8 to avoid thrash; openroad `26Q2-1164-g08f67ee5ec`,
  ORFS HEAD `2f6e9c9bd`; comb HANDOFF §1's 3 macOS-arm64 patches NOT
  needed on Linux — confirmed) → detached ORFS T3 for both designs:
  `router_d4` make OK ~4 min, `router_d6` ~6 min, `6_final.gds`
  9.5M / 16M produced. **comb HANDOFF §5 coordination: openroad
  landed on Linux = YES** (was NO).

  Post-P&R measured (ORFS `6_report.json`, sky130hd, first-pass):
  · instance area d4 = 95,541.6 µm² · d6 = 154,984 µm² →
    **ratio 1.6222×** (vs comb synth oracle 1.516× = **+7.0%**;
    the P&R-stage EDA cost = timing-repair buffers + clock tree +
    routing — NOT a contradiction of the synth oracle, a different
    stage)
  · power d4 0.158 W · d6 0.555 W → **3.507×** (degree-6 power
    penalty far exceeds the area penalty)
  · timing: BOTH fail the comb 5 ns / 200 MHz SDC — d4 WNS
    −4.98 ns (696 viol, fmax ≈ 100 MHz), d6 WNS −8.52 ns (951 viol,
    fmax ≈ 74 MHz). First-pass ORFS, not optimized — honest.

  Significance: this supplies the **measured physical EDA-cost RHS**
  of comb T1A's 승리 부등식. The degree-6 NoC-latency benefit (LHS,
  rfc_001 §9: lat 0.78–0.89×, thr up to 1.81×) must clear area
  1.62× + power 3.5× + degraded timing. Both sides now quantified;
  still **INCONCLUSIVE** as a regime claim (single PDK/SDC/util
  point, timing not closed, g3, GATE_OPEN).

  Emitted: `exports/chip/noc/f1f2/records/2026-05-18_router_d{4,6}_
  pnr_sky130hd.json` + `pair_verdicts/2026-05-18_d4_vs_d6_post_pnr_
  sky130hd.json` (interface `hexa-arch:chip:pnr:T3-record`,
  distinct from the NoC-sim interface; `provenance.absorbed=false` —
  external OpenROAD, hexa-native rfc_003 re-derivation still pending).
  comb T3_DESIGN_FINAL.md §4 "Part E = execution gate" re-entry
  condition is now satisfied producer-side (comb-side doc update is
  comb's own SSOT call, not transferred — Decision 2).
- 2026-05-18 — **rfc_003 Phase B, slice 1: `stdlib/booksim/anynet.hexa`
  landed** (first real hexa-native re-derivation module; .hexa.stub
  left intact as historical skeleton). 662 LoC, clean-room from
  BookSim2 `anynet.cpp:60-126` + `:324-430` (commit 28f43299,
  BSD-2-Clause; manual.tex format vocab only; no upstream code copied,
  7 `// CLEAN-ROOM` markers). Compiles + runs under the hexa toolchain
  (`hexa parse` clean, `hexa run` exit 0); **14/14 self-test PASS** —
  d4 8×8 mesh routers=64 edges=224(=112 undir) **B=8 D=14** maxdeg=4,
  d6 8×8 axial-hex routers=64 edges=322 D=14 maxdeg=6, emit→parse
  round-trip identity. The B=8/D=14 structural output **matches the
  committed Leighton-oracle values** in
  `exports/.../records/2026-05-18_d4_mesh_tornado_*.json`
  (`bisection_observed:8`, `diameter_observed:14`) — producer
  re-derivation structurally consistent with the emitted records.
  De-risking: **rfc_003 §6's flagged hexa-lang parser-gap did NOT
  materialize** — toolchain handled structs / `[Struct]` arrays /
  `core/parse` / `read_file` / `exit(91)` / `fn main()` self-test;
  the ~50-LoC inline anynet parser per §6.1 sufficed, no upstream
  hexa-lang change forced. One bug found+fixed in-agent (bisection
  `/2` double-count). `provenance.absorbed` stays **false** — this is
  1 of 6 modules; the rfc_001 §8 measurement gate closes only when
  iq_router + traffic + sweep + wire_delay + leighton also land and
  reproduce §B/§D. Next: those 5 modules as separate rate-limit-safe
  scoped agents.
- 2026-05-18 — **rfc_003 Phase B, slices 2-5: iq_router / traffic /
  wire_delay / leighton .hexa landed** (4 parallel rate-limit-safe
  scoped agents, ~14-31 tool-calls each; .stubs left intact).
  Independently re-verified by re-running `hexa run` locally
  (toolchain `hexa 0.1.0-dispatch`):
  · `iq_router.hexa` 595 L — PASS 17/17. 4-stage pipeline + VC +
    credit; knob defaults (routing 0 / vc_alloc 1 / sw_alloc 1 /
    credit 2 / vc 8 / buf 8) match the committed records'
    router_cost.iq_pipeline; min-lat 7 cyc (spec 6). Clean-room
    BookSim2 iq_router.cpp:50-100/:213-285/:320-330 (28f43299,
    BSD-2; iSLIP allocator internals deliberately not re-derived,
    rfc_003 §3.2 scope).
  · `traffic.hexa` 426 L — PASS 12/12. uniform/transpose/tornado;
    tornado(0,0)→27 (7,7)→18 for k=8, bijection, matches the
    committed `coord_kind:xy` `i*k+j` tornado runs. Clean-room
    BookSim2 traffic.cpp:48-396 + Dally&Towles PPIN §3.2 shift
    constant (NOT-BookSim2-marked).
  · `wire_delay.hexa` 439 L — PASS 12/12. 22nm δ=90 → 2.5mm 1c /
    3.536mm 2c; 7nm δ=162 EXTRAPOLATION → 2c / 3c — reproduces the
    committed records exactly. NOT BookSim2-derived (no wire model
    upstream); SMART/OpenSMART + Naeemi/GT Cu-RC scaling cited.
  · `leighton.hexa` 376 L — PASS 10/10. mesh_bounds(8)=(8,14)
    (= anynet output + committed bisection_bound:8/diameter_bound:14),
    leighton_floor(64)=8, oracle_check g3 reject-gate (exit 91 on
    bound violation). Pure theory clean-room (Leighton 1984 DOI
    10.1007/BF01744433 + Bhatt-Leighton + Dally&Towles); no BookSim2
    path (it IS the analytic oracle).

  **hexa-lang toolchain gaps found (independently confirmed across
  multiple agents; all worked around, none blocking)** — recorded for
  a future hexa-lang upstream PR per the hexa-first principle
  (constraint lives in hexa-lang → fix there PR-only; hexa-lang's own
  SSOT call, not actioned from hexa-arch):
  1. no `match` statement (parse error; `match{ -> }` mis-dispatches)
     → if-chains.
  2. enum-variant `==` broken — `x==S.A` returns false, `int(enum)`
     collapses to 0 (no working discriminant). Confirmed independently
     by the traffic AND iq_router agents (iq_router's first draft
     infinite-looped on it). → `str(enum)` string-compare, or plain
     int constants (the enum-free idiom anynet.hexa already uses).
  3. no tuple support (`-> (int,int)`, `(a,b)` literal, `let (a,b)=`
     destructuring all fail) → struct return (matches stub idiom).
  rfc_003 §6's *predicted* parser-gap did not materialize; the real
  gaps are the 3 above. The hexa-native path is preserved (int/struct
  idioms, no language change forced).

  `provenance.absorbed` still **false** — 5 of 6 modules now land
  (anynet committed + these 4); the integrator `sweep.hexa` remains,
  and the rfc_001 §8 measurement gate closes only once sweep ties
  anynet+iq_router+traffic+wire_delay together and **reproduces the
  §B baseline (8×8 mesh uniform saturation ≈ 0.42 flits/node/cy)** and
  §D, cross-checked by leighton. Next: `sweep.hexa` (Phase B
  integrator) → run the §B reproduction.
- 2026-05-18 — **rfc_003 Phase B, slice 6 (final): `sweep.hexa`
  landed — §B gate result is HONEST PARTIAL, `absorbed` stays
  false.** 683 L integrator (ties anynet+iq_router+traffic+wire_delay,
  leighton-oracle-checked); clean-room BookSim2 trafficmanager.cpp
  :954-1010/:1417-1556/:1611-1690 + Dally&Towles PPIN §16/§25
  (28f43299, BSD-2). All 6 rfc_003 modules now exist + self-test.
  Independently re-verified (`hexa run`, PASS 5/5):
  · §B rfc_003 §4 PINNED acceptance — **4/4 rows + Leighton oracle
    PASS**: ZLL@0.05 = 50.00 cy vs ref 50.25 (**−0.5%**, structurally
    earned not back-fitted), avg hops 6.263 (ref 6.25), knee_rate
    0.30 ∈ [0.30,0.45], pre-knee monotone; Leighton B=8≥8 D=14≥14.
  · **HONEST caveats (g3 — not fudged)**: mid-curve 0.20–0.40
    deviates UPWARD vs the BookSim2 reference (inj 0.40: mine 923 vs
    ref 270 ≈ 3.4× off); knee 0.30 is the band's LOWER EDGE (ref
    crossing ≈ 0.37) — a band-edge pass, not centre-of-band. Model
    simplifications, both documented in-file: (1) aggregate
    mean-field cycle-stepped queueing DES + PPIN §25 closed-form
    L=T0/(1−ρ), NOT a per-flit DES — the per-flit attempt blew up
    (>5 min CPU, >6 GB RAM) on the interpreted toolchain (~1e4
    ops/s); (2) scaled convergence window (4000×(2+4) vs committed
    10000×(3+8)).
  · §D NOT done — sweep currently exercises **uniform only**;
    tornado/transpose + `wire_delay_into_anynet` heterogeneous
    per-link latency + the d4-vs-d6 directional inequality are all
    pending (rfc_003 Phases E/F).
  Binding constraint identified: **interpreted hexa-lang toolchain
  throughput (~1e4 ops/s)** forces the aggregate model over a
  per-flit DES — the most material gap for §D / full-curve parity.
  **`provenance.absorbed` remains `false`**: the §B *pinned* metrics
  are met under a documented simplified model, but full-curve
  parity + §D are NOT demonstrated; flipping absorbed=true here
  would over-claim (g3). The §B-pinned-met status is a *partial
  milestone*, recorded as such — its exact formalization
  (plain-false vs an explicit partial-gate marker) is a decision
  gate (see design.md).
- 2026-05-18 — **D9 applied**: `GATE_B_PINNED_MET` partial-gate state
  added to the measurement_gate vocabulary (rfc_002 §1/§4, schema
  v1_0.md, rfc_001 §8). absorbed stays false; external-ref records
  not relabeled. Committed `5e82a01`.
- 2026-05-18 — **D10: hexa-arch scope = design-only** (user "hexa-arch
  설계만 진행"). rfc_003 arc CLOSED at the design boundary: 6/6
  hexa-native re-derivation modules landed + self-tested + provenanced
  (`GATE_B_PINNED_MET`); RFCs (001/002/003), typed F1F2 interface +
  schema, 14 domain maps, and the external-reference characterization
  records are the **design deliverable**. Full-curve parity + §D +
  `absorbed=true` = an **execution gate, out of hexa-arch design
  scope** (binding constraint = interpreted hexa-lang toolchain
  throughput; a hexa-lang-side concern — hexa-first PR-only). Same
  discipline as the fab non-goal and comb RFC 057 §6 design-only.
  Re-entry condition preserved (rfc_003 §7 + agent reports). No
  over-claim: nothing asserted beyond measured; design complete,
  execution honestly gated. CHARTER non-goals + design.md D10 record
  the scope.
- 2026-05-18 — **`proposals/rfc_004_e2e_design_program.md`** —
  exhaustive end-to-end design-program brainstorm (user vision:
  물질합성→칩아키텍쳐→부품설계 전부 아우르는 1 프로젝트 · comb
  라이브러리 전수 흡수 · SaaS/Web/GUI). Re-checked the final goal
  against SSOT (CHARTER/HANDOFF/README) — the expanded vision is a
  **zoom-in, not a scope change**: the 7-verb spine is already
  chainable (HANDOFF→SPECIFY seam), so 물질→칩→부품 = the spine in
  series across domains. Pivotal reconciliation surfaced as **D11**
  (gated): A meta-conductor (hexa-arch orchestrates the chained
  passes; matter/bio stay typed-interface-consumed per D2 —
  recommended) vs B monolith re-absorb (rejected — breaks D2 /
  no-big-bang / sibling family) vs C (= A subset, explicit comb-lib
  absorption). §5 = full comb-stack absorption plan
  (rfc_005..012, design-only); §6 = product-surface *design*
  (front-end as typed-interface consumer; honesty/GATE-state as the
  product feature; building it = gated downstream like fab, D10).
  All design-only (D10): rfc_004 is a design *plan*, in scope;
  execution/parity/SaaS-build remain gated. D11 awaiting user pick.
- 2026-05-18 — **D11 RESOLVED = A meta-conductor**. hexa-arch
  conducts a chained series of 7-verb domain passes
  (물질→칩→부품; HANDOFF→SPECIFY seams, rfc_002-style per seam);
  hexa-matter/hexa-bio remain typed-interface-consumed providers —
  **Decision 2 preserved** (B monolith re-absorb + Defer declined).
  Pure scope-architecture reading; no `absorbed` state touched;
  design-only (D10). Applied: design.md D11, rfc_004 §3/§9 marked
  RESOLVED, CHARTER Mission (meta-conductor sentence). Next concrete
  design work per rfc_004 §7 Phase 2 (comb-stack absorption *designs*
  rfc_005..012) — all design-only, awaiting user direction.
- 2026-05-18 — **D12 governance transition** (user directives +
  1·2·3 ok): **D10 RESCINDED** (design-only lifted — full scope incl.
  execution); **D2/D11 RESCINDED for hexa-matter only** → full-absorb
  +tombstone program (D2/D11 otherwise stand: hexa-bio + comb stay
  decoupled); **g3 RETAINED** — user's g3-removal request DECLINED
  (would sanction fabricated/over-stated results = honesty floor;
  inherited from user identity SSOT); user confirmed g3 stays, so
  "완전 흡수" = a *measured absorption program*, never instant
  "완료". **comb = archive snapshot only** at
  `hexa-arch/archive/comb/` (71 files / 3.3M, incl. failed work; D2
  substance preserved — live SSOT remains hexa-lang/comb
  rfc043-hexa-torch; ARCHIVE_NOTE.md states non-SSOT).
  Anti-data-loss: **hexa-matter 15 unpushed commits PUSHED to
  origin/main** (precondition for the eventual delete; confirmed #3).
- 2026-05-18 — **`proposals/rfc_005_hexa_matter_absorption.md`** —
  hexa-matter absorption+tombstone *program* (rfc_047/048 pattern).
  Scope measured from the real repo (210 MB / 9755 files / 36-verb /
  16+ DB bridges / selftest 32-32 / 2356 .py). Honest tensions
  flagged: §5 hexa-native-only (g5) vs 2356 Python files → D14 open
  (verbatim+shim per rfc_048 vs full re-derivation); §3 placement →
  D13 open (`domains/matter/` recommended). g3 gate §4 = selftest
  32/32 + 29 parity gates GREEN *under the hexa-arch tree* before any
  "absorbed" claim. Tombstone (rename+delete) gated steps ⑤⑥ —
  NOT done; explicit per-step go required (confirmed #3). RFC = the
  program design only; the 9755-file move / selftest-rerun / rename /
  delete are explicitly NOT done (g3 honesty §8).
- 2026-05-18 — **D13 = `domains/matter/`** · **D14 = hybrid**
  (git-tracked verbatim + hexa-native shim NOW; per-verb re-derive
  rfc_006+ follow-on). rfc_005 step ② executed: hexa-matter absorbed
  into `domains/matter/`. **Faithful-set correction (g3, surfaced)**:
  naive verbatim was 195 MB / 9728 files but 185 MB = hexa-matter
  local agent scratch (`.claude/worktrees/` ×27 + `state/`) =
  gitignored local state, NOT the toolkit → re-done as the
  **git-tracked tree only = 469 files / 8.0 MB** (169 md · 98 py ·
  61 json · 57 tape · 42 hexa; 63 material-domain subdirs).
  + `domains/matter/ABSORB_NOTE.md` + `matter.hexa.stub` (shim plan).
  hexa-arch repo total now ~15 MB (sane). **g3: NOT "absorbed"** —
  copy ≠ parity; flips only at rfc_005 §4 gate (selftest 32/32 + 29
  parity GREEN under this tree). Tombstone ⑤⑥ (GitHub rename +
  ~/core/hexa-matter delete) GATED — not done; hexa-matter origin
  protected (15 commits pushed). Next: ③ run hexa-matter selftest
  under the hexa-arch tree (g3 gate) → then ④ dependents → ⑤⑥ with
  explicit go.
- 2026-05-18 — **Governance correction (user): `stdlib/` ⊂ hexa-lang
  ONLY; hexa-arch = consumer (가져다쓸분), never owns stdlib/.**
  Recorded in new **`AGENTS.tape`** (`@D g_stdlib_ownership` +
  `@F f1` deny + consolidated load-bearing governance: g3-retained,
  D1 clean-room, D2/D11 decouple, D10-rescinded, absorption pattern,
  g5 hybrid exception, SSOT map). ⚠ **Known violation flagged**:
  `hexa-arch/stdlib/booksim/{anynet,iq_router,traffic,sweep,
  wire_delay,leighton}.hexa(+.stub)` (committed 211e0b9/9dfac28/
  036fc0a) sits under a hexa-arch `stdlib/` tree → violates the new
  rule. Remediation = **D15 (pending gate)**: migrate to
  hexa-lang/stdlib/booksim/ (rfc_047/048 precedent; cross-repo, =
  hexa-lang session/PR per hexa-first) vs keep as non-stdlib
  hexa-arch domain artifacts. ③ hexa-matter selftest agent
  (a58e8f5…) runs independently (domains/matter/ only — unaffected).
- 2026-05-18 — **D15 APPLIED**: 6 booksim modules + .stubs migrated
  hexa-arch/stdlib/ → `hexa-lang/stdlib/booksim/` (hexa-lang commit
  `d5a63a82` on rfc043-hexa-torch, **NOT pushed** — hexa-lang
  session/user review). Self-tests **re-verified GREEN under the
  hexa-lang tree** (anynet 14/14 · iq_router 17/17 · traffic 12/12 ·
  wire_delay 12/12 · leighton 10/10 · sweep 5/5). hexa-arch
  `stdlib/` git-rm'd — hexa-arch carries NO stdlib/ (AGENTS.tape
  `g_stdlib_ownership`/`@F f1` satisfied; known_violation→resolved).
  rfc_003 §2 RESOLVED banner points to the hexa-lang location.
- 2026-05-18 — ⭐️ **rfc_005 §4 g3 gate MET — hexa-matter ABSORBED AT
  MEASURED PARITY** (first true measured-parity in this program; g3
  honored throughout). Run from the absorbed tree
  `domains/matter/` on local host via the tree's own
  `selftest/run_all.sh`: **selftest 38/38 GREEN 0-FAIL · parity
  29/29 GREEN 0-skipped · verify/run_all.hexa 4/4 · 36/36 verb
  specs resolve**. The rfc_005 §4 wording said "32/32" (stale
  2026-05-18 README badge); the tree grew (Phase J/K) to its own
  SSOT 38/38 (`AGENTS.tape g6`/`hexa.toml`) — a strict superset of
  the 32 (all 32 original GREEN + 6 added). Supersession
  **documented, not fudged**. Faithful-set exclusion
  (`.claude/worktrees/`+`state/`) verified NOT depended-on (D14
  correction was sound). D14 python-subprocess shim worked as
  designed (26 gates `[hexa]`, rest fail-loud subprocess; rewrite
  deferred rfc_006+). Recorded: rfc_005 §4/§8, ABSORB_NOTE.
  **Tombstone remaining**: ④ dependents inventory (pending) → ⑤
  GitHub rename → ⑥ local delete — ⑤⑥ GATED, explicit per-step go
  required (confirmed #3); NOT done. hexa-matter origin protected
  (15 commits pushed).
- 2026-05-18 — **D16 = product surface is a native macOS Swift app**
  (rfc_004 §6; user accepts macOS lock-in, recommendation WEB
  overridden). Local design cockpit = pure consumer of
  `exports/**.{json,hxc}` (rfc_002 schema → Swift `Codable`), zero
  server/auth/DB, hexa-native core untouched (Swift outside the g5
  boundary). Key reframe: the public honest-audit surface is
  **already** the public GitHub repo (committed records / design.md /
  GATE state) → GitHub = public audit, Swift app = local cockpit
  (complementary, not competing); WEB's only edge already covered, so
  Swift is the more coherent fit here (eliminates the infra/ops +
  no-sync-gap pain that dominated this session). **Design decision
  only — building it is downstream** (rfc_004 §6; D10-rescinded
  permits it but it is not started). rfc_004 §6 RESOLVED banner +
  design.md D16 recorded.
- 2026-05-18 — **rfc_005 ④ dependents inventory DONE — BLOCKING
  CONFLICT surfaced (g3; ⑤⑥ HELD)**. Breaking on ⑤: `hexa-bio/
  README.md:636` + `AGENTS.md:183` hard URL links to
  `github.com/dancinlab/hexa-matter` (cross-repo → 404 on rename);
  Zenodo DOI 10.5281/zenodo.20102811 metadata repo-URL would dangle
  (the DOI archive itself is immutable/persists). **CRITICAL: hexa-
  matter is ALREADY absorbed into hexa-lang** — hexa-lang's own
  `stdlib/PLAN.md` L1/L37 ("hexa-matter stdlib-only 6모듈 | 완료 |
  ✅ 완전 이관, .py 제거, selftest 38/38") + 21 KB
  `inbox/notes/2026-05-14-hexa-matter-absorption-plan.md`. Our
  session's D12/rfc_005 (absorb into hexa-arch domains/matter/ +
  tombstone dancinlab/hexa-matter) **conflicts** with (i) that
  pre-existing completed hexa-lang absorption and (ii) the user's
  OWN D15 (`stdlib ⊂ hexa-lang; hexa-arch = consumer` — a materials
  toolkit is exactly that class). The "38/38" our ③ gate verified is
  the same count hexa-lang's prior migration reports → likely a
  re-verification of what hexa-lang already owns, not a distinct
  hexa-arch absorption. **⑤⑥ (GitHub rename / local delete) NOT done
  and HELD** — proceeding would irreversibly act on a repo hexa-lang's
  SSOT still references as the source + violate D15 + over-claim.
  Reconciliation = **design.md D17 (gate, pending)**. Nothing
  destructive/outward done; originals untouched.
- 2026-05-18 — **D17 RESOLVED = A** (hexa-lang = SSOT, hexa-arch =
  consumer-pointer). **Supersedes D12/D13/D14 + rfc_005 tombstone.**
  Actions: redundant `domains/matter/` verbatim copy (471 files /
  8 MB) `git rm`'d → replaced with `domains/matter/README.md`
  pointer (hexa-lang owns absorption; hexa-arch consumes via typed
  seam, rfc_004 §4; recoverable from git history; `~/core/hexa-matter`
  + hexa-lang absorption intact). rfc_005 → SUPERSEDED banner;
  ⑤⑥ rename/delete CANCELLED from hexa-arch side (hexa-lang's call,
  not made here). Docs reconciled: design.md D17, AGENTS.tape
  `g_decouple` (hexa-matter now typed-consumed like hexa-bio/comb),
  GOAL.md (NOT/위치 lines), rfc_005 status. **g3 honest**: the
  measured 38/38·29/29 parity is real but is hexa-lang's absorption,
  not a hexa-arch ownership claim — audit entries D12/D13/D14/rfc_005
  preserved (record what was done + the conflict find), D17
  supersedes going forward. hexa-arch never over-claimed ownership.
- 2026-05-18 — **Phase 2 시작: `proposals/rfc_006_yosys_absorption.md`**
  (design only). Yosys = SYNTHESIZE-verb 도구, EDA flow상 NoC-sim
  다음. Parity 타깃이 *이미 존재* (g3): comb T3 산출 router_d{4,6}.v
  + yosys netlist + 측정 area d4 61,762.99 / d6 93,608.53 µm²
  (1.5156× = §5 게이트 목표). 모듈 7개 (rtlil·read_verilog·passes·
  liberty·abc_map·write_verilog·dispatcher) → `hexa-lang/stdlib/
  yosys/` (D15); rfc 는 hexa-arch 설계 산출. 정직 플래그: ABC
  tech-mapping 재도출은 거대 → **D18 (open)**: (7a) bounded-
  subprocess(rfc_048/D14 선례, 권장) vs (7b) 전면 재도출. RFC =
  설계만 — 모듈 미작성, 합성 미실행, "Yosys absorbed" 주장 0 (g3);
  clean-room 모듈은 후속 rate-limit-safe scoped 작업(rfc_003 패턴),
  §5 게이트로 검증. rfc_005=hexa-matter(D17 superseded)라 rfc_006
  부터 comb-stack.
- 2026-05-18 — **D18 결정 게이트 (1결정 1게이트)**: rfc_006 §7
  ABC tech-mapping 경로 = **(7a) bounded-subprocess** 채택 (사용자
  픽). Yosys flow 는 hexa-native 재도출, ABC 는 문서화된 흡수-기질
  subprocess 로 fail-loud 호출 (rfc_048/D14 하이브리드 g5 예외,
  AGENTS.tape `g_hexa_native` 가 이미 허용). comb d4/d6 1.516×
  oracle 을 지금 재현 가능, ABC 전면 재도출은 scheduled follow-on.
  (7b 전면 재도출 now 기각 — ≫10× rfc_003, Phase 2 전체가 한 엔진
  뒤에서 정체.) "Yosys absorbed" 는 여전히 §5 게이트로만 (미주장,
  g3). design.md D18 + rfc_006 §7 RESOLVED 반영. **다음 = rfc_006
  §4 모듈 착수** (clean-room, hexa-lang/stdlib/yosys/, §5 게이트).
- 2026-05-18 — **D19 결정 게이트**: rfc_006 §4 모듈 7개 구현 +
  self-test + §5 oracle 검증은 **hexa-lang 세션**에서 (사용자 픽
  "hexa-arch 설계만"). 근거: D15 = stdlib 는 hexa-lang 전유 →
  소유·리뷰·push 권한 동소화; hexa-lang 미푸시 `d5a63a82`/`61866308`
  위에 3번째 리뷰 적재 회피; rfc_006 §4/§5 = 그 세션이 작업할
  완결 spec. (이 세션서 hexa-lang 워킹트리 직접 착수 = 기각.)
  rfc_006 §6 D19 배너 + design.md `### Decision 19` 반영.
  **이로써 Phase 2 의 hexa-arch 경계 작업 = 완료** (rfc_006 설계 +
  D18 + D19). 공은 hexa-lang 세션으로. hexa-arch 잔여 로드맵 =
  Phase 3 chain seams · Phase 4 macOS Swift GUI.
- 2026-05-19 — **Phase 3 진입: `proposals/rfc_007_chain_seam_
  materials_to_chip.md`** (D20, 채택된 rfc_004 §7 계획 실행 —
  새 유저 게이트 아님). 체인 머리 = materials→chip seam 의 타입드
  HANDOFF→SPECIFY 계약, rfc_002 미러(쌍둥이 seam, 체인 반대끝).
  산출: rfc_007 + `exports/seams/materials_to_chip/schema/v0.md`
  (계약) + `records/README.md` (**의도적 빈 디렉토리** — 레코드는
  상류 hexa-matter/hexa-lang 산출, D7/D17; hexa-arch 가 위조하면
  `@F f2` 위반 → g3 위조 0). D2/D17 정합: hexa-matter 는 여전히
  typed-consumed(미흡수), SSOT=hexa-lang; hexa-arch 는 chip
  SPECIFY 가 읽을 것만 선언. v0(≠v1.0) — 상류 HANDOFF 미pin
  정직 명시. rfc_004 §5 번호 reconcile(rfc_007=seam, 도구번호
  indicative·rfc_002/rfc_005 선례), §7/§9 갱신(§9 material-prop
  schema = rfc_007 로 ADDRESSED). **명시적 deferral (실제 게이트
  보존)**: chip→component seam + §9 hexa-arch[component] 도메인
  형태(신규 top-level vs chip 서브) = Phase 3 2번째 seam 활성화
  시 자체 게이트(rfc_007 §8) — 여기서 선결 안 함. design.md
  `### Decision 20`. **다음 = (a) chip→component seam 게이트 열기
  or (b) Phase 4 GUI 설계** — 지시 대기.
- 2026-05-19 — **Phase 3 두 seam DESIGN-COMPLETE** (사용자 픽:
  "Phase 3 완결 — chip→component seam"). 먼저 deferred 결정을
  batch 안 하고 게이트로 열어 **D21** 채택: hexa-arch[component]
  = **신규 top-level 도메인** (chip 서브 아님 — D11 '1 pass=1
  도메인' 정합, 기계/EM/thermal ≠ EDA 도구군). 산출:
  `proposals/rfc_008_chain_seam_chip_to_component.md` (rfc_007
  쌍둥이, 반대 seam) + `exports/seams/chip_to_component/{schema/
  v0.md, records/README.md}` + `domains/component.md` (D21 신규
  도메인 shallow 맵 — provenance 정직: agent-retrieved 아님,
  일반지식 기반 ⚠ 플래그, cited-research = follow-on). g3 정확:
  rfc_008 records 빈 사유는 rfc_007과 **다름** — producer가
  hexa-arch[chip] 자체이나 측정된 chip HANDOFF 부재(NoC
  GATE_B_PINNED_MET·synth design-only)라 위조 시 `@F f2` 위반.
  rfc_004 §5(번호: rfc_007/008=seam, 도구 rfc_009~로 shift) ·
  §7(Phase 3 seam DESIGN-COMPLETE, ≠wired) · §9(component shape
  RESOLVED=D21; 내부 sub-staging = domain-internal·non-gate)
  reconcile. design.md `### Decision 21`. **정직 위치: Phase 3
  seam 계약설계 완료 — 단 아무것도 wired/absorbed 아님(g3),
  records 0, v0(≠v1.0). 다음 = Phase 4 macOS Swift GUI 설계
  RFC or chip 파이프라인 측정작업 — 지시 대기.**
- 2026-05-19 — **Phase 4 DESIGN-COMPLETE: `proposals/rfc_009_
  product_surface_macos_cockpit.md`** (D22, 채택-계획 실행 —
  D16+rfc_004 §6이 이미 Swift 결정, rfc_009는 그 상세 spec, 새
  유저 게이트 아님). 내용: 타입드-소비 계약(§2 — exports/{chip/
  noc/f1f2, seams/*} → Swift Codable 1:1) · 7-verb 정보구조
  (§3 ASCII) · **정직=제품기능 UI**(§4 — 모든 출력에 absorbed/
  measurement_gate/citations 렌더, 앱은 절대 upgrade 안 함;
  provenance 없으면 REJECTED 카드 = `@F f4` 미러) · g5 경계
  (§5 — 앱은 거버넌스 경계 밖, 코어 무압박) · forward-compat(§6,
  rfc_002 §6 idiom). **명시 범위선: 빌드는 범위밖** — Xcode/Swift
  소스/앱 0개, 빌드 = gated downstream 세션(D19 idiom). rfc_004
  §5(번호노트 de-enumerate — churn 정지) · §6(rfc_009 포인터) ·
  §7(Phase 4 DESIGN-COMPLETE ≠built) reconcile. design.md
  `### Decision 22`. **정직 위치: 로드맵 4-Phase 설계 전부 완결 —
  단 코드/앱/wired/absorbed 0 (g3). 다음 = (a) 미상환 follow-on
  (component cited-research, hexa-lang yosys 모듈, chip 측정) or
  (b) 신규 지시 — 대기.**
- 2026-05-19 — **미상환 debt ① 상환: `domains/component.md`
  cited-research 완료** (사용자 픽). 검증된 scoped-에이전트
  패턴(rfc_003 idiom, ~16 web calls, rate-limit-safe). OSS 10개
  전수 검증(KiCad·FreeCAD·gmsh·Elmer·openEMS·FEMM·CalculiX·
  Code_Aster·OpenFOAM·OpenMDAO) + 상용 4개(ANSYS Icepak·COMSOL·
  Cadence Sigrity/Allegro X·Siemens HyperLynx) 공개 vendor 페이지
  검증 + Antmicro OSS electro-thermal 체인 corroboration. §5 에
  15 retrieved 출처(증거노트 포함). **g3 정직**: 검증 못한 것만
  ⚠ 잔존 — Siemens FloTHERM(⚠ not separately retrieved), ANSYS
  HFSS/Mechanical(§3 산문서 "only Icepak retrieved" 명시, 테이블
  미등재). Provenance 블록 "NOT session-retrieved" → "cited
  public-surface web research (this session) — parity" 로 업그레
  이드. 이모지 0, 7-verb 1:1, space.md 포맷 정합. `domains/
  README.md`: component 을 **별도 chain-stage 섹션**(D21)으로
  등록 — 원 13-도메인 Agent-3/4 breadth survey 에 기계합산 안 함
  (8/13 등 historical 수치 un-recount, g3 — 원 survey 에 없던
  도메인). **debt ① 닫힘. 잔여 미상환: ② hexa-lang yosys 모듈
  (D19) ③ hexa-lang 미push ④ chip 측정 ⑤ Swift 빌드 — 전부
  cross-session/gated, hexa-arch 설계경계 밖. 다음 = 신규 지시
  대기.**
- 2026-05-19 — **inbox 핸드오프 적재 + g3 정정** (사용자 "inbox
  넣었어?" — 미적재 인정 후 즉시 시정). hexa-lang
  `inbox/PATCHES.yaml` +2 항목 + `inbox/notes/2026-05-19-hexa-arch-
  rfc006-yosys-handoff.md` + INDEX.md, hexa-lang 로컬 커밋
  `58dbd02b` (`docs(inbox):` 규약, **미push** — booksim/브랜치
  push는 D19상 hexa-lang 세션 몫; ahead 18). `tool/inbox_sync.hexa`
  검증: 내 2항목 통과(booksim=pending→head_or_main well-formed,
  comb=applied→source_present 5/5); exit=1 은 기존 무관 5건.
  **g3 정정 (중요)**: 이전 D19/debt 로그가 "③ 미push
  `d5a63a82`·`61866308`" 라 적었으나 실측 결과 **`61866308`(comb
  cite)은 이미 origin push됨** — 미push는 `d5a63a82`(booksim)
  하나뿐. 과거 로그는 append-only라 본 항목으로 supersede-forward
  정정(D17이 D12 정정한 방식). 잔여 정정후: ② D19 yosys §4 구현
  (hexa-lang 세션) · ③ **`d5a63a82` push만** (hexa-lang 세션) ·
  ④ chip 측정 · ⑤ Swift 빌드. 핸드오프는 이제 hexa-lang inbox 에
  실제 적재됨 (이전엔 hexa-arch 문서에만 기록 — 그 갭이 닫힘).
- 2026-05-19 — **CHARTER + HANDOFF reconciliation pass** (채택-계획
  실행; 분기 아님). D15~D22 동안 한 번도 안 손댄 아키텍처/미션
  SSOT 가 결정 22건과 어긋난 위험을 정정. 정정 항목 (g3 정직):
  ⓐ CHARTER Mission — hexa-matter framing → D17(SSOT=hexa-lang,
  소비-포인터) + component domain(D21) 추가. ⓑ CHARTER Domain
  plugin model — D15 명시(재도출 모듈은 hexa-lang/stdlib/ 행).
  ⓒ CHARTER 비목표 — "Design-only(D10)" 항목이 **D12로 RESCIND
  됐는데 비목표로 박혀있던 현 거버넌스 정면 모순** 정정: 비목표는
  no-big-bang 으로, D15+D18 bounded-subprocess 예외 명시.
  ⓓ "First milestone(BookSim2 scaffold)" → "**Current state**"
  (9 RFC · D1–D22 · 15 도메인맵 · §B GATE_B_PINNED_MET · 코드 0).
  ⓔ Related repos — hexa-lang(stdlib SSOT D15) · 매터 D17 · Swift
  cockpit D16/D22 추가. ⓕ HANDOFF §1 TL;DR · §3 family diagram ·
  §7 거버넌스 · §8 Related · **§9 First milestones→Current state
  (post-D22)** · §10 RESUME block 전면 갱신(SCAFFOLD-era 였음).
  ⓖ trailer note "scaffold is scaffold" → D22-정합 문구. 새 결정
  없음, 새 RFC 없음 — *문서 정합* 만. PLAN/design.md/AGENTS.tape
  은 손대지 않음(이미 정합). 외부 cold reader 가 받는 정체상이
  결정 SSOT 와 일치.
- 2026-05-19 — **README + AGENTS.tape + GOAL.md 잔여 정합 패스**
  (정합 패스 part 2, 새 결정 0): ⓐ `README.md` `Status: SCAFFOLD`
  → `4-Phase design-complete (g3)` + family(D17 정합) + Concept
  ASCII 에 메타-컨덕터 체인(matter→chip→component, rfc_007/008) +
  component(D21) + 13 cohort + macOS cockpit(D16/D22) 추가 +
  "First domain=chip(scaffold)" → "Current state (RFC 9 · D22 ·
  inbox handoff)". ⓑ `AGENTS.tape` `decisions = D1..D14` →
  **D1..D22** (D15..D22 한줄 요지 + 정합 일자); `g_hexa_native`
  rule 에 D18 bounded-subprocess 선례 추가(D14 hexa-matter shim 은
  D17으로 무효, 명시). `@N ssot` 에 `goal = GOAL.md` 추가. ⓒ
  `GOAL.md` "현재 정직한 위치" 섹션을 D17 시점 → post-D22 로 갱신
  (north-star 한 문장 + NOT/IS/수단-트리 불변 — 시간-bound 섹션만):
  새 fact(RFC 9 · D1–D22 · 15 도메인맵 · debt ① 상환 · inbox 적재
  · `inbox_sync` 통과) 추가, 갭 정정(코드 0 · seam records 0 v0
  의도빈 · Yosys §4 미구현 · `d5a63a82` 미push만 — 61866308 은
  push됨 g3정정). 새 결정 없음, 새 RFC 없음 — *cold-reader 정직성*
  닫음. 이로써 **외부 노출 표면(README) · 거버넌스 SSOT
  (AGENTS.tape) · north-star(GOAL) 전부 D22 정합**.
