m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/simulation/modelsim
vtlv5618a_device
Z1 !s110 1542292269
!i10b 1
!s100 P?:=1:edTzD>^j<^eG]mc0
ID_ibQnUUj0EhIf8RM0:WO0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1542287861
8C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_device.v
FC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_device.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1542292268.000000
!s107 C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_device.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module|C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_device.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module
Z7 tCvgOpt 0
vtlv5618a_device_tb
R1
!i10b 1
!s100 foWJNIY3hb5m1INgQCd:I3
I=Mz<5@]6J:G4H:R65^9Fg2
R2
R0
w1542291029
8C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/testbench/tlv5618a_device_tb.v
FC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/testbench/tlv5618a_device_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1542292269.000000
!s107 C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/testbench/tlv5618a_device_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/testbench|C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/testbench/tlv5618a_device_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/testbench
R7
vtlv5618a_interface
!s110 1542292268
!i10b 1
!s100 Of=ADzG768<Q<8V32XCSo1
I>U^WKHUS:U7fMo4OB69eN1
R2
R0
w1542292237
8C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_interface.v
FC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_interface.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_interface.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module|C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_TLV5618A/module/tlv5618a_interface.v|
!i113 1
R5
R6
R7
