#-----------------------------------------------------------
# PlanAhead v13.1
# Build 117799 by hdbuild on Thu Feb 17 11:38:00 PST 2011
# Start of session at: Sat Mar 16 04:39:21 2019
# Process ID: 85296
# Log file: C:/Users/AADHITHAN/Documents/xilinx/dflipflop/planAhead_run_1/planAhead.log
# Journal file: C:/Users/AADHITHAN/Documents/xilinx/dflipflop/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -1597 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -project {C:\Users\AADHITHAN\Documents\xilinx\dflipflop\planAhead_run_1\dflipflop.ppr}
open_project {C:\Users\AADHITHAN\Documents\xilinx\dflipflop\planAhead_run_1\dflipflop.ppr}
INFO: [HD-ProjDB 1] Scanning sources...
INFO: [HD-ProjDB 2] Source scan complete
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Qt: Untested Windows version 6.2 detected!
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
