{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739472843039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739472843046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 23:54:02 2025 " "Processing started: Thu Feb 13 23:54:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739472843046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472843046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_without_memory -c processor_without_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_without_memory -c processor_without_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472843046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739472843540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739472843540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/register/rtl/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/register/rtl/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../register/rtl/register.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/register/rtl/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../../opdecoder/rtl/opdecoder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853868 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../mux/rtl/mux.sv " "Entity \"mux\" obtained from \"../../mux/rtl/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "../../mux/rtl/mux.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/mux/rtl/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1739472853870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/mux/rtl/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/mux/rtl/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../mux/rtl/mux.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/mux/rtl/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/flipflop/rtl/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/flipflop/rtl/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../../flipflop/rtl/flipflop.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/flipflop/rtl/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/extend/rtl/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/extend/rtl/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../../extend/rtl/extend.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/extend/rtl/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../datapath/rtl/datapath.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/controller/rtl/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../controller/rtl/controller.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/aludecoder/rtl/aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/aludecoder/rtl/aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdecoder " "Found entity 1: ALUdecoder" {  } { { "../../ALUdecoder/rtl/ALUdecoder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/alu/rtl/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/alu/rtl/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../ALU/rtl/ALU.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/ALU/rtl/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/adder/rtl/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/adder/rtl/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../adder/rtl/adder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/adder/rtl/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/processor_without_memory/rtl/processor_without_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/processor_without_memory/rtl/processor_without_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_without_memory " "Found entity 1: processor_without_memory" {  } { { "../rtl/processor_without_memory.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/processor_without_memory/rtl/processor_without_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739472853882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739472853882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_without_memory " "Elaborating entity \"processor_without_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739472853914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "../rtl/processor_without_memory.sv" "controller" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/processor_without_memory/rtl/processor_without_memory.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opdecoder controller:controller\|opdecoder:opdecoder " "Elaborating entity \"opdecoder\" for hierarchy \"controller:controller\|opdecoder:opdecoder\"" {  } { { "../../controller/rtl/controller.sv" "opdecoder" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853930 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "opdecoder.sv(24) " "Verilog HDL Case Statement warning at opdecoder.sv(24): case item expression covers a value already covered by a previous case item" {  } { { "../../opdecoder/rtl/opdecoder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1739472853930 "|processor_without_memory|controller:controller|opdecoder:opdecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUdecoder controller:controller\|ALUdecoder:ALUdecoder " "Elaborating entity \"ALUdecoder\" for hierarchy \"controller:controller\|ALUdecoder:ALUdecoder\"" {  } { { "../../controller/rtl/controller.sv" "ALUdecoder" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "../rtl/processor_without_memory.sv" "datapath" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/processor_without_memory/rtl/processor_without_memory.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop datapath:datapath\|flipflop:flipflop " "Elaborating entity \"flipflop\" for hierarchy \"datapath:datapath\|flipflop:flipflop\"" {  } { { "../../datapath/rtl/datapath.sv" "flipflop" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:datapath\|adder:adder_0 " "Elaborating entity \"adder\" for hierarchy \"datapath:datapath\|adder:adder_0\"" {  } { { "../../datapath/rtl/datapath.sv" "adder_0" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:datapath\|mux:mux_0 " "Elaborating entity \"mux\" for hierarchy \"datapath:datapath\|mux:mux_0\"" {  } { { "../../datapath/rtl/datapath.sv" "mux_0" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:datapath\|register:register " "Elaborating entity \"register\" for hierarchy \"datapath:datapath\|register:register\"" {  } { { "../../datapath/rtl/datapath.sv" "register" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:datapath\|extend:extend " "Elaborating entity \"extend\" for hierarchy \"datapath:datapath\|extend:extend\"" {  } { { "../../datapath/rtl/datapath.sv" "extend" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472853995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath\|ALU:ALU\"" {  } { { "../../datapath/rtl/datapath.sv" "ALU" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472854002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:datapath\|mux:mux_2 " "Elaborating entity \"mux\" for hierarchy \"datapath:datapath\|mux:mux_2\"" {  } { { "../../datapath/rtl/datapath.sv" "mux_2" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739472854015 ""}
