{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607449400436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607449400446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 19:43:20 2020 " "Processing started: Tue Dec 08 19:43:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607449400446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449400446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX1 -c EX1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX1 -c EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449400447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607449400999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607449400999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RQ Rq EX1.v(3) " "Verilog HDL Declaration information at EX1.v(3): object \"RQ\" differs only in case from object \"Rq\" in the same scope" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607449416247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.v 1 1 " "Found 1 design units, including 1 entities, in source file ex1.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX1 " "Found entity 1: EX1" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607449416249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RQ Rq Verilog2.v(3) " "Verilog HDL Declaration information at Verilog2.v(3): object \"RQ\" differs only in case from object \"Rq\" in the same scope" {  } { { "Verilog2.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog2.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607449416251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "Verilog2.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607449416251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RQ Rq Verilog3.v(3) " "Verilog HDL Declaration information at Verilog3.v(3): object \"RQ\" differs only in case from object \"Rq\" in the same scope" {  } { { "Verilog3.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog3.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607449416253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "Verilog3.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607449416253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl " "Found entity 1: srl" {  } { { "Verilog4.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607449416255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416255 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Verilog5.v " "Entity \"mux\" obtained from \"Verilog5.v\" instead of from Quartus Prime megafunction library" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1607449416257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog5.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607449416258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416258 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EX1 " "Elaborating entity \"EX1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607449416299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add " "Elaborating entity \"add\" for hierarchy \"add:add\"" {  } { { "EX1.v" "add" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607449416316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:sub " "Elaborating entity \"sub\" for hierarchy \"sub:sub\"" {  } { { "EX1.v" "sub" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607449416327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl srl:srl " "Elaborating entity \"srl\" for hierarchy \"srl:srl\"" {  } { { "EX1.v" "srl" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607449416341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux " "Elaborating entity \"mux\" for hierarchy \"mux:mux\"" {  } { { "EX1.v" "mux" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607449416351 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TEMP Verilog5.v(10) " "Verilog HDL Always Construct warning at Verilog5.v(10): inferring latch(es) for variable \"TEMP\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607449416354 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[0\] Verilog5.v(10) " "Inferred latch for \"TEMP\[0\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416357 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[1\] Verilog5.v(10) " "Inferred latch for \"TEMP\[1\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416357 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[2\] Verilog5.v(10) " "Inferred latch for \"TEMP\[2\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416357 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[3\] Verilog5.v(10) " "Inferred latch for \"TEMP\[3\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416357 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[4\] Verilog5.v(10) " "Inferred latch for \"TEMP\[4\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416357 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[5\] Verilog5.v(10) " "Inferred latch for \"TEMP\[5\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416358 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[6\] Verilog5.v(10) " "Inferred latch for \"TEMP\[6\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416358 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[7\] Verilog5.v(10) " "Inferred latch for \"TEMP\[7\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416358 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[8\] Verilog5.v(10) " "Inferred latch for \"TEMP\[8\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416358 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[9\] Verilog5.v(10) " "Inferred latch for \"TEMP\[9\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416358 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[10\] Verilog5.v(10) " "Inferred latch for \"TEMP\[10\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416358 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[11\] Verilog5.v(10) " "Inferred latch for \"TEMP\[11\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416358 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[12\] Verilog5.v(10) " "Inferred latch for \"TEMP\[12\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416359 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[13\] Verilog5.v(10) " "Inferred latch for \"TEMP\[13\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416359 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[14\] Verilog5.v(10) " "Inferred latch for \"TEMP\[14\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416359 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[15\] Verilog5.v(10) " "Inferred latch for \"TEMP\[15\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416359 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[16\] Verilog5.v(10) " "Inferred latch for \"TEMP\[16\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416359 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[17\] Verilog5.v(10) " "Inferred latch for \"TEMP\[17\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416359 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[18\] Verilog5.v(10) " "Inferred latch for \"TEMP\[18\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416360 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[19\] Verilog5.v(10) " "Inferred latch for \"TEMP\[19\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416360 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[20\] Verilog5.v(10) " "Inferred latch for \"TEMP\[20\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416360 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[21\] Verilog5.v(10) " "Inferred latch for \"TEMP\[21\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416360 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[22\] Verilog5.v(10) " "Inferred latch for \"TEMP\[22\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416360 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[23\] Verilog5.v(10) " "Inferred latch for \"TEMP\[23\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416360 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[24\] Verilog5.v(10) " "Inferred latch for \"TEMP\[24\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416360 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[25\] Verilog5.v(10) " "Inferred latch for \"TEMP\[25\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416361 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[26\] Verilog5.v(10) " "Inferred latch for \"TEMP\[26\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416361 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[27\] Verilog5.v(10) " "Inferred latch for \"TEMP\[27\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416361 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[28\] Verilog5.v(10) " "Inferred latch for \"TEMP\[28\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416361 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[29\] Verilog5.v(10) " "Inferred latch for \"TEMP\[29\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416361 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[30\] Verilog5.v(10) " "Inferred latch for \"TEMP\[30\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416362 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[31\] Verilog5.v(10) " "Inferred latch for \"TEMP\[31\]\" at Verilog5.v(10)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449416362 "|EX1|mux:mux"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[0\] " "Latch mux:mux\|TEMP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416981 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[1\] " "Latch mux:mux\|TEMP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416981 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[2\] " "Latch mux:mux\|TEMP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416981 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[3\] " "Latch mux:mux\|TEMP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[4\] " "Latch mux:mux\|TEMP\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[5\] " "Latch mux:mux\|TEMP\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[6\] " "Latch mux:mux\|TEMP\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[7\] " "Latch mux:mux\|TEMP\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[8\] " "Latch mux:mux\|TEMP\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[9\] " "Latch mux:mux\|TEMP\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[10\] " "Latch mux:mux\|TEMP\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[11\] " "Latch mux:mux\|TEMP\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416982 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[12\] " "Latch mux:mux\|TEMP\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[13\] " "Latch mux:mux\|TEMP\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[14\] " "Latch mux:mux\|TEMP\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[15\] " "Latch mux:mux\|TEMP\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[16\] " "Latch mux:mux\|TEMP\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[17\] " "Latch mux:mux\|TEMP\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[18\] " "Latch mux:mux\|TEMP\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[19\] " "Latch mux:mux\|TEMP\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[20\] " "Latch mux:mux\|TEMP\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416983 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[21\] " "Latch mux:mux\|TEMP\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[22\] " "Latch mux:mux\|TEMP\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[23\] " "Latch mux:mux\|TEMP\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[24\] " "Latch mux:mux\|TEMP\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[25\] " "Latch mux:mux\|TEMP\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[26\] " "Latch mux:mux\|TEMP\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[27\] " "Latch mux:mux\|TEMP\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[28\] " "Latch mux:mux\|TEMP\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[29\] " "Latch mux:mux\|TEMP\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[30\] " "Latch mux:mux\|TEMP\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416984 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|TEMP\[31\] " "Latch mux:mux\|TEMP\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607449416985 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607449416985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607449417265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QuartusLiteSetup-/PRACTICE/6/output_files/EX1.map.smsg " "Generated suppressed messages file C:/QuartusLiteSetup-/PRACTICE/6/output_files/EX1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449417916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607449418053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607449418053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607449418130 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607449418130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607449418130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607449418130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607449418172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 19:43:38 2020 " "Processing ended: Tue Dec 08 19:43:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607449418172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607449418172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607449418172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607449418172 ""}
