<?xml version="1.0" encoding="UTF-8" standalone="no" ?><entity name="simple_fsm_import"><interface bustype="wire" clock="clk" direction="end" name="reset"><port direction="Input" name="reset" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clk" direction="end" name="in_signal"><port direction="Input" name="in_signal" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clk" direction="start" name="fsm_output"><port direction="Output" name="fsm_output" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><hdl><native hdl-name="simple_fsm" language="VHDL"/></hdl></entity>