[{"name": "\u5f35\u5609\u9298", "email": "cmchang@ttu.edu.tw", "latestUpdate": "2008-10-17 11:24:58", "objective": "\u5e03\u6797\u4ee3\u6578\u8207\u908f\u8f2f\u9598\uff0c\u7d44\u5408\u908f\u8f2f\uff0c\u7b97\u8853\u6f14\u7b97\u908f\u8f2f\uff0c\u540c\u6b65\u5faa\u5e8f\u908f\r\n\u8f2f\uff0c\u6f14\u7e79\u72c0\u614b\u6a5f\uff0c\u975e\u540c\u6b65\u5faa\u5e8f\u908f\u8f2f\u3002", "schedule": "\u9031\u6b21\uff1a\u55ae\u5143\u4e3b\u984c\r\n\u4e00\uff1aDigital systems, Binary Numbers, Number-base conversions,\r\n\u4e8c\uff1aComplements, Signed number, Binary codes, Storage, Boolean algebra, Binary logic.\r\n\u4e09\uff1aBoolean function, Canonical and standard forms, Digital logic gates, IC.\r\n\u56db\uff1aMap method, Four-variable map, Five-variable map.\r\n\u4e94\uff1a\u5c0f\u8003\u3001POS Simplification.\r\n\u516d\uff1aDon't Care conditions, NAND and NOR, Exclusive-OR, Combinational circuits.\r\n\u4e03\uff1aAnalysis, Design, Binary adder-subtractor, Decimal adder, Binary multiplier.\r\n\u516b\uff1aComaprator, Decoders, Encoders, Multiplexers, Sequential circuits, Latch, Flip-flops.\r\n\u4e5d\uff1a\u671f\u4e2d\u8003\u8a66\r\n\u5341\uff1aAnalysis of clocked sequential circuits.\r\n\u5341\u4e00\uff1aSynthesis of sequential circuits.\r\n\u5341\u4e8c\uff1aState reduction and assignment.\r\n\u5341\u4e09\uff1aDesign procedure.\r\n\u5341\u56db\uff1a\u5c0f\u8003\u3001Registers, Shift registers.\r\n\u5341\u4e94\uff1aRipple counters, Synchronous counters, Other counters.\r\n\u5341\u516d\uff1aMemory and programmable logic.\r\n\u5341\u4e03\uff1aAsynchronous sequential logic.\r\n\u5341\u516b\uff1a\u671f\u672b\u8003\u8a66", "scorePolicy": "\u4f5c\u3000\u696d\uff1a10%\r\n\u5c0f\u3000\u8003\uff1a20% x 2\r\n\u671f\u4e2d\u8003\uff1a25%\r\n\u671f\u672b\u8003\uff1a25%", "materials": "\u6559\u79d1\u66f8\uff1aMano and Ciletti, \u201dDigital Design\u201d, Pearson Prentice Hall, 2007.", "foreignLanguageTextbooks": false}]