{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  5 00:38:31 2011 " "Info: Processing started: Tue Apr  5 00:38:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Info: Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/add_sub.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bus .v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_bus .v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bus " "Info: Found entity 1: mux_bus" {  } { { "mux_bus .v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/mux_bus .v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Info: Found entity 1: regn" {  } { { "regn.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/regn.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_processor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file simple_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_processor " "Info: Found entity 1: simple_processor" {  } { { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter " "Info: Found entity 1: upcounter" {  } { { "upcounter.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/upcounter.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Info: Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/dec3to8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_processor " "Info: Elaborating entity \"simple_processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bus mux_bus:multiplexer " "Info: Elaborating entity \"mux_bus\" for hierarchy \"mux_bus:multiplexer\"" {  } { { "simple_processor.v" "multiplexer" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_bus .v(25) " "Warning (10270): Verilog HDL Case Statement warning at mux_bus .v(25): incomplete case statement has no default case item" {  } { { "mux_bus .v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/mux_bus .v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_bus .v(25) " "Info (10264): Verilog HDL Case Statement information at mux_bus .v(25): all case item expressions in this case statement are onehot" {  } { { "mux_bus .v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/mux_bus .v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Info: Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "simple_processor.v" "reg_0" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Info: Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "simple_processor.v" "reg_IR" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:counter " "Info: Elaborating entity \"upcounter\" for hierarchy \"upcounter:counter\"" {  } { { "simple_processor.v" "counter" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:AS " "Info: Elaborating entity \"add_sub\" for hierarchy \"add_sub:AS\"" {  } { { "simple_processor.v" "AS" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CPU " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:CPU\"" {  } { { "simple_processor.v" "CPU" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "En control_unit.v(35) " "Warning (10240): Verilog HDL Always Construct warning at control_unit.v(35): inferring latch(es) for variable \"En\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En control_unit.v(35) " "Info (10041): Inferred latch for \"En\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 control_unit:CPU\|dec3to8:decX " "Info: Elaborating entity \"dec3to8\" for hierarchy \"control_unit:CPU\|dec3to8:decX\"" {  } { { "control_unit.v" "decX" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit:CPU\|En " "Warning: Latch control_unit:CPU\|En has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA upcounter:counter\|Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal upcounter:counter\|Q\[0\]" {  } { { "upcounter.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/upcounter.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 22 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Info: Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Info: Implemented 406 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  5 00:38:46 2011 " "Info: Processing ended: Tue Apr  5 00:38:46 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  5 00:39:16 2011 " "Info: Processing started: Tue Apr  5 00:39:16 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "simple_processor EP4CGX15BF14C6 " "Info: Automatically selected device EP4CGX15BF14C6 for design simple_processor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Info: Device EP4CGX30BF14C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Info: Device EP4CGX22BF14C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Info: Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 603 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Info: Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 605 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Info: Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 607 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Info: Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 609 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 611 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Critical Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Info: Pin Done not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Done } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 10 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[0\] " "Info: Pin Bus\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[0] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 38 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[1\] " "Info: Pin Bus\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[1] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 39 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[2\] " "Info: Pin Bus\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[2] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 40 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[3\] " "Info: Pin Bus\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[3] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 41 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[4\] " "Info: Pin Bus\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[4] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 42 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[5\] " "Info: Pin Bus\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[5] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 43 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[6\] " "Info: Pin Bus\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[6] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 44 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[7\] " "Info: Pin Bus\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[7] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 45 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[8\] " "Info: Pin Bus\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[8] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 46 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[9\] " "Info: Pin Bus\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[9] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 47 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[10\] " "Info: Pin Bus\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[10] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 48 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[11\] " "Info: Pin Bus\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[11] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 49 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[12\] " "Info: Pin Bus\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[12] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 50 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[13\] " "Info: Pin Bus\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[13] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 51 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[14\] " "Info: Pin Bus\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[14] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 52 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[15\] " "Info: Pin Bus\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Bus[15] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 12 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 53 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[0\] " "Info: Pin DIN\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[0] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[1\] " "Info: Pin DIN\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[1] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[2\] " "Info: Pin DIN\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[2] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[3\] " "Info: Pin DIN\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[3] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[4\] " "Info: Pin DIN\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[4] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[5\] " "Info: Pin DIN\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[5] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[6\] " "Info: Pin DIN\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[6] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[7\] " "Info: Pin DIN\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[7] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[8\] " "Info: Pin DIN\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[8] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[9\] " "Info: Pin DIN\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[9] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[10\] " "Info: Pin DIN\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[10] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[11\] " "Info: Pin DIN\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[11] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[12\] " "Info: Pin DIN\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[12] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[13\] " "Info: Pin DIN\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[13] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[14\] " "Info: Pin DIN\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[14] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[15\] " "Info: Pin DIN\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[15] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Info: Pin Resetn not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Resetn } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 6 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 54 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Clock } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 7 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Info: Pin Run not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Run } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 8 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|En\|combout " "Warning: Node \"CPU\|En\|combout\" is a latch" {  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_processor.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'simple_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|Mux0~0  from: dataa  to: combout " "Info: Cell: CPU\|Mux0~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Info: Automatically promoted node Clock~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:reg_IR\|Q\[8\] " "Info: Destination node regn:reg_IR\|Q\[8\]" {  } { { "regn.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/regn.v" 13 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { regn:reg_IR|Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 88 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "upcounter:counter\|Q\[0\] " "Info: Destination node upcounter:counter\|Q\[0\]" {  } { { "upcounter.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/upcounter.v" 11 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { upcounter:counter|Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 76 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "upcounter:counter\|Q\[1\] " "Info: Destination node upcounter:counter\|Q\[1\]" {  } { { "upcounter.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/upcounter.v" 11 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { upcounter:counter|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 77 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 7 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 595 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 18 17 0 " "Info: Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 18 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "Info: I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Info: Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y21 X21_Y31 " "Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV GX " "Warning: 19 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[0\] 3.3-V LVTTL M7 " "Info: Pin DIN\[0\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[0] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[1\] 3.3-V LVTTL N7 " "Info: Pin DIN\[1\] uses I/O standard 3.3-V LVTTL at N7" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[1] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[2\] 3.3-V LVTTL C12 " "Info: Pin DIN\[2\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[2] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[3\] 3.3-V LVTTL N12 " "Info: Pin DIN\[3\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[3] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[4\] 3.3-V LVTTL D13 " "Info: Pin DIN\[4\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[4] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[5\] 3.3-V LVTTL N9 " "Info: Pin DIN\[5\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[5] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[6\] 3.3-V LVTTL N6 " "Info: Pin DIN\[6\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[6] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[7\] 3.3-V LVTTL F9 " "Info: Pin DIN\[7\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[7] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[8\] 3.3-V LVTTL M9 " "Info: Pin DIN\[8\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[8] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[9\] 3.3-V LVTTL N10 " "Info: Pin DIN\[9\] uses I/O standard 3.3-V LVTTL at N10" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[9] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[10\] 3.3-V LVTTL L9 " "Info: Pin DIN\[10\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[10] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[11\] 3.3-V LVTTL N11 " "Info: Pin DIN\[11\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[11] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[12\] 3.3-V LVTTL A13 " "Info: Pin DIN\[12\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[12] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[13\] 3.3-V LVTTL K8 " "Info: Pin DIN\[13\] uses I/O standard 3.3-V LVTTL at K8" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[13] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[14\] 3.3-V LVTTL M11 " "Info: Pin DIN\[14\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[14] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIN\[15\] 3.3-V LVTTL B11 " "Info: Pin DIN\[15\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { DIN[15] } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 5 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Resetn 3.3-V LVTTL L5 " "Info: Pin Resetn uses I/O standard 3.3-V LVTTL at L5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Resetn } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 6 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 54 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 3.3-V LVTTL J7 " "Info: Pin Clock uses I/O standard 3.3-V LVTTL at J7" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Clock } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 7 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Run 3.3-V LVTTL L7 " "Info: Pin Run uses I/O standard 3.3-V LVTTL at L7" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { Run } } } { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 8 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_2/simple_processor/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Info: Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  5 00:39:54 2011 " "Info: Processing ended: Tue Apr  5 00:39:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  5 00:40:25 2011 " "Info: Processing started: Tue Apr  5 00:40:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_processor -c simple_processor " "Info: Command: quartus_sta simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  5 00:40:26 2011 " "Info: Processing started: Tue Apr  5 00:40:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|En\|combout " "Warning: Node \"CPU\|En\|combout\" is a latch" {  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_processor.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'simple_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "Info: create_clock -period 1.000 -name Clock Clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regn:reg_IR\|Q\[7\] regn:reg_IR\|Q\[7\] " "Info: create_clock -period 1.000 -name regn:reg_IR\|Q\[7\] regn:reg_IR\|Q\[7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|Mux0~0  from: datab  to: combout " "Info: Cell: CPU\|Mux0~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.248 " "Info: Worst-case setup slack is -8.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.248     -1210.302 Clock  " "Info:    -8.248     -1210.302 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.682        -2.682 regn:reg_IR\|Q\[7\]  " "Info:    -2.682        -2.682 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Info: Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 Clock  " "Info:     0.378         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.501         0.000 regn:reg_IR\|Q\[7\]  " "Info:     2.501         0.000 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -174.000 Clock  " "Info:    -3.000      -174.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 regn:reg_IR\|Q\[7\]  " "Info:     0.388         0.000 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  5 00:40:42 2011 " "Info: Processing ended: Tue Apr  5 00:40:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|Mux0~0  from: datab  to: combout " "Info: Cell: CPU\|Mux0~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.355 " "Info: Worst-case setup slack is -7.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.355     -1077.815 Clock  " "Info:    -7.355     -1077.815 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393        -2.393 regn:reg_IR\|Q\[7\]  " "Info:    -2.393        -2.393 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Info: Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 Clock  " "Info:     0.327         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.330         0.000 regn:reg_IR\|Q\[7\]  " "Info:     2.330         0.000 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -174.000 Clock  " "Info:    -3.000      -174.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 regn:reg_IR\|Q\[7\]  " "Info:     0.438         0.000 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|Mux0~0  from: datab  to: combout " "Info: Cell: CPU\|Mux0~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{regn:reg_IR\|Q\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -rise_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clock\}\] -fall_to \[get_clocks \{Clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.272 " "Info: Worst-case setup slack is -4.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.272      -621.788 Clock  " "Info:    -4.272      -621.788 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268        -1.268 regn:reg_IR\|Q\[7\]  " "Info:    -1.268        -1.268 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Info: Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199         0.000 Clock  " "Info:     0.199         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600         0.000 regn:reg_IR\|Q\[7\]  " "Info:     1.600         0.000 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -212.911 Clock  " "Info:    -3.000      -212.911 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397         0.000 regn:reg_IR\|Q\[7\]  " "Info:     0.397         0.000 regn:reg_IR\|Q\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  5 00:40:56 2011 " "Info: Processing ended: Tue Apr  5 00:40:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Info: Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
