

================================================================
== Vivado HLS Report for 'MatMul'
================================================================
* Date:           Mon Feb 27 15:59:32 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.367|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  787|  3145747|  775|  3145735| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+-----+---------+-----+---------+----------+
        |                  |               |    Latency    |    Interval   | Pipeline |
        |     Instance     |     Module    | min |   max   | min |   max   |   Type   |
        +------------------+---------------+-----+---------+-----+---------+----------+
        |TILE125_U0        |TILE125        |  786|  3145746|  775|  3145735| dataflow |
        |WriteC126_U0      |WriteC126      |  387|  1572867|  387|  1572867|   none   |
        |ReadB_U0          |ReadB          |   14|    49154|   14|    49154|   none   |
        |ConvertWidthC_U0  |ConvertWidthC  |  386|  1572866|  386|  1572866|   none   |
        +------------------+---------------+-----+---------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|       4|    -|
|FIFO             |        0|      -|       40|     832|    -|
|Instance         |        0|    384|    30309|   73826|  192|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|       9|    -|
|Register         |        -|      -|        1|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|    384|    30350|   74671|  192|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     19|        2|      14|  150|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+-------+-------+-------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------+---------------+---------+-------+-------+-------+-----+
    |ConvertWidthC_U0  |ConvertWidthC  |        0|      0|     82|    220|    0|
    |ReadB_U0          |ReadB          |        0|      0|   1620|    287|    0|
    |TILE125_U0        |TILE125        |        0|    384|  27430|  63048|  192|
    |WriteC126_U0      |WriteC126      |        0|      0|   1177|  10271|    0|
    +------------------+---------------+---------+-------+-------+-------+-----+
    |Total             |               |        0|    384|  30309|  73826|  192|
    +------------------+---------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |N_pipes_0_V_V_U    |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_1_V_V_U    |        0|  5|   0|    -|     2|   32|       64|
    |N_pipes_2_V_V_U    |        0|  5|   0|    -|     2|   32|       64|
    |b_pipes_1_0_V_V_U  |        0|  5|   0|    -|     2|  256|      512|
    |b_pipes_2_0_V_V_U  |        0|  5|   0|    -|     2|  256|      512|
    |c_pipes_0_0_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |c_pipes_0_1_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |conv_pipe_V_V_U    |        0|  5|   0|    -|     2|   64|      128|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0| 40|   0|    0|    16|  736|     1472|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ReadB_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    |ap_idle                |    and   |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|   4|           2|           2|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_start           |  in |    1| ap_ctrl_hs |    MatMul    | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |    MatMul    | return value |
|start_out          | out |    1| ap_ctrl_hs |    MatMul    | return value |
|start_write        | out |    1| ap_ctrl_hs |    MatMul    | return value |
|ap_clk             |  in |    1| ap_ctrl_hs |    MatMul    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    MatMul    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    MatMul    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    MatMul    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    MatMul    | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    MatMul    | return value |
|in_r_TDATA         |  in |  512|    axis    |  b_V_data_V  |    pointer   |
|in_r_TID           |  in |    8|    axis    |   b_V_id_V   |    pointer   |
|in_r_TDEST         |  in |    8|    axis    |  b_V_dest_V  |    pointer   |
|in_r_TUSER         |  in |   16|    axis    |  b_V_user_V  |    pointer   |
|in_r_TLAST         |  in |    1|    axis    |  b_V_last_V  |    pointer   |
|in_r_TVALID        |  in |    1|    axis    |  b_V_last_V  |    pointer   |
|in_r_TREADY        | out |    1|    axis    |  b_V_last_V  |    pointer   |
|c_V_data_V_din     | out |  512|   ap_fifo  |  c_V_data_V  |    pointer   |
|c_V_data_V_full_n  |  in |    1|   ap_fifo  |  c_V_data_V  |    pointer   |
|c_V_data_V_write   | out |    1|   ap_fifo  |  c_V_data_V  |    pointer   |
|c_V_id_V_din       | out |    8|   ap_fifo  |   c_V_id_V   |    pointer   |
|c_V_id_V_full_n    |  in |    1|   ap_fifo  |   c_V_id_V   |    pointer   |
|c_V_id_V_write     | out |    1|   ap_fifo  |   c_V_id_V   |    pointer   |
|c_V_dest_V_din     | out |    8|   ap_fifo  |  c_V_dest_V  |    pointer   |
|c_V_dest_V_full_n  |  in |    1|   ap_fifo  |  c_V_dest_V  |    pointer   |
|c_V_dest_V_write   | out |    1|   ap_fifo  |  c_V_dest_V  |    pointer   |
|c_V_user_V_din     | out |   16|   ap_fifo  |  c_V_user_V  |    pointer   |
|c_V_user_V_full_n  |  in |    1|   ap_fifo  |  c_V_user_V  |    pointer   |
|c_V_user_V_write   | out |    1|   ap_fifo  |  c_V_user_V  |    pointer   |
|c_V_last_V_din     | out |    1|   ap_fifo  |  c_V_last_V  |    pointer   |
|c_V_last_V_full_n  |  in |    1|   ap_fifo  |  c_V_last_V  |    pointer   |
|c_V_last_V_write   | out |    1|   ap_fifo  |  c_V_last_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

