PPA Report for mux_sync_reset_pipeline.v (Module: mux_sync_reset_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 27
IO Count: 29
Cell Count: 107

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 902.53 MHz
Reg-to-Reg Critical Path Delay: 0.923 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
