==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.457 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.59 seconds. Elapsed time: 34.22 seconds; current allocated memory: 245.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:364:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:378:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:379:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_320_5> at cnn.cpp:320:29 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_321_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:321:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_321_6' (cnn.cpp:321:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:364:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_7' (cnn.cpp:322:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:364:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.55 seconds. Elapsed time: 22.61 seconds; current allocated memory: 247.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 247.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 249.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 252.406 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:293:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 278.582 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_183_3'(cnn.cpp:183:25) and 'VITIS_LOOP_184_4'(cnn.cpp:184:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_318_4' (cnn.cpp:318:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 361.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 363.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 365.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 365.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 365.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 366.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 366.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' (loop 'VITIS_LOOP_320_5'): Unable to schedule 'load' operation 32 bit ('input_load_6', cnn.cpp:331->cnn.cpp:406) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 44, loop 'VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 371.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 371.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 372.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln331) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:317->cnn.cpp:406) with incoming values : ('add_ln317', cnn.cpp:317->cnn.cpp:406) [75]  (0.000 ns)
	'add' operation 14 bit of DSP[88] ('add_ln331_4', cnn.cpp:331->cnn.cpp:406) [86]  (2.396 ns)
	'mul' operation 19 bit of DSP[88] ('mul_ln331', cnn.cpp:331->cnn.cpp:406) [88]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 374.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 374.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 377.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 379.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 385.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 387.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_320_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 393.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 403.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 407.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 413.121 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 419.379 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 434.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.6 seconds. CPU system time: 1.34 seconds. Elapsed time: 66.65 seconds; current allocated memory: 191.855 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.73 seconds. CPU system time: 1.1 seconds. Elapsed time: 248.1 seconds; current allocated memory: 5.672 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
WARNING: [HLS 207-5566] unexpected pragma argument ';', expects identifier (cnn.cpp:334:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:381:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:395:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:396:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_331_5> at cnn.cpp:331:29 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:332:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:381:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_7' (cnn.cpp:333:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:381:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.05 seconds; current allocated memory: 298.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 298.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.664 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 328.828 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.35 seconds; current allocated memory: 411.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 413.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 413.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 413.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 415.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 416.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 416.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('input_load_6', cnn.cpp:343->cnn.cpp:423) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 44, loop 'VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 421.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 421.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 423.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln343) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328->cnn.cpp:423) with incoming values : ('add_ln328', cnn.cpp:328->cnn.cpp:423) [75]  (0.000 ns)
	'add' operation 14 bit of DSP[88] ('add_ln343_4', cnn.cpp:343->cnn.cpp:423) [86]  (2.396 ns)
	'mul' operation 19 bit of DSP[88] ('mul_ln343', cnn.cpp:343->cnn.cpp:423) [88]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 425.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 425.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 425.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 428.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 429.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 433.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 435.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 437.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 443.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 453.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 457.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 463.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 469.586 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 484.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.73 seconds. CPU system time: 1.41 seconds. Elapsed time: 19.88 seconds; current allocated memory: 190.105 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.49 seconds. CPU system time: 0.66 seconds. Elapsed time: 18.89 seconds; current allocated memory: 5.621 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.1 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,835 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 942 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,054 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:20) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:396:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:397:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_331_5> at cnn.cpp:331:29 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.23 seconds. CPU system time: 0.6 seconds. Elapsed time: 8.05 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 303.586 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 329.902 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_4'(cnn.cpp:329:27) and 'VITIS_LOOP_331_5'(cnn.cpp:331:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 422.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 424.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 426.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 427.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('weight_load_19', cnn.cpp:328) on array 'weight' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 46, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 436.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 436.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 439.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 440.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 444.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 446.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 448.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 455.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 466.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 470.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 473.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.598 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 481.727 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 496.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.54 seconds. CPU system time: 1.39 seconds. Elapsed time: 20.18 seconds; current allocated memory: 202.699 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.25 seconds. CPU system time: 0.66 seconds. Elapsed time: 18.66 seconds; current allocated memory: 5.660 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.1 seconds; current allocated memory: 296.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:382:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:396:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:397:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_331_5> at cnn.cpp:331:29 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:332:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_334_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:334:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:382:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.55 seconds. Elapsed time: 8 seconds; current allocated memory: 298.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 302.609 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 328.777 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 411.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 413.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 413.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 413.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 415.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 415.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 415.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 416.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 416.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('input_load_6', cnn.cpp:344->cnn.cpp:424) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 44, loop 'VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 421.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 421.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 422.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln344) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328->cnn.cpp:424) with incoming values : ('add_ln328', cnn.cpp:328->cnn.cpp:424) [75]  (0.000 ns)
	'add' operation 14 bit of DSP[88] ('add_ln344_4', cnn.cpp:344->cnn.cpp:424) [86]  (2.396 ns)
	'mul' operation 19 bit of DSP[88] ('mul_ln344', cnn.cpp:344->cnn.cpp:424) [88]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 425.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 425.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 428.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 429.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 433.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 435.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 437.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 443.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 453.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 457.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 463.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 469.359 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 484.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.54 seconds. CPU system time: 1.35 seconds. Elapsed time: 19.66 seconds; current allocated memory: 190.074 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.26 seconds. CPU system time: 0.61 seconds. Elapsed time: 18.63 seconds; current allocated memory: 5.535 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.13 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,835 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 942 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,054 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_6' (cnn.cpp:332:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:20) in function 'cnn': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_334_7' (cnn.cpp:334:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:396:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:397:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_331_5> at cnn.cpp:331:29 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.04 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.586 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 329.859 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_4'(cnn.cpp:329:27) and 'VITIS_LOOP_331_5'(cnn.cpp:331:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 422.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 424.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 424.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 426.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 426.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('weight_load_19', cnn.cpp:328) on array 'weight' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 46, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 436.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 436.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 439.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 440.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 444.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 446.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 448.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 455.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 466.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 470.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 473.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.594 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 481.719 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 496.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.52 seconds. CPU system time: 1.41 seconds. Elapsed time: 20.18 seconds; current allocated memory: 202.684 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.18 seconds. CPU system time: 0.65 seconds. Elapsed time: 18.57 seconds; current allocated memory: 5.656 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,835 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 942 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 944 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,054 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,058 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,072 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_336_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:336:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_6' (cnn.cpp:333:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_333_6' (cnn.cpp:333:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_336_7' (cnn.cpp:336:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_336_7' (cnn.cpp:336:20) in function 'cnn' has been removed because the loop is unrolled completely (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:399:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:400:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.27 seconds. CPU system time: 0.57 seconds. Elapsed time: 8.06 seconds; current allocated memory: 298.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.605 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 330.117 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_329_4'(cnn.cpp:329:27) and 'VITIS_LOOP_331_5'(cnn.cpp:331:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_328_3'(cnn.cpp:328:25) and 'VITIS_LOOP_329_4'(cnn.cpp:329:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_319_2'(cnn.cpp:319:23) and 'VITIS_LOOP_328_3'(cnn.cpp:328:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_4' (cnn.cpp:329:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_3' (cnn.cpp:328:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (cnn.cpp:319:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_1' (cnn.cpp:304:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 422.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 424.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 426.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 427.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'weight'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' (loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'): Unable to schedule 'load' operation 32 bit ('weight_load_19', cnn.cpp:328) on array 'weight' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46, loop 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 435.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 435.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 436.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 439.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 440.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 444.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 446.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 448.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline 'VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 455.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 466.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 470.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 473.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 478.637 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 481.734 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 497.023 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.44 seconds. CPU system time: 1.44 seconds. Elapsed time: 20.13 seconds; current allocated memory: 202.785 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.15 seconds. CPU system time: 0.71 seconds. Elapsed time: 18.63 seconds; current allocated memory: 5.676 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.309 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.12 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,450 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,938 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,559 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,261 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,721 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,887 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,832 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,836 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,830 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,850 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,939 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_5' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:333:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:335:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_338_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:338:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_5' (cnn.cpp:333:20) in function 'cnn' completely with a factor of 224 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_6' (cnn.cpp:335:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_338_7' (cnn.cpp:338:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:302:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:230:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:401:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:402:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_186_1'(cnn.cpp:186:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:186:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_117_1'(cnn.cpp:117:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:117:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_63_2'(cnn.cpp:63:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:63:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_240_1'(cnn.cpp:240:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:240:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 23.04 seconds. CPU system time: 0.84 seconds. Elapsed time: 24.66 seconds; current allocated memory: 310.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 310.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 328.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 336.391 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:304:41)...5600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.07 seconds; current allocated memory: 419.672 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_241_2'(cnn.cpp:241:23) and 'VITIS_LOOP_242_3'(cnn.cpp:242:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(cnn.cpp:240:20) and 'VITIS_LOOP_241_2'(cnn.cpp:241:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_188_3'(cnn.cpp:188:25) and 'VITIS_LOOP_189_4'(cnn.cpp:189:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_187_2'(cnn.cpp:187:23) and 'VITIS_LOOP_188_3'(cnn.cpp:188:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_186_1'(cnn.cpp:186:20) and 'VITIS_LOOP_187_2'(cnn.cpp:187:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(cnn.cpp:118:23) and 'VITIS_LOOP_119_3'(cnn.cpp:119:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_1'(cnn.cpp:117:20) and 'VITIS_LOOP_118_2'(cnn.cpp:118:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_63_2'(cnn.cpp:63:22) and 'VITIS_LOOP_64_3'(cnn.cpp:64:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_2' (cnn.cpp:241:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (cnn.cpp:240:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (cnn.cpp:188:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_2' (cnn.cpp:187:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (cnn.cpp:186:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (cnn.cpp:118:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_1' (cnn.cpp:117:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_2' (cnn.cpp:63:22) in function 'load_input_S0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.41 seconds; current allocated memory: 525.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 528.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 532.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_63_2_VITIS_LOOP_64_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 533.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 533.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 533.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 533.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_4'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_80', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_165', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_0_load_250', cnn.cpp:349) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_13', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_162', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_247', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'input_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_329_4' (loop 'VITIS_LOOP_329_4'): Unable to schedule 'load' operation 32 bit ('input_1_load_268', cnn.cpp:349) on array 'input_1' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 80, loop 'VITIS_LOOP_329_4'
WARNING: [HLS 200-871] Estimated clock period (3.185 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_Pipeline_VITIS_LOOP_329_4' consists of the following:
	'store' operation 0 bit ('h_write_ln329', cnn.cpp:329) of constant 0 on local variable 'h', cnn.cpp:329 [76]  (0.387 ns)
	'load' operation 8 bit ('h') on local variable 'h', cnn.cpp:329 [81]  (0.000 ns)
	'add' operation 15 bit ('empty_30', cnn.cpp:349) [429]  (0.765 ns)
	'sub' operation 16 bit ('empty_32', cnn.cpp:349) [433]  (0.785 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:349) [435]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:348) on array 'output_0' [688]  (1.248 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 251.66 seconds. CPU system time: 0.15 seconds. Elapsed time: 251.82 seconds; current allocated memory: 709.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.72 seconds. CPU system time: 0.09 seconds. Elapsed time: 30.82 seconds; current allocated memory: 750.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.53 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln349) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:328) with incoming values : ('add_ln328', cnn.cpp:328) [62]  (0.000 ns)
	'add' operation 14 bit of DSP[74] ('add_ln349', cnn.cpp:349) [72]  (2.396 ns)
	'mul' operation 19 bit of DSP[74] ('mul_ln349', cnn.cpp:349) [74]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 761.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 761.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 763.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline 'VITIS_LOOP_63_2_VITIS_LOOP_64_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 764.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 767.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_329_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_329_4' pipeline 'VITIS_LOOP_329_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_329_4' is 33216 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 330 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_329_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.15 seconds; current allocated memory: 835.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.3 seconds. CPU system time: 0.43 seconds. Elapsed time: 13.83 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.01 seconds. CPU system time: 0.12 seconds. Elapsed time: 10.13 seconds; current allocated memory: 1.310 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 364.1 seconds. CPU system time: 2.84 seconds. Elapsed time: 367.86 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32.68 seconds. CPU system time: 0.75 seconds. Elapsed time: 32.18 seconds; current allocated memory: 16.992 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
