Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  8 22:46:11 2023
| Host         : DESKTOP-BHC7JEH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_light_control_sets_placed.rpt
| Design       : traffic_light
| Device       : xc7s75
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              54 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              45 |           15 |
| Yes          | No                    | Yes                    |              89 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+-----------------------------------+------------------+----------------+--------------+
|   Clock Signal   |    Enable Signal   |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------+-----------------------------------+------------------+----------------+--------------+
|  LCD_E_OBUF_BUFG |                    |                                   |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | sec_10[3]_i_1_n_0  | FSM_sequential_L_state[2]_i_2_n_0 |                2 |              4 |         2.00 |
|  LCD_E_OBUF_BUFG | state_s[3]_i_1_n_0 | FSM_sequential_L_state[2]_i_2_n_0 |                1 |              4 |         4.00 |
|  LCD_E_OBUF_BUFG | hour_10            | FSM_sequential_L_state[2]_i_2_n_0 |                1 |              4 |         4.00 |
|  LCD_E_OBUF_BUFG | hour_1[3]_i_1_n_0  | FSM_sequential_L_state[2]_i_2_n_0 |                2 |              4 |         2.00 |
|  LCD_E_OBUF_BUFG | rst_IBUF           | FSM_sequential_L_state[2]_i_2_n_0 |                2 |              4 |         2.00 |
|  LCD_E_OBUF_BUFG | state[4]_i_1_n_0   | FSM_sequential_L_state[2]_i_2_n_0 |                3 |              5 |         1.67 |
|  LCD_E_OBUF_BUFG | state_now          |                                   |                2 |              5 |         2.50 |
|  LCD_E_OBUF_BUFG | min_1[3]_i_1_n_0   | FSM_sequential_L_state[2]_i_2_n_0 |                2 |              8 |         4.00 |
|  LCD_E_OBUF_BUFG | rst_IBUF           |                                   |                3 |              8 |         2.67 |
|  LCD_E_OBUF_BUFG | s_w_g_i_1_n_0      | FSM_sequential_L_state[2]_i_2_n_0 |               14 |             24 |         1.71 |
|  LCD_E_OBUF_BUFG | cnt[31]_i_1_n_0    | FSM_sequential_L_state[2]_i_2_n_0 |               11 |             32 |         2.91 |
|  LCD_E_OBUF_BUFG | cnt_speed          |                                   |               10 |             32 |         3.20 |
|  LCD_E_OBUF_BUFG |                    | FSM_sequential_L_state[2]_i_2_n_0 |               22 |             54 |         2.45 |
+------------------+--------------------+-----------------------------------+------------------+----------------+--------------+


