# ğŸš€ Right Shift Operation in Cadence Virtuoso

## ğŸ§¾ Overview
This project implements a *4-bit Right Shift operation* using *Cadence Virtuoso, targeting **custom VLSI design. The design is verified via **schematic simulation*.

## ğŸ§° Tools Used
- *Cadence Virtuoso* â€“ schematic 
- *ADE / Spectre* â€“ simulation  

## ğŸ”§ Design Details
- *Type of Shift*: Right Shift  
- *Inputs*: D[3:0] â€“ 4-bit input  
- *Output*: Q[3:0] â€“ shifted output  
- *Modules Used*: D Flip-Flops  
- *Clocked: sequential  

## âœ… Features
- Verified using *transient simulation*  
- *Custom schematic* designed in Virtuoso  

## ğŸ“ Project Structure
/schematic/    â†’ OA-based schematic design
/simulation/   â†’ Testbenches & waveforms
/layout/       â†’ Layout files (if done)
/docs/         â†’ Screenshots & reports

## ğŸ“¸ Screenshots
Included waveform and schematic images here:
- waveform.png â€“ simulation proof  
- schematic.png â€“ block-level design
  
## ğŸ§ª How to Simulate
1. Open *Cadence Virtuoso*
2. Load project *library*
3. Open *schematic* and launch *ADE*
4. Run *transient simulation*  
