@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Removing sequential instance ddr_mss_sb_0.CORERESETP_0.release_sdif1_core because it is equivalent to instance ddr_mss_sb_0.CORERESETP_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[7] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[6] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[5] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[4] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[3] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[2] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[7] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[6] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[5] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[4] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[3] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[2] (in view view:coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[7] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[6] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[5] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[4] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[3] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[2] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[1] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":583:10:583:11|Register bit edge_neg[0] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[7] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[6] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[5] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[4] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[3] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[2] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[1] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Register bit edge_pos[0] (in view view:coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FA239 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreapb3\4.2.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_9[6:1] (in view: work.User_Interfaces(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreapb3\4.2.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_9[6:1] (in view: work.User_Interfaces(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\coreconfigp\7.1.100\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Removing instance m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[18] because it is equivalent to instance m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c0\coregpio_c0_0\rtl\vhdl\core\coregpio.vhd":523:8:523:9|RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (in view: coregpio_lib.CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\corespi\5.2.104\rtl\vhdl\core\spi_fifo.vhd":84:8:84:9|RAM fifo_mem_q[8:0] (in view: corespi_lib.spi_fifo(trans)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\actel\directcore\corespi\5.2.104\rtl\vhdl\core\spi_fifo.vhd":84:8:84:9|RAM fifo_mem_q[8:0] (in view: corespi_lib.spi_fifo_0(trans)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\coregpio_c1\coregpio_c1_0\rtl\vhdl\core\coregpio.vhd":523:8:523:9|RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (in view: coregpio_lib.COREGPIO_C1_COREGPIO_C1_0_CoreGPIO(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT246 :"c:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\component\work\ddr_mss_sb\ccc_0\ddr_mss_sb_ccc_0_fccc.vhd":119:4:119:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT447 :"c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc":13:0:13:0|Timing constraint (from [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.MSS_HPMS_READY_int m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc":16:0:16:0|Timing constraint (through [get_pins { m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc":17:0:17:0|Timing constraint (through [get_pins { m2s_creative_demo_0.ddr_mss_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT443 :"c:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc":18:0:18:0|Timing constraint (through [get_nets { m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design 
