ARM GAS  /tmp/ccq9S0Zs.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_eth.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.ETH_MACAddressConfig,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	ETH_MACAddressConfig:
  24              	.LVL0:
  25              	.LFB86:
  26              		.file 1 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c"
   1:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @file    stm32f1xx_hal_eth.c
   4:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief   ETH HAL module driver.
   6:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          functionalities of the Ethernet (ETH) peripheral:
   8:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *           + IO operation functions
  10:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *           + Peripheral Control functions
  11:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *           + Peripheral State and Errors functions
  12:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *
  13:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @verbatim
  14:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ==============================================================================
  15:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                     ##### How to use this driver #####
  16:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ==============================================================================
  17:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     [..]
  18:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#)Declare a ETH_HandleTypeDef handle structure, for example:
  19:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          ETH_HandleTypeDef  heth;
  20:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  21:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#)Fill parameters of Init structure in heth handle
  22:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  23:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#)Call HAL_ETH_Init() API to initialize the Ethernet peripheral (MAC, DMA, ...)
  24:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  25:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#)Initialize the ETH low level resources through the HAL_ETH_MspInit() API:
  26:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           (##) Enable the Ethernet interface clock using
  27:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMAC_CLK_ENABLE();
  28:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMACTX_CLK_ENABLE();
  29:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMACRX_CLK_ENABLE();
  30:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  31:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           (##) Initialize the related GPIO clocks
  32:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           (##) Configure Ethernet pin-out
ARM GAS  /tmp/ccq9S0Zs.s 			page 2


  33:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           (##) Configure Ethernet NVIC interrupt (IT mode)
  34:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  35:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#)Initialize Ethernet DMA Descriptors in chain mode and point to allocated buffers:
  36:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           (##) HAL_ETH_DMATxDescListInit(); for Transmission process
  37:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           (##) HAL_ETH_DMARxDescListInit(); for Reception process
  38:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  39:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#)Enable MAC and DMA transmission and reception:
  40:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           (##) HAL_ETH_Start();
  41:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  42:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#)Prepare ETH DMA TX Descriptors and give the hand to ETH DMA to transfer
  43:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          the frame to MAC TX FIFO:
  44:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          (##) HAL_ETH_TransmitFrame();
  45:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  46:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#)Poll for a received frame in ETH RX DMA Descriptors and get received
  47:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          frame parameters
  48:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          (##) HAL_ETH_GetReceivedFrame(); (should be called into an infinite loop)
  49:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  50:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#) Get a received frame when an ETH RX interrupt occurs:
  51:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          (##) HAL_ETH_GetReceivedFrame_IT(); (called in IT mode only)
  52:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  53:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#) Communicate with external PHY device:
  54:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          (##) Read a specific register from the PHY
  55:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****               HAL_ETH_ReadPHYRegister();
  56:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          (##) Write data to a specific RHY register:
  57:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****               HAL_ETH_WritePHYRegister();
  58:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  59:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#) Configure the Ethernet MAC after ETH peripheral initialization
  60:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           HAL_ETH_ConfigMAC(); all MAC parameters should be filled.
  61:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  62:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (#) Configure the Ethernet DMA after ETH peripheral initialization
  63:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           HAL_ETH_ConfigDMA(); all DMA parameters should be filled.
  64:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  65:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       -@- The PTP protocol and the DMA descriptors ring mode are not supported
  66:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           in this driver
  67:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** *** Callback registration ***
  68:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   =============================================
  69:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  70:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   The compilation define  USE_HAL_ETH_REGISTER_CALLBACKS when set to 1
  71:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   allows the user to configure dynamically the driver callbacks.
  72:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   Use Function @ref HAL_ETH_RegisterCallback() to register an interrupt callback.
  73:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  74:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   Function @ref HAL_ETH_RegisterCallback() allows to register following callbacks:
  75:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
  76:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
  77:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) DMAErrorCallback : DMA Error Callback.
  78:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
  79:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
  80:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  81:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   This function takes as parameters the HAL peripheral handle, the Callback ID
  82:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   and a pointer to the user callback function.
  83:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  84:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   Use function @ref HAL_ETH_UnRegisterCallback() to reset a callback to the default
  85:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   weak function.
  86:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @ref HAL_ETH_UnRegisterCallback takes as parameters the HAL peripheral handle,
  87:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   and the Callback ID.
  88:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   This function allows to reset following callbacks:
  89:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
ARM GAS  /tmp/ccq9S0Zs.s 			page 3


  90:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
  91:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) DMAErrorCallback : DMA Error Callback.
  92:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
  93:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
  94:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
  95:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   By default, after the HAL_ETH_Init and when the state is HAL_ETH_STATE_RESET
  96:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   all callbacks are set to the corresponding weak functions:
  97:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   examples @ref HAL_ETH_TxCpltCallback(), @ref HAL_ETH_RxCpltCallback().
  98:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   Exception done for MspInit and MspDeInit functions that are
  99:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   reset to the legacy weak function in the HAL_ETH_Init/ @ref HAL_ETH_DeInit only when
 100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   these callbacks are null (not registered beforehand).
 101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if not, MspInit or MspDeInit are not null, the HAL_ETH_Init/ @ref HAL_ETH_DeInit
 102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
 103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   Callbacks can be registered/unregistered in HAL_ETH_STATE_READY state only.
 105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   Exception done MspInit/MspDeInit that can be registered/unregistered
 106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   in HAL_ETH_STATE_READY or HAL_ETH_STATE_RESET state,
 107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   In that case first register the MspInit/MspDeInit user callbacks
 109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   using @ref HAL_ETH_RegisterCallback() before calling @ref HAL_ETH_DeInit
 110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   or HAL_ETH_Init function.
 111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   When The compilation define USE_HAL_ETH_REGISTER_CALLBACKS is set to 0 or
 113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   not defined, the callback registration feature is not available and all callbacks
 114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   are set to the corresponding weak functions.
 115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @endverbatim
 117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ******************************************************************************
 118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @attention
 119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *
 120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
 121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * All rights reserved.</center></h2>
 122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *
 123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * This software component is licensed by ST under BSD 3-Clause license,
 124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * the "License"; You may not use this file except in compliance with the
 125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * License. You may obtain a copy of the License at:
 126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *                        opensource.org/licenses/BSD-3-Clause
 127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *
 128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ******************************************************************************
 129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /* Includes ------------------------------------------------------------------*/
 132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #include "stm32f1xx_hal.h"
 133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @addtogroup STM32F1xx_HAL_Driver
 135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
 136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @defgroup ETH ETH
 139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief ETH HAL module driver
 140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #ifdef HAL_ETH_MODULE_ENABLED
 144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if defined (ETH)
 146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 4


 147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /* Private typedef -----------------------------------------------------------*/
 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /* Private define ------------------------------------------------------------*/
 149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @defgroup ETH_Private_Constants ETH Private Constants
 150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #define ETH_TIMEOUT_SWRESET               500U
 153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #define ETH_TIMEOUT_LINKED_STATE          5000U
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #define ETH_TIMEOUT_AUTONEGO_COMPLETED    5000U
 155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @}
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /* Private macro -------------------------------------------------------------*/
 160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /* Private variables ---------------------------------------------------------*/
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /* Private function prototypes -----------------------------------------------*/
 162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @defgroup ETH_Private_Functions ETH Private Functions
 163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err);
 166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr);
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth);
 168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth);
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth);
 170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth);
 171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth);
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth);
 173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth);
 174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth);
 175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth);
 176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_Delay(uint32_t mdelay);
 177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_InitCallbacksToDefault(ETH_HandleTypeDef *heth);
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @}
 183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /* Private functions ---------------------------------------------------------*/
 185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions ETH Exported Functions
 187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
 188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group1 Initialization and de-initialization functions
 191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *  @brief   Initialization and Configuration functions
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *
 193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @verbatim
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ===============================================================================
 195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****             ##### Initialization and de-initialization functions #####
 196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ===============================================================================
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   [..]  This section provides functions allowing to:
 198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (+) Initialize and configure the Ethernet peripheral
 199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (+) De-initialize the Ethernet peripheral
 200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @endverbatim
 202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
 203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
ARM GAS  /tmp/ccq9S0Zs.s 			page 5


 204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Initializes the Ethernet MAC and DMA according to default
 207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         parameters.
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
 211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U, phyreg = 0U;
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t hclk = 60000000U;
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tickstart = 0U;
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t err = ETH_SUCCESS;
 218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check the ETH peripheral state */
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth == NULL)
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     return HAL_ERROR;
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check parameters */
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));
 230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth->State == HAL_ETH_STATE_RESET)
 232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Allocate lock resource and initialize it */
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->Lock = HAL_UNLOCKED;
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     ETH_InitCallbacksToDefault(heth);
 237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if (heth->MspInitCallback == NULL)
 239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->MspInitCallback = HAL_ETH_MspInit;
 242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->MspInitCallback(heth);
 244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #else
 246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_ETH_MspInit(heth);
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Select MII or RMII Mode*/
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   AFIO->MAPR &= ~(AFIO_MAPR_MII_RMII_SEL);
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   AFIO->MAPR |= (uint32_t)heth->Init.MediaInterface;
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Ethernet Software reset */
 256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* After reset all the registers holds their respective reset values */
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get tick */
ARM GAS  /tmp/ccq9S0Zs.s 			page 6


 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tickstart = HAL_GetTick();
 262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait for software reset */
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check for the Timeout */
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_TIMEOUT;
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Process Unlocked */
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
 275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****          not available, please check your external PHY or the IO configuration */
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       return HAL_TIMEOUT;
 277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*-------------------------------- MAC Initialization ----------------------*/
 281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACMIIAR;
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get hclk frequency value */
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   hclk = HAL_RCC_GetHCLKFreq();
 288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set CR bits depending on hclk value */
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if ((hclk >= 20000000U) && (hclk < 35000000U))
 291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* CSR Clock Range between 20-35 MHz */
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV16;
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else if ((hclk >= 35000000U) && (hclk < 60000000U))
 296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* CSR Clock Range between 35-60 MHz */
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV26;
 299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* CSR Clock Range between 60-72 MHz */
 303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV42;
 304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*-------------------- PHY initialization and configuration ----------------*/
 310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Put the PHY in reset mode */
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* In case of write timeout */
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     err = ETH_ERROR;
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Config MAC and DMA */
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     ETH_MACDMAConfig(heth, err);
ARM GAS  /tmp/ccq9S0Zs.s 			page 7


 318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set the ETH peripheral state to READY */
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Return HAL_ERROR */
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     return HAL_ERROR;
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Delay to assure PHY reset */
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(PHY_RESET_DELAY);
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Get tick */
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tickstart = HAL_GetTick();
 333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* We wait for linked status */
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     do
 336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Check for the Timeout */
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* In case of write timeout */
 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         err = ETH_ERROR;
 344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Config MAC and DMA */
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         ETH_MACDMAConfig(heth, err);
 347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->State = HAL_ETH_STATE_READY;
 349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Process Unlocked */
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         __HAL_UNLOCK(heth);
 352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         return HAL_TIMEOUT;
 354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Enable Auto-Negotiation */
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* In case of write timeout */
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       err = ETH_ERROR;
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Config MAC and DMA */
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Return HAL_ERROR */
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       return HAL_ERROR;
 373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 8


 375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Get tick */
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tickstart = HAL_GetTick();
 377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Wait until the auto-negotiation will be completed */
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     do
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Check for the Timeout */
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* In case of write timeout */
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         err = ETH_ERROR;
 388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Config MAC and DMA */
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         ETH_MACDMAConfig(heth, err);
 391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->State = HAL_ETH_STATE_READY;
 393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Process Unlocked */
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         __HAL_UNLOCK(heth);
 396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         return HAL_TIMEOUT;
 398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Read the result of the auto-negotiation */
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* In case of write timeout */
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       err = ETH_ERROR;
 408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Config MAC and DMA */
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Return HAL_ERROR */
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       return HAL_ERROR;
 417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     else
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Configure the MAC with the speed fixed by the auto-negotiation process */
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
ARM GAS  /tmp/ccq9S0Zs.s 			page 9


 432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set Ethernet speed to 10M following the auto-negotiation */
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->Init).Speed = ETH_SPEED_10M;
 435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     else
 437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set Ethernet speed to 100M following the auto-negotiation */
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->Init).Speed = ETH_SPEED_100M;
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else /* AutoNegotiation Disable */
 443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check parameters */
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_SPEED(heth->Init.Speed));
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set MAC Speed and Duplex Mode */
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                                  (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* In case of write timeout */
 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       err = ETH_ERROR;
 454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Config MAC and DMA */
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Return HAL_ERROR */
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       return HAL_ERROR;
 463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Delay to assure PHY configuration */
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(PHY_CONFIG_DELAY);
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Config MAC and DMA */
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACDMAConfig(heth, err);
 471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  De-Initializes the ETH peripheral.
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
 484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
ARM GAS  /tmp/ccq9S0Zs.s 			page 10


 489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth->MspDeInitCallback == NULL)
 492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->MspDeInitCallback(heth);
 497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #else
 498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_ETH_MspDeInit(heth);
 500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif
 501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL state to Disabled */
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_RESET;
 504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Release Lock */
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Initializes the DMA Tx descriptors in chain mode.
 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  DMATxDescTab: Pointer to the first Tx desc list
 517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  TxBuff: Pointer to the first TxBuffer list
 518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  TxBuffCount: Number of the used Tx desc in the list
 519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
 520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescT
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t i = 0U;
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
 528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->TxDesc = DMATxDescTab;
 534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   for (i = 0U; i < TxBuffCount; i++)
 537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Get the pointer on the ith member of the Tx Desc list */
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     dmatxdesc = DMATxDescTab + i;
 540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Second Address Chained bit */
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     dmatxdesc->Status = ETH_DMATXDESC_TCH;
 543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Buffer1 address pointer */
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
ARM GAS  /tmp/ccq9S0Zs.s 			page 11


 546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set the DMA Tx descriptors checksum insertion */
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Initialize the next descriptor with the Next Descriptor Polling Enable */
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if (i < (TxBuffCount - 1U))
 555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set next descriptor address register with next descriptor base address */
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1U);
 558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     else
 560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set Transmit Descriptor List Address Register */
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 569:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 571:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 575:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
 576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
 577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
 581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  DMARxDescTab: Pointer to the first Rx desc list
 584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  RxBuff: Pointer to the first RxBuffer list
 585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  RxBuffCount: Number of the used Rx desc in the list
 586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
 587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 588:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescT
 589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 590:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t i = 0U;
 591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMADescTypeDef *DMARxDesc;
 592:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 593:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
 595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 596:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 598:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 599:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
 600:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->RxDesc = DMARxDescTab;
 601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Fill each DMARxDesc descriptor with the right values */
ARM GAS  /tmp/ccq9S0Zs.s 			page 12


 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   for (i = 0U; i < RxBuffCount; i++)
 604:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 605:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Get the pointer on the ith member of the Rx Desc list */
 606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     DMARxDesc = DMARxDescTab + i;
 607:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 608:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Own bit of the Rx descriptor Status */
 609:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     DMARxDesc->Status = ETH_DMARXDESC_OWN;
 610:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 611:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
 612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 613:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Buffer1 address pointer */
 615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 616:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 617:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 619:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Enable Ethernet DMA Rx Descriptor interrupt */
 620:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 622:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 623:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Initialize the next descriptor with the Next Descriptor Polling Enable */
 624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if (i < (RxBuffCount - 1U))
 625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 626:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set next descriptor address register with next descriptor base address */
 627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 628:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     else
 630:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 631:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
 632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 633:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 634:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 635:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 636:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set Receive Descriptor List Address Register */
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 638:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 639:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 640:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 642:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
 643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 644:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 645:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
 646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
 647:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 648:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 649:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 650:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Initializes the ETH MSP.
 651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 652:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 655:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** __weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
 656:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 657:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 658:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   UNUSED(heth);
 659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
ARM GAS  /tmp/ccq9S0Zs.s 			page 13


 660:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   the HAL_ETH_MspInit could be implemented in the user file
 661:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 663:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 665:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  DeInitializes ETH MSP.
 666:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 667:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 668:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
 669:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 670:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** __weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
 671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 672:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   UNUSED(heth);
 674:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 675:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   the HAL_ETH_MspDeInit could be implemented in the user file
 676:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 677:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 678:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 679:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 680:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 681:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Register a User ETH Callback
 682:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         To be used instead of the weak predefined callback
 683:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param heth eth handle
 684:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param CallbackID ID of the callback to be registered
 685:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *        This parameter can be one of the following values:
 686:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 687:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 688:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_DMA_ERROR_CB_ID   DMA Error Callback ID
 689:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 690:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 691:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param pCallback pointer to the Callback function
 692:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval status
 693:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 694:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Callb
 695:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 696:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 697:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (pCallback == NULL)
 699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 700:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     return HAL_ERROR;
 701:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 702:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process locked */
 703:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
 704:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 705:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth->State == HAL_ETH_STATE_READY)
 706:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 707:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     switch (CallbackID)
 708:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 709:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 710:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->TxCpltCallback = pCallback;
 711:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 712:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 713:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 714:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->RxCpltCallback = pCallback;
 715:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 716:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 14


 717:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_DMA_ERROR_CB_ID :
 718:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->DMAErrorCallback = pCallback;
 719:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 720:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 721:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 723:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 724:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 725:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 727:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 728:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 729:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       default :
 730:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Return error status */
 731:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         status =  HAL_ERROR;
 732:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 733:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 734:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 735:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else if (heth->State == HAL_ETH_STATE_RESET)
 736:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 737:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     switch (CallbackID)
 738:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 739:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 740:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 741:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 742:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 743:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 744:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 745:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 747:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       default :
 748:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Return error status */
 749:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         status =  HAL_ERROR;
 750:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 751:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 752:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 753:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else
 754:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 755:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Return error status */
 756:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     status =  HAL_ERROR;
 757:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 758:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 759:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Release Lock */
 760:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 761:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 762:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return status;
 763:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 764:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 765:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 766:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Unregister an ETH Callback
 767:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         ETH callabck is redirected to the weak predefined callback
 768:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param heth eth handle
 769:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param CallbackID ID of the callback to be unregistered
 770:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *        This parameter can be one of the following values:
 771:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 772:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 773:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_DMA_ERROR_CB_ID      DMA Error Callback ID
ARM GAS  /tmp/ccq9S0Zs.s 			page 15


 774:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 775:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 776:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval status
 777:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 778:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Cal
 779:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 780:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 781:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 782:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process locked */
 783:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
 784:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 785:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth->State == HAL_ETH_STATE_READY)
 786:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 787:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     switch (CallbackID)
 788:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 789:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 790:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->TxCpltCallback = HAL_ETH_TxCpltCallback;
 791:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 792:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 793:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 794:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->RxCpltCallback = HAL_ETH_RxCpltCallback;
 795:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 796:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 797:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_DMA_ERROR_CB_ID :
 798:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->DMAErrorCallback = HAL_ETH_ErrorCallback;
 799:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 800:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 801:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 802:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 803:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 804:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 805:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 806:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 807:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 808:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 809:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       default :
 810:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Return error status */
 811:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         status =  HAL_ERROR;
 812:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 813:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 814:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 815:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else if (heth->State == HAL_ETH_STATE_RESET)
 816:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 817:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     switch (CallbackID)
 818:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 819:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 820:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 821:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 822:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 823:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 824:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 825:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
 826:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 827:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       default :
 828:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Return error status */
 829:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         status =  HAL_ERROR;
 830:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         break;
ARM GAS  /tmp/ccq9S0Zs.s 			page 16


 831:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 832:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 833:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else
 834:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 835:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Return error status */
 836:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     status =  HAL_ERROR;
 837:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 838:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 839:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Release Lock */
 840:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 841:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 842:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return status;
 843:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 844:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 845:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 846:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 847:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @}
 848:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 849:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 850:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group2 IO operation functions
 851:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *  @brief   Data transfers functions
 852:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *
 853:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @verbatim
 854:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ==============================================================================
 855:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           ##### IO operation functions #####
 856:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ==============================================================================
 857:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   [..]  This section provides functions allowing to:
 858:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         (+) Transmit a frame
 859:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****             HAL_ETH_TransmitFrame();
 860:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         (+) Receive a frame
 861:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****             HAL_ETH_GetReceivedFrame();
 862:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****             HAL_ETH_GetReceivedFrame_IT();
 863:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         (+) Read from an External PHY register
 864:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****             HAL_ETH_ReadPHYRegister();
 865:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         (+) Write to an External PHY register
 866:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****             HAL_ETH_WritePHYRegister();
 867:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 868:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @endverbatim
 869:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 870:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
 871:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 872:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 873:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 874:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Sends an Ethernet frame.
 875:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 876:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 877:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  FrameLength: Amount of data to be sent
 878:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
 879:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 880:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
 881:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 882:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t bufcount = 0U, size = 0U, i = 0U;
 883:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 884:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
 885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
 886:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 887:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
ARM GAS  /tmp/ccq9S0Zs.s 			page 17


 888:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 889:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 890:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (FrameLength == 0U)
 891:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 892:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set ETH HAL state to READY */
 893:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 894:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 895:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Process Unlocked */
 896:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 897:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 898:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     return  HAL_ERROR;
 899:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 900:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 901:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
 902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 903:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 904:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* OWN bit set */
 905:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_BUSY_TX;
 906:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 907:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Process Unlocked */
 908:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 909:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 910:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     return HAL_ERROR;
 911:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 912:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 913:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get the number of needed Tx buffers for the current frame */
 914:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (FrameLength > ETH_TX_BUF_SIZE)
 915:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 916:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     bufcount = FrameLength / ETH_TX_BUF_SIZE;
 917:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if (FrameLength % ETH_TX_BUF_SIZE)
 918:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 919:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       bufcount++;
 920:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 921:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 922:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else
 923:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 924:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     bufcount = 1U;
 925:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 926:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (bufcount == 1U)
 927:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 928:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set LAST and FIRST segment */
 929:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 930:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set frame size */
 931:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 932:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 933:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 934:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Point to next descriptor */
 935:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 936:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 937:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else
 938:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     for (i = 0U; i < bufcount; i++)
 940:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 941:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Clear FIRST and LAST segment bits */
 942:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 943:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       if (i == 0U)
ARM GAS  /tmp/ccq9S0Zs.s 			page 18


 945:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 946:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Setting the first segment bit */
 947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 948:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 949:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 950:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Program size */
 951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 952:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       if (i == (bufcount - 1U))
 954:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 955:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         /* Setting the last segment bit */
 956:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 957:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 958:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 959:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 960:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 961:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 962:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 963:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
 964:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 965:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 966:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 967:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 968:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
 969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 970:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 971:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear TBUS ETHERNET DMA flag */
 972:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 973:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Resume DMA transmission*/
 974:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->DMATPDR = 0U;
 975:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 976:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 977:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 978:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 979:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 980:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
 981:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 982:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 983:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
 984:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
 985:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 986:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 987:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
 988:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Checks for received frames.
 989:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 990:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 991:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
 992:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
 993:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
 994:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 995:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t framelength = 0U;
 996:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 997:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
 998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
 999:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1000:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check the ETH state to BUSY */
1001:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
ARM GAS  /tmp/ccq9S0Zs.s 			page 19


1002:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1003:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check if segment is not owned by DMA */
1004:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & E
1005:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
1006:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1007:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check if last segment */
1008:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
1009:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
1010:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* increment segment count */
1011:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount++;
1012:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1013:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Check if last segment is first segment: one segment contains the frame */
1014:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       if ((heth->RxFrameInfos).SegCount == 1U)
1015:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
1016:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
1017:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
1018:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1019:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
1020:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1021:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
1022:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT)
1023:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
1024:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1025:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Get the address of the buffer start address */
1026:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
1027:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
1028:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
1029:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1030:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set HAL State to Ready */
1031:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
1032:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1033:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Process Unlocked */
1034:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       __HAL_UNLOCK(heth);
1035:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1036:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Return function status */
1037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       return HAL_OK;
1038:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
1039:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check if first segment */
1040:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
1041:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
1042:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
1043:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).LSRxDesc = NULL;
1044:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount = 1U;
1045:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
1046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
1047:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
1048:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check if intermediate segment */
1049:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     else
1050:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
1051:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount++;
1052:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
1053:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
1054:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
1055:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1056:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1057:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
1058:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
ARM GAS  /tmp/ccq9S0Zs.s 			page 20


1059:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1060:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
1061:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1062:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1063:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
1064:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_ERROR;
1065:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1066:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1067:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1068:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Gets the Received frame in interrupt mode.
1069:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1070:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1071:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
1072:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1073:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
1074:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1075:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t descriptorscancounter = 0U;
1076:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1077:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
1078:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
1079:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1080:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to BUSY */
1081:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
1082:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1083:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Scan descriptors owned by CPU */
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter 
1085:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1086:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Just for security */
1087:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     descriptorscancounter++;
1088:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1089:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check if first segment in frame */
1090:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & E
1091:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_F
1092:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
1093:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
1094:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.SegCount = 1U;
1095:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
1096:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
1097:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
1098:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check if intermediate segment */
1099:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ET
1100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
1101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
1102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Increment segment count */
1103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos.SegCount)++;
1104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
1105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
1106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
1107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Should be last segment */
1108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     else
1109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
1110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Last segment */
1111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
1112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Increment segment count */
1114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos.SegCount)++;
1115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 21


1116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Check if last segment is first segment: one segment contains the frame */
1117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       if ((heth->RxFrameInfos.SegCount) == 1U)
1118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
1119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
1120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
1121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
1123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRA
1124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Get the address of the buffer start address */
1126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
1127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
1129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
1130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Set HAL State to Ready */
1132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
1133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Process Unlocked */
1135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       __HAL_UNLOCK(heth);
1136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Return function status */
1138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       return HAL_OK;
1139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
1140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set HAL State to Ready */
1143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
1146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
1149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_ERROR;
1150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  This function handles ETH interrupt request.
1154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
1157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
1159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Frame received */
1161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
1162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*Call registered Receive complete callback*/
1165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->RxCpltCallback(heth);
1166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #else
1167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Receive complete callback */
1168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_ETH_RxCpltCallback(heth);
1169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
1170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear the Eth DMA Rx IT pending bits */
1172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
ARM GAS  /tmp/ccq9S0Zs.s 			page 22


1173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set HAL State to Ready */
1175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
1176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Process Unlocked */
1178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_UNLOCK(heth);
1179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Frame transmitted */
1182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
1183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*  Call resgistered Transfer complete callback*/
1186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->TxCpltCallback(heth);
1187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #else
1188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Transfer complete callback */
1189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_ETH_TxCpltCallback(heth);
1190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
1191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear the Eth DMA Tx IT pending bits */
1193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
1194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set HAL State to Ready */
1196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
1197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Process Unlocked */
1199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_UNLOCK(heth);
1200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear the interrupt flags */
1203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
1204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* ETH DMA Error */
1206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
1207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->DMAErrorCallback(heth);
1210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #else
1211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Ethernet Error callback */
1212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_ETH_ErrorCallback(heth);
1213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
1214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear the interrupt flags */
1216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
1217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set HAL State to Ready */
1219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
1220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Process Unlocked */
1222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_UNLOCK(heth);
1223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Tx Transfer completed callbacks.
1228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/ccq9S0Zs.s 			page 23


1230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
1231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** __weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
1233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   UNUSED(heth);
1236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Rx Transfer completed callbacks.
1243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
1246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** __weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
1248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   UNUSED(heth);
1251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Ethernet transfer error callbacks
1258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
1261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** __weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
1263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   UNUSED(heth);
1266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Reads a PHY register
1273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param PHYReg: PHY register address, is the index of one of the 32 PHY register.
1276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *                This parameter can be one of the following values:
1277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *                   PHY_BCR: Transceiver Basic Control Register,
1278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *                   PHY_BSR: Transceiver Basic Status Register.
1279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *                   More PHY register could be read depending on the used PHY
1280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param RegValue: PHY register value
1281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
1282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegVa
1284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tickstart = 0U;
ARM GAS  /tmp/ccq9S0Zs.s 			page 24


1287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check parameters */
1289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
1290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check the ETH peripheral state */
1292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth->State == HAL_ETH_STATE_BUSY_RD)
1293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     return HAL_BUSY;
1295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to BUSY_RD */
1297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY_RD;
1298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
1300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
1301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
1303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
1304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prepare the MII address register value */
1306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device ad
1307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
1308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
1309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
1310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write the result value into the MII Address register */
1312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
1313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get tick */
1315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tickstart = HAL_GetTick();
1316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check for the Busy flag */
1318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
1319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check for the Timeout */
1321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
1322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
1323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
1324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Process Unlocked */
1326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       __HAL_UNLOCK(heth);
1327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       return HAL_TIMEOUT;
1329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
1330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
1332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get MACMIIDR value */
1335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
1336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to READY */
1338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
1341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
1342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 25


1344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Writes to a PHY register.
1346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  PHYReg: PHY register address, is the index of one of the 32 PHY register.
1349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          This parameter can be one of the following values:
1350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *             PHY_BCR: Transceiver Control Register.
1351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *             More PHY register could be written depending on the used PHY
1352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  RegValue: the value to write
1353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
1354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegVa
1356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tickstart = 0U;
1359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check parameters */
1361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
1362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check the ETH peripheral state */
1364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth->State == HAL_ETH_STATE_BUSY_WR)
1365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     return HAL_BUSY;
1367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to BUSY_WR */
1369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY_WR;
1370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
1372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
1373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
1375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
1376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prepare the MII register address value */
1378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device ad
1379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
1380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
1381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
1382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Give the value to the MII data register */
1384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->Instance->MACMIIDR = (uint16_t)RegValue;
1385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write the result value into the MII Address register */
1387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
1388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get tick */
1390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tickstart = HAL_GetTick();
1391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check for the Busy flag */
1393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
1394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check for the Timeout */
1396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
1397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
1398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
1399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Process Unlocked */
ARM GAS  /tmp/ccq9S0Zs.s 			page 26


1401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       __HAL_UNLOCK(heth);
1402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       return HAL_TIMEOUT;
1404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
1405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
1407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set ETH HAL State to READY */
1410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
1413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
1414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @}
1418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group3 Peripheral Control functions
1421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  *  @brief    Peripheral Control functions
1422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  *
1423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** @verbatim
1424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  ===============================================================================
1425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                   ##### Peripheral Control functions #####
1426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  ===============================================================================
1427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     [..]  This section provides functions allowing to:
1428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (+) Enable MAC and DMA transmission and reception.
1429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           HAL_ETH_Start();
1430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (+) Disable MAC and DMA transmission and reception.
1431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           HAL_ETH_Stop();
1432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (+) Set the MAC configuration in runtime mode
1433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           HAL_ETH_ConfigMAC();
1434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (+) Set the DMA configuration in runtime mode
1435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****           HAL_ETH_ConfigDMA();
1436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** @endverbatim
1438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
1439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  * @brief  Enables Ethernet MAC and DMA reception/transmission
1443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  *         the configuration information for ETHERNET module
1445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  * @retval HAL status
1446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****  */
1447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
1448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
1450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
1451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
1454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Enable transmit state machine of the MAC for transmission on the MII */
1456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACTransmissionEnable(heth);
1457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 27


1458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Enable receive state machine of the MAC for reception from the MII */
1459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACReceptionEnable(heth);
1460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Flush Transmit FIFO */
1462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_FlushTransmitFIFO(heth);
1463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Start DMA transmission */
1465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMATransmissionEnable(heth);
1466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Start DMA reception */
1468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMAReceptionEnable(heth);
1469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH state to READY*/
1471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
1474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
1477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
1478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission
1482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
1485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
1487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
1489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
1490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
1493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Stop DMA transmission */
1495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMATransmissionDisable(heth);
1496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Stop DMA reception */
1498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMAReceptionDisable(heth);
1499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Disable receive state machine of the MAC for reception from the MII */
1501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACReceptionDisable(heth);
1502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Flush Transmit FIFO */
1504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_FlushTransmitFIFO(heth);
1505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Disable transmit state machine of the MAC for transmission on the MII */
1507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACTransmissionDisable(heth);
1508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH state*/
1510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
1513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 28


1515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
1516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
1517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Set ETH MAC Configuration.
1521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  macconf: MAC Configuration structure
1524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
1525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
1527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
1531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
1532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
1535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_SPEED(heth->Init.Speed));
1537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
1538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (macconf != NULL)
1540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Check the parameters */
1542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
1543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_JABBER(macconf->Jabber));
1544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
1545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
1546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
1547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
1548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
1549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
1550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
1551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
1552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
1553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
1554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
1555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
1556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
1557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
1558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
1559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
1560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
1561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
1562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
1563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
1564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
1565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
1566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
1567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
1568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
1569:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*------------------------ ETHERNET MACCR Configuration --------------------*/
1571:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Get the ETHERNET MACCR value */
ARM GAS  /tmp/ccq9S0Zs.s 			page 29


1572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
1573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
1574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 &= ETH_MACCR_CLEAR_MASK;
1575:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 |= (uint32_t)(macconf->Watchdog |
1577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->Jabber |
1578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->InterFrameGap |
1579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->CarrierSense |
1580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           (heth->Init).Speed |
1581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ReceiveOwn |
1582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->LoopbackMode |
1583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           (heth->Init).DuplexMode |
1584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ChecksumOffload |
1585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->RetryTransmission |
1586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->AutomaticPadCRCStrip |
1587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->BackOffLimit |
1588:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->DeferralCheck);
1589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1590:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Write to ETHERNET MACCR */
1591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACCR = (uint32_t)tmpreg1;
1592:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1593:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
1594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
1596:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
1598:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1599:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*----------------------- ETHERNET MACFFR Configuration --------------------*/
1600:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Write to ETHERNET MACFFR */
1601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
1602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
1603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->PassControlFrames |
1604:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->BroadcastFramesReception |
1605:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
1606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->PromiscuousMode |
1607:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
1608:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
1609:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1610:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
1611:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACFFR;
1613:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACFFR = tmpreg1;
1615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1616:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
1617:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Write to ETHERNET MACHTHR */
1618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
1619:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1620:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Write to ETHERNET MACHTLR */
1621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
1622:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
1623:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Get the ETHERNET MACFCR value */
1625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACFCR;
1626:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear xx bits */
1627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
1628:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 30


1629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
1630:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
1631:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->PauseLowThreshold |
1632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect |
1633:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
1634:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->TransmitFlowControl);
1635:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1636:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Write to ETHERNET MACFCR */
1637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
1638:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1639:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
1640:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACFCR;
1642:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACFCR = tmpreg1;
1644:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1645:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
1646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
1647:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                              macconf->VLANTagIdentifier);
1648:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1649:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
1650:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACVLANTR;
1652:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = tmpreg1;
1654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1655:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else /* macconf == NULL : here we just configure Speed and Duplex mode */
1656:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1657:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*------------------------ ETHERNET MACCR Configuration --------------------*/
1658:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Get the ETHERNET MACCR value */
1659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
1660:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1661:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear FES and DM bits */
1662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 &= ~(0x00004800U);
1663:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
1665:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1666:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Write to ETHERNET MACCR */
1667:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACCR = (uint32_t)tmpreg1;
1668:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1669:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1670:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
1672:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
1674:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1675:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1676:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH state to Ready */
1677:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1678:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1679:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
1680:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1681:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1682:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
1683:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
1684:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1685:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 31


1686:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1687:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Sets ETH DMA Configuration.
1688:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1689:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1690:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  dmaconf: DMA Configuration structure
1691:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
1692:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1693:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf)
1694:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1695:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1696:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1697:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
1698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_LOCK(heth);
1699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1700:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1701:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
1702:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1703:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check parameters */
1704:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(dmaconf->DropTCPIPChecksumErrorFrame));
1705:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_STORE_FORWARD(dmaconf->ReceiveStoreForward));
1706:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_FLUSH_RECEIVE_FRAME(dmaconf->FlushReceivedFrame));
1707:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_STORE_FORWARD(dmaconf->TransmitStoreForward));
1708:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_THRESHOLD_CONTROL(dmaconf->TransmitThresholdControl));
1709:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_ERROR_FRAMES(dmaconf->ForwardErrorFrames));
1710:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(dmaconf->ForwardUndersizedGoodFrames));
1711:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_THRESHOLD_CONTROL(dmaconf->ReceiveThresholdControl));
1712:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_SECOND_FRAME_OPERATE(dmaconf->SecondFrameOperate));
1713:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_ADDRESS_ALIGNED_BEATS(dmaconf->AddressAlignedBeats));
1714:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_FIXED_BURST(dmaconf->FixedBurst));
1715:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_RXDMA_BURST_LENGTH(dmaconf->RxDMABurstLength));
1716:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_TXDMA_BURST_LENGTH(dmaconf->TxDMABurstLength));
1717:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(dmaconf->DescriptorSkipLength));
1718:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(dmaconf->DMAArbitration));
1719:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1720:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
1721:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
1722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
1723:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
1724:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
1725:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(dmaconf->DropTCPIPChecksumErrorFrame |
1727:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ReceiveStoreForward |
1728:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->FlushReceivedFrame |
1729:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->TransmitStoreForward |
1730:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
1731:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ForwardErrorFrames |
1732:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ForwardUndersizedGoodFrames |
1733:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
1734:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->SecondFrameOperate);
1735:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1736:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
1737:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
1738:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1739:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1740:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
1741:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
1742:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
ARM GAS  /tmp/ccq9S0Zs.s 			page 32


1743:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
1744:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1745:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/
1746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(dmaconf->AddressAlignedBeats |
1747:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->FixedBurst |
1748:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
1749:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->TxDMABurstLength |
1750:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
1751:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
1752:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
1753:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1754:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1755:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1756:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMABMR;
1757:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1758:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
1759:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1760:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH state to Ready */
1761:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1762:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1763:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Unlocked */
1764:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1765:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1766:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return function status */
1767:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return HAL_OK;
1768:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1769:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1770:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1771:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @}
1772:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1773:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1774:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group4 Peripheral State functions
1775:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *  @brief   Peripheral State functions
1776:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *
1777:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @verbatim
1778:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ===============================================================================
1779:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                          ##### Peripheral State functions #####
1780:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ===============================================================================
1781:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   [..]
1782:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   This subsection permits to get in run-time the status of the peripheral
1783:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   and the data flow.
1784:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****        (+) Get the ETH handle state:
1785:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****            HAL_ETH_GetState();
1786:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1787:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1788:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   @endverbatim
1789:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
1790:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1791:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1792:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1793:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Return the ETH HAL state
1794:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1795:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1796:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL state
1797:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1798:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth)
1799:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
ARM GAS  /tmp/ccq9S0Zs.s 			page 33


1800:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return ETH state */
1801:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   return heth->State;
1802:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
1803:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1804:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1805:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @}
1806:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1807:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1808:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1809:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @}
1810:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1811:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1812:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /** @addtogroup ETH_Private_Functions
1813:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @{
1814:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1815:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1816:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
1817:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Configures Ethernet MAC and DMA with default parameters.
1818:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1819:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1820:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  err: Ethernet Init error
1821:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
1822:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
1823:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
1824:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
1825:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACInitTypeDef macinit;
1826:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMAInitTypeDef dmainit;
1827:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1828:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1829:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (err != ETH_SUCCESS) /* Auto-negotiation failed */
1830:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1831:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Ethernet duplex mode to Full-duplex */
1832:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
1833:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1834:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Ethernet speed to 100M */
1835:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Init).Speed = ETH_SPEED_100M;
1836:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1837:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1838:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Ethernet MAC default initialization **************************************/
1839:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.Watchdog = ETH_WATCHDOG_ENABLE;
1840:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.Jabber = ETH_JABBER_ENABLE;
1841:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
1842:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
1843:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
1844:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
1845:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
1846:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1847:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
1848:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1849:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   else
1850:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
1851:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
1852:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
1853:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
1854:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
1855:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
1856:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
ARM GAS  /tmp/ccq9S0Zs.s 			page 34


1857:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
1858:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
1859:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
1860:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
1861:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
1862:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
1863:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
1864:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
1865:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.HashTableHigh = 0x0U;
1866:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.HashTableLow = 0x0U;
1867:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.PauseTime = 0x0U;
1868:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
1869:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
1870:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
1871:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
1872:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
1873:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
1874:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.VLANTagIdentifier = 0x0U;
1875:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1876:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
1877:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get the ETHERNET MACCR value */
1878:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
1879:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
1880:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ETH_MACCR_CLEAR_MASK;
1881:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
1882:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the JD: bit according to ETH Jabber value */
1883:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the IFG bit according to ETH InterFrameGap value */
1884:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DCRS bit according to ETH CarrierSense value */
1885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the FES bit according to ETH Speed value */
1886:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DO bit according to ETH ReceiveOwn value */
1887:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the LM bit according to ETH LoopbackMode value */
1888:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DM bit according to ETH Mode value */
1889:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the IPCO bit according to ETH ChecksumOffload value */
1890:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DR bit according to ETH RetryTransmission value */
1891:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
1892:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the BL bit according to ETH BackOffLimit value */
1893:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DC bit according to ETH DeferralCheck value */
1894:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(macinit.Watchdog |
1895:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.Jabber |
1896:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.InterFrameGap |
1897:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.CarrierSense |
1898:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         (heth->Init).Speed |
1899:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ReceiveOwn |
1900:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.LoopbackMode |
1901:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         (heth->Init).DuplexMode |
1902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ChecksumOffload |
1903:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.RetryTransmission |
1904:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.AutomaticPadCRCStrip |
1905:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.BackOffLimit |
1906:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.DeferralCheck);
1907:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1908:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write to ETHERNET MACCR */
1909:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = (uint32_t)tmpreg1;
1910:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1911:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1912:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1913:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
ARM GAS  /tmp/ccq9S0Zs.s 			page 35


1914:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1915:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
1916:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1917:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET MACFFR Configuration --------------------*/
1918:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the RA bit according to ETH ReceiveAll value */
1919:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the SAF and SAIF bits according to ETH SourceAddrFilter value */
1920:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the PCF bit according to ETH PassControlFrames value */
1921:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DBF bit according to ETH BroadcastFramesReception value */
1922:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DAIF bit according to ETH DestinationAddrFilter value */
1923:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the PR bit according to ETH PromiscuousMode value */
1924:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
1925:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
1926:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write to ETHERNET MACFFR */
1927:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
1928:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
1929:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.PassControlFrames |
1930:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.BroadcastFramesReception |
1931:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.DestinationAddrFilter |
1932:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.PromiscuousMode |
1933:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.MulticastFramesFilter |
1934:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.UnicastFramesFilter);
1935:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1936:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1937:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1938:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFFR;
1939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1940:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
1941:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1942:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
1943:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write to ETHERNET MACHTHR */
1944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
1945:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1946:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write to ETHERNET MACHTLR */
1947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
1948:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
1949:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1950:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get the ETHERNET MACFCR value */
1951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
1952:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
1953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
1954:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1955:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the PT bit according to ETH PauseTime value */
1956:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
1957:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the PLT bit according to ETH PauseLowThreshold value */
1958:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
1959:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the RFE bit according to ETH ReceiveFlowControl value */
1960:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the TFE bit according to ETH TransmitFlowControl value */
1961:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
1962:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
1963:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.PauseLowThreshold |
1964:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.UnicastPauseFrameDetect |
1965:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ReceiveFlowControl |
1966:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.TransmitFlowControl);
1967:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1968:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write to ETHERNET MACFCR */
1969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
1970:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 36


1971:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1972:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
1973:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
1974:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1975:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
1976:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1977:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
1978:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETV bit according to ETH VLANTagComparison value */
1979:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the VL bit according to ETH VLANTagIdentifier value */
1980:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
1981:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                            macinit.VLANTagIdentifier);
1982:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1983:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1984:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1985:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACVLANTR;
1986:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1987:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
1988:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
1989:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Ethernet DMA default initialization ************************************/
1990:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
1991:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
1992:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
1993:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
1994:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
1995:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
1996:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
1997:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
1998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
1999:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
2000:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
2001:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
2002:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
2003:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.DescriptorSkipLength = 0x0U;
2004:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
2005:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2006:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
2007:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2008:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
2009:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
2010:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2011:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DT bit according to ETH DropTCPIPChecksumErrorFrame value */
2012:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the RSF bit according to ETH ReceiveStoreForward value */
2013:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DFF bit according to ETH FlushReceivedFrame value */
2014:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the TSF bit according to ETH TransmitStoreForward value */
2015:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the TTC bit according to ETH TransmitThresholdControl value */
2016:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the FEF bit according to ETH ForwardErrorFrames value */
2017:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
2018:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the RTC bit according to ETH ReceiveThresholdControl value */
2019:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the OSF bit according to ETH SecondFrameOperate value */
2020:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
2021:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.ReceiveStoreForward |
2022:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.FlushReceivedFrame |
2023:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.TransmitStoreForward |
2024:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.TransmitThresholdControl |
2025:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.ForwardErrorFrames |
2026:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.ForwardUndersizedGoodFrames |
2027:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.ReceiveThresholdControl |
ARM GAS  /tmp/ccq9S0Zs.s 			page 37


2028:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.SecondFrameOperate);
2029:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2030:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
2031:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
2032:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2033:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2034:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2035:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2036:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
2038:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2039:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration ------------------*/
2040:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the AAL bit according to ETH AddressAlignedBeats value */
2041:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the FB bit according to ETH FixedBurst value */
2042:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
2043:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
2044:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the DSL bit according to ETH DesciptorSkipLength value */
2045:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the PR and DA bits according to ETH DMAArbitration value */
2046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
2047:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmainit.FixedBurst |
2048:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected fo
2049:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmainit.TxDMABurstLength |
2050:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         (dmainit.DescriptorSkipLength << 2U) |
2051:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmainit.DMAArbitration |
2052:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
2053:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2054:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2055:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2056:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMABMR;
2057:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2058:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
2059:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2060:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
2061:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
2062:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Enable the Ethernet Rx Interrupt */
2063:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
2064:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
2065:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2066:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Initialize MAC address in ethernet MAC */
2067:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
2068:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
2069:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2070:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2071:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Configures the selected MAC address.
2072:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2073:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2074:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  MacAddr: The MAC address to configure
2075:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *          This parameter can be one of the following values:
2076:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *             @arg ETH_MAC_Address0: MAC Address0
2077:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *             @arg ETH_MAC_Address1: MAC Address1
2078:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *             @arg ETH_MAC_Address2: MAC Address2
2079:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *             @arg ETH_MAC_Address3: MAC Address3
2080:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  Addr: Pointer to MAC address buffer data (6 bytes)
2081:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval HAL status
2082:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2083:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
2084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
ARM GAS  /tmp/ccq9S0Zs.s 			page 38


  27              		.loc 1 2084 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
2085:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1;
  32              		.loc 1 2085 3 view .LVU1
2086:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2087:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2088:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   UNUSED(heth);
  33              		.loc 1 2088 3 view .LVU2
2089:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2090:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Check the parameters */
2091:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  34              		.loc 1 2091 3 view .LVU3
2092:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2093:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Calculate the selected MAC address high register */
2094:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
  35              		.loc 1 2094 3 view .LVU4
  36              		.loc 1 2094 28 is_stmt 0 view .LVU5
  37 0000 5079     		ldrb	r0, [r2, #5]	@ zero_extendqisi2
  38              	.LVL1:
  39              		.loc 1 2094 56 view .LVU6
  40 0002 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
  41              		.loc 1 2094 11 view .LVU7
  42 0004 43EA0023 		orr	r3, r3, r0, lsl #8
  43              	.LVL2:
2095:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Load the selected MAC address high register */
2096:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
  44              		.loc 1 2096 3 is_stmt 1 view .LVU8
  45              		.loc 1 2096 23 is_stmt 0 view .LVU9
  46 0008 0748     		ldr	r0, .L2
  47              		.loc 1 2096 66 view .LVU10
  48 000a 0B50     		str	r3, [r1, r0]
2097:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
2098:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) 
  49              		.loc 1 2098 3 is_stmt 1 view .LVU11
  50              		.loc 1 2098 28 is_stmt 0 view .LVU12
  51 000c D078     		ldrb	r0, [r2, #3]	@ zero_extendqisi2
  52              		.loc 1 2098 58 view .LVU13
  53 000e 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
  54              	.LVL3:
  55              		.loc 1 2098 63 view .LVU14
  56 0010 1B04     		lsls	r3, r3, #16
  57              		.loc 1 2098 41 view .LVU15
  58 0012 43EA0063 		orr	r3, r3, r0, lsl #24
  59              		.loc 1 2098 88 view .LVU16
  60 0016 5078     		ldrb	r0, [r2, #1]	@ zero_extendqisi2
  61              		.loc 1 2098 71 view .LVU17
  62 0018 43EA0023 		orr	r3, r3, r0, lsl #8
  63              		.loc 1 2098 106 view .LVU18
  64 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  65              	.LVL4:
  66              		.loc 1 2098 11 view .LVU19
  67 001e 1343     		orrs	r3, r3, r2
  68              	.LVL5:
2099:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 39


2100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Load the selected MAC address low register */
2101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
  69              		.loc 1 2101 3 is_stmt 1 view .LVU20
  70              		.loc 1 2101 23 is_stmt 0 view .LVU21
  71 0020 024A     		ldr	r2, .L2+4
  72              		.loc 1 2101 66 view .LVU22
  73 0022 8B50     		str	r3, [r1, r2]
2102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
  74              		.loc 1 2102 1 view .LVU23
  75 0024 7047     		bx	lr
  76              	.L3:
  77 0026 00BF     		.align	2
  78              	.L2:
  79 0028 40800240 		.word	1073905728
  80 002c 44800240 		.word	1073905732
  81              		.cfi_endproc
  82              	.LFE86:
  84              		.section	.text.ETH_DMATransmissionEnable,"ax",%progbits
  85              		.align	1
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  89              		.fpu softvfp
  91              	ETH_DMATransmissionEnable:
  92              	.LVL6:
  93              	.LFB91:
2103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Enables the MAC transmission.
2106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
2111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
2112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
2113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Enable the MAC transmission */
2115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR |= ETH_MACCR_TE;
2116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
2121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
2122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
2123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Disables the MAC transmission.
2126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
2131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
2132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
2133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 40


2134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Disable the MAC transmission */
2135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
2136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
2141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
2142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
2143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Enables the MAC reception.
2146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
2151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
2152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
2153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Enable the MAC reception */
2155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR |= ETH_MACCR_RE;
2156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
2161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
2162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
2163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Disables the MAC reception.
2166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
2171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
2172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
2173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Disable the MAC reception */
2175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
2176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
2181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
2182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
2183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Enables the DMA transmission.
2186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
ARM GAS  /tmp/ccq9S0Zs.s 			page 41


2191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
  94              		.loc 1 2191 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		@ link register save eliminated.
2192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Enable the DMA transmission */
2193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
  99              		.loc 1 2193 3 view .LVU25
 100              		.loc 1 2193 8 is_stmt 0 view .LVU26
 101 0000 0168     		ldr	r1, [r0]
 102              		.loc 1 2193 28 view .LVU27
 103 0002 41F21802 		movw	r2, #4120
 104 0006 8B58     		ldr	r3, [r1, r2]
 105 0008 43F40053 		orr	r3, r3, #8192
 106 000c 8B50     		str	r3, [r1, r2]
2194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 107              		.loc 1 2194 1 view .LVU28
 108 000e 7047     		bx	lr
 109              		.cfi_endproc
 110              	.LFE91:
 112              		.section	.text.ETH_DMATransmissionDisable,"ax",%progbits
 113              		.align	1
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu softvfp
 119              	ETH_DMATransmissionDisable:
 120              	.LVL7:
 121              	.LFB92:
2195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Disables the DMA transmission.
2198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
2203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 122              		.loc 1 2203 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
2204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Disable the DMA transmission */
2205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 127              		.loc 1 2205 3 view .LVU30
 128              		.loc 1 2205 8 is_stmt 0 view .LVU31
 129 0000 0168     		ldr	r1, [r0]
 130              		.loc 1 2205 28 view .LVU32
 131 0002 41F21802 		movw	r2, #4120
 132 0006 8B58     		ldr	r3, [r1, r2]
 133 0008 23F40053 		bic	r3, r3, #8192
 134 000c 8B50     		str	r3, [r1, r2]
2206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 135              		.loc 1 2206 1 view .LVU33
 136 000e 7047     		bx	lr
ARM GAS  /tmp/ccq9S0Zs.s 			page 42


 137              		.cfi_endproc
 138              	.LFE92:
 140              		.section	.text.ETH_DMAReceptionEnable,"ax",%progbits
 141              		.align	1
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu softvfp
 147              	ETH_DMAReceptionEnable:
 148              	.LVL8:
 149              	.LFB93:
2207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Enables the DMA reception.
2210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
2215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 150              		.loc 1 2215 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
2216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Enable the DMA reception */
2217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 155              		.loc 1 2217 3 view .LVU35
 156              		.loc 1 2217 8 is_stmt 0 view .LVU36
 157 0000 0168     		ldr	r1, [r0]
 158              		.loc 1 2217 28 view .LVU37
 159 0002 41F21802 		movw	r2, #4120
 160 0006 8B58     		ldr	r3, [r1, r2]
 161 0008 43F00203 		orr	r3, r3, #2
 162 000c 8B50     		str	r3, [r1, r2]
2218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 163              		.loc 1 2218 1 view .LVU38
 164 000e 7047     		bx	lr
 165              		.cfi_endproc
 166              	.LFE93:
 168              		.section	.text.ETH_DMAReceptionDisable,"ax",%progbits
 169              		.align	1
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 173              		.fpu softvfp
 175              	ETH_DMAReceptionDisable:
 176              	.LVL9:
 177              	.LFB94:
2219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Disables the DMA reception.
2222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
ARM GAS  /tmp/ccq9S0Zs.s 			page 43


2227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 178              		.loc 1 2227 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              		@ link register save eliminated.
2228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Disable the DMA reception */
2229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 183              		.loc 1 2229 3 view .LVU40
 184              		.loc 1 2229 8 is_stmt 0 view .LVU41
 185 0000 0168     		ldr	r1, [r0]
 186              		.loc 1 2229 28 view .LVU42
 187 0002 41F21802 		movw	r2, #4120
 188 0006 8B58     		ldr	r3, [r1, r2]
 189 0008 23F00203 		bic	r3, r3, #2
 190 000c 8B50     		str	r3, [r1, r2]
2230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 191              		.loc 1 2230 1 view .LVU43
 192 000e 7047     		bx	lr
 193              		.cfi_endproc
 194              	.LFE94:
 196              		.section	.text.ETH_Delay,"ax",%progbits
 197              		.align	1
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu softvfp
 203              	ETH_Delay:
 204              	.LVL10:
 205              	.LFB96:
2231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
2234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
2239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
2240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
2241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the Flush Transmit FIFO bit */
2243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
2244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
2249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
2250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
2251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
2252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** /**
2253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
2254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @param  mdelay: specifies the delay time length, in milliseconds.
2255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   * @retval None
2256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   */
2257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** static void ETH_Delay(uint32_t mdelay)
ARM GAS  /tmp/ccq9S0Zs.s 			page 44


2258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** {
 206              		.loc 1 2258 1 is_stmt 1 view -0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 8
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		@ link register save eliminated.
 211              		.loc 1 2258 1 is_stmt 0 view .LVU45
 212 0000 82B0     		sub	sp, sp, #8
 213              	.LCFI0:
 214              		.cfi_def_cfa_offset 8
2259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 215              		.loc 1 2259 3 is_stmt 1 view .LVU46
 216              		.loc 1 2259 56 is_stmt 0 view .LVU47
 217 0002 084B     		ldr	r3, .L11
 218 0004 1B68     		ldr	r3, [r3]
 219 0006 084A     		ldr	r2, .L11+4
 220 0008 A2FB0323 		umull	r2, r3, r2, r3
 221 000c 5B0A     		lsrs	r3, r3, #9
 222              		.loc 1 2259 32 view .LVU48
 223 000e 00FB03F3 		mul	r3, r0, r3
 224              		.loc 1 2259 17 view .LVU49
 225 0012 0193     		str	r3, [sp, #4]
 226              	.L9:
2260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   do
 227              		.loc 1 2260 3 is_stmt 1 discriminator 1 view .LVU50
2261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
2262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     __NOP();
 228              		.loc 1 2262 5 discriminator 1 view .LVU51
 229              		.syntax unified
 230              	@ 2262 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c" 1
 231 0014 00BF     		nop
 232              	@ 0 "" 2
2263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
2264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   while (Delay --);
 233              		.loc 1 2264 9 discriminator 1 view .LVU52
 234              		.loc 1 2264 16 is_stmt 0 discriminator 1 view .LVU53
 235              		.thumb
 236              		.syntax unified
 237 0016 019B     		ldr	r3, [sp, #4]
 238 0018 5A1E     		subs	r2, r3, #1
 239 001a 0192     		str	r2, [sp, #4]
 240              		.loc 1 2264 3 discriminator 1 view .LVU54
 241 001c 002B     		cmp	r3, #0
 242 001e F9D1     		bne	.L9
2265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 243              		.loc 1 2265 1 view .LVU55
 244 0020 02B0     		add	sp, sp, #8
 245              	.LCFI1:
 246              		.cfi_def_cfa_offset 0
 247              		@ sp needed
 248 0022 7047     		bx	lr
 249              	.L12:
 250              		.align	2
 251              	.L11:
 252 0024 00000000 		.word	SystemCoreClock
 253 0028 D34D6210 		.word	274877907
 254              		.cfi_endproc
ARM GAS  /tmp/ccq9S0Zs.s 			page 45


 255              	.LFE96:
 257              		.section	.text.ETH_MACTransmissionEnable,"ax",%progbits
 258              		.align	1
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 262              		.fpu softvfp
 264              	ETH_MACTransmissionEnable:
 265              	.LVL11:
 266              	.LFB87:
2111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 267              		.loc 1 2111 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 8
 270              		@ frame_needed = 0, uses_anonymous_args = 0
2111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 271              		.loc 1 2111 1 is_stmt 0 view .LVU57
 272 0000 10B5     		push	{r4, lr}
 273              	.LCFI2:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 14, -4
 277 0002 82B0     		sub	sp, sp, #8
 278              	.LCFI3:
 279              		.cfi_def_cfa_offset 16
 280 0004 0446     		mov	r4, r0
2112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 281              		.loc 1 2112 3 is_stmt 1 view .LVU58
2112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 282              		.loc 1 2112 17 is_stmt 0 view .LVU59
 283 0006 0023     		movs	r3, #0
 284 0008 0193     		str	r3, [sp, #4]
2115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 285              		.loc 1 2115 3 is_stmt 1 view .LVU60
2115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 286              		.loc 1 2115 8 is_stmt 0 view .LVU61
 287 000a 0268     		ldr	r2, [r0]
2115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 288              		.loc 1 2115 27 view .LVU62
 289 000c 1368     		ldr	r3, [r2]
 290 000e 43F00803 		orr	r3, r3, #8
 291 0012 1360     		str	r3, [r2]
2119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 292              		.loc 1 2119 3 is_stmt 1 view .LVU63
2119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 293              		.loc 1 2119 18 is_stmt 0 view .LVU64
 294 0014 0368     		ldr	r3, [r0]
2119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 295              		.loc 1 2119 29 view .LVU65
 296 0016 1B68     		ldr	r3, [r3]
2119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 297              		.loc 1 2119 11 view .LVU66
 298 0018 0193     		str	r3, [sp, #4]
2120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 299              		.loc 1 2120 3 is_stmt 1 view .LVU67
 300 001a 0120     		movs	r0, #1
 301              	.LVL12:
ARM GAS  /tmp/ccq9S0Zs.s 			page 46


2120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 302              		.loc 1 2120 3 is_stmt 0 view .LVU68
 303 001c FFF7FEFF 		bl	ETH_Delay
 304              	.LVL13:
2121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 305              		.loc 1 2121 3 is_stmt 1 view .LVU69
2121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 306              		.loc 1 2121 8 is_stmt 0 view .LVU70
 307 0020 2368     		ldr	r3, [r4]
2121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 308              		.loc 1 2121 27 view .LVU71
 309 0022 019A     		ldr	r2, [sp, #4]
 310 0024 1A60     		str	r2, [r3]
2122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 311              		.loc 1 2122 1 view .LVU72
 312 0026 02B0     		add	sp, sp, #8
 313              	.LCFI4:
 314              		.cfi_def_cfa_offset 8
 315              		@ sp needed
 316 0028 10BD     		pop	{r4, pc}
2122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 317              		.loc 1 2122 1 view .LVU73
 318              		.cfi_endproc
 319              	.LFE87:
 321              		.section	.text.ETH_MACReceptionEnable,"ax",%progbits
 322              		.align	1
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 326              		.fpu softvfp
 328              	ETH_MACReceptionEnable:
 329              	.LVL14:
 330              	.LFB89:
2151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 331              		.loc 1 2151 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 8
 334              		@ frame_needed = 0, uses_anonymous_args = 0
2151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 335              		.loc 1 2151 1 is_stmt 0 view .LVU75
 336 0000 10B5     		push	{r4, lr}
 337              	.LCFI5:
 338              		.cfi_def_cfa_offset 8
 339              		.cfi_offset 4, -8
 340              		.cfi_offset 14, -4
 341 0002 82B0     		sub	sp, sp, #8
 342              	.LCFI6:
 343              		.cfi_def_cfa_offset 16
 344 0004 0446     		mov	r4, r0
2152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 345              		.loc 1 2152 3 is_stmt 1 view .LVU76
2152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 346              		.loc 1 2152 17 is_stmt 0 view .LVU77
 347 0006 0023     		movs	r3, #0
 348 0008 0193     		str	r3, [sp, #4]
2155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 349              		.loc 1 2155 3 is_stmt 1 view .LVU78
ARM GAS  /tmp/ccq9S0Zs.s 			page 47


2155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 350              		.loc 1 2155 8 is_stmt 0 view .LVU79
 351 000a 0268     		ldr	r2, [r0]
2155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 352              		.loc 1 2155 27 view .LVU80
 353 000c 1368     		ldr	r3, [r2]
 354 000e 43F00403 		orr	r3, r3, #4
 355 0012 1360     		str	r3, [r2]
2159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 356              		.loc 1 2159 3 is_stmt 1 view .LVU81
2159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 357              		.loc 1 2159 18 is_stmt 0 view .LVU82
 358 0014 0368     		ldr	r3, [r0]
2159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 359              		.loc 1 2159 29 view .LVU83
 360 0016 1B68     		ldr	r3, [r3]
2159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 361              		.loc 1 2159 11 view .LVU84
 362 0018 0193     		str	r3, [sp, #4]
2160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 363              		.loc 1 2160 3 is_stmt 1 view .LVU85
 364 001a 0120     		movs	r0, #1
 365              	.LVL15:
2160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 366              		.loc 1 2160 3 is_stmt 0 view .LVU86
 367 001c FFF7FEFF 		bl	ETH_Delay
 368              	.LVL16:
2161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 369              		.loc 1 2161 3 is_stmt 1 view .LVU87
2161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 370              		.loc 1 2161 8 is_stmt 0 view .LVU88
 371 0020 2368     		ldr	r3, [r4]
2161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 372              		.loc 1 2161 27 view .LVU89
 373 0022 019A     		ldr	r2, [sp, #4]
 374 0024 1A60     		str	r2, [r3]
2162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 375              		.loc 1 2162 1 view .LVU90
 376 0026 02B0     		add	sp, sp, #8
 377              	.LCFI7:
 378              		.cfi_def_cfa_offset 8
 379              		@ sp needed
 380 0028 10BD     		pop	{r4, pc}
2162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 381              		.loc 1 2162 1 view .LVU91
 382              		.cfi_endproc
 383              	.LFE89:
 385              		.section	.text.ETH_FlushTransmitFIFO,"ax",%progbits
 386              		.align	1
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 390              		.fpu softvfp
 392              	ETH_FlushTransmitFIFO:
 393              	.LVL17:
 394              	.LFB95:
2239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
ARM GAS  /tmp/ccq9S0Zs.s 			page 48


 395              		.loc 1 2239 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 8
 398              		@ frame_needed = 0, uses_anonymous_args = 0
2239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 399              		.loc 1 2239 1 is_stmt 0 view .LVU93
 400 0000 30B5     		push	{r4, r5, lr}
 401              	.LCFI8:
 402              		.cfi_def_cfa_offset 12
 403              		.cfi_offset 4, -12
 404              		.cfi_offset 5, -8
 405              		.cfi_offset 14, -4
 406 0002 83B0     		sub	sp, sp, #12
 407              	.LCFI9:
 408              		.cfi_def_cfa_offset 24
 409 0004 0446     		mov	r4, r0
2240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 410              		.loc 1 2240 3 is_stmt 1 view .LVU94
2240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 411              		.loc 1 2240 17 is_stmt 0 view .LVU95
 412 0006 0023     		movs	r3, #0
 413 0008 0193     		str	r3, [sp, #4]
2243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 414              		.loc 1 2243 3 is_stmt 1 view .LVU96
2243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 415              		.loc 1 2243 8 is_stmt 0 view .LVU97
 416 000a 0268     		ldr	r2, [r0]
2243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 417              		.loc 1 2243 28 view .LVU98
 418 000c 41F21805 		movw	r5, #4120
 419 0010 5359     		ldr	r3, [r2, r5]
 420 0012 43F48013 		orr	r3, r3, #1048576
 421 0016 5351     		str	r3, [r2, r5]
2247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 422              		.loc 1 2247 3 is_stmt 1 view .LVU99
2247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 423              		.loc 1 2247 18 is_stmt 0 view .LVU100
 424 0018 0368     		ldr	r3, [r0]
2247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 425              		.loc 1 2247 29 view .LVU101
 426 001a 5B59     		ldr	r3, [r3, r5]
2247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 427              		.loc 1 2247 11 view .LVU102
 428 001c 0193     		str	r3, [sp, #4]
2248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 429              		.loc 1 2248 3 is_stmt 1 view .LVU103
 430 001e 0120     		movs	r0, #1
 431              	.LVL18:
2248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 432              		.loc 1 2248 3 is_stmt 0 view .LVU104
 433 0020 FFF7FEFF 		bl	ETH_Delay
 434              	.LVL19:
2249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 435              		.loc 1 2249 3 is_stmt 1 view .LVU105
2249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 436              		.loc 1 2249 8 is_stmt 0 view .LVU106
 437 0024 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccq9S0Zs.s 			page 49


2249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 438              		.loc 1 2249 28 view .LVU107
 439 0026 019A     		ldr	r2, [sp, #4]
 440 0028 5A51     		str	r2, [r3, r5]
2250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 441              		.loc 1 2250 1 view .LVU108
 442 002a 03B0     		add	sp, sp, #12
 443              	.LCFI10:
 444              		.cfi_def_cfa_offset 12
 445              		@ sp needed
 446 002c 30BD     		pop	{r4, r5, pc}
2250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 447              		.loc 1 2250 1 view .LVU109
 448              		.cfi_endproc
 449              	.LFE95:
 451              		.section	.text.ETH_MACReceptionDisable,"ax",%progbits
 452              		.align	1
 453              		.syntax unified
 454              		.thumb
 455              		.thumb_func
 456              		.fpu softvfp
 458              	ETH_MACReceptionDisable:
 459              	.LVL20:
 460              	.LFB90:
2171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 461              		.loc 1 2171 1 is_stmt 1 view -0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 8
 464              		@ frame_needed = 0, uses_anonymous_args = 0
2171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 465              		.loc 1 2171 1 is_stmt 0 view .LVU111
 466 0000 10B5     		push	{r4, lr}
 467              	.LCFI11:
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 4, -8
 470              		.cfi_offset 14, -4
 471 0002 82B0     		sub	sp, sp, #8
 472              	.LCFI12:
 473              		.cfi_def_cfa_offset 16
 474 0004 0446     		mov	r4, r0
2172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 475              		.loc 1 2172 3 is_stmt 1 view .LVU112
2172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 476              		.loc 1 2172 17 is_stmt 0 view .LVU113
 477 0006 0023     		movs	r3, #0
 478 0008 0193     		str	r3, [sp, #4]
2175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 479              		.loc 1 2175 3 is_stmt 1 view .LVU114
2175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 480              		.loc 1 2175 8 is_stmt 0 view .LVU115
 481 000a 0268     		ldr	r2, [r0]
2175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 482              		.loc 1 2175 27 view .LVU116
 483 000c 1368     		ldr	r3, [r2]
 484 000e 23F00403 		bic	r3, r3, #4
 485 0012 1360     		str	r3, [r2]
2179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
ARM GAS  /tmp/ccq9S0Zs.s 			page 50


 486              		.loc 1 2179 3 is_stmt 1 view .LVU117
2179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 487              		.loc 1 2179 18 is_stmt 0 view .LVU118
 488 0014 0368     		ldr	r3, [r0]
2179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 489              		.loc 1 2179 29 view .LVU119
 490 0016 1B68     		ldr	r3, [r3]
2179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 491              		.loc 1 2179 11 view .LVU120
 492 0018 0193     		str	r3, [sp, #4]
2180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 493              		.loc 1 2180 3 is_stmt 1 view .LVU121
 494 001a 0120     		movs	r0, #1
 495              	.LVL21:
2180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 496              		.loc 1 2180 3 is_stmt 0 view .LVU122
 497 001c FFF7FEFF 		bl	ETH_Delay
 498              	.LVL22:
2181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 499              		.loc 1 2181 3 is_stmt 1 view .LVU123
2181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 500              		.loc 1 2181 8 is_stmt 0 view .LVU124
 501 0020 2368     		ldr	r3, [r4]
2181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 502              		.loc 1 2181 27 view .LVU125
 503 0022 019A     		ldr	r2, [sp, #4]
 504 0024 1A60     		str	r2, [r3]
2182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 505              		.loc 1 2182 1 view .LVU126
 506 0026 02B0     		add	sp, sp, #8
 507              	.LCFI13:
 508              		.cfi_def_cfa_offset 8
 509              		@ sp needed
 510 0028 10BD     		pop	{r4, pc}
2182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 511              		.loc 1 2182 1 view .LVU127
 512              		.cfi_endproc
 513              	.LFE90:
 515              		.section	.text.ETH_MACTransmissionDisable,"ax",%progbits
 516              		.align	1
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 520              		.fpu softvfp
 522              	ETH_MACTransmissionDisable:
 523              	.LVL23:
 524              	.LFB88:
2131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 525              		.loc 1 2131 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 8
 528              		@ frame_needed = 0, uses_anonymous_args = 0
2131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 529              		.loc 1 2131 1 is_stmt 0 view .LVU129
 530 0000 10B5     		push	{r4, lr}
 531              	.LCFI14:
 532              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccq9S0Zs.s 			page 51


 533              		.cfi_offset 4, -8
 534              		.cfi_offset 14, -4
 535 0002 82B0     		sub	sp, sp, #8
 536              	.LCFI15:
 537              		.cfi_def_cfa_offset 16
 538 0004 0446     		mov	r4, r0
2132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 539              		.loc 1 2132 3 is_stmt 1 view .LVU130
2132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 540              		.loc 1 2132 17 is_stmt 0 view .LVU131
 541 0006 0023     		movs	r3, #0
 542 0008 0193     		str	r3, [sp, #4]
2135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 543              		.loc 1 2135 3 is_stmt 1 view .LVU132
2135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 544              		.loc 1 2135 8 is_stmt 0 view .LVU133
 545 000a 0268     		ldr	r2, [r0]
2135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 546              		.loc 1 2135 27 view .LVU134
 547 000c 1368     		ldr	r3, [r2]
 548 000e 23F00803 		bic	r3, r3, #8
 549 0012 1360     		str	r3, [r2]
2139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 550              		.loc 1 2139 3 is_stmt 1 view .LVU135
2139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 551              		.loc 1 2139 18 is_stmt 0 view .LVU136
 552 0014 0368     		ldr	r3, [r0]
2139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 553              		.loc 1 2139 29 view .LVU137
 554 0016 1B68     		ldr	r3, [r3]
2139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 555              		.loc 1 2139 11 view .LVU138
 556 0018 0193     		str	r3, [sp, #4]
2140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 557              		.loc 1 2140 3 is_stmt 1 view .LVU139
 558 001a 0120     		movs	r0, #1
 559              	.LVL24:
2140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 560              		.loc 1 2140 3 is_stmt 0 view .LVU140
 561 001c FFF7FEFF 		bl	ETH_Delay
 562              	.LVL25:
2141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 563              		.loc 1 2141 3 is_stmt 1 view .LVU141
2141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 564              		.loc 1 2141 8 is_stmt 0 view .LVU142
 565 0020 2368     		ldr	r3, [r4]
2141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 566              		.loc 1 2141 27 view .LVU143
 567 0022 019A     		ldr	r2, [sp, #4]
 568 0024 1A60     		str	r2, [r3]
2142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 569              		.loc 1 2142 1 view .LVU144
 570 0026 02B0     		add	sp, sp, #8
 571              	.LCFI16:
 572              		.cfi_def_cfa_offset 8
 573              		@ sp needed
 574 0028 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccq9S0Zs.s 			page 52


2142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 575              		.loc 1 2142 1 view .LVU145
 576              		.cfi_endproc
 577              	.LFE88:
 579              		.section	.text.ETH_MACDMAConfig,"ax",%progbits
 580              		.align	1
 581              		.syntax unified
 582              		.thumb
 583              		.thumb_func
 584              		.fpu softvfp
 586              	ETH_MACDMAConfig:
 587              	.LVL26:
 588              	.LFB85:
1824:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACInitTypeDef macinit;
 589              		.loc 1 1824 1 is_stmt 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 120
 592              		@ frame_needed = 0, uses_anonymous_args = 0
1824:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_MACInitTypeDef macinit;
 593              		.loc 1 1824 1 is_stmt 0 view .LVU147
 594 0000 70B5     		push	{r4, r5, r6, lr}
 595              	.LCFI17:
 596              		.cfi_def_cfa_offset 16
 597              		.cfi_offset 4, -16
 598              		.cfi_offset 5, -12
 599              		.cfi_offset 6, -8
 600              		.cfi_offset 14, -4
 601 0002 9EB0     		sub	sp, sp, #120
 602              	.LCFI18:
 603              		.cfi_def_cfa_offset 136
 604 0004 0446     		mov	r4, r0
1825:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMAInitTypeDef dmainit;
 605              		.loc 1 1825 3 is_stmt 1 view .LVU148
1826:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 606              		.loc 1 1826 3 view .LVU149
1827:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 607              		.loc 1 1827 3 view .LVU150
 608              	.LVL27:
1829:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 609              		.loc 1 1829 3 view .LVU151
1829:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 610              		.loc 1 1829 6 is_stmt 0 view .LVU152
 611 0006 29B1     		cbz	r1, .L24
1832:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 612              		.loc 1 1832 5 is_stmt 1 view .LVU153
1832:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 613              		.loc 1 1832 29 is_stmt 0 view .LVU154
 614 0008 4FF40063 		mov	r3, #2048
 615 000c C360     		str	r3, [r0, #12]
1835:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 616              		.loc 1 1835 5 is_stmt 1 view .LVU155
1835:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 617              		.loc 1 1835 24 is_stmt 0 view .LVU156
 618 000e 4FF48043 		mov	r3, #16384
 619 0012 8360     		str	r3, [r0, #8]
 620              	.L24:
1839:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.Jabber = ETH_JABBER_ENABLE;
ARM GAS  /tmp/ccq9S0Zs.s 			page 53


 621              		.loc 1 1839 3 is_stmt 1 view .LVU157
1840:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 622              		.loc 1 1840 3 view .LVU158
1841:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 623              		.loc 1 1841 3 view .LVU159
1842:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 624              		.loc 1 1842 3 view .LVU160
1843:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 625              		.loc 1 1843 3 view .LVU161
1844:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 626              		.loc 1 1844 3 view .LVU162
1845:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 627              		.loc 1 1845 3 view .LVU163
1845:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 628              		.loc 1 1845 17 is_stmt 0 view .LVU164
 629 0014 E369     		ldr	r3, [r4, #28]
1845:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 630              		.loc 1 1845 6 view .LVU165
 631 0016 002B     		cmp	r3, #0
 632 0018 6AD1     		bne	.L25
1847:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 633              		.loc 1 1847 5 is_stmt 1 view .LVU166
1847:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 634              		.loc 1 1847 29 is_stmt 0 view .LVU167
 635 001a 4FF48063 		mov	r3, #1024
 636 001e 0793     		str	r3, [sp, #28]
 637              	.L26:
1853:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 638              		.loc 1 1853 3 is_stmt 1 view .LVU168
1854:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 639              		.loc 1 1854 3 view .LVU169
1855:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 640              		.loc 1 1855 3 view .LVU170
1856:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 641              		.loc 1 1856 3 view .LVU171
1857:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 642              		.loc 1 1857 3 view .LVU172
1858:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 643              		.loc 1 1858 3 view .LVU173
1859:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 644              		.loc 1 1859 3 view .LVU174
1860:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 645              		.loc 1 1860 3 view .LVU175
1861:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 646              		.loc 1 1861 3 view .LVU176
1862:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 647              		.loc 1 1862 3 view .LVU177
1863:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 648              		.loc 1 1863 3 view .LVU178
1864:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.HashTableHigh = 0x0U;
 649              		.loc 1 1864 3 view .LVU179
1865:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.HashTableLow = 0x0U;
 650              		.loc 1 1865 3 view .LVU180
1866:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.PauseTime = 0x0U;
 651              		.loc 1 1866 3 view .LVU181
1867:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 652              		.loc 1 1867 3 view .LVU182
ARM GAS  /tmp/ccq9S0Zs.s 			page 54


1868:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 653              		.loc 1 1868 3 view .LVU183
1869:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 654              		.loc 1 1869 3 view .LVU184
1870:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 655              		.loc 1 1870 3 view .LVU185
1871:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 656              		.loc 1 1871 3 view .LVU186
1872:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 657              		.loc 1 1872 3 view .LVU187
1873:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   macinit.VLANTagIdentifier = 0x0U;
 658              		.loc 1 1873 3 view .LVU188
1874:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 659              		.loc 1 1874 3 view .LVU189
1878:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 660              		.loc 1 1878 3 view .LVU190
1878:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 661              		.loc 1 1878 18 is_stmt 0 view .LVU191
 662 0020 2168     		ldr	r1, [r4]
 663              	.LVL28:
1878:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 664              		.loc 1 1878 11 view .LVU192
 665 0022 0B68     		ldr	r3, [r1]
 666              	.LVL29:
1880:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
 667              		.loc 1 1880 3 is_stmt 1 view .LVU193
1880:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
 668              		.loc 1 1880 11 is_stmt 0 view .LVU194
 669 0024 394A     		ldr	r2, .L30
 670 0026 1A40     		ands	r2, r2, r3
 671              	.LVL30:
1894:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.Jabber |
 672              		.loc 1 1894 3 is_stmt 1 view .LVU195
1898:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ReceiveOwn |
 673              		.loc 1 1898 37 is_stmt 0 view .LVU196
 674 0028 A368     		ldr	r3, [r4, #8]
1901:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ChecksumOffload |
 675              		.loc 1 1901 37 view .LVU197
 676 002a E068     		ldr	r0, [r4, #12]
 677              	.LVL31:
1900:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         (heth->Init).DuplexMode |
 678              		.loc 1 1900 46 view .LVU198
 679 002c 0343     		orrs	r3, r3, r0
1902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.RetryTransmission |
 680              		.loc 1 1902 32 view .LVU199
 681 002e 0798     		ldr	r0, [sp, #28]
1901:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ChecksumOffload |
 682              		.loc 1 1901 49 view .LVU200
 683 0030 0343     		orrs	r3, r3, r0
1902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.RetryTransmission |
 684              		.loc 1 1902 49 view .LVU201
 685 0032 43F40073 		orr	r3, r3, #512
1894:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.Jabber |
 686              		.loc 1 1894 11 view .LVU202
 687 0036 1343     		orrs	r3, r3, r2
 688              	.LVL32:
1909:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 55


 689              		.loc 1 1909 3 is_stmt 1 view .LVU203
1909:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 690              		.loc 1 1909 27 is_stmt 0 view .LVU204
 691 0038 0B60     		str	r3, [r1]
1913:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 692              		.loc 1 1913 3 is_stmt 1 view .LVU205
1913:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 693              		.loc 1 1913 18 is_stmt 0 view .LVU206
 694 003a 2368     		ldr	r3, [r4]
 695              	.LVL33:
1913:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 696              		.loc 1 1913 11 view .LVU207
 697 003c 1D68     		ldr	r5, [r3]
 698              	.LVL34:
1914:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 699              		.loc 1 1914 3 is_stmt 1 view .LVU208
 700 003e 0120     		movs	r0, #1
 701 0040 FFF7FEFF 		bl	HAL_Delay
 702              	.LVL35:
1915:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 703              		.loc 1 1915 3 view .LVU209
1915:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 704              		.loc 1 1915 8 is_stmt 0 view .LVU210
 705 0044 2368     		ldr	r3, [r4]
1915:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 706              		.loc 1 1915 27 view .LVU211
 707 0046 1D60     		str	r5, [r3]
1927:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 708              		.loc 1 1927 3 is_stmt 1 view .LVU212
1927:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 709              		.loc 1 1927 8 is_stmt 0 view .LVU213
 710 0048 2368     		ldr	r3, [r4]
1927:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 711              		.loc 1 1927 28 view .LVU214
 712 004a 4022     		movs	r2, #64
 713 004c 5A60     		str	r2, [r3, #4]
1938:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 714              		.loc 1 1938 3 is_stmt 1 view .LVU215
1938:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 715              		.loc 1 1938 18 is_stmt 0 view .LVU216
 716 004e 2368     		ldr	r3, [r4]
1938:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 717              		.loc 1 1938 11 view .LVU217
 718 0050 5D68     		ldr	r5, [r3, #4]
 719              	.LVL36:
1939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
 720              		.loc 1 1939 3 is_stmt 1 view .LVU218
 721 0052 0120     		movs	r0, #1
 722 0054 FFF7FEFF 		bl	HAL_Delay
 723              	.LVL37:
1940:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 724              		.loc 1 1940 3 view .LVU219
1940:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 725              		.loc 1 1940 8 is_stmt 0 view .LVU220
 726 0058 2368     		ldr	r3, [r4]
1940:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 727              		.loc 1 1940 28 view .LVU221
ARM GAS  /tmp/ccq9S0Zs.s 			page 56


 728 005a 5D60     		str	r5, [r3, #4]
1944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 729              		.loc 1 1944 3 is_stmt 1 view .LVU222
1944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 730              		.loc 1 1944 8 is_stmt 0 view .LVU223
 731 005c 2368     		ldr	r3, [r4]
1944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 732              		.loc 1 1944 29 view .LVU224
 733 005e 0025     		movs	r5, #0
 734              	.LVL38:
1944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 735              		.loc 1 1944 29 view .LVU225
 736 0060 9D60     		str	r5, [r3, #8]
1947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
 737              		.loc 1 1947 3 is_stmt 1 view .LVU226
1947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
 738              		.loc 1 1947 8 is_stmt 0 view .LVU227
 739 0062 2368     		ldr	r3, [r4]
1947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
 740              		.loc 1 1947 29 view .LVU228
 741 0064 DD60     		str	r5, [r3, #12]
1951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 742              		.loc 1 1951 3 is_stmt 1 view .LVU229
1951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 743              		.loc 1 1951 18 is_stmt 0 view .LVU230
 744 0066 2268     		ldr	r2, [r4]
1951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 745              		.loc 1 1951 11 view .LVU231
 746 0068 9369     		ldr	r3, [r2, #24]
 747              	.LVL39:
1953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 748              		.loc 1 1953 3 is_stmt 1 view .LVU232
1953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 749              		.loc 1 1953 11 is_stmt 0 view .LVU233
 750 006a 23F0BE03 		bic	r3, r3, #190
 751              	.LVL40:
1953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 752              		.loc 1 1953 11 view .LVU234
 753 006e 1B04     		lsls	r3, r3, #16
 754 0070 1B0C     		lsrs	r3, r3, #16
 755              	.LVL41:
1961:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
 756              		.loc 1 1961 3 is_stmt 1 view .LVU235
1961:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
 757              		.loc 1 1961 11 is_stmt 0 view .LVU236
 758 0072 43F08003 		orr	r3, r3, #128
 759              	.LVL42:
1969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 760              		.loc 1 1969 3 is_stmt 1 view .LVU237
1969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 761              		.loc 1 1969 28 is_stmt 0 view .LVU238
 762 0076 9361     		str	r3, [r2, #24]
1973:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 763              		.loc 1 1973 3 is_stmt 1 view .LVU239
1973:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 764              		.loc 1 1973 18 is_stmt 0 view .LVU240
 765 0078 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccq9S0Zs.s 			page 57


 766              	.LVL43:
1973:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 767              		.loc 1 1973 11 view .LVU241
 768 007a 9E69     		ldr	r6, [r3, #24]
 769              	.LVL44:
1974:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
 770              		.loc 1 1974 3 is_stmt 1 view .LVU242
 771 007c 0120     		movs	r0, #1
 772 007e FFF7FEFF 		bl	HAL_Delay
 773              	.LVL45:
1975:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 774              		.loc 1 1975 3 view .LVU243
1975:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 775              		.loc 1 1975 8 is_stmt 0 view .LVU244
 776 0082 2368     		ldr	r3, [r4]
1975:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 777              		.loc 1 1975 28 view .LVU245
 778 0084 9E61     		str	r6, [r3, #24]
1980:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                            macinit.VLANTagIdentifier);
 779              		.loc 1 1980 3 is_stmt 1 view .LVU246
1980:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                            macinit.VLANTagIdentifier);
 780              		.loc 1 1980 8 is_stmt 0 view .LVU247
 781 0086 2368     		ldr	r3, [r4]
1980:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                            macinit.VLANTagIdentifier);
 782              		.loc 1 1980 31 view .LVU248
 783 0088 DD61     		str	r5, [r3, #28]
1985:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 784              		.loc 1 1985 3 is_stmt 1 view .LVU249
1985:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 785              		.loc 1 1985 18 is_stmt 0 view .LVU250
 786 008a 2368     		ldr	r3, [r4]
1985:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 787              		.loc 1 1985 11 view .LVU251
 788 008c DD69     		ldr	r5, [r3, #28]
 789              	.LVL46:
1986:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
 790              		.loc 1 1986 3 is_stmt 1 view .LVU252
 791 008e 0120     		movs	r0, #1
 792 0090 FFF7FEFF 		bl	HAL_Delay
 793              	.LVL47:
1987:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 794              		.loc 1 1987 3 view .LVU253
1987:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 795              		.loc 1 1987 8 is_stmt 0 view .LVU254
 796 0094 2368     		ldr	r3, [r4]
1987:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 797              		.loc 1 1987 31 view .LVU255
 798 0096 DD61     		str	r5, [r3, #28]
1990:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 799              		.loc 1 1990 3 is_stmt 1 view .LVU256
1991:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800              		.loc 1 1991 3 view .LVU257
1992:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 801              		.loc 1 1992 3 view .LVU258
1993:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 802              		.loc 1 1993 3 view .LVU259
1994:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
ARM GAS  /tmp/ccq9S0Zs.s 			page 58


 803              		.loc 1 1994 3 view .LVU260
1995:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 804              		.loc 1 1995 3 view .LVU261
1996:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 805              		.loc 1 1996 3 view .LVU262
1997:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 806              		.loc 1 1997 3 view .LVU263
1998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 807              		.loc 1 1998 3 view .LVU264
1999:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 808              		.loc 1 1999 3 view .LVU265
2000:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 809              		.loc 1 2000 3 view .LVU266
2001:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 810              		.loc 1 2001 3 view .LVU267
2002:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.DescriptorSkipLength = 0x0U;
 811              		.loc 1 2002 3 view .LVU268
2003:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 812              		.loc 1 2003 3 view .LVU269
2004:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 813              		.loc 1 2004 3 view .LVU270
2007:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 814              		.loc 1 2007 3 view .LVU271
2007:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 815              		.loc 1 2007 18 is_stmt 0 view .LVU272
 816 0098 2268     		ldr	r2, [r4]
2007:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 817              		.loc 1 2007 11 view .LVU273
 818 009a 41F21805 		movw	r5, #4120
 819              	.LVL48:
2007:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 820              		.loc 1 2007 11 view .LVU274
 821 009e 5159     		ldr	r1, [r2, r5]
 822              	.LVL49:
2009:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 823              		.loc 1 2009 3 is_stmt 1 view .LVU275
2009:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 824              		.loc 1 2009 11 is_stmt 0 view .LVU276
 825 00a0 1B4B     		ldr	r3, .L30+4
 826 00a2 0B40     		ands	r3, r3, r1
 827              	.LVL50:
2020:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.ReceiveStoreForward |
 828              		.loc 1 2020 3 is_stmt 1 view .LVU277
2020:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.ReceiveStoreForward |
 829              		.loc 1 2020 11 is_stmt 0 view .LVU278
 830 00a4 43F00873 		orr	r3, r3, #35651584
 831              	.LVL51:
2020:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmainit.ReceiveStoreForward |
 832              		.loc 1 2020 11 view .LVU279
 833 00a8 43F00403 		orr	r3, r3, #4
 834              	.LVL52:
2031:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 835              		.loc 1 2031 3 is_stmt 1 view .LVU280
2031:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 836              		.loc 1 2031 28 is_stmt 0 view .LVU281
 837 00ac 5351     		str	r3, [r2, r5]
2035:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
ARM GAS  /tmp/ccq9S0Zs.s 			page 59


 838              		.loc 1 2035 3 is_stmt 1 view .LVU282
2035:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 839              		.loc 1 2035 18 is_stmt 0 view .LVU283
 840 00ae 2368     		ldr	r3, [r4]
 841              	.LVL53:
2035:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 842              		.loc 1 2035 11 view .LVU284
 843 00b0 5E59     		ldr	r6, [r3, r5]
 844              	.LVL54:
2036:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 845              		.loc 1 2036 3 is_stmt 1 view .LVU285
 846 00b2 0120     		movs	r0, #1
 847 00b4 FFF7FEFF 		bl	HAL_Delay
 848              	.LVL55:
2037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 849              		.loc 1 2037 3 view .LVU286
2037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 850              		.loc 1 2037 8 is_stmt 0 view .LVU287
 851 00b8 2368     		ldr	r3, [r4]
2037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 852              		.loc 1 2037 28 view .LVU288
 853 00ba 5E51     		str	r6, [r3, r5]
2046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmainit.FixedBurst |
 854              		.loc 1 2046 3 is_stmt 1 view .LVU289
2046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmainit.FixedBurst |
 855              		.loc 1 2046 8 is_stmt 0 view .LVU290
 856 00bc 2368     		ldr	r3, [r4]
2046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmainit.FixedBurst |
 857              		.loc 1 2046 28 view .LVU291
 858 00be 03F58053 		add	r3, r3, #4096
 859 00c2 144A     		ldr	r2, .L30+8
 860 00c4 1A60     		str	r2, [r3]
2056:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 861              		.loc 1 2056 3 is_stmt 1 view .LVU292
2056:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 862              		.loc 1 2056 18 is_stmt 0 view .LVU293
 863 00c6 2368     		ldr	r3, [r4]
2056:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 864              		.loc 1 2056 11 view .LVU294
 865 00c8 03F58053 		add	r3, r3, #4096
 866 00cc 1D68     		ldr	r5, [r3]
 867              	.LVL56:
2057:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
 868              		.loc 1 2057 3 is_stmt 1 view .LVU295
 869 00ce 0120     		movs	r0, #1
 870 00d0 FFF7FEFF 		bl	HAL_Delay
 871              	.LVL57:
2058:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 872              		.loc 1 2058 3 view .LVU296
2058:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 873              		.loc 1 2058 8 is_stmt 0 view .LVU297
 874 00d4 2368     		ldr	r3, [r4]
2058:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 875              		.loc 1 2058 28 view .LVU298
 876 00d6 03F58053 		add	r3, r3, #4096
 877 00da 1D60     		str	r5, [r3]
2060:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
ARM GAS  /tmp/ccq9S0Zs.s 			page 60


 878              		.loc 1 2060 3 is_stmt 1 view .LVU299
2060:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 879              		.loc 1 2060 19 is_stmt 0 view .LVU300
 880 00dc A369     		ldr	r3, [r4, #24]
2060:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 881              		.loc 1 2060 6 view .LVU301
 882 00de 012B     		cmp	r3, #1
 883 00e0 09D0     		beq	.L29
 884              	.L27:
2067:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 885              		.loc 1 2067 3 is_stmt 1 view .LVU302
 886 00e2 6269     		ldr	r2, [r4, #20]
 887 00e4 0021     		movs	r1, #0
 888 00e6 2046     		mov	r0, r4
 889 00e8 FFF7FEFF 		bl	ETH_MACAddressConfig
 890              	.LVL58:
2068:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 891              		.loc 1 2068 1 is_stmt 0 view .LVU303
 892 00ec 1EB0     		add	sp, sp, #120
 893              	.LCFI19:
 894              		.cfi_remember_state
 895              		.cfi_def_cfa_offset 16
 896              		@ sp needed
 897 00ee 70BD     		pop	{r4, r5, r6, pc}
 898              	.LVL59:
 899              	.L25:
 900              	.LCFI20:
 901              		.cfi_restore_state
1851:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 902              		.loc 1 1851 5 is_stmt 1 view .LVU304
1851:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 903              		.loc 1 1851 29 is_stmt 0 view .LVU305
 904 00f0 0023     		movs	r3, #0
 905 00f2 0793     		str	r3, [sp, #28]
 906 00f4 94E7     		b	.L26
 907              	.LVL60:
 908              	.L29:
2063:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 909              		.loc 1 2063 5 is_stmt 1 view .LVU306
 910 00f6 2168     		ldr	r1, [r4]
 911 00f8 41F21C02 		movw	r2, #4124
 912 00fc 8B58     		ldr	r3, [r1, r2]
 913 00fe 43F48033 		orr	r3, r3, #65536
 914 0102 43F04003 		orr	r3, r3, #64
 915 0106 8B50     		str	r3, [r1, r2]
 916 0108 EBE7     		b	.L27
 917              	.L31:
 918 010a 00BF     		.align	2
 919              	.L30:
 920 010c 0F8120FF 		.word	-14647025
 921 0110 233FDEF8 		.word	-119652573
 922 0114 0020C102 		.word	46211072
 923              		.cfi_endproc
 924              	.LFE85:
 926              		.section	.text.HAL_ETH_DMATxDescListInit,"ax",%progbits
 927              		.align	1
 928              		.global	HAL_ETH_DMATxDescListInit
ARM GAS  /tmp/ccq9S0Zs.s 			page 61


 929              		.syntax unified
 930              		.thumb
 931              		.thumb_func
 932              		.fpu softvfp
 934              	HAL_ETH_DMATxDescListInit:
 935              	.LVL61:
 936              	.LFB67:
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t i = 0U;
 937              		.loc 1 522 1 view -0
 938              		.cfi_startproc
 939              		@ args = 0, pretend = 0, frame = 0
 940              		@ frame_needed = 0, uses_anonymous_args = 0
 941              		@ link register save eliminated.
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t i = 0U;
 942              		.loc 1 522 1 is_stmt 0 view .LVU308
 943 0000 F0B4     		push	{r4, r5, r6, r7}
 944              	.LCFI21:
 945              		.cfi_def_cfa_offset 16
 946              		.cfi_offset 4, -16
 947              		.cfi_offset 5, -12
 948              		.cfi_offset 6, -8
 949              		.cfi_offset 7, -4
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 950              		.loc 1 523 3 is_stmt 1 view .LVU309
 951              	.LVL62:
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 952              		.loc 1 524 3 view .LVU310
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 953              		.loc 1 527 3 view .LVU311
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 954              		.loc 1 527 3 view .LVU312
 955 0002 90F84540 		ldrb	r4, [r0, #69]	@ zero_extendqisi2
 956 0006 012C     		cmp	r4, #1
 957 0008 32D0     		beq	.L39
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 958              		.loc 1 527 3 discriminator 2 view .LVU313
 959 000a 0124     		movs	r4, #1
 960 000c 80F84540 		strb	r4, [r0, #69]
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 961              		.loc 1 527 3 discriminator 2 view .LVU314
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 962              		.loc 1 530 3 discriminator 2 view .LVU315
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 963              		.loc 1 530 15 is_stmt 0 discriminator 2 view .LVU316
 964 0010 0224     		movs	r4, #2
 965 0012 80F84440 		strb	r4, [r0, #68]
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 966              		.loc 1 533 3 is_stmt 1 discriminator 2 view .LVU317
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 967              		.loc 1 533 16 is_stmt 0 discriminator 2 view .LVU318
 968 0016 C162     		str	r1, [r0, #44]
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 969              		.loc 1 536 3 is_stmt 1 discriminator 2 view .LVU319
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 970              		.loc 1 536 10 is_stmt 0 discriminator 2 view .LVU320
 971 0018 0024     		movs	r4, #0
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
ARM GAS  /tmp/ccq9S0Zs.s 			page 62


 972              		.loc 1 536 3 discriminator 2 view .LVU321
 973 001a 01E0     		b	.L34
 974              	.LVL63:
 975              	.L36:
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 976              		.loc 1 562 7 is_stmt 1 view .LVU322
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 977              		.loc 1 562 38 is_stmt 0 view .LVU323
 978 001c F160     		str	r1, [r6, #12]
 979              	.L37:
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 980              		.loc 1 536 33 is_stmt 1 discriminator 2 view .LVU324
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 981              		.loc 1 536 34 is_stmt 0 discriminator 2 view .LVU325
 982 001e 0134     		adds	r4, r4, #1
 983              	.LVL64:
 984              	.L34:
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 985              		.loc 1 536 16 is_stmt 1 discriminator 1 view .LVU326
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 986              		.loc 1 536 3 is_stmt 0 discriminator 1 view .LVU327
 987 0020 9C42     		cmp	r4, r3
 988 0022 18D2     		bcs	.L41
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 989              		.loc 1 539 5 is_stmt 1 view .LVU328
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 990              		.loc 1 539 30 is_stmt 0 view .LVU329
 991 0024 2701     		lsls	r7, r4, #4
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 992              		.loc 1 539 15 view .LVU330
 993 0026 01EB0416 		add	r6, r1, r4, lsl #4
 994              	.LVL65:
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 995              		.loc 1 542 5 is_stmt 1 view .LVU331
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 996              		.loc 1 542 23 is_stmt 0 view .LVU332
 997 002a 4FF48015 		mov	r5, #1048576
 998 002e CD51     		str	r5, [r1, r7]
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 999              		.loc 1 545 5 is_stmt 1 view .LVU333
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1000              		.loc 1 545 41 is_stmt 0 view .LVU334
 1001 0030 40F2F455 		movw	r5, #1524
 1002 0034 05FB0425 		mla	r5, r5, r4, r2
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1003              		.loc 1 545 28 view .LVU335
 1004 0038 B560     		str	r5, [r6, #8]
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1005              		.loc 1 547 5 is_stmt 1 view .LVU336
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1006              		.loc 1 547 21 is_stmt 0 view .LVU337
 1007 003a C569     		ldr	r5, [r0, #28]
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1008              		.loc 1 547 8 view .LVU338
 1009 003c 1DB9     		cbnz	r5, .L35
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1010              		.loc 1 550 7 is_stmt 1 view .LVU339
ARM GAS  /tmp/ccq9S0Zs.s 			page 63


 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1011              		.loc 1 550 25 is_stmt 0 view .LVU340
 1012 003e CD59     		ldr	r5, [r1, r7]
 1013 0040 45F44005 		orr	r5, r5, #12582912
 1014 0044 CD51     		str	r5, [r1, r7]
 1015              	.L35:
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1016              		.loc 1 554 5 is_stmt 1 view .LVU341
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1017              		.loc 1 554 26 is_stmt 0 view .LVU342
 1018 0046 5D1E     		subs	r5, r3, #1
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1019              		.loc 1 554 8 view .LVU343
 1020 0048 A542     		cmp	r5, r4
 1021 004a E7D9     		bls	.L36
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1022              		.loc 1 557 7 is_stmt 1 view .LVU344
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1023              		.loc 1 557 68 is_stmt 0 view .LVU345
 1024 004c 651C     		adds	r5, r4, #1
 1025 004e 01EB0515 		add	r5, r1, r5, lsl #4
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1026              		.loc 1 557 38 view .LVU346
 1027 0052 F560     		str	r5, [r6, #12]
 1028 0054 E3E7     		b	.L37
 1029              	.LVL66:
 1030              	.L41:
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1031              		.loc 1 567 3 is_stmt 1 view .LVU347
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1032              		.loc 1 567 8 is_stmt 0 view .LVU348
 1033 0056 0268     		ldr	r2, [r0]
 1034              	.LVL67:
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1035              		.loc 1 567 30 view .LVU349
 1036 0058 41F21003 		movw	r3, #4112
 1037              	.LVL68:
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1038              		.loc 1 567 30 view .LVU350
 1039 005c D150     		str	r1, [r2, r3]
 570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1040              		.loc 1 570 3 is_stmt 1 view .LVU351
 570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1041              		.loc 1 570 15 is_stmt 0 view .LVU352
 1042 005e 0123     		movs	r3, #1
 1043 0060 80F84430 		strb	r3, [r0, #68]
 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1044              		.loc 1 573 3 is_stmt 1 view .LVU353
 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1045              		.loc 1 573 3 view .LVU354
 1046 0064 0023     		movs	r3, #0
 1047 0066 80F84530 		strb	r3, [r0, #69]
 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1048              		.loc 1 573 3 view .LVU355
 576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1049              		.loc 1 576 3 view .LVU356
 576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
ARM GAS  /tmp/ccq9S0Zs.s 			page 64


 1050              		.loc 1 576 10 is_stmt 0 view .LVU357
 1051 006a 1846     		mov	r0, r3
 1052              	.LVL69:
 1053              	.L33:
 577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1054              		.loc 1 577 1 view .LVU358
 1055 006c F0BC     		pop	{r4, r5, r6, r7}
 1056              	.LCFI22:
 1057              		.cfi_remember_state
 1058              		.cfi_restore 7
 1059              		.cfi_restore 6
 1060              		.cfi_restore 5
 1061              		.cfi_restore 4
 1062              		.cfi_def_cfa_offset 0
 1063 006e 7047     		bx	lr
 1064              	.LVL70:
 1065              	.L39:
 1066              	.LCFI23:
 1067              		.cfi_restore_state
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1068              		.loc 1 527 3 view .LVU359
 1069 0070 0220     		movs	r0, #2
 1070              	.LVL71:
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1071              		.loc 1 527 3 view .LVU360
 1072 0072 FBE7     		b	.L33
 1073              		.cfi_endproc
 1074              	.LFE67:
 1076              		.section	.text.HAL_ETH_DMARxDescListInit,"ax",%progbits
 1077              		.align	1
 1078              		.global	HAL_ETH_DMARxDescListInit
 1079              		.syntax unified
 1080              		.thumb
 1081              		.thumb_func
 1082              		.fpu softvfp
 1084              	HAL_ETH_DMARxDescListInit:
 1085              	.LVL72:
 1086              	.LFB68:
 589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t i = 0U;
 1087              		.loc 1 589 1 is_stmt 1 view -0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t i = 0U;
 1092              		.loc 1 589 1 is_stmt 0 view .LVU362
 1093 0000 F0B4     		push	{r4, r5, r6, r7}
 1094              	.LCFI24:
 1095              		.cfi_def_cfa_offset 16
 1096              		.cfi_offset 4, -16
 1097              		.cfi_offset 5, -12
 1098              		.cfi_offset 6, -8
 1099              		.cfi_offset 7, -4
 590:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   ETH_DMADescTypeDef *DMARxDesc;
 1100              		.loc 1 590 3 is_stmt 1 view .LVU363
 1101              	.LVL73:
 591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 65


 1102              		.loc 1 591 3 view .LVU364
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1103              		.loc 1 594 3 view .LVU365
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1104              		.loc 1 594 3 view .LVU366
 1105 0002 90F84540 		ldrb	r4, [r0, #69]	@ zero_extendqisi2
 1106 0006 012C     		cmp	r4, #1
 1107 0008 2FD0     		beq	.L48
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1108              		.loc 1 594 3 discriminator 2 view .LVU367
 1109 000a 0124     		movs	r4, #1
 1110 000c 80F84540 		strb	r4, [r0, #69]
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1111              		.loc 1 594 3 discriminator 2 view .LVU368
 597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1112              		.loc 1 597 3 discriminator 2 view .LVU369
 597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1113              		.loc 1 597 15 is_stmt 0 discriminator 2 view .LVU370
 1114 0010 0224     		movs	r4, #2
 1115 0012 80F84440 		strb	r4, [r0, #68]
 600:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1116              		.loc 1 600 3 is_stmt 1 discriminator 2 view .LVU371
 600:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1117              		.loc 1 600 16 is_stmt 0 discriminator 2 view .LVU372
 1118 0016 8162     		str	r1, [r0, #40]
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1119              		.loc 1 603 3 is_stmt 1 discriminator 2 view .LVU373
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1120              		.loc 1 603 10 is_stmt 0 discriminator 2 view .LVU374
 1121 0018 0024     		movs	r4, #0
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1122              		.loc 1 603 3 discriminator 2 view .LVU375
 1123 001a 01E0     		b	.L44
 1124              	.LVL74:
 1125              	.L45:
 632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1126              		.loc 1 632 7 is_stmt 1 view .LVU376
 632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1127              		.loc 1 632 38 is_stmt 0 view .LVU377
 1128 001c E960     		str	r1, [r5, #12]
 1129              	.L46:
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1130              		.loc 1 603 33 is_stmt 1 discriminator 2 view .LVU378
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1131              		.loc 1 603 34 is_stmt 0 discriminator 2 view .LVU379
 1132 001e 0134     		adds	r4, r4, #1
 1133              	.LVL75:
 1134              	.L44:
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1135              		.loc 1 603 16 is_stmt 1 discriminator 1 view .LVU380
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1136              		.loc 1 603 3 is_stmt 0 discriminator 1 view .LVU381
 1137 0020 9C42     		cmp	r4, r3
 1138 0022 15D2     		bcs	.L50
 606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1139              		.loc 1 606 5 is_stmt 1 view .LVU382
 606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 66


 1140              		.loc 1 606 30 is_stmt 0 view .LVU383
 1141 0024 2601     		lsls	r6, r4, #4
 606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1142              		.loc 1 606 15 view .LVU384
 1143 0026 01EB0415 		add	r5, r1, r4, lsl #4
 1144              	.LVL76:
 609:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1145              		.loc 1 609 5 is_stmt 1 view .LVU385
 609:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1146              		.loc 1 609 23 is_stmt 0 view .LVU386
 1147 002a 4FF00047 		mov	r7, #-2147483648
 1148 002e 8F51     		str	r7, [r1, r6]
 612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1149              		.loc 1 612 5 is_stmt 1 view .LVU387
 612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1150              		.loc 1 612 34 is_stmt 0 view .LVU388
 1151 0030 44F2F456 		movw	r6, #17908
 1152 0034 6E60     		str	r6, [r5, #4]
 615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1153              		.loc 1 615 5 is_stmt 1 view .LVU389
 615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1154              		.loc 1 615 41 is_stmt 0 view .LVU390
 1155 0036 40F2F456 		movw	r6, #1524
 1156 003a 06FB0426 		mla	r6, r6, r4, r2
 615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1157              		.loc 1 615 28 view .LVU391
 1158 003e AE60     		str	r6, [r5, #8]
 617:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1159              		.loc 1 617 5 is_stmt 1 view .LVU392
 624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1160              		.loc 1 624 5 view .LVU393
 624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1161              		.loc 1 624 26 is_stmt 0 view .LVU394
 1162 0040 5E1E     		subs	r6, r3, #1
 624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1163              		.loc 1 624 8 view .LVU395
 1164 0042 A642     		cmp	r6, r4
 1165 0044 EAD9     		bls	.L45
 627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1166              		.loc 1 627 7 is_stmt 1 view .LVU396
 627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1167              		.loc 1 627 68 is_stmt 0 view .LVU397
 1168 0046 661C     		adds	r6, r4, #1
 1169 0048 01EB0616 		add	r6, r1, r6, lsl #4
 627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1170              		.loc 1 627 38 view .LVU398
 1171 004c EE60     		str	r6, [r5, #12]
 1172 004e E6E7     		b	.L46
 1173              	.LVL77:
 1174              	.L50:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1175              		.loc 1 637 3 is_stmt 1 view .LVU399
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1176              		.loc 1 637 8 is_stmt 0 view .LVU400
 1177 0050 0268     		ldr	r2, [r0]
 1178              	.LVL78:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 67


 1179              		.loc 1 637 30 view .LVU401
 1180 0052 41F20C03 		movw	r3, #4108
 1181              	.LVL79:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1182              		.loc 1 637 30 view .LVU402
 1183 0056 D150     		str	r1, [r2, r3]
 640:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1184              		.loc 1 640 3 is_stmt 1 view .LVU403
 640:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1185              		.loc 1 640 15 is_stmt 0 view .LVU404
 1186 0058 0123     		movs	r3, #1
 1187 005a 80F84430 		strb	r3, [r0, #68]
 643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1188              		.loc 1 643 3 is_stmt 1 view .LVU405
 643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1189              		.loc 1 643 3 view .LVU406
 1190 005e 0023     		movs	r3, #0
 1191 0060 80F84530 		strb	r3, [r0, #69]
 643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1192              		.loc 1 643 3 view .LVU407
 646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1193              		.loc 1 646 3 view .LVU408
 646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1194              		.loc 1 646 10 is_stmt 0 view .LVU409
 1195 0064 1846     		mov	r0, r3
 1196              	.LVL80:
 1197              	.L43:
 647:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1198              		.loc 1 647 1 view .LVU410
 1199 0066 F0BC     		pop	{r4, r5, r6, r7}
 1200              	.LCFI25:
 1201              		.cfi_remember_state
 1202              		.cfi_restore 7
 1203              		.cfi_restore 6
 1204              		.cfi_restore 5
 1205              		.cfi_restore 4
 1206              		.cfi_def_cfa_offset 0
 1207 0068 7047     		bx	lr
 1208              	.LVL81:
 1209              	.L48:
 1210              	.LCFI26:
 1211              		.cfi_restore_state
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1212              		.loc 1 594 3 view .LVU411
 1213 006a 0220     		movs	r0, #2
 1214              	.LVL82:
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1215              		.loc 1 594 3 view .LVU412
 1216 006c FBE7     		b	.L43
 1217              		.cfi_endproc
 1218              	.LFE68:
 1220              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 1221              		.align	1
 1222              		.weak	HAL_ETH_MspInit
 1223              		.syntax unified
 1224              		.thumb
 1225              		.thumb_func
ARM GAS  /tmp/ccq9S0Zs.s 			page 68


 1226              		.fpu softvfp
 1228              	HAL_ETH_MspInit:
 1229              	.LVL83:
 1230              	.LFB69:
 656:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1231              		.loc 1 656 1 is_stmt 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 0
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235              		@ link register save eliminated.
 658:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1236              		.loc 1 658 3 view .LVU414
 662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1237              		.loc 1 662 1 is_stmt 0 view .LVU415
 1238 0000 7047     		bx	lr
 1239              		.cfi_endproc
 1240              	.LFE69:
 1242              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 1243              		.align	1
 1244              		.weak	HAL_ETH_MspDeInit
 1245              		.syntax unified
 1246              		.thumb
 1247              		.thumb_func
 1248              		.fpu softvfp
 1250              	HAL_ETH_MspDeInit:
 1251              	.LVL84:
 1252              	.LFB70:
 671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1253              		.loc 1 671 1 is_stmt 1 view -0
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 0
 1256              		@ frame_needed = 0, uses_anonymous_args = 0
 1257              		@ link register save eliminated.
 673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1258              		.loc 1 673 3 view .LVU417
 677:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1259              		.loc 1 677 1 is_stmt 0 view .LVU418
 1260 0000 7047     		bx	lr
 1261              		.cfi_endproc
 1262              	.LFE70:
 1264              		.section	.text.HAL_ETH_DeInit,"ax",%progbits
 1265              		.align	1
 1266              		.global	HAL_ETH_DeInit
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1270              		.fpu softvfp
 1272              	HAL_ETH_DeInit:
 1273              	.LVL85:
 1274              	.LFB66:
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1275              		.loc 1 486 1 is_stmt 1 view -0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 0
 1278              		@ frame_needed = 0, uses_anonymous_args = 0
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1279              		.loc 1 486 1 is_stmt 0 view .LVU420
ARM GAS  /tmp/ccq9S0Zs.s 			page 69


 1280 0000 10B5     		push	{r4, lr}
 1281              	.LCFI27:
 1282              		.cfi_def_cfa_offset 8
 1283              		.cfi_offset 4, -8
 1284              		.cfi_offset 14, -4
 1285 0002 0446     		mov	r4, r0
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1286              		.loc 1 488 3 is_stmt 1 view .LVU421
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1287              		.loc 1 488 15 is_stmt 0 view .LVU422
 1288 0004 0223     		movs	r3, #2
 1289 0006 80F84430 		strb	r3, [r0, #68]
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif
 1290              		.loc 1 499 3 is_stmt 1 view .LVU423
 1291 000a FFF7FEFF 		bl	HAL_ETH_MspDeInit
 1292              	.LVL86:
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1293              		.loc 1 503 3 view .LVU424
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1294              		.loc 1 503 15 is_stmt 0 view .LVU425
 1295 000e 0020     		movs	r0, #0
 1296 0010 84F84400 		strb	r0, [r4, #68]
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1297              		.loc 1 506 3 is_stmt 1 view .LVU426
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1298              		.loc 1 506 3 view .LVU427
 1299 0014 84F84500 		strb	r0, [r4, #69]
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1300              		.loc 1 506 3 view .LVU428
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1301              		.loc 1 509 3 view .LVU429
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1302              		.loc 1 510 1 is_stmt 0 view .LVU430
 1303 0018 10BD     		pop	{r4, pc}
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1304              		.loc 1 510 1 view .LVU431
 1305              		.cfi_endproc
 1306              	.LFE66:
 1308              		.section	.text.HAL_ETH_TransmitFrame,"ax",%progbits
 1309              		.align	1
 1310              		.global	HAL_ETH_TransmitFrame
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1314              		.fpu softvfp
 1316              	HAL_ETH_TransmitFrame:
 1317              	.LVL87:
 1318              	.LFB71:
 881:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t bufcount = 0U, size = 0U, i = 0U;
 1319              		.loc 1 881 1 is_stmt 1 view -0
 1320              		.cfi_startproc
 1321              		@ args = 0, pretend = 0, frame = 0
 1322              		@ frame_needed = 0, uses_anonymous_args = 0
 1323              		@ link register save eliminated.
 882:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1324              		.loc 1 882 3 view .LVU433
 885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 70


 1325              		.loc 1 885 3 view .LVU434
 885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1326              		.loc 1 885 3 view .LVU435
 1327 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 1328 0004 012B     		cmp	r3, #1
 1329 0006 00F08580 		beq	.L67
 885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1330              		.loc 1 885 3 discriminator 2 view .LVU436
 1331 000a 0123     		movs	r3, #1
 1332 000c 80F84530 		strb	r3, [r0, #69]
 885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1333              		.loc 1 885 3 discriminator 2 view .LVU437
 888:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1334              		.loc 1 888 3 discriminator 2 view .LVU438
 888:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1335              		.loc 1 888 15 is_stmt 0 discriminator 2 view .LVU439
 1336 0010 0223     		movs	r3, #2
 1337 0012 80F84430 		strb	r3, [r0, #68]
 890:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1338              		.loc 1 890 3 is_stmt 1 discriminator 2 view .LVU440
 890:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1339              		.loc 1 890 6 is_stmt 0 discriminator 2 view .LVU441
 1340 0016 B1B1     		cbz	r1, .L72
 902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1341              		.loc 1 902 3 is_stmt 1 view .LVU442
 902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1342              		.loc 1 902 13 is_stmt 0 view .LVU443
 1343 0018 C36A     		ldr	r3, [r0, #44]
 902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1344              		.loc 1 902 22 view .LVU444
 1345 001a 1A68     		ldr	r2, [r3]
 902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1346              		.loc 1 902 6 view .LVU445
 1347 001c 002A     		cmp	r2, #0
 1348 001e 1ADB     		blt	.L73
 881:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t bufcount = 0U, size = 0U, i = 0U;
 1349              		.loc 1 881 1 view .LVU446
 1350 0020 30B4     		push	{r4, r5}
 1351              	.LCFI28:
 1352              		.cfi_def_cfa_offset 8
 1353              		.cfi_offset 4, -8
 1354              		.cfi_offset 5, -4
 914:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1355              		.loc 1 914 3 is_stmt 1 view .LVU447
 914:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1356              		.loc 1 914 6 is_stmt 0 view .LVU448
 1357 0022 40F2F452 		movw	r2, #1524
 1358 0026 9142     		cmp	r1, r2
 1359 0028 1DD9     		bls	.L59
 916:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if (FrameLength % ETH_TX_BUF_SIZE)
 1360              		.loc 1 916 5 is_stmt 1 view .LVU449
 916:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     if (FrameLength % ETH_TX_BUF_SIZE)
 1361              		.loc 1 916 14 is_stmt 0 view .LVU450
 1362 002a 3B4C     		ldr	r4, .L75
 1363 002c A4FB0124 		umull	r2, r4, r4, r1
 1364 0030 A40A     		lsrs	r4, r4, #10
 1365              	.LVL88:
ARM GAS  /tmp/ccq9S0Zs.s 			page 71


 917:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1366              		.loc 1 917 5 is_stmt 1 view .LVU451
 917:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1367              		.loc 1 917 21 is_stmt 0 view .LVU452
 1368 0032 40F2F452 		movw	r2, #1524
 1369 0036 02FB1412 		mls	r2, r2, r4, r1
 917:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1370              		.loc 1 917 8 view .LVU453
 1371 003a 02B1     		cbz	r2, .L60
 919:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1372              		.loc 1 919 7 is_stmt 1 view .LVU454
 919:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1373              		.loc 1 919 15 is_stmt 0 view .LVU455
 1374 003c 0134     		adds	r4, r4, #1
 1375              	.LVL89:
 1376              	.L60:
 926:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1377              		.loc 1 926 3 is_stmt 1 view .LVU456
 926:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1378              		.loc 1 926 6 is_stmt 0 view .LVU457
 1379 003e 012C     		cmp	r4, #1
 1380 0040 11D0     		beq	.L59
 939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1381              		.loc 1 939 12 view .LVU458
 1382 0042 0023     		movs	r3, #0
 1383 0044 48E0     		b	.L61
 1384              	.LVL90:
 1385              	.L72:
 1386              	.LCFI29:
 1387              		.cfi_def_cfa_offset 0
 1388              		.cfi_restore 4
 1389              		.cfi_restore 5
 893:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1390              		.loc 1 893 5 is_stmt 1 view .LVU459
 893:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1391              		.loc 1 893 17 is_stmt 0 view .LVU460
 1392 0046 0123     		movs	r3, #1
 1393 0048 80F84430 		strb	r3, [r0, #68]
 896:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1394              		.loc 1 896 5 is_stmt 1 view .LVU461
 896:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1395              		.loc 1 896 5 view .LVU462
 1396 004c 0022     		movs	r2, #0
 1397 004e 80F84520 		strb	r2, [r0, #69]
 896:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1398              		.loc 1 896 5 view .LVU463
 898:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1399              		.loc 1 898 5 view .LVU464
 898:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1400              		.loc 1 898 13 is_stmt 0 view .LVU465
 1401 0052 1846     		mov	r0, r3
 1402              	.LVL91:
 898:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1403              		.loc 1 898 13 view .LVU466
 1404 0054 7047     		bx	lr
 1405              	.LVL92:
 1406              	.L73:
ARM GAS  /tmp/ccq9S0Zs.s 			page 72


 905:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1407              		.loc 1 905 5 is_stmt 1 view .LVU467
 905:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1408              		.loc 1 905 17 is_stmt 0 view .LVU468
 1409 0056 1223     		movs	r3, #18
 1410 0058 80F84430 		strb	r3, [r0, #68]
 908:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1411              		.loc 1 908 5 is_stmt 1 view .LVU469
 908:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1412              		.loc 1 908 5 view .LVU470
 1413 005c 0023     		movs	r3, #0
 1414 005e 80F84530 		strb	r3, [r0, #69]
 908:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1415              		.loc 1 908 5 view .LVU471
 910:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1416              		.loc 1 910 5 view .LVU472
 910:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1417              		.loc 1 910 12 is_stmt 0 view .LVU473
 1418 0062 0120     		movs	r0, #1
 1419              	.LVL93:
 910:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1420              		.loc 1 910 12 view .LVU474
 1421 0064 7047     		bx	lr
 1422              	.LVL94:
 1423              	.L59:
 1424              	.LCFI30:
 1425              		.cfi_def_cfa_offset 8
 1426              		.cfi_offset 4, -8
 1427              		.cfi_offset 5, -4
 929:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set frame size */
 1428              		.loc 1 929 5 is_stmt 1 view .LVU475
 929:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set frame size */
 1429              		.loc 1 929 26 is_stmt 0 view .LVU476
 1430 0066 1A68     		ldr	r2, [r3]
 1431 0068 42F04052 		orr	r2, r2, #805306368
 1432 006c 1A60     		str	r2, [r3]
 931:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 1433              		.loc 1 931 5 is_stmt 1 view .LVU477
 931:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 1434              		.loc 1 931 9 is_stmt 0 view .LVU478
 1435 006e C36A     		ldr	r3, [r0, #44]
 931:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 1436              		.loc 1 931 52 view .LVU479
 1437 0070 C1F30C01 		ubfx	r1, r1, #0, #13
 1438              	.LVL95:
 931:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 1439              		.loc 1 931 37 view .LVU480
 1440 0074 5960     		str	r1, [r3, #4]
 933:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Point to next descriptor */
 1441              		.loc 1 933 5 is_stmt 1 view .LVU481
 933:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Point to next descriptor */
 1442              		.loc 1 933 9 is_stmt 0 view .LVU482
 1443 0076 C26A     		ldr	r2, [r0, #44]
 933:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Point to next descriptor */
 1444              		.loc 1 933 26 view .LVU483
 1445 0078 1368     		ldr	r3, [r2]
 1446 007a 43F00043 		orr	r3, r3, #-2147483648
ARM GAS  /tmp/ccq9S0Zs.s 			page 73


 1447 007e 1360     		str	r3, [r2]
 935:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1448              		.loc 1 935 5 is_stmt 1 view .LVU484
 935:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1449              		.loc 1 935 47 is_stmt 0 view .LVU485
 1450 0080 C36A     		ldr	r3, [r0, #44]
 935:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1451              		.loc 1 935 55 view .LVU486
 1452 0082 DB68     		ldr	r3, [r3, #12]
 935:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1453              		.loc 1 935 18 view .LVU487
 1454 0084 C362     		str	r3, [r0, #44]
 1455              	.LVL96:
 1456              	.L62:
 969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1457              		.loc 1 969 3 is_stmt 1 view .LVU488
 969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1458              		.loc 1 969 13 is_stmt 0 view .LVU489
 1459 0086 0368     		ldr	r3, [r0]
 969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1460              		.loc 1 969 24 view .LVU490
 1461 0088 41F21402 		movw	r2, #4116
 1462 008c 9A58     		ldr	r2, [r3, r2]
 969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1463              		.loc 1 969 6 view .LVU491
 1464 008e 12F0040F 		tst	r2, #4
 1465 0092 08D0     		beq	.L66
 972:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Resume DMA transmission*/
 1466              		.loc 1 972 5 is_stmt 1 view .LVU492
 972:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Resume DMA transmission*/
 1467              		.loc 1 972 29 is_stmt 0 view .LVU493
 1468 0094 41F21402 		movw	r2, #4116
 1469 0098 0421     		movs	r1, #4
 1470 009a 9950     		str	r1, [r3, r2]
 974:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1471              		.loc 1 974 5 is_stmt 1 view .LVU494
 974:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1472              		.loc 1 974 10 is_stmt 0 view .LVU495
 1473 009c 0268     		ldr	r2, [r0]
 974:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 1474              		.loc 1 974 31 view .LVU496
 1475 009e 41F20403 		movw	r3, #4100
 1476 00a2 0021     		movs	r1, #0
 1477 00a4 D150     		str	r1, [r2, r3]
 1478              	.L66:
 978:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1479              		.loc 1 978 3 is_stmt 1 view .LVU497
 978:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1480              		.loc 1 978 15 is_stmt 0 view .LVU498
 1481 00a6 0123     		movs	r3, #1
 1482 00a8 80F84430 		strb	r3, [r0, #68]
 981:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1483              		.loc 1 981 3 is_stmt 1 view .LVU499
 981:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1484              		.loc 1 981 3 view .LVU500
 1485 00ac 0023     		movs	r3, #0
 1486 00ae 80F84530 		strb	r3, [r0, #69]
ARM GAS  /tmp/ccq9S0Zs.s 			page 74


 981:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1487              		.loc 1 981 3 view .LVU501
 984:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1488              		.loc 1 984 3 view .LVU502
 984:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1489              		.loc 1 984 10 is_stmt 0 view .LVU503
 1490 00b2 1846     		mov	r0, r3
 1491              	.LVL97:
 985:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1492              		.loc 1 985 1 view .LVU504
 1493 00b4 30BC     		pop	{r4, r5}
 1494              	.LCFI31:
 1495              		.cfi_remember_state
 1496              		.cfi_restore 5
 1497              		.cfi_restore 4
 1498              		.cfi_def_cfa_offset 0
 1499 00b6 7047     		bx	lr
 1500              	.LVL98:
 1501              	.L63:
 1502              	.LCFI32:
 1503              		.cfi_restore_state
 951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1504              		.loc 1 951 7 is_stmt 1 view .LVU505
 951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1505              		.loc 1 951 11 is_stmt 0 view .LVU506
 1506 00b8 C26A     		ldr	r2, [r0, #44]
 951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1507              		.loc 1 951 39 view .LVU507
 1508 00ba 40F2F455 		movw	r5, #1524
 1509 00be 5560     		str	r5, [r2, #4]
 953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 1510              		.loc 1 953 7 is_stmt 1 view .LVU508
 953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 1511              		.loc 1 953 26 is_stmt 0 view .LVU509
 1512 00c0 621E     		subs	r2, r4, #1
 953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 1513              		.loc 1 953 10 view .LVU510
 1514 00c2 9A42     		cmp	r2, r3
 1515 00c4 17D0     		beq	.L74
 1516              	.L64:
 962:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
 1517              		.loc 1 962 7 is_stmt 1 discriminator 2 view .LVU511
 962:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
 1518              		.loc 1 962 11 is_stmt 0 discriminator 2 view .LVU512
 1519 00c6 C56A     		ldr	r5, [r0, #44]
 962:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
 1520              		.loc 1 962 28 discriminator 2 view .LVU513
 1521 00c8 2A68     		ldr	r2, [r5]
 1522 00ca 42F00042 		orr	r2, r2, #-2147483648
 1523 00ce 2A60     		str	r2, [r5]
 964:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1524              		.loc 1 964 7 is_stmt 1 discriminator 2 view .LVU514
 964:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1525              		.loc 1 964 49 is_stmt 0 discriminator 2 view .LVU515
 1526 00d0 C26A     		ldr	r2, [r0, #44]
 964:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1527              		.loc 1 964 57 discriminator 2 view .LVU516
ARM GAS  /tmp/ccq9S0Zs.s 			page 75


 1528 00d2 D268     		ldr	r2, [r2, #12]
 964:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1529              		.loc 1 964 20 discriminator 2 view .LVU517
 1530 00d4 C262     		str	r2, [r0, #44]
 939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1531              		.loc 1 939 32 is_stmt 1 discriminator 2 view .LVU518
 939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1532              		.loc 1 939 33 is_stmt 0 discriminator 2 view .LVU519
 1533 00d6 0133     		adds	r3, r3, #1
 1534              	.LVL99:
 1535              	.L61:
 939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1536              		.loc 1 939 18 is_stmt 1 discriminator 1 view .LVU520
 939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1537              		.loc 1 939 5 is_stmt 0 discriminator 1 view .LVU521
 1538 00d8 9C42     		cmp	r4, r3
 1539 00da D4D9     		bls	.L62
 942:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1540              		.loc 1 942 7 is_stmt 1 view .LVU522
 942:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1541              		.loc 1 942 11 is_stmt 0 view .LVU523
 1542 00dc C56A     		ldr	r5, [r0, #44]
 942:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1543              		.loc 1 942 28 view .LVU524
 1544 00de 2A68     		ldr	r2, [r5]
 1545 00e0 22F04052 		bic	r2, r2, #805306368
 1546 00e4 2A60     		str	r2, [r5]
 944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 1547              		.loc 1 944 7 is_stmt 1 view .LVU525
 944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 1548              		.loc 1 944 10 is_stmt 0 view .LVU526
 1549 00e6 002B     		cmp	r3, #0
 1550 00e8 E6D1     		bne	.L63
 947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1551              		.loc 1 947 9 is_stmt 1 view .LVU527
 947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1552              		.loc 1 947 13 is_stmt 0 view .LVU528
 1553 00ea C56A     		ldr	r5, [r0, #44]
 947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1554              		.loc 1 947 30 view .LVU529
 1555 00ec 2A68     		ldr	r2, [r5]
 1556 00ee 42F08052 		orr	r2, r2, #268435456
 1557 00f2 2A60     		str	r2, [r5]
 1558 00f4 E0E7     		b	.L63
 1559              	.L74:
 956:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 1560              		.loc 1 956 9 is_stmt 1 view .LVU530
 956:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 1561              		.loc 1 956 13 is_stmt 0 view .LVU531
 1562 00f6 C56A     		ldr	r5, [r0, #44]
 956:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 1563              		.loc 1 956 30 view .LVU532
 1564 00f8 2A68     		ldr	r2, [r5]
 1565 00fa 42F00052 		orr	r2, r2, #536870912
 1566 00fe 2A60     		str	r2, [r5]
 957:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 1567              		.loc 1 957 9 is_stmt 1 view .LVU533
ARM GAS  /tmp/ccq9S0Zs.s 			page 76


 957:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 1568              		.loc 1 957 28 is_stmt 0 view .LVU534
 1569 0100 064A     		ldr	r2, .L75+4
 1570 0102 02FB0412 		mla	r2, r2, r4, r1
 957:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 1571              		.loc 1 957 14 view .LVU535
 1572 0106 02F2F452 		addw	r2, r2, #1524
 1573              	.LVL100:
 958:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1574              		.loc 1 958 9 is_stmt 1 view .LVU536
 958:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1575              		.loc 1 958 13 is_stmt 0 view .LVU537
 1576 010a C56A     		ldr	r5, [r0, #44]
 958:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1577              		.loc 1 958 49 view .LVU538
 1578 010c C2F30C02 		ubfx	r2, r2, #0, #13
 1579              	.LVL101:
 958:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1580              		.loc 1 958 41 view .LVU539
 1581 0110 6A60     		str	r2, [r5, #4]
 1582 0112 D8E7     		b	.L64
 1583              	.LVL102:
 1584              	.L67:
 1585              	.LCFI33:
 1586              		.cfi_def_cfa_offset 0
 1587              		.cfi_restore 4
 1588              		.cfi_restore 5
 885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1589              		.loc 1 885 3 view .LVU540
 1590 0114 0220     		movs	r0, #2
 1591              	.LVL103:
 985:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1592              		.loc 1 985 1 view .LVU541
 1593 0116 7047     		bx	lr
 1594              	.L76:
 1595              		.align	2
 1596              	.L75:
 1597 0118 0BB002AC 		.word	-1409110005
 1598 011c 0CFAFFFF 		.word	-1524
 1599              		.cfi_endproc
 1600              	.LFE71:
 1602              		.section	.text.HAL_ETH_GetReceivedFrame,"ax",%progbits
 1603              		.align	1
 1604              		.global	HAL_ETH_GetReceivedFrame
 1605              		.syntax unified
 1606              		.thumb
 1607              		.thumb_func
 1608              		.fpu softvfp
 1610              	HAL_ETH_GetReceivedFrame:
 1611              	.LVL104:
 1612              	.LFB72:
 994:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t framelength = 0U;
 1613              		.loc 1 994 1 is_stmt 1 view -0
 1614              		.cfi_startproc
 1615              		@ args = 0, pretend = 0, frame = 0
 1616              		@ frame_needed = 0, uses_anonymous_args = 0
 1617              		@ link register save eliminated.
ARM GAS  /tmp/ccq9S0Zs.s 			page 77


 995:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1618              		.loc 1 995 3 view .LVU543
 998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1619              		.loc 1 998 3 view .LVU544
 998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1620              		.loc 1 998 3 view .LVU545
 1621 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 1622 0004 012B     		cmp	r3, #1
 1623 0006 40D0     		beq	.L83
 998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1624              		.loc 1 998 3 discriminator 2 view .LVU546
 1625 0008 0123     		movs	r3, #1
 1626 000a 80F84530 		strb	r3, [r0, #69]
 998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1627              		.loc 1 998 3 discriminator 2 view .LVU547
1001:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1628              		.loc 1 1001 3 discriminator 2 view .LVU548
1001:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1629              		.loc 1 1001 15 is_stmt 0 discriminator 2 view .LVU549
 1630 000e 0223     		movs	r3, #2
 1631 0010 80F84430 		strb	r3, [r0, #68]
1005:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1632              		.loc 1 1005 3 is_stmt 1 discriminator 2 view .LVU550
1005:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1633              		.loc 1 1005 13 is_stmt 0 discriminator 2 view .LVU551
 1634 0014 836A     		ldr	r3, [r0, #40]
1005:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1635              		.loc 1 1005 21 discriminator 2 view .LVU552
 1636 0016 1A68     		ldr	r2, [r3]
1005:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1637              		.loc 1 1005 6 discriminator 2 view .LVU553
 1638 0018 002A     		cmp	r2, #0
 1639 001a 0EDB     		blt	.L79
1008:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1640              		.loc 1 1008 5 is_stmt 1 view .LVU554
1008:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1641              		.loc 1 1008 23 is_stmt 0 view .LVU555
 1642 001c 1A68     		ldr	r2, [r3]
1008:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1643              		.loc 1 1008 8 view .LVU556
 1644 001e 12F4807F 		tst	r2, #256
 1645 0022 12D1     		bne	.L84
1040:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1646              		.loc 1 1040 10 is_stmt 1 view .LVU557
1040:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1647              		.loc 1 1040 27 is_stmt 0 view .LVU558
 1648 0024 1A68     		ldr	r2, [r3]
1040:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1649              		.loc 1 1040 13 view .LVU559
 1650 0026 12F4007F 		tst	r2, #512
 1651 002a 28D0     		beq	.L82
1042:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).LSRxDesc = NULL;
 1652              		.loc 1 1042 7 is_stmt 1 view .LVU560
1042:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).LSRxDesc = NULL;
 1653              		.loc 1 1042 37 is_stmt 0 view .LVU561
 1654 002c 0363     		str	r3, [r0, #48]
1043:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount = 1U;
ARM GAS  /tmp/ccq9S0Zs.s 			page 78


 1655              		.loc 1 1043 7 is_stmt 1 view .LVU562
1043:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount = 1U;
 1656              		.loc 1 1043 37 is_stmt 0 view .LVU563
 1657 002e 0022     		movs	r2, #0
 1658 0030 4263     		str	r2, [r0, #52]
1044:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1659              		.loc 1 1044 7 is_stmt 1 view .LVU564
1044:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1660              		.loc 1 1044 37 is_stmt 0 view .LVU565
 1661 0032 0122     		movs	r2, #1
 1662 0034 8263     		str	r2, [r0, #56]
1046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1663              		.loc 1 1046 7 is_stmt 1 view .LVU566
1046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1664              		.loc 1 1046 57 is_stmt 0 view .LVU567
 1665 0036 DB68     		ldr	r3, [r3, #12]
1046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1666              		.loc 1 1046 20 view .LVU568
 1667 0038 8362     		str	r3, [r0, #40]
 1668              	.L79:
1058:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1669              		.loc 1 1058 3 is_stmt 1 view .LVU569
1058:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1670              		.loc 1 1058 15 is_stmt 0 view .LVU570
 1671 003a 0123     		movs	r3, #1
 1672 003c 80F84430 		strb	r3, [r0, #68]
1061:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1673              		.loc 1 1061 3 is_stmt 1 view .LVU571
1061:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1674              		.loc 1 1061 3 view .LVU572
 1675 0040 0022     		movs	r2, #0
 1676 0042 80F84520 		strb	r2, [r0, #69]
1061:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1677              		.loc 1 1061 3 view .LVU573
1064:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1678              		.loc 1 1064 3 view .LVU574
1064:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1679              		.loc 1 1064 10 is_stmt 0 view .LVU575
 1680 0046 1846     		mov	r0, r3
 1681              	.LVL105:
1064:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1682              		.loc 1 1064 10 view .LVU576
 1683 0048 7047     		bx	lr
 1684              	.LVL106:
 1685              	.L84:
1011:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1686              		.loc 1 1011 7 is_stmt 1 view .LVU577
1011:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1687              		.loc 1 1011 27 is_stmt 0 view .LVU578
 1688 004a 826B     		ldr	r2, [r0, #56]
1011:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1689              		.loc 1 1011 36 view .LVU579
 1690 004c 0132     		adds	r2, r2, #1
 1691 004e 8263     		str	r2, [r0, #56]
1014:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 1692              		.loc 1 1014 7 is_stmt 1 view .LVU580
1014:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
ARM GAS  /tmp/ccq9S0Zs.s 			page 79


 1693              		.loc 1 1014 10 is_stmt 0 view .LVU581
 1694 0050 012A     		cmp	r2, #1
 1695 0052 12D0     		beq	.L85
 1696              	.L81:
1019:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1697              		.loc 1 1019 7 is_stmt 1 view .LVU582
1019:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1698              		.loc 1 1019 35 is_stmt 0 view .LVU583
 1699 0054 4363     		str	r3, [r0, #52]
1022:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1700              		.loc 1 1022 7 is_stmt 1 view .LVU584
1022:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1701              		.loc 1 1022 37 is_stmt 0 view .LVU585
 1702 0056 1A68     		ldr	r2, [r3]
1022:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1703              		.loc 1 1022 66 view .LVU586
 1704 0058 C2F30D42 		ubfx	r2, r2, #16, #14
1022:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1705              		.loc 1 1022 19 view .LVU587
 1706 005c 043A     		subs	r2, r2, #4
 1707              	.LVL107:
1023:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1708              		.loc 1 1023 7 is_stmt 1 view .LVU588
1023:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1709              		.loc 1 1023 33 is_stmt 0 view .LVU589
 1710 005e C263     		str	r2, [r0, #60]
1026:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
 1711              		.loc 1 1026 7 is_stmt 1 view .LVU590
1026:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
 1712              		.loc 1 1026 56 is_stmt 0 view .LVU591
 1713 0060 026B     		ldr	r2, [r0, #48]
 1714              	.LVL108:
1026:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
 1715              		.loc 1 1026 66 view .LVU592
 1716 0062 9268     		ldr	r2, [r2, #8]
1026:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* point to next descriptor */
 1717              		.loc 1 1026 33 view .LVU593
 1718 0064 0264     		str	r2, [r0, #64]
1028:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1719              		.loc 1 1028 7 is_stmt 1 view .LVU594
1028:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1720              		.loc 1 1028 59 is_stmt 0 view .LVU595
 1721 0066 DB68     		ldr	r3, [r3, #12]
1028:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1722              		.loc 1 1028 20 view .LVU596
 1723 0068 8362     		str	r3, [r0, #40]
1031:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1724              		.loc 1 1031 7 is_stmt 1 view .LVU597
1031:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1725              		.loc 1 1031 19 is_stmt 0 view .LVU598
 1726 006a 0123     		movs	r3, #1
 1727 006c 80F84430 		strb	r3, [r0, #68]
1034:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1728              		.loc 1 1034 7 is_stmt 1 view .LVU599
1034:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1729              		.loc 1 1034 7 view .LVU600
 1730 0070 0023     		movs	r3, #0
ARM GAS  /tmp/ccq9S0Zs.s 			page 80


 1731 0072 80F84530 		strb	r3, [r0, #69]
1034:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1732              		.loc 1 1034 7 view .LVU601
1037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1733              		.loc 1 1037 7 view .LVU602
1037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1734              		.loc 1 1037 14 is_stmt 0 view .LVU603
 1735 0076 1846     		mov	r0, r3
 1736              	.LVL109:
1037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1737              		.loc 1 1037 14 view .LVU604
 1738 0078 7047     		bx	lr
 1739              	.LVL110:
 1740              	.L85:
1016:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1741              		.loc 1 1016 9 is_stmt 1 view .LVU605
1016:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1742              		.loc 1 1016 39 is_stmt 0 view .LVU606
 1743 007a 0363     		str	r3, [r0, #48]
 1744 007c EAE7     		b	.L81
 1745              	.L82:
1051:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1746              		.loc 1 1051 7 is_stmt 1 view .LVU607
1051:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1747              		.loc 1 1051 27 is_stmt 0 view .LVU608
 1748 007e 826B     		ldr	r2, [r0, #56]
1051:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1749              		.loc 1 1051 36 view .LVU609
 1750 0080 0132     		adds	r2, r2, #1
 1751 0082 8263     		str	r2, [r0, #56]
1053:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1752              		.loc 1 1053 7 is_stmt 1 view .LVU610
1053:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1753              		.loc 1 1053 57 is_stmt 0 view .LVU611
 1754 0084 DB68     		ldr	r3, [r3, #12]
1053:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1755              		.loc 1 1053 20 view .LVU612
 1756 0086 8362     		str	r3, [r0, #40]
 1757 0088 D7E7     		b	.L79
 1758              	.L83:
 998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1759              		.loc 1 998 3 view .LVU613
 1760 008a 0220     		movs	r0, #2
 1761              	.LVL111:
1065:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1762              		.loc 1 1065 1 view .LVU614
 1763 008c 7047     		bx	lr
 1764              		.cfi_endproc
 1765              	.LFE72:
 1767              		.section	.text.HAL_ETH_GetReceivedFrame_IT,"ax",%progbits
 1768              		.align	1
 1769              		.global	HAL_ETH_GetReceivedFrame_IT
 1770              		.syntax unified
 1771              		.thumb
 1772              		.thumb_func
 1773              		.fpu softvfp
 1775              	HAL_ETH_GetReceivedFrame_IT:
ARM GAS  /tmp/ccq9S0Zs.s 			page 81


 1776              	.LVL112:
 1777              	.LFB73:
1074:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t descriptorscancounter = 0U;
 1778              		.loc 1 1074 1 is_stmt 1 view -0
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 0
 1781              		@ frame_needed = 0, uses_anonymous_args = 0
 1782              		@ link register save eliminated.
1075:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1783              		.loc 1 1075 3 view .LVU616
1078:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1784              		.loc 1 1078 3 view .LVU617
1078:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1785              		.loc 1 1078 3 view .LVU618
 1786 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 1787 0004 012B     		cmp	r3, #1
 1788 0006 45D0     		beq	.L95
1078:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1789              		.loc 1 1078 3 discriminator 2 view .LVU619
 1790 0008 0123     		movs	r3, #1
 1791 000a 80F84530 		strb	r3, [r0, #69]
1078:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1792              		.loc 1 1078 3 discriminator 2 view .LVU620
1081:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1793              		.loc 1 1081 3 discriminator 2 view .LVU621
1081:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1794              		.loc 1 1081 15 is_stmt 0 discriminator 2 view .LVU622
 1795 000e 0223     		movs	r3, #2
 1796 0010 80F84430 		strb	r3, [r0, #68]
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1797              		.loc 1 1084 3 is_stmt 1 discriminator 2 view .LVU623
1075:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1798              		.loc 1 1075 12 is_stmt 0 discriminator 2 view .LVU624
 1799 0014 0021     		movs	r1, #0
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1800              		.loc 1 1084 9 discriminator 2 view .LVU625
 1801 0016 0AE0     		b	.L88
 1802              	.LVL113:
 1803              	.L96:
1093:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.SegCount = 1U;
 1804              		.loc 1 1093 7 is_stmt 1 view .LVU626
1093:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       heth->RxFrameInfos.SegCount = 1U;
 1805              		.loc 1 1093 35 is_stmt 0 view .LVU627
 1806 0018 0363     		str	r3, [r0, #48]
1094:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1807              		.loc 1 1094 7 is_stmt 1 view .LVU628
1094:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1808              		.loc 1 1094 35 is_stmt 0 view .LVU629
 1809 001a 0122     		movs	r2, #1
 1810 001c 8263     		str	r2, [r0, #56]
1096:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1811              		.loc 1 1096 7 is_stmt 1 view .LVU630
1096:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1812              		.loc 1 1096 57 is_stmt 0 view .LVU631
 1813 001e DB68     		ldr	r3, [r3, #12]
1096:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1814              		.loc 1 1096 20 view .LVU632
ARM GAS  /tmp/ccq9S0Zs.s 			page 82


 1815 0020 8362     		str	r3, [r0, #40]
 1816 0022 04E0     		b	.L88
 1817              	.L97:
1103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1818              		.loc 1 1103 7 is_stmt 1 view .LVU633
1103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1819              		.loc 1 1103 26 is_stmt 0 view .LVU634
 1820 0024 826B     		ldr	r2, [r0, #56]
1103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       /* Point to next descriptor */
 1821              		.loc 1 1103 36 view .LVU635
 1822 0026 0132     		adds	r2, r2, #1
 1823 0028 8263     		str	r2, [r0, #56]
1105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1824              		.loc 1 1105 7 is_stmt 1 view .LVU636
1105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1825              		.loc 1 1105 57 is_stmt 0 view .LVU637
 1826 002a DB68     		ldr	r3, [r3, #12]
1105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1827              		.loc 1 1105 20 view .LVU638
 1828 002c 8362     		str	r3, [r0, #40]
 1829              	.LVL114:
 1830              	.L88:
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1831              		.loc 1 1084 9 is_stmt 1 view .LVU639
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1832              		.loc 1 1084 16 is_stmt 0 view .LVU640
 1833 002e 836A     		ldr	r3, [r0, #40]
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1834              		.loc 1 1084 24 view .LVU641
 1835 0030 1A68     		ldr	r2, [r3]
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1836              		.loc 1 1084 9 view .LVU642
 1837 0032 002A     		cmp	r2, #0
 1838 0034 26DB     		blt	.L93
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 1839              		.loc 1 1084 74 discriminator 1 view .LVU643
 1840 0036 0729     		cmp	r1, #7
 1841 0038 24D8     		bhi	.L93
1087:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1842              		.loc 1 1087 5 is_stmt 1 view .LVU644
1087:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1843              		.loc 1 1087 26 is_stmt 0 view .LVU645
 1844 003a 0131     		adds	r1, r1, #1
 1845              	.LVL115:
1091:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1846              		.loc 1 1091 5 is_stmt 1 view .LVU646
1091:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1847              		.loc 1 1091 22 is_stmt 0 view .LVU647
 1848 003c 1A68     		ldr	r2, [r3]
1091:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1849              		.loc 1 1091 31 view .LVU648
 1850 003e 02F44072 		and	r2, r2, #768
1091:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1851              		.loc 1 1091 8 view .LVU649
 1852 0042 B2F5007F 		cmp	r2, #512
 1853 0046 E7D0     		beq	.L96
1100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
ARM GAS  /tmp/ccq9S0Zs.s 			page 83


 1854              		.loc 1 1100 10 is_stmt 1 view .LVU650
1100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1855              		.loc 1 1100 27 is_stmt 0 view .LVU651
 1856 0048 1A68     		ldr	r2, [r3]
1100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 1857              		.loc 1 1100 13 view .LVU652
 1858 004a 12F4407F 		tst	r2, #768
 1859 004e E9D0     		beq	.L97
1111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1860              		.loc 1 1111 7 is_stmt 1 view .LVU653
1111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1861              		.loc 1 1111 35 is_stmt 0 view .LVU654
 1862 0050 4363     		str	r3, [r0, #52]
1114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1863              		.loc 1 1114 7 is_stmt 1 view .LVU655
1114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1864              		.loc 1 1114 26 is_stmt 0 view .LVU656
 1865 0052 826B     		ldr	r2, [r0, #56]
1114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1866              		.loc 1 1114 36 view .LVU657
 1867 0054 0132     		adds	r2, r2, #1
 1868 0056 8263     		str	r2, [r0, #56]
1117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 1869              		.loc 1 1117 7 is_stmt 1 view .LVU658
1117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 1870              		.loc 1 1117 10 is_stmt 0 view .LVU659
 1871 0058 012A     		cmp	r2, #1
 1872 005a 11D0     		beq	.L98
 1873              	.L92:
1123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1874              		.loc 1 1123 7 is_stmt 1 view .LVU660
1123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1875              		.loc 1 1123 51 is_stmt 0 view .LVU661
 1876 005c 1A68     		ldr	r2, [r3]
1123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1877              		.loc 1 1123 80 view .LVU662
 1878 005e C2F30D42 		ubfx	r2, r2, #16, #14
1123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1879              		.loc 1 1123 115 view .LVU663
 1880 0062 043A     		subs	r2, r2, #4
1123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1881              		.loc 1 1123 33 view .LVU664
 1882 0064 C263     		str	r2, [r0, #60]
1126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1883              		.loc 1 1126 7 is_stmt 1 view .LVU665
1126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1884              		.loc 1 1126 56 is_stmt 0 view .LVU666
 1885 0066 026B     		ldr	r2, [r0, #48]
1126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1886              		.loc 1 1126 66 view .LVU667
 1887 0068 9268     		ldr	r2, [r2, #8]
1126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1888              		.loc 1 1126 33 view .LVU668
 1889 006a 0264     		str	r2, [r0, #64]
1129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1890              		.loc 1 1129 7 is_stmt 1 view .LVU669
1129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 84


 1891              		.loc 1 1129 57 is_stmt 0 view .LVU670
 1892 006c DB68     		ldr	r3, [r3, #12]
1129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1893              		.loc 1 1129 20 view .LVU671
 1894 006e 8362     		str	r3, [r0, #40]
1132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1895              		.loc 1 1132 7 is_stmt 1 view .LVU672
1132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1896              		.loc 1 1132 19 is_stmt 0 view .LVU673
 1897 0070 0123     		movs	r3, #1
 1898 0072 80F84430 		strb	r3, [r0, #68]
1135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1899              		.loc 1 1135 7 is_stmt 1 view .LVU674
1135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1900              		.loc 1 1135 7 view .LVU675
 1901 0076 0023     		movs	r3, #0
 1902 0078 80F84530 		strb	r3, [r0, #69]
1135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1903              		.loc 1 1135 7 view .LVU676
1138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1904              		.loc 1 1138 7 view .LVU677
1138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1905              		.loc 1 1138 14 is_stmt 0 view .LVU678
 1906 007c 1846     		mov	r0, r3
 1907              	.LVL116:
1138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 1908              		.loc 1 1138 14 view .LVU679
 1909 007e 7047     		bx	lr
 1910              	.LVL117:
 1911              	.L98:
1119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1912              		.loc 1 1119 9 is_stmt 1 view .LVU680
1119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 1913              		.loc 1 1119 37 is_stmt 0 view .LVU681
 1914 0080 0363     		str	r3, [r0, #48]
 1915 0082 EBE7     		b	.L92
 1916              	.L93:
1143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1917              		.loc 1 1143 3 is_stmt 1 view .LVU682
1143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1918              		.loc 1 1143 15 is_stmt 0 view .LVU683
 1919 0084 0123     		movs	r3, #1
 1920 0086 80F84430 		strb	r3, [r0, #68]
1146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1921              		.loc 1 1146 3 is_stmt 1 view .LVU684
1146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1922              		.loc 1 1146 3 view .LVU685
 1923 008a 0022     		movs	r2, #0
 1924 008c 80F84520 		strb	r2, [r0, #69]
1146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1925              		.loc 1 1146 3 view .LVU686
1149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1926              		.loc 1 1149 3 view .LVU687
1149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1927              		.loc 1 1149 10 is_stmt 0 view .LVU688
 1928 0090 1846     		mov	r0, r3
 1929              	.LVL118:
ARM GAS  /tmp/ccq9S0Zs.s 			page 85


1149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 1930              		.loc 1 1149 10 view .LVU689
 1931 0092 7047     		bx	lr
 1932              	.LVL119:
 1933              	.L95:
1078:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1934              		.loc 1 1078 3 view .LVU690
 1935 0094 0220     		movs	r0, #2
 1936              	.LVL120:
1150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1937              		.loc 1 1150 1 view .LVU691
 1938 0096 7047     		bx	lr
 1939              		.cfi_endproc
 1940              	.LFE73:
 1942              		.section	.text.HAL_ETH_TxCpltCallback,"ax",%progbits
 1943              		.align	1
 1944              		.weak	HAL_ETH_TxCpltCallback
 1945              		.syntax unified
 1946              		.thumb
 1947              		.thumb_func
 1948              		.fpu softvfp
 1950              	HAL_ETH_TxCpltCallback:
 1951              	.LVL121:
 1952              	.LFB75:
1233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1953              		.loc 1 1233 1 is_stmt 1 view -0
 1954              		.cfi_startproc
 1955              		@ args = 0, pretend = 0, frame = 0
 1956              		@ frame_needed = 0, uses_anonymous_args = 0
 1957              		@ link register save eliminated.
1235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1958              		.loc 1 1235 3 view .LVU693
1239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1959              		.loc 1 1239 1 is_stmt 0 view .LVU694
 1960 0000 7047     		bx	lr
 1961              		.cfi_endproc
 1962              	.LFE75:
 1964              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 1965              		.align	1
 1966              		.weak	HAL_ETH_RxCpltCallback
 1967              		.syntax unified
 1968              		.thumb
 1969              		.thumb_func
 1970              		.fpu softvfp
 1972              	HAL_ETH_RxCpltCallback:
 1973              	.LVL122:
 1974              	.LFB76:
1248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1975              		.loc 1 1248 1 is_stmt 1 view -0
 1976              		.cfi_startproc
 1977              		@ args = 0, pretend = 0, frame = 0
 1978              		@ frame_needed = 0, uses_anonymous_args = 0
 1979              		@ link register save eliminated.
1250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1980              		.loc 1 1250 3 view .LVU696
1254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 1981              		.loc 1 1254 1 is_stmt 0 view .LVU697
ARM GAS  /tmp/ccq9S0Zs.s 			page 86


 1982 0000 7047     		bx	lr
 1983              		.cfi_endproc
 1984              	.LFE76:
 1986              		.section	.text.HAL_ETH_ErrorCallback,"ax",%progbits
 1987              		.align	1
 1988              		.weak	HAL_ETH_ErrorCallback
 1989              		.syntax unified
 1990              		.thumb
 1991              		.thumb_func
 1992              		.fpu softvfp
 1994              	HAL_ETH_ErrorCallback:
 1995              	.LVL123:
 1996              	.LFB77:
1263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1997              		.loc 1 1263 1 is_stmt 1 view -0
 1998              		.cfi_startproc
 1999              		@ args = 0, pretend = 0, frame = 0
 2000              		@ frame_needed = 0, uses_anonymous_args = 0
 2001              		@ link register save eliminated.
1265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 2002              		.loc 1 1265 3 view .LVU699
1269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2003              		.loc 1 1269 1 is_stmt 0 view .LVU700
 2004 0000 7047     		bx	lr
 2005              		.cfi_endproc
 2006              	.LFE77:
 2008              		.section	.text.HAL_ETH_IRQHandler,"ax",%progbits
 2009              		.align	1
 2010              		.global	HAL_ETH_IRQHandler
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
 2014              		.fpu softvfp
 2016              	HAL_ETH_IRQHandler:
 2017              	.LVL124:
 2018              	.LFB74:
1159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Frame received */
 2019              		.loc 1 1159 1 is_stmt 1 view -0
 2020              		.cfi_startproc
 2021              		@ args = 0, pretend = 0, frame = 0
 2022              		@ frame_needed = 0, uses_anonymous_args = 0
1159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Frame received */
 2023              		.loc 1 1159 1 is_stmt 0 view .LVU702
 2024 0000 10B5     		push	{r4, lr}
 2025              	.LCFI34:
 2026              		.cfi_def_cfa_offset 8
 2027              		.cfi_offset 4, -8
 2028              		.cfi_offset 14, -4
 2029 0002 0446     		mov	r4, r0
1161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2030              		.loc 1 1161 3 is_stmt 1 view .LVU703
1161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2031              		.loc 1 1161 7 is_stmt 0 view .LVU704
 2032 0004 0368     		ldr	r3, [r0]
 2033 0006 41F21402 		movw	r2, #4116
 2034 000a 9A58     		ldr	r2, [r3, r2]
1161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
ARM GAS  /tmp/ccq9S0Zs.s 			page 87


 2035              		.loc 1 1161 6 view .LVU705
 2036 000c 12F0400F 		tst	r2, #64
 2037 0010 11D1     		bne	.L107
1182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2038              		.loc 1 1182 8 is_stmt 1 view .LVU706
1182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2039              		.loc 1 1182 12 is_stmt 0 view .LVU707
 2040 0012 41F21402 		movw	r2, #4116
 2041 0016 9B58     		ldr	r3, [r3, r2]
1182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2042              		.loc 1 1182 11 view .LVU708
 2043 0018 13F0010F 		tst	r3, #1
 2044 001c 19D1     		bne	.L108
 2045              	.LVL125:
 2046              	.L104:
1199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2047              		.loc 1 1199 5 is_stmt 1 discriminator 1 view .LVU709
1203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2048              		.loc 1 1203 3 discriminator 1 view .LVU710
 2049 001e 2268     		ldr	r2, [r4]
 2050 0020 41F21403 		movw	r3, #4116
 2051 0024 4FF48031 		mov	r1, #65536
 2052 0028 D150     		str	r1, [r2, r3]
1206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2053              		.loc 1 1206 3 discriminator 1 view .LVU711
1206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2054              		.loc 1 1206 7 is_stmt 0 discriminator 1 view .LVU712
 2055 002a 2268     		ldr	r2, [r4]
 2056 002c D358     		ldr	r3, [r2, r3]
1206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2057              		.loc 1 1206 6 discriminator 1 view .LVU713
 2058 002e 13F4004F 		tst	r3, #32768
 2059 0032 1BD1     		bne	.L109
 2060              	.L102:
1224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2061              		.loc 1 1224 1 view .LVU714
 2062 0034 10BD     		pop	{r4, pc}
 2063              	.LVL126:
 2064              	.L107:
1168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 2065              		.loc 1 1168 5 is_stmt 1 view .LVU715
 2066 0036 FFF7FEFF 		bl	HAL_ETH_RxCpltCallback
 2067              	.LVL127:
1172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2068              		.loc 1 1172 5 view .LVU716
 2069 003a 2268     		ldr	r2, [r4]
 2070 003c 41F21403 		movw	r3, #4116
 2071 0040 4021     		movs	r1, #64
 2072 0042 D150     		str	r1, [r2, r3]
1175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2073              		.loc 1 1175 5 view .LVU717
1175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2074              		.loc 1 1175 17 is_stmt 0 view .LVU718
 2075 0044 0123     		movs	r3, #1
 2076 0046 84F84430 		strb	r3, [r4, #68]
1178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2077              		.loc 1 1178 5 is_stmt 1 view .LVU719
ARM GAS  /tmp/ccq9S0Zs.s 			page 88


1178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2078              		.loc 1 1178 5 view .LVU720
 2079 004a 0023     		movs	r3, #0
 2080 004c 84F84530 		strb	r3, [r4, #69]
1178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2081              		.loc 1 1178 5 view .LVU721
 2082 0050 E5E7     		b	.L104
 2083              	.LVL128:
 2084              	.L108:
1189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 2085              		.loc 1 1189 5 view .LVU722
 2086 0052 FFF7FEFF 		bl	HAL_ETH_TxCpltCallback
 2087              	.LVL129:
1193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2088              		.loc 1 1193 5 view .LVU723
 2089 0056 2168     		ldr	r1, [r4]
 2090 0058 0123     		movs	r3, #1
 2091 005a 41F21402 		movw	r2, #4116
 2092 005e 8B50     		str	r3, [r1, r2]
1196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2093              		.loc 1 1196 5 view .LVU724
1196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2094              		.loc 1 1196 17 is_stmt 0 view .LVU725
 2095 0060 84F84430 		strb	r3, [r4, #68]
1199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2096              		.loc 1 1199 5 is_stmt 1 view .LVU726
1199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2097              		.loc 1 1199 5 view .LVU727
 2098 0064 0023     		movs	r3, #0
 2099 0066 84F84530 		strb	r3, [r4, #69]
 2100 006a D8E7     		b	.L104
 2101              	.L109:
1212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 2102              		.loc 1 1212 5 view .LVU728
 2103 006c 2046     		mov	r0, r4
 2104 006e FFF7FEFF 		bl	HAL_ETH_ErrorCallback
 2105              	.LVL130:
1216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2106              		.loc 1 1216 5 view .LVU729
 2107 0072 2268     		ldr	r2, [r4]
 2108 0074 41F21403 		movw	r3, #4116
 2109 0078 4FF40041 		mov	r1, #32768
 2110 007c D150     		str	r1, [r2, r3]
1219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2111              		.loc 1 1219 5 view .LVU730
1219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2112              		.loc 1 1219 17 is_stmt 0 view .LVU731
 2113 007e 0123     		movs	r3, #1
 2114 0080 84F84430 		strb	r3, [r4, #68]
1222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2115              		.loc 1 1222 5 is_stmt 1 view .LVU732
1222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2116              		.loc 1 1222 5 view .LVU733
 2117 0084 0023     		movs	r3, #0
 2118 0086 84F84530 		strb	r3, [r4, #69]
1222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2119              		.loc 1 1222 5 view .LVU734
ARM GAS  /tmp/ccq9S0Zs.s 			page 89


1224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2120              		.loc 1 1224 1 is_stmt 0 view .LVU735
 2121 008a D3E7     		b	.L102
 2122              		.cfi_endproc
 2123              	.LFE74:
 2125              		.section	.text.HAL_ETH_ReadPHYRegister,"ax",%progbits
 2126              		.align	1
 2127              		.global	HAL_ETH_ReadPHYRegister
 2128              		.syntax unified
 2129              		.thumb
 2130              		.thumb_func
 2131              		.fpu softvfp
 2133              	HAL_ETH_ReadPHYRegister:
 2134              	.LVL131:
 2135              	.LFB78:
1284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2136              		.loc 1 1284 1 is_stmt 1 view -0
 2137              		.cfi_startproc
 2138              		@ args = 0, pretend = 0, frame = 0
 2139              		@ frame_needed = 0, uses_anonymous_args = 0
1284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2140              		.loc 1 1284 1 is_stmt 0 view .LVU737
 2141 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2142              	.LCFI35:
 2143              		.cfi_def_cfa_offset 24
 2144              		.cfi_offset 3, -24
 2145              		.cfi_offset 4, -20
 2146              		.cfi_offset 5, -16
 2147              		.cfi_offset 6, -12
 2148              		.cfi_offset 7, -8
 2149              		.cfi_offset 14, -4
1285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tickstart = 0U;
 2150              		.loc 1 1285 3 is_stmt 1 view .LVU738
 2151              	.LVL132:
1286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2152              		.loc 1 1286 3 view .LVU739
1289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2153              		.loc 1 1289 3 view .LVU740
1292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2154              		.loc 1 1292 3 view .LVU741
1292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2155              		.loc 1 1292 11 is_stmt 0 view .LVU742
 2156 0002 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 2157 0006 DBB2     		uxtb	r3, r3
1292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2158              		.loc 1 1292 6 view .LVU743
 2159 0008 822B     		cmp	r3, #130
 2160 000a 33D0     		beq	.L115
 2161 000c 0546     		mov	r5, r0
 2162 000e 1646     		mov	r6, r2
1297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2163              		.loc 1 1297 3 is_stmt 1 view .LVU744
1297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2164              		.loc 1 1297 15 is_stmt 0 view .LVU745
 2165 0010 8223     		movs	r3, #130
 2166 0012 80F84430 		strb	r3, [r0, #68]
1300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 90


 2167              		.loc 1 1300 3 is_stmt 1 view .LVU746
1300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2168              		.loc 1 1300 17 is_stmt 0 view .LVU747
 2169 0016 0068     		ldr	r0, [r0]
 2170              	.LVL133:
1300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2171              		.loc 1 1300 11 view .LVU748
 2172 0018 0269     		ldr	r2, [r0, #16]
 2173              	.LVL134:
1303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2174              		.loc 1 1303 3 is_stmt 1 view .LVU749
1303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2175              		.loc 1 1303 11 is_stmt 0 view .LVU750
 2176 001a 02F01C02 		and	r2, r2, #28
 2177              	.LVL135:
1306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 2178              		.loc 1 1306 3 is_stmt 1 view .LVU751
1306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 2179              		.loc 1 1306 36 is_stmt 0 view .LVU752
 2180 001e 2B8A     		ldrh	r3, [r5, #16]
1306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 2181              		.loc 1 1306 48 view .LVU753
 2182 0020 DB02     		lsls	r3, r3, #11
1306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 2183              		.loc 1 1306 56 view .LVU754
 2184 0022 9BB2     		uxth	r3, r3
1306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 2185              		.loc 1 1306 11 view .LVU755
 2186 0024 1343     		orrs	r3, r3, r2
 2187              	.LVL136:
1307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 2188              		.loc 1 1307 3 is_stmt 1 view .LVU756
1307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 2189              		.loc 1 1307 33 is_stmt 0 view .LVU757
 2190 0026 8C01     		lsls	r4, r1, #6
1307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 2191              		.loc 1 1307 40 view .LVU758
 2192 0028 04F4F864 		and	r4, r4, #1984
 2193              	.LVL137:
1308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 2194              		.loc 1 1308 3 is_stmt 1 view .LVU759
1308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 2195              		.loc 1 1308 11 is_stmt 0 view .LVU760
 2196 002c 1C43     		orrs	r4, r4, r3
 2197              	.LVL138:
1309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2198              		.loc 1 1309 3 is_stmt 1 view .LVU761
1309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2199              		.loc 1 1309 11 is_stmt 0 view .LVU762
 2200 002e 44F00104 		orr	r4, r4, #1
 2201              	.LVL139:
1312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2202              		.loc 1 1312 3 is_stmt 1 view .LVU763
1312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2203              		.loc 1 1312 28 is_stmt 0 view .LVU764
 2204 0032 0461     		str	r4, [r0, #16]
1315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 91


 2205              		.loc 1 1315 3 is_stmt 1 view .LVU765
1315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2206              		.loc 1 1315 15 is_stmt 0 view .LVU766
 2207 0034 FFF7FEFF 		bl	HAL_GetTick
 2208              	.LVL140:
1315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2209              		.loc 1 1315 15 view .LVU767
 2210 0038 0746     		mov	r7, r0
 2211              	.LVL141:
1318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2212              		.loc 1 1318 3 is_stmt 1 view .LVU768
 2213              	.L112:
1318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2214              		.loc 1 1318 9 view .LVU769
 2215 003a 14F0010F 		tst	r4, #1
 2216 003e 10D0     		beq	.L117
1321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2217              		.loc 1 1321 5 view .LVU770
1321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2218              		.loc 1 1321 10 is_stmt 0 view .LVU771
 2219 0040 FFF7FEFF 		bl	HAL_GetTick
 2220              	.LVL142:
1321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2221              		.loc 1 1321 24 view .LVU772
 2222 0044 C31B     		subs	r3, r0, r7
1321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2223              		.loc 1 1321 8 view .LVU773
 2224 0046 B3F5803F 		cmp	r3, #65536
 2225 004a 02D2     		bcs	.L118
1331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2226              		.loc 1 1331 5 is_stmt 1 view .LVU774
1331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2227              		.loc 1 1331 19 is_stmt 0 view .LVU775
 2228 004c 2B68     		ldr	r3, [r5]
1331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2229              		.loc 1 1331 13 view .LVU776
 2230 004e 1C69     		ldr	r4, [r3, #16]
 2231              	.LVL143:
1331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2232              		.loc 1 1331 13 view .LVU777
 2233 0050 F3E7     		b	.L112
 2234              	.L118:
1323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2235              		.loc 1 1323 7 is_stmt 1 view .LVU778
1323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2236              		.loc 1 1323 19 is_stmt 0 view .LVU779
 2237 0052 0123     		movs	r3, #1
 2238 0054 85F84430 		strb	r3, [r5, #68]
1326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2239              		.loc 1 1326 7 is_stmt 1 view .LVU780
1326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2240              		.loc 1 1326 7 view .LVU781
 2241 0058 0023     		movs	r3, #0
 2242 005a 85F84530 		strb	r3, [r5, #69]
1326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2243              		.loc 1 1326 7 view .LVU782
1328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
ARM GAS  /tmp/ccq9S0Zs.s 			page 92


 2244              		.loc 1 1328 7 view .LVU783
1328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2245              		.loc 1 1328 14 is_stmt 0 view .LVU784
 2246 005e 0320     		movs	r0, #3
 2247 0060 07E0     		b	.L111
 2248              	.L117:
1335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2249              		.loc 1 1335 3 is_stmt 1 view .LVU785
1335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2250              		.loc 1 1335 30 is_stmt 0 view .LVU786
 2251 0062 2B68     		ldr	r3, [r5]
1335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2252              		.loc 1 1335 40 view .LVU787
 2253 0064 5B69     		ldr	r3, [r3, #20]
1335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2254              		.loc 1 1335 13 view .LVU788
 2255 0066 9BB2     		uxth	r3, r3
 2256 0068 3360     		str	r3, [r6]
1338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2257              		.loc 1 1338 3 is_stmt 1 view .LVU789
1338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2258              		.loc 1 1338 15 is_stmt 0 view .LVU790
 2259 006a 0123     		movs	r3, #1
 2260 006c 85F84430 		strb	r3, [r5, #68]
1341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 2261              		.loc 1 1341 3 is_stmt 1 view .LVU791
1341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 2262              		.loc 1 1341 10 is_stmt 0 view .LVU792
 2263 0070 0020     		movs	r0, #0
 2264              	.LVL144:
 2265              	.L111:
1342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2266              		.loc 1 1342 1 view .LVU793
 2267 0072 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2268              	.LVL145:
 2269              	.L115:
1294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2270              		.loc 1 1294 12 view .LVU794
 2271 0074 0220     		movs	r0, #2
 2272              	.LVL146:
1294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2273              		.loc 1 1294 12 view .LVU795
 2274 0076 FCE7     		b	.L111
 2275              		.cfi_endproc
 2276              	.LFE78:
 2278              		.section	.text.HAL_ETH_WritePHYRegister,"ax",%progbits
 2279              		.align	1
 2280              		.global	HAL_ETH_WritePHYRegister
 2281              		.syntax unified
 2282              		.thumb
 2283              		.thumb_func
 2284              		.fpu softvfp
 2286              	HAL_ETH_WritePHYRegister:
 2287              	.LVL147:
 2288              	.LFB79:
1356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2289              		.loc 1 1356 1 is_stmt 1 view -0
ARM GAS  /tmp/ccq9S0Zs.s 			page 93


 2290              		.cfi_startproc
 2291              		@ args = 0, pretend = 0, frame = 0
 2292              		@ frame_needed = 0, uses_anonymous_args = 0
1357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tickstart = 0U;
 2293              		.loc 1 1357 3 view .LVU797
1358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2294              		.loc 1 1358 3 view .LVU798
1361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2295              		.loc 1 1361 3 view .LVU799
1364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2296              		.loc 1 1364 3 view .LVU800
1364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2297              		.loc 1 1364 11 is_stmt 0 view .LVU801
 2298 0000 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 2299 0004 DBB2     		uxtb	r3, r3
1364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2300              		.loc 1 1364 6 view .LVU802
 2301 0006 422B     		cmp	r3, #66
 2302 0008 32D0     		beq	.L124
1356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2303              		.loc 1 1356 1 view .LVU803
 2304 000a 70B5     		push	{r4, r5, r6, lr}
 2305              	.LCFI36:
 2306              		.cfi_def_cfa_offset 16
 2307              		.cfi_offset 4, -16
 2308              		.cfi_offset 5, -12
 2309              		.cfi_offset 6, -8
 2310              		.cfi_offset 14, -4
 2311 000c 0546     		mov	r5, r0
1369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2312              		.loc 1 1369 3 is_stmt 1 view .LVU804
1369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2313              		.loc 1 1369 15 is_stmt 0 view .LVU805
 2314 000e 4223     		movs	r3, #66
 2315 0010 80F84430 		strb	r3, [r0, #68]
1372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2316              		.loc 1 1372 3 is_stmt 1 view .LVU806
1372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2317              		.loc 1 1372 17 is_stmt 0 view .LVU807
 2318 0014 0668     		ldr	r6, [r0]
1372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2319              		.loc 1 1372 11 view .LVU808
 2320 0016 3069     		ldr	r0, [r6, #16]
 2321              	.LVL148:
1375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2322              		.loc 1 1375 3 is_stmt 1 view .LVU809
1375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2323              		.loc 1 1375 11 is_stmt 0 view .LVU810
 2324 0018 00F01C00 		and	r0, r0, #28
 2325              	.LVL149:
1378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 2326              		.loc 1 1378 3 is_stmt 1 view .LVU811
1378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 2327              		.loc 1 1378 36 is_stmt 0 view .LVU812
 2328 001c 2B8A     		ldrh	r3, [r5, #16]
1378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 2329              		.loc 1 1378 48 view .LVU813
ARM GAS  /tmp/ccq9S0Zs.s 			page 94


 2330 001e DB02     		lsls	r3, r3, #11
1378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 2331              		.loc 1 1378 56 view .LVU814
 2332 0020 9BB2     		uxth	r3, r3
1378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 2333              		.loc 1 1378 11 view .LVU815
 2334 0022 0343     		orrs	r3, r3, r0
 2335              	.LVL150:
1379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 2336              		.loc 1 1379 3 is_stmt 1 view .LVU816
1379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 2337              		.loc 1 1379 33 is_stmt 0 view .LVU817
 2338 0024 8C01     		lsls	r4, r1, #6
1379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 2339              		.loc 1 1379 40 view .LVU818
 2340 0026 04F4F864 		and	r4, r4, #1984
1379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 2341              		.loc 1 1379 11 view .LVU819
 2342 002a 1C43     		orrs	r4, r4, r3
 2343              	.LVL151:
1380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 2344              		.loc 1 1380 3 is_stmt 1 view .LVU820
1381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2345              		.loc 1 1381 3 view .LVU821
1381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2346              		.loc 1 1381 11 is_stmt 0 view .LVU822
 2347 002c 44F00304 		orr	r4, r4, #3
 2348              	.LVL152:
1384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2349              		.loc 1 1384 3 is_stmt 1 view .LVU823
 2350 0030 92B2     		uxth	r2, r2
 2351              	.LVL153:
1384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2352              		.loc 1 1384 28 is_stmt 0 view .LVU824
 2353 0032 7261     		str	r2, [r6, #20]
1387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2354              		.loc 1 1387 3 is_stmt 1 view .LVU825
1387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2355              		.loc 1 1387 7 is_stmt 0 view .LVU826
 2356 0034 2B68     		ldr	r3, [r5]
1387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2357              		.loc 1 1387 28 view .LVU827
 2358 0036 1C61     		str	r4, [r3, #16]
1390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2359              		.loc 1 1390 3 is_stmt 1 view .LVU828
1390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2360              		.loc 1 1390 15 is_stmt 0 view .LVU829
 2361 0038 FFF7FEFF 		bl	HAL_GetTick
 2362              	.LVL154:
1390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2363              		.loc 1 1390 15 view .LVU830
 2364 003c 0646     		mov	r6, r0
 2365              	.LVL155:
1393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2366              		.loc 1 1393 3 is_stmt 1 view .LVU831
 2367              	.L121:
1393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
ARM GAS  /tmp/ccq9S0Zs.s 			page 95


 2368              		.loc 1 1393 9 view .LVU832
 2369 003e 14F0010F 		tst	r4, #1
 2370 0042 10D0     		beq	.L129
1396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2371              		.loc 1 1396 5 view .LVU833
1396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2372              		.loc 1 1396 10 is_stmt 0 view .LVU834
 2373 0044 FFF7FEFF 		bl	HAL_GetTick
 2374              	.LVL156:
1396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2375              		.loc 1 1396 24 view .LVU835
 2376 0048 831B     		subs	r3, r0, r6
1396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2377              		.loc 1 1396 8 view .LVU836
 2378 004a B3F5803F 		cmp	r3, #65536
 2379 004e 02D2     		bcs	.L130
1406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2380              		.loc 1 1406 5 is_stmt 1 view .LVU837
1406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2381              		.loc 1 1406 19 is_stmt 0 view .LVU838
 2382 0050 2B68     		ldr	r3, [r5]
1406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2383              		.loc 1 1406 13 view .LVU839
 2384 0052 1C69     		ldr	r4, [r3, #16]
 2385              	.LVL157:
1406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2386              		.loc 1 1406 13 view .LVU840
 2387 0054 F3E7     		b	.L121
 2388              	.L130:
1398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2389              		.loc 1 1398 7 is_stmt 1 view .LVU841
1398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2390              		.loc 1 1398 19 is_stmt 0 view .LVU842
 2391 0056 0123     		movs	r3, #1
 2392 0058 85F84430 		strb	r3, [r5, #68]
1401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2393              		.loc 1 1401 7 is_stmt 1 view .LVU843
1401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2394              		.loc 1 1401 7 view .LVU844
 2395 005c 0023     		movs	r3, #0
 2396 005e 85F84530 		strb	r3, [r5, #69]
1401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2397              		.loc 1 1401 7 view .LVU845
1403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2398              		.loc 1 1403 7 view .LVU846
1403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2399              		.loc 1 1403 14 is_stmt 0 view .LVU847
 2400 0062 0320     		movs	r0, #3
 2401 0064 03E0     		b	.L120
 2402              	.L129:
1410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2403              		.loc 1 1410 3 is_stmt 1 view .LVU848
1410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2404              		.loc 1 1410 15 is_stmt 0 view .LVU849
 2405 0066 0123     		movs	r3, #1
 2406 0068 85F84430 		strb	r3, [r5, #68]
1413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
ARM GAS  /tmp/ccq9S0Zs.s 			page 96


 2407              		.loc 1 1413 3 is_stmt 1 view .LVU850
1413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 2408              		.loc 1 1413 10 is_stmt 0 view .LVU851
 2409 006c 0020     		movs	r0, #0
 2410              	.L120:
1414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2411              		.loc 1 1414 1 view .LVU852
 2412 006e 70BD     		pop	{r4, r5, r6, pc}
 2413              	.LVL158:
 2414              	.L124:
 2415              	.LCFI37:
 2416              		.cfi_def_cfa_offset 0
 2417              		.cfi_restore 4
 2418              		.cfi_restore 5
 2419              		.cfi_restore 6
 2420              		.cfi_restore 14
1366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2421              		.loc 1 1366 12 view .LVU853
 2422 0070 0220     		movs	r0, #2
 2423              	.LVL159:
1414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2424              		.loc 1 1414 1 view .LVU854
 2425 0072 7047     		bx	lr
 2426              		.cfi_endproc
 2427              	.LFE79:
 2429              		.section	.text.HAL_ETH_Init,"ax",%progbits
 2430              		.align	1
 2431              		.global	HAL_ETH_Init
 2432              		.syntax unified
 2433              		.thumb
 2434              		.thumb_func
 2435              		.fpu softvfp
 2437              	HAL_ETH_Init:
 2438              	.LVL160:
 2439              	.LFB65:
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U, phyreg = 0U;
 2440              		.loc 1 213 1 is_stmt 1 view -0
 2441              		.cfi_startproc
 2442              		@ args = 0, pretend = 0, frame = 8
 2443              		@ frame_needed = 0, uses_anonymous_args = 0
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U, phyreg = 0U;
 2444              		.loc 1 213 1 is_stmt 0 view .LVU856
 2445 0000 70B5     		push	{r4, r5, r6, lr}
 2446              	.LCFI38:
 2447              		.cfi_def_cfa_offset 16
 2448              		.cfi_offset 4, -16
 2449              		.cfi_offset 5, -12
 2450              		.cfi_offset 6, -8
 2451              		.cfi_offset 14, -4
 2452 0002 82B0     		sub	sp, sp, #8
 2453              	.LCFI39:
 2454              		.cfi_def_cfa_offset 24
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t hclk = 60000000U;
 2455              		.loc 1 214 3 is_stmt 1 view .LVU857
 2456              	.LVL161:
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t hclk = 60000000U;
 2457              		.loc 1 214 26 is_stmt 0 view .LVU858
ARM GAS  /tmp/ccq9S0Zs.s 			page 97


 2458 0004 0023     		movs	r3, #0
 2459 0006 0193     		str	r3, [sp, #4]
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tickstart = 0U;
 2460              		.loc 1 215 3 is_stmt 1 view .LVU859
 2461              	.LVL162:
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t err = ETH_SUCCESS;
 2462              		.loc 1 216 3 view .LVU860
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2463              		.loc 1 217 3 view .LVU861
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2464              		.loc 1 220 3 view .LVU862
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2465              		.loc 1 220 6 is_stmt 0 view .LVU863
 2466 0008 0028     		cmp	r0, #0
 2467 000a 00F0F380 		beq	.L151
 2468 000e 0446     		mov	r4, r0
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 2469              		.loc 1 226 3 is_stmt 1 view .LVU864
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 2470              		.loc 1 227 3 view .LVU865
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));
 2471              		.loc 1 228 3 view .LVU866
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2472              		.loc 1 229 3 view .LVU867
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2473              		.loc 1 231 3 view .LVU868
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2474              		.loc 1 231 11 is_stmt 0 view .LVU869
 2475 0010 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2476              		.loc 1 231 6 view .LVU870
 2477 0014 43B3     		cbz	r3, .L153
 2478              	.LVL163:
 2479              	.L133:
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   AFIO->MAPR |= (uint32_t)heth->Init.MediaInterface;
 2480              		.loc 1 252 3 is_stmt 1 view .LVU871
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   AFIO->MAPR |= (uint32_t)heth->Init.MediaInterface;
 2481              		.loc 1 252 14 is_stmt 0 view .LVU872
 2482 0016 784B     		ldr	r3, .L162
 2483 0018 5A68     		ldr	r2, [r3, #4]
 2484 001a 22F40002 		bic	r2, r2, #8388608
 2485 001e 5A60     		str	r2, [r3, #4]
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2486              		.loc 1 253 3 is_stmt 1 view .LVU873
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2487              		.loc 1 253 14 is_stmt 0 view .LVU874
 2488 0020 5A68     		ldr	r2, [r3, #4]
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2489              		.loc 1 253 37 view .LVU875
 2490 0022 216A     		ldr	r1, [r4, #32]
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2491              		.loc 1 253 14 view .LVU876
 2492 0024 0A43     		orrs	r2, r2, r1
 2493 0026 5A60     		str	r2, [r3, #4]
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2494              		.loc 1 258 3 is_stmt 1 view .LVU877
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 98


 2495              		.loc 1 258 8 is_stmt 0 view .LVU878
 2496 0028 2368     		ldr	r3, [r4]
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2497              		.loc 1 258 28 view .LVU879
 2498 002a 03F58053 		add	r3, r3, #4096
 2499 002e 1A68     		ldr	r2, [r3]
 2500 0030 42F00102 		orr	r2, r2, #1
 2501 0034 1A60     		str	r2, [r3]
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2502              		.loc 1 261 3 is_stmt 1 view .LVU880
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2503              		.loc 1 261 15 is_stmt 0 view .LVU881
 2504 0036 FFF7FEFF 		bl	HAL_GetTick
 2505              	.LVL164:
 2506 003a 0546     		mov	r5, r0
 2507              	.LVL165:
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2508              		.loc 1 264 3 is_stmt 1 view .LVU882
 2509              	.L134:
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2510              		.loc 1 264 9 view .LVU883
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2511              		.loc 1 264 16 is_stmt 0 view .LVU884
 2512 003c 2368     		ldr	r3, [r4]
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2513              		.loc 1 264 27 view .LVU885
 2514 003e 03F58052 		add	r2, r3, #4096
 2515 0042 1268     		ldr	r2, [r2]
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2516              		.loc 1 264 9 view .LVU886
 2517 0044 12F0010F 		tst	r2, #1
 2518 0048 13D0     		beq	.L154
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2519              		.loc 1 267 5 is_stmt 1 view .LVU887
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2520              		.loc 1 267 10 is_stmt 0 view .LVU888
 2521 004a FFF7FEFF 		bl	HAL_GetTick
 2522              	.LVL166:
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2523              		.loc 1 267 24 view .LVU889
 2524 004e 401B     		subs	r0, r0, r5
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2525              		.loc 1 267 8 view .LVU890
 2526 0050 B0F5FA7F 		cmp	r0, #500
 2527 0054 F2D9     		bls	.L134
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2528              		.loc 1 269 7 is_stmt 1 view .LVU891
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2529              		.loc 1 269 19 is_stmt 0 view .LVU892
 2530 0056 0325     		movs	r5, #3
 2531              	.LVL167:
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2532              		.loc 1 269 19 view .LVU893
 2533 0058 84F84450 		strb	r5, [r4, #68]
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2534              		.loc 1 272 7 is_stmt 1 view .LVU894
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 99


 2535              		.loc 1 272 7 view .LVU895
 2536 005c 0023     		movs	r3, #0
 2537 005e 84F84530 		strb	r3, [r4, #69]
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2538              		.loc 1 272 7 view .LVU896
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2539              		.loc 1 276 7 view .LVU897
 2540              	.LVL168:
 2541              	.L132:
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2542              		.loc 1 477 1 is_stmt 0 view .LVU898
 2543 0062 2846     		mov	r0, r5
 2544 0064 02B0     		add	sp, sp, #8
 2545              	.LCFI40:
 2546              		.cfi_remember_state
 2547              		.cfi_def_cfa_offset 16
 2548              		@ sp needed
 2549 0066 70BD     		pop	{r4, r5, r6, pc}
 2550              	.LVL169:
 2551              	.L153:
 2552              	.LCFI41:
 2553              		.cfi_restore_state
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 2554              		.loc 1 234 5 is_stmt 1 view .LVU899
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 2555              		.loc 1 234 16 is_stmt 0 view .LVU900
 2556 0068 80F84530 		strb	r3, [r0, #69]
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 2557              		.loc 1 247 5 is_stmt 1 view .LVU901
 2558 006c FFF7FEFF 		bl	HAL_ETH_MspInit
 2559              	.LVL170:
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 2560              		.loc 1 247 5 is_stmt 0 view .LVU902
 2561 0070 D1E7     		b	.L133
 2562              	.LVL171:
 2563              	.L154:
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 2564              		.loc 1 282 3 is_stmt 1 view .LVU903
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 2565              		.loc 1 282 11 is_stmt 0 view .LVU904
 2566 0072 1D69     		ldr	r5, [r3, #16]
 2567              	.LVL172:
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2568              		.loc 1 284 3 is_stmt 1 view .LVU905
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2569              		.loc 1 284 11 is_stmt 0 view .LVU906
 2570 0074 25F01C05 		bic	r5, r5, #28
 2571              	.LVL173:
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2572              		.loc 1 287 3 is_stmt 1 view .LVU907
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2573              		.loc 1 287 10 is_stmt 0 view .LVU908
 2574 0078 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2575              	.LVL174:
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2576              		.loc 1 290 3 is_stmt 1 view .LVU909
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
ARM GAS  /tmp/ccq9S0Zs.s 			page 100


 2577              		.loc 1 290 27 is_stmt 0 view .LVU910
 2578 007c 5F4B     		ldr	r3, .L162+4
 2579 007e 0344     		add	r3, r3, r0
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2580              		.loc 1 290 6 view .LVU911
 2581 0080 5F4A     		ldr	r2, .L162+8
 2582 0082 9342     		cmp	r3, r2
 2583 0084 58D2     		bcs	.L136
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2584              		.loc 1 293 5 is_stmt 1 view .LVU912
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2585              		.loc 1 293 13 is_stmt 0 view .LVU913
 2586 0086 45F00805 		orr	r5, r5, #8
 2587              	.LVL175:
 2588              	.L137:
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2589              		.loc 1 307 3 is_stmt 1 view .LVU914
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2590              		.loc 1 307 8 is_stmt 0 view .LVU915
 2591 008a 2368     		ldr	r3, [r4]
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2592              		.loc 1 307 30 view .LVU916
 2593 008c 1D61     		str	r5, [r3, #16]
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2594              		.loc 1 311 3 is_stmt 1 view .LVU917
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2595              		.loc 1 311 8 is_stmt 0 view .LVU918
 2596 008e 4FF40042 		mov	r2, #32768
 2597 0092 0021     		movs	r1, #0
 2598 0094 2046     		mov	r0, r4
 2599              	.LVL176:
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2600              		.loc 1 311 8 view .LVU919
 2601 0096 FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 2602              	.LVL177:
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2603              		.loc 1 311 6 view .LVU920
 2604 009a 0546     		mov	r5, r0
 2605              	.LVL178:
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2606              		.loc 1 311 6 view .LVU921
 2607 009c 0028     		cmp	r0, #0
 2608 009e 53D1     		bne	.L155
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2609              		.loc 1 327 3 is_stmt 1 view .LVU922
 2610 00a0 FF20     		movs	r0, #255
 2611 00a2 FFF7FEFF 		bl	HAL_Delay
 2612              	.LVL179:
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2613              		.loc 1 329 3 view .LVU923
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2614              		.loc 1 329 19 is_stmt 0 view .LVU924
 2615 00a6 6368     		ldr	r3, [r4, #4]
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2616              		.loc 1 329 6 view .LVU925
 2617 00a8 002B     		cmp	r3, #0
 2618 00aa 00F08380 		beq	.L139
ARM GAS  /tmp/ccq9S0Zs.s 			page 101


 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2619              		.loc 1 332 5 is_stmt 1 view .LVU926
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2620              		.loc 1 332 17 is_stmt 0 view .LVU927
 2621 00ae FFF7FEFF 		bl	HAL_GetTick
 2622              	.LVL180:
 2623 00b2 0646     		mov	r6, r0
 2624              	.LVL181:
 2625              	.L141:
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2626              		.loc 1 335 5 is_stmt 1 view .LVU928
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2627              		.loc 1 337 7 view .LVU929
 2628 00b4 01AA     		add	r2, sp, #4
 2629 00b6 0121     		movs	r1, #1
 2630 00b8 2046     		mov	r0, r4
 2631 00ba FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 2632              	.LVL182:
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 2633              		.loc 1 340 7 view .LVU930
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 2634              		.loc 1 340 12 is_stmt 0 view .LVU931
 2635 00be FFF7FEFF 		bl	HAL_GetTick
 2636              	.LVL183:
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 2637              		.loc 1 340 26 view .LVU932
 2638 00c2 801B     		subs	r0, r0, r6
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 2639              		.loc 1 340 10 view .LVU933
 2640 00c4 41F28833 		movw	r3, #5000
 2641 00c8 9842     		cmp	r0, r3
 2642 00ca 45D8     		bhi	.L156
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2643              		.loc 1 356 11 is_stmt 1 view .LVU934
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2644              		.loc 1 356 5 is_stmt 0 view .LVU935
 2645 00cc 019B     		ldr	r3, [sp, #4]
 2646 00ce 13F0040F 		tst	r3, #4
 2647 00d2 EFD0     		beq	.L141
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2648              		.loc 1 360 5 is_stmt 1 view .LVU936
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2649              		.loc 1 360 10 is_stmt 0 view .LVU937
 2650 00d4 4FF48052 		mov	r2, #4096
 2651 00d8 0021     		movs	r1, #0
 2652 00da 2046     		mov	r0, r4
 2653 00dc FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 2654              	.LVL184:
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2655              		.loc 1 360 8 view .LVU938
 2656 00e0 0028     		cmp	r0, #0
 2657 00e2 45D1     		bne	.L157
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2658              		.loc 1 376 5 is_stmt 1 view .LVU939
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2659              		.loc 1 376 17 is_stmt 0 view .LVU940
 2660 00e4 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccq9S0Zs.s 			page 102


 2661              	.LVL185:
 2662 00e8 0646     		mov	r6, r0
 2663              	.LVL186:
 2664              	.L144:
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2665              		.loc 1 379 5 is_stmt 1 view .LVU941
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2666              		.loc 1 381 7 view .LVU942
 2667 00ea 01AA     		add	r2, sp, #4
 2668 00ec 0121     		movs	r1, #1
 2669 00ee 2046     		mov	r0, r4
 2670 00f0 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 2671              	.LVL187:
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 2672              		.loc 1 384 7 view .LVU943
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 2673              		.loc 1 384 12 is_stmt 0 view .LVU944
 2674 00f4 FFF7FEFF 		bl	HAL_GetTick
 2675              	.LVL188:
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 2676              		.loc 1 384 26 view .LVU945
 2677 00f8 801B     		subs	r0, r0, r6
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       {
 2678              		.loc 1 384 10 view .LVU946
 2679 00fa 41F28833 		movw	r3, #5000
 2680 00fe 9842     		cmp	r0, r3
 2681 0100 3ED8     		bhi	.L158
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2682              		.loc 1 401 11 is_stmt 1 view .LVU947
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2683              		.loc 1 401 5 is_stmt 0 view .LVU948
 2684 0102 019B     		ldr	r3, [sp, #4]
 2685 0104 13F0200F 		tst	r3, #32
 2686 0108 EFD0     		beq	.L144
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2687              		.loc 1 404 5 is_stmt 1 view .LVU949
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2688              		.loc 1 404 10 is_stmt 0 view .LVU950
 2689 010a 01AA     		add	r2, sp, #4
 2690 010c 1121     		movs	r1, #17
 2691 010e 2046     		mov	r0, r4
 2692 0110 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 2693              	.LVL189:
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2694              		.loc 1 404 8 view .LVU951
 2695 0114 0028     		cmp	r0, #0
 2696 0116 3FD1     		bne	.L159
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2697              		.loc 1 420 5 is_stmt 1 view .LVU952
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2698              		.loc 1 420 17 is_stmt 0 view .LVU953
 2699 0118 019B     		ldr	r3, [sp, #4]
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2700              		.loc 1 420 8 view .LVU954
 2701 011a 13F4006F 		tst	r3, #2048
 2702 011e 43D0     		beq	.L146
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
ARM GAS  /tmp/ccq9S0Zs.s 			page 103


 2703              		.loc 1 423 7 is_stmt 1 view .LVU955
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2704              		.loc 1 423 31 is_stmt 0 view .LVU956
 2705 0120 4FF40062 		mov	r2, #2048
 2706 0124 E260     		str	r2, [r4, #12]
 2707              	.L147:
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2708              		.loc 1 431 5 is_stmt 1 view .LVU957
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2709              		.loc 1 431 17 is_stmt 0 view .LVU958
 2710 0126 03F44043 		and	r3, r3, #49152
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2711              		.loc 1 431 8 view .LVU959
 2712 012a B3F5404F 		cmp	r3, #49152
 2713 012e 3ED0     		beq	.L160
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2714              		.loc 1 439 7 is_stmt 1 view .LVU960
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2715              		.loc 1 439 26 is_stmt 0 view .LVU961
 2716 0130 4FF48043 		mov	r3, #16384
 2717 0134 A360     		str	r3, [r4, #8]
 2718 0136 4DE0     		b	.L149
 2719              	.LVL190:
 2720              	.L136:
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2721              		.loc 1 295 8 is_stmt 1 view .LVU962
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2722              		.loc 1 295 32 is_stmt 0 view .LVU963
 2723 0138 324B     		ldr	r3, .L162+12
 2724 013a 0344     		add	r3, r3, r0
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 2725              		.loc 1 295 11 view .LVU964
 2726 013c 324A     		ldr	r2, .L162+16
 2727 013e 9342     		cmp	r3, r2
 2728 0140 A3D8     		bhi	.L137
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2729              		.loc 1 298 5 is_stmt 1 view .LVU965
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2730              		.loc 1 298 13 is_stmt 0 view .LVU966
 2731 0142 45F00C05 		orr	r5, r5, #12
 2732              	.LVL191:
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2733              		.loc 1 298 13 view .LVU967
 2734 0146 A0E7     		b	.L137
 2735              	.LVL192:
 2736              	.L155:
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2737              		.loc 1 314 5 is_stmt 1 view .LVU968
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2738              		.loc 1 317 5 view .LVU969
 2739 0148 0121     		movs	r1, #1
 2740 014a 2046     		mov	r0, r4
 2741 014c FFF7FEFF 		bl	ETH_MACDMAConfig
 2742              	.LVL193:
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2743              		.loc 1 320 5 view .LVU970
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 104


 2744              		.loc 1 320 17 is_stmt 0 view .LVU971
 2745 0150 0125     		movs	r5, #1
 2746 0152 84F84450 		strb	r5, [r4, #68]
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2747              		.loc 1 323 5 is_stmt 1 view .LVU972
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2748              		.loc 1 323 12 is_stmt 0 view .LVU973
 2749 0156 84E7     		b	.L132
 2750              	.LVL194:
 2751              	.L156:
 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2752              		.loc 1 343 9 is_stmt 1 view .LVU974
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2753              		.loc 1 346 9 view .LVU975
 2754 0158 0121     		movs	r1, #1
 2755 015a 2046     		mov	r0, r4
 2756 015c FFF7FEFF 		bl	ETH_MACDMAConfig
 2757              	.LVL195:
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2758              		.loc 1 348 9 view .LVU976
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2759              		.loc 1 348 21 is_stmt 0 view .LVU977
 2760 0160 0123     		movs	r3, #1
 2761 0162 84F84430 		strb	r3, [r4, #68]
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2762              		.loc 1 351 9 is_stmt 1 view .LVU978
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2763              		.loc 1 351 9 view .LVU979
 2764 0166 0023     		movs	r3, #0
 2765 0168 84F84530 		strb	r3, [r4, #69]
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2766              		.loc 1 351 9 view .LVU980
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 2767              		.loc 1 353 9 view .LVU981
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 2768              		.loc 1 353 16 is_stmt 0 view .LVU982
 2769 016c 0325     		movs	r5, #3
 2770 016e 78E7     		b	.L132
 2771              	.LVL196:
 2772              	.L157:
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2773              		.loc 1 363 7 is_stmt 1 view .LVU983
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2774              		.loc 1 366 7 view .LVU984
 2775 0170 0121     		movs	r1, #1
 2776 0172 2046     		mov	r0, r4
 2777 0174 FFF7FEFF 		bl	ETH_MACDMAConfig
 2778              	.LVL197:
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2779              		.loc 1 369 7 view .LVU985
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2780              		.loc 1 369 19 is_stmt 0 view .LVU986
 2781 0178 0125     		movs	r5, #1
 2782 017a 84F84450 		strb	r5, [r4, #68]
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2783              		.loc 1 372 7 is_stmt 1 view .LVU987
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
ARM GAS  /tmp/ccq9S0Zs.s 			page 105


 2784              		.loc 1 372 14 is_stmt 0 view .LVU988
 2785 017e 70E7     		b	.L132
 2786              	.LVL198:
 2787              	.L158:
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2788              		.loc 1 387 9 is_stmt 1 view .LVU989
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2789              		.loc 1 390 9 view .LVU990
 2790 0180 0121     		movs	r1, #1
 2791 0182 2046     		mov	r0, r4
 2792 0184 FFF7FEFF 		bl	ETH_MACDMAConfig
 2793              	.LVL199:
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2794              		.loc 1 392 9 view .LVU991
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2795              		.loc 1 392 21 is_stmt 0 view .LVU992
 2796 0188 0123     		movs	r3, #1
 2797 018a 84F84430 		strb	r3, [r4, #68]
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2798              		.loc 1 395 9 is_stmt 1 view .LVU993
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2799              		.loc 1 395 9 view .LVU994
 2800 018e 0023     		movs	r3, #0
 2801 0190 84F84530 		strb	r3, [r4, #69]
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2802              		.loc 1 395 9 view .LVU995
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 2803              		.loc 1 397 9 view .LVU996
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****       }
 2804              		.loc 1 397 16 is_stmt 0 view .LVU997
 2805 0194 0325     		movs	r5, #3
 2806 0196 64E7     		b	.L132
 2807              	.LVL200:
 2808              	.L159:
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2809              		.loc 1 407 7 is_stmt 1 view .LVU998
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2810              		.loc 1 410 7 view .LVU999
 2811 0198 0121     		movs	r1, #1
 2812 019a 2046     		mov	r0, r4
 2813 019c FFF7FEFF 		bl	ETH_MACDMAConfig
 2814              	.LVL201:
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2815              		.loc 1 413 7 view .LVU1000
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2816              		.loc 1 413 19 is_stmt 0 view .LVU1001
 2817 01a0 0125     		movs	r5, #1
 2818 01a2 84F84450 		strb	r5, [r4, #68]
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2819              		.loc 1 416 7 is_stmt 1 view .LVU1002
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2820              		.loc 1 416 14 is_stmt 0 view .LVU1003
 2821 01a6 5CE7     		b	.L132
 2822              	.LVL202:
 2823              	.L146:
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2824              		.loc 1 428 7 is_stmt 1 view .LVU1004
ARM GAS  /tmp/ccq9S0Zs.s 			page 106


 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2825              		.loc 1 428 31 is_stmt 0 view .LVU1005
 2826 01a8 0022     		movs	r2, #0
 2827 01aa E260     		str	r2, [r4, #12]
 2828 01ac BBE7     		b	.L147
 2829              	.L160:
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2830              		.loc 1 434 7 is_stmt 1 view .LVU1006
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2831              		.loc 1 434 26 is_stmt 0 view .LVU1007
 2832 01ae 0023     		movs	r3, #0
 2833 01b0 A360     		str	r3, [r4, #8]
 2834 01b2 0FE0     		b	.L149
 2835              	.LVL203:
 2836              	.L139:
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 2837              		.loc 1 445 5 is_stmt 1 view .LVU1008
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2838              		.loc 1 446 5 view .LVU1009
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                                  (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 2839              		.loc 1 449 5 view .LVU1010
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                                  (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 2840              		.loc 1 449 73 is_stmt 0 view .LVU1011
 2841 01b4 E268     		ldr	r2, [r4, #12]
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                                  (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 2842              		.loc 1 449 50 view .LVU1012
 2843 01b6 C2F3CF02 		ubfx	r2, r2, #3, #16
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2844              		.loc 1 450 73 view .LVU1013
 2845 01ba A368     		ldr	r3, [r4, #8]
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     {
 2846              		.loc 1 450 50 view .LVU1014
 2847 01bc C3F34F03 		ubfx	r3, r3, #1, #16
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                                  (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 2848              		.loc 1 449 9 view .LVU1015
 2849 01c0 1A43     		orrs	r2, r2, r3
 2850 01c2 0021     		movs	r1, #0
 2851 01c4 2046     		mov	r0, r4
 2852 01c6 FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 2853              	.LVL204:
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                                  (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 2854              		.loc 1 449 8 view .LVU1016
 2855 01ca 58B9     		cbnz	r0, .L161
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2856              		.loc 1 466 5 is_stmt 1 view .LVU1017
 2857 01cc 40F6FF70 		movw	r0, #4095
 2858 01d0 FFF7FEFF 		bl	HAL_Delay
 2859              	.LVL205:
 2860              	.L149:
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2861              		.loc 1 470 3 view .LVU1018
 2862 01d4 0021     		movs	r1, #0
 2863 01d6 2046     		mov	r0, r4
 2864 01d8 FFF7FEFF 		bl	ETH_MACDMAConfig
 2865              	.LVL206:
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2866              		.loc 1 473 3 view .LVU1019
ARM GAS  /tmp/ccq9S0Zs.s 			page 107


 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2867              		.loc 1 473 15 is_stmt 0 view .LVU1020
 2868 01dc 0123     		movs	r3, #1
 2869 01de 84F84430 		strb	r3, [r4, #68]
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 2870              		.loc 1 476 3 is_stmt 1 view .LVU1021
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 2871              		.loc 1 476 10 is_stmt 0 view .LVU1022
 2872 01e2 3EE7     		b	.L132
 2873              	.L161:
 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2874              		.loc 1 453 7 is_stmt 1 view .LVU1023
 2875              	.LVL207:
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2876              		.loc 1 456 7 view .LVU1024
 2877 01e4 0121     		movs	r1, #1
 2878 01e6 2046     		mov	r0, r4
 2879 01e8 FFF7FEFF 		bl	ETH_MACDMAConfig
 2880              	.LVL208:
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2881              		.loc 1 459 7 view .LVU1025
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2882              		.loc 1 459 19 is_stmt 0 view .LVU1026
 2883 01ec 0125     		movs	r5, #1
 2884 01ee 84F84450 		strb	r5, [r4, #68]
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2885              		.loc 1 462 7 is_stmt 1 view .LVU1027
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     }
 2886              		.loc 1 462 14 is_stmt 0 view .LVU1028
 2887 01f2 36E7     		b	.L132
 2888              	.LVL209:
 2889              	.L151:
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 2890              		.loc 1 222 12 view .LVU1029
 2891 01f4 0125     		movs	r5, #1
 2892 01f6 34E7     		b	.L132
 2893              	.L163:
 2894              		.align	2
 2895              	.L162:
 2896 01f8 00000140 		.word	1073807360
 2897 01fc 00D3CEFE 		.word	-20000000
 2898 0200 C0E1E400 		.word	15000000
 2899 0204 40F1E9FD 		.word	-35000000
 2900 0208 3F787D01 		.word	24999999
 2901              		.cfi_endproc
 2902              	.LFE65:
 2904              		.section	.text.HAL_ETH_Start,"ax",%progbits
 2905              		.align	1
 2906              		.global	HAL_ETH_Start
 2907              		.syntax unified
 2908              		.thumb
 2909              		.thumb_func
 2910              		.fpu softvfp
 2912              	HAL_ETH_Start:
 2913              	.LVL210:
 2914              	.LFB80:
1448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
ARM GAS  /tmp/ccq9S0Zs.s 			page 108


 2915              		.loc 1 1448 1 is_stmt 1 view -0
 2916              		.cfi_startproc
 2917              		@ args = 0, pretend = 0, frame = 0
 2918              		@ frame_needed = 0, uses_anonymous_args = 0
1448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
 2919              		.loc 1 1448 1 is_stmt 0 view .LVU1031
 2920 0000 38B5     		push	{r3, r4, r5, lr}
 2921              	.LCFI42:
 2922              		.cfi_def_cfa_offset 16
 2923              		.cfi_offset 3, -16
 2924              		.cfi_offset 4, -12
 2925              		.cfi_offset 5, -8
 2926              		.cfi_offset 14, -4
1450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2927              		.loc 1 1450 3 is_stmt 1 view .LVU1032
1450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2928              		.loc 1 1450 3 view .LVU1033
 2929 0002 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 2930 0006 012B     		cmp	r3, #1
 2931 0008 1AD0     		beq	.L166
 2932 000a 0446     		mov	r4, r0
1450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2933              		.loc 1 1450 3 discriminator 2 view .LVU1034
 2934 000c 0125     		movs	r5, #1
 2935 000e 80F84550 		strb	r5, [r0, #69]
1450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2936              		.loc 1 1450 3 discriminator 2 view .LVU1035
1453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2937              		.loc 1 1453 3 discriminator 2 view .LVU1036
1453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2938              		.loc 1 1453 15 is_stmt 0 discriminator 2 view .LVU1037
 2939 0012 0223     		movs	r3, #2
 2940 0014 80F84430 		strb	r3, [r0, #68]
1456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2941              		.loc 1 1456 3 is_stmt 1 discriminator 2 view .LVU1038
 2942 0018 FFF7FEFF 		bl	ETH_MACTransmissionEnable
 2943              	.LVL211:
1459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2944              		.loc 1 1459 3 discriminator 2 view .LVU1039
 2945 001c 2046     		mov	r0, r4
 2946 001e FFF7FEFF 		bl	ETH_MACReceptionEnable
 2947              	.LVL212:
1462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2948              		.loc 1 1462 3 discriminator 2 view .LVU1040
 2949 0022 2046     		mov	r0, r4
 2950 0024 FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2951              	.LVL213:
1465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2952              		.loc 1 1465 3 discriminator 2 view .LVU1041
 2953 0028 2046     		mov	r0, r4
 2954 002a FFF7FEFF 		bl	ETH_DMATransmissionEnable
 2955              	.LVL214:
1468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2956              		.loc 1 1468 3 discriminator 2 view .LVU1042
 2957 002e 2046     		mov	r0, r4
 2958 0030 FFF7FEFF 		bl	ETH_DMAReceptionEnable
 2959              	.LVL215:
ARM GAS  /tmp/ccq9S0Zs.s 			page 109


1471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2960              		.loc 1 1471 3 discriminator 2 view .LVU1043
1471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2961              		.loc 1 1471 15 is_stmt 0 discriminator 2 view .LVU1044
 2962 0034 84F84450 		strb	r5, [r4, #68]
1474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2963              		.loc 1 1474 3 is_stmt 1 discriminator 2 view .LVU1045
1474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2964              		.loc 1 1474 3 discriminator 2 view .LVU1046
 2965 0038 0020     		movs	r0, #0
 2966 003a 84F84500 		strb	r0, [r4, #69]
1474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2967              		.loc 1 1474 3 discriminator 2 view .LVU1047
1477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 2968              		.loc 1 1477 3 discriminator 2 view .LVU1048
 2969              	.LVL216:
 2970              	.L165:
1478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2971              		.loc 1 1478 1 is_stmt 0 view .LVU1049
 2972 003e 38BD     		pop	{r3, r4, r5, pc}
 2973              	.LVL217:
 2974              	.L166:
1450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2975              		.loc 1 1450 3 view .LVU1050
 2976 0040 0220     		movs	r0, #2
 2977              	.LVL218:
1450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 2978              		.loc 1 1450 3 view .LVU1051
 2979 0042 FCE7     		b	.L165
 2980              		.cfi_endproc
 2981              	.LFE80:
 2983              		.section	.text.HAL_ETH_Stop,"ax",%progbits
 2984              		.align	1
 2985              		.global	HAL_ETH_Stop
 2986              		.syntax unified
 2987              		.thumb
 2988              		.thumb_func
 2989              		.fpu softvfp
 2991              	HAL_ETH_Stop:
 2992              	.LVL219:
 2993              	.LFB81:
1487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
 2994              		.loc 1 1487 1 is_stmt 1 view -0
 2995              		.cfi_startproc
 2996              		@ args = 0, pretend = 0, frame = 0
 2997              		@ frame_needed = 0, uses_anonymous_args = 0
1487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Process Locked */
 2998              		.loc 1 1487 1 is_stmt 0 view .LVU1053
 2999 0000 38B5     		push	{r3, r4, r5, lr}
 3000              	.LCFI43:
 3001              		.cfi_def_cfa_offset 16
 3002              		.cfi_offset 3, -16
 3003              		.cfi_offset 4, -12
 3004              		.cfi_offset 5, -8
 3005              		.cfi_offset 14, -4
1489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3006              		.loc 1 1489 3 is_stmt 1 view .LVU1054
ARM GAS  /tmp/ccq9S0Zs.s 			page 110


1489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3007              		.loc 1 1489 3 view .LVU1055
 3008 0002 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 3009 0006 012B     		cmp	r3, #1
 3010 0008 1AD0     		beq	.L170
 3011 000a 0446     		mov	r4, r0
1489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3012              		.loc 1 1489 3 discriminator 2 view .LVU1056
 3013 000c 0125     		movs	r5, #1
 3014 000e 80F84550 		strb	r5, [r0, #69]
1489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3015              		.loc 1 1489 3 discriminator 2 view .LVU1057
1492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3016              		.loc 1 1492 3 discriminator 2 view .LVU1058
1492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3017              		.loc 1 1492 15 is_stmt 0 discriminator 2 view .LVU1059
 3018 0012 0223     		movs	r3, #2
 3019 0014 80F84430 		strb	r3, [r0, #68]
1495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3020              		.loc 1 1495 3 is_stmt 1 discriminator 2 view .LVU1060
 3021 0018 FFF7FEFF 		bl	ETH_DMATransmissionDisable
 3022              	.LVL220:
1498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3023              		.loc 1 1498 3 discriminator 2 view .LVU1061
 3024 001c 2046     		mov	r0, r4
 3025 001e FFF7FEFF 		bl	ETH_DMAReceptionDisable
 3026              	.LVL221:
1501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3027              		.loc 1 1501 3 discriminator 2 view .LVU1062
 3028 0022 2046     		mov	r0, r4
 3029 0024 FFF7FEFF 		bl	ETH_MACReceptionDisable
 3030              	.LVL222:
1504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3031              		.loc 1 1504 3 discriminator 2 view .LVU1063
 3032 0028 2046     		mov	r0, r4
 3033 002a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 3034              	.LVL223:
1507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3035              		.loc 1 1507 3 discriminator 2 view .LVU1064
 3036 002e 2046     		mov	r0, r4
 3037 0030 FFF7FEFF 		bl	ETH_MACTransmissionDisable
 3038              	.LVL224:
1510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3039              		.loc 1 1510 3 discriminator 2 view .LVU1065
1510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3040              		.loc 1 1510 15 is_stmt 0 discriminator 2 view .LVU1066
 3041 0034 84F84450 		strb	r5, [r4, #68]
1513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3042              		.loc 1 1513 3 is_stmt 1 discriminator 2 view .LVU1067
1513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3043              		.loc 1 1513 3 discriminator 2 view .LVU1068
 3044 0038 0020     		movs	r0, #0
 3045 003a 84F84500 		strb	r0, [r4, #69]
1513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3046              		.loc 1 1513 3 discriminator 2 view .LVU1069
1516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 3047              		.loc 1 1516 3 discriminator 2 view .LVU1070
ARM GAS  /tmp/ccq9S0Zs.s 			page 111


 3048              	.LVL225:
 3049              	.L169:
1517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3050              		.loc 1 1517 1 is_stmt 0 view .LVU1071
 3051 003e 38BD     		pop	{r3, r4, r5, pc}
 3052              	.LVL226:
 3053              	.L170:
1489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3054              		.loc 1 1489 3 view .LVU1072
 3055 0040 0220     		movs	r0, #2
 3056              	.LVL227:
1489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3057              		.loc 1 1489 3 view .LVU1073
 3058 0042 FCE7     		b	.L169
 3059              		.cfi_endproc
 3060              	.LFE81:
 3062              		.section	.text.HAL_ETH_ConfigMAC,"ax",%progbits
 3063              		.align	1
 3064              		.global	HAL_ETH_ConfigMAC
 3065              		.syntax unified
 3066              		.thumb
 3067              		.thumb_func
 3068              		.fpu softvfp
 3070              	HAL_ETH_ConfigMAC:
 3071              	.LVL228:
 3072              	.LFB82:
1527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 3073              		.loc 1 1527 1 is_stmt 1 view -0
 3074              		.cfi_startproc
 3075              		@ args = 0, pretend = 0, frame = 0
 3076              		@ frame_needed = 0, uses_anonymous_args = 0
1528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3077              		.loc 1 1528 3 view .LVU1075
1531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3078              		.loc 1 1531 3 view .LVU1076
1531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3079              		.loc 1 1531 3 view .LVU1077
 3080 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 3081 0004 012B     		cmp	r3, #1
 3082 0006 00F08E80 		beq	.L176
1527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 3083              		.loc 1 1527 1 is_stmt 0 discriminator 2 view .LVU1078
 3084 000a 70B5     		push	{r4, r5, r6, lr}
 3085              	.LCFI44:
 3086              		.cfi_def_cfa_offset 16
 3087              		.cfi_offset 4, -16
 3088              		.cfi_offset 5, -12
 3089              		.cfi_offset 6, -8
 3090              		.cfi_offset 14, -4
 3091 000c 0546     		mov	r5, r0
 3092 000e 0C46     		mov	r4, r1
1531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3093              		.loc 1 1531 3 is_stmt 1 discriminator 2 view .LVU1079
 3094 0010 0123     		movs	r3, #1
 3095 0012 80F84530 		strb	r3, [r0, #69]
1531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3096              		.loc 1 1531 3 discriminator 2 view .LVU1080
ARM GAS  /tmp/ccq9S0Zs.s 			page 112


1534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3097              		.loc 1 1534 3 discriminator 2 view .LVU1081
1534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3098              		.loc 1 1534 15 is_stmt 0 discriminator 2 view .LVU1082
 3099 0016 0223     		movs	r3, #2
 3100 0018 80F84430 		strb	r3, [r0, #68]
1536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 3101              		.loc 1 1536 3 is_stmt 1 discriminator 2 view .LVU1083
1537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3102              		.loc 1 1537 3 discriminator 2 view .LVU1084
1539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 3103              		.loc 1 1539 3 discriminator 2 view .LVU1085
1539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   {
 3104              		.loc 1 1539 6 is_stmt 0 discriminator 2 view .LVU1086
 3105 001c 0029     		cmp	r1, #0
 3106 001e 71D0     		beq	.L174
1542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_JABBER(macconf->Jabber));
 3107              		.loc 1 1542 5 is_stmt 1 view .LVU1087
1543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 3108              		.loc 1 1543 5 view .LVU1088
1544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 3109              		.loc 1 1544 5 view .LVU1089
1545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 3110              		.loc 1 1545 5 view .LVU1090
1546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 3111              		.loc 1 1546 5 view .LVU1091
1547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 3112              		.loc 1 1547 5 view .LVU1092
1548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 3113              		.loc 1 1548 5 view .LVU1093
1549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 3114              		.loc 1 1549 5 view .LVU1094
1550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 3115              		.loc 1 1550 5 view .LVU1095
1551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 3116              		.loc 1 1551 5 view .LVU1096
1552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 3117              		.loc 1 1552 5 view .LVU1097
1553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 3118              		.loc 1 1553 5 view .LVU1098
1554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 3119              		.loc 1 1554 5 view .LVU1099
1555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 3120              		.loc 1 1555 5 view .LVU1100
1556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 3121              		.loc 1 1556 5 view .LVU1101
1557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 3122              		.loc 1 1557 5 view .LVU1102
1558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 3123              		.loc 1 1558 5 view .LVU1103
1559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 3124              		.loc 1 1559 5 view .LVU1104
1560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 3125              		.loc 1 1560 5 view .LVU1105
1561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 3126              		.loc 1 1561 5 view .LVU1106
1562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
ARM GAS  /tmp/ccq9S0Zs.s 			page 113


 3127              		.loc 1 1562 5 view .LVU1107
1563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 3128              		.loc 1 1563 5 view .LVU1108
1564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 3129              		.loc 1 1564 5 view .LVU1109
1565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 3130              		.loc 1 1565 5 view .LVU1110
1566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 3131              		.loc 1 1566 5 view .LVU1111
1567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 3132              		.loc 1 1567 5 view .LVU1112
1568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3133              		.loc 1 1568 5 view .LVU1113
1572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
 3134              		.loc 1 1572 5 view .LVU1114
1572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
 3135              		.loc 1 1572 20 is_stmt 0 view .LVU1115
 3136 0020 0268     		ldr	r2, [r0]
1572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
 3137              		.loc 1 1572 13 view .LVU1116
 3138 0022 1368     		ldr	r3, [r2]
 3139              	.LVL229:
1574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3140              		.loc 1 1574 5 is_stmt 1 view .LVU1117
1574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3141              		.loc 1 1574 13 is_stmt 0 view .LVU1118
 3142 0024 4149     		ldr	r1, .L181
 3143              	.LVL230:
1574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3144              		.loc 1 1574 13 view .LVU1119
 3145 0026 1940     		ands	r1, r1, r3
 3146              	.LVL231:
1576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->Jabber |
 3147              		.loc 1 1576 5 is_stmt 1 view .LVU1120
1576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->Jabber |
 3148              		.loc 1 1576 34 is_stmt 0 view .LVU1121
 3149 0028 2368     		ldr	r3, [r4]
1577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->InterFrameGap |
 3150              		.loc 1 1577 34 view .LVU1122
 3151 002a 6068     		ldr	r0, [r4, #4]
 3152              	.LVL232:
1576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->Jabber |
 3153              		.loc 1 1576 45 view .LVU1123
 3154 002c 0343     		orrs	r3, r3, r0
1578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->CarrierSense |
 3155              		.loc 1 1578 34 view .LVU1124
 3156 002e A068     		ldr	r0, [r4, #8]
1577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->InterFrameGap |
 3157              		.loc 1 1577 43 view .LVU1125
 3158 0030 0343     		orrs	r3, r3, r0
1579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           (heth->Init).Speed |
 3159              		.loc 1 1579 34 view .LVU1126
 3160 0032 E068     		ldr	r0, [r4, #12]
1578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->CarrierSense |
 3161              		.loc 1 1578 50 view .LVU1127
 3162 0034 0343     		orrs	r3, r3, r0
1580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ReceiveOwn |
ARM GAS  /tmp/ccq9S0Zs.s 			page 114


 3163              		.loc 1 1580 39 view .LVU1128
 3164 0036 A868     		ldr	r0, [r5, #8]
1579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           (heth->Init).Speed |
 3165              		.loc 1 1579 49 view .LVU1129
 3166 0038 0343     		orrs	r3, r3, r0
1581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->LoopbackMode |
 3167              		.loc 1 1581 34 view .LVU1130
 3168 003a 2069     		ldr	r0, [r4, #16]
1580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ReceiveOwn |
 3169              		.loc 1 1580 46 view .LVU1131
 3170 003c 0343     		orrs	r3, r3, r0
1582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           (heth->Init).DuplexMode |
 3171              		.loc 1 1582 34 view .LVU1132
 3172 003e 6069     		ldr	r0, [r4, #20]
1581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->LoopbackMode |
 3173              		.loc 1 1581 47 view .LVU1133
 3174 0040 0343     		orrs	r3, r3, r0
1583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ChecksumOffload |
 3175              		.loc 1 1583 39 view .LVU1134
 3176 0042 E868     		ldr	r0, [r5, #12]
1582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           (heth->Init).DuplexMode |
 3177              		.loc 1 1582 49 view .LVU1135
 3178 0044 0343     		orrs	r3, r3, r0
1584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->RetryTransmission |
 3179              		.loc 1 1584 34 view .LVU1136
 3180 0046 A069     		ldr	r0, [r4, #24]
1583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ChecksumOffload |
 3181              		.loc 1 1583 51 view .LVU1137
 3182 0048 0343     		orrs	r3, r3, r0
1585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->AutomaticPadCRCStrip |
 3183              		.loc 1 1585 34 view .LVU1138
 3184 004a E069     		ldr	r0, [r4, #28]
1584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->RetryTransmission |
 3185              		.loc 1 1584 52 view .LVU1139
 3186 004c 0343     		orrs	r3, r3, r0
1586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->BackOffLimit |
 3187              		.loc 1 1586 34 view .LVU1140
 3188 004e 206A     		ldr	r0, [r4, #32]
1585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->AutomaticPadCRCStrip |
 3189              		.loc 1 1585 54 view .LVU1141
 3190 0050 0343     		orrs	r3, r3, r0
1587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->DeferralCheck);
 3191              		.loc 1 1587 34 view .LVU1142
 3192 0052 606A     		ldr	r0, [r4, #36]
1586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->BackOffLimit |
 3193              		.loc 1 1586 57 view .LVU1143
 3194 0054 0343     		orrs	r3, r3, r0
1588:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3195              		.loc 1 1588 34 view .LVU1144
 3196 0056 A06A     		ldr	r0, [r4, #40]
1587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->DeferralCheck);
 3197              		.loc 1 1587 49 view .LVU1145
 3198 0058 0343     		orrs	r3, r3, r0
1576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->Jabber |
 3199              		.loc 1 1576 13 view .LVU1146
 3200 005a 0B43     		orrs	r3, r3, r1
 3201              	.LVL233:
ARM GAS  /tmp/ccq9S0Zs.s 			page 115


1591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3202              		.loc 1 1591 5 is_stmt 1 view .LVU1147
1591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3203              		.loc 1 1591 29 is_stmt 0 view .LVU1148
 3204 005c 1360     		str	r3, [r2]
1595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3205              		.loc 1 1595 5 is_stmt 1 view .LVU1149
1595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3206              		.loc 1 1595 20 is_stmt 0 view .LVU1150
 3207 005e 2B68     		ldr	r3, [r5]
 3208              	.LVL234:
1595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3209              		.loc 1 1595 13 view .LVU1151
 3210 0060 1E68     		ldr	r6, [r3]
 3211              	.LVL235:
1596:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 3212              		.loc 1 1596 5 is_stmt 1 view .LVU1152
 3213 0062 0120     		movs	r0, #1
 3214 0064 FFF7FEFF 		bl	HAL_Delay
 3215              	.LVL236:
1597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3216              		.loc 1 1597 5 view .LVU1153
1597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3217              		.loc 1 1597 10 is_stmt 0 view .LVU1154
 3218 0068 2B68     		ldr	r3, [r5]
1597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3219              		.loc 1 1597 29 view .LVU1155
 3220 006a 1E60     		str	r6, [r3]
1601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 3221              		.loc 1 1601 5 is_stmt 1 view .LVU1156
1601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 3222              		.loc 1 1601 50 is_stmt 0 view .LVU1157
 3223 006c E36A     		ldr	r3, [r4, #44]
1602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->PassControlFrames |
 3224              		.loc 1 1602 50 view .LVU1158
 3225 006e 226B     		ldr	r2, [r4, #48]
1601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 3226              		.loc 1 1601 63 view .LVU1159
 3227 0070 1343     		orrs	r3, r3, r2
1603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->BroadcastFramesReception |
 3228              		.loc 1 1603 50 view .LVU1160
 3229 0072 626B     		ldr	r2, [r4, #52]
1602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->PassControlFrames |
 3230              		.loc 1 1602 69 view .LVU1161
 3231 0074 1343     		orrs	r3, r3, r2
1604:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
 3232              		.loc 1 1604 50 view .LVU1162
 3233 0076 A26B     		ldr	r2, [r4, #56]
1603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->BroadcastFramesReception |
 3234              		.loc 1 1603 70 view .LVU1163
 3235 0078 1343     		orrs	r3, r3, r2
1605:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->PromiscuousMode |
 3236              		.loc 1 1605 50 view .LVU1164
 3237 007a E26B     		ldr	r2, [r4, #60]
1604:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
 3238              		.loc 1 1604 77 view .LVU1165
 3239 007c 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccq9S0Zs.s 			page 116


1606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
 3240              		.loc 1 1606 50 view .LVU1166
 3241 007e 226C     		ldr	r2, [r4, #64]
1605:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->PromiscuousMode |
 3242              		.loc 1 1605 74 view .LVU1167
 3243 0080 1343     		orrs	r3, r3, r2
1607:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
 3244              		.loc 1 1607 50 view .LVU1168
 3245 0082 626C     		ldr	r2, [r4, #68]
1606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
 3246              		.loc 1 1606 68 view .LVU1169
 3247 0084 1343     		orrs	r3, r3, r2
1608:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3248              		.loc 1 1608 50 view .LVU1170
 3249 0086 A16C     		ldr	r1, [r4, #72]
1601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 3250              		.loc 1 1601 10 view .LVU1171
 3251 0088 2A68     		ldr	r2, [r5]
1607:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
 3252              		.loc 1 1607 74 view .LVU1172
 3253 008a 0B43     		orrs	r3, r3, r1
1601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 3254              		.loc 1 1601 30 view .LVU1173
 3255 008c 5360     		str	r3, [r2, #4]
1612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3256              		.loc 1 1612 5 is_stmt 1 view .LVU1174
1612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3257              		.loc 1 1612 20 is_stmt 0 view .LVU1175
 3258 008e 2B68     		ldr	r3, [r5]
1612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3259              		.loc 1 1612 13 view .LVU1176
 3260 0090 5E68     		ldr	r6, [r3, #4]
 3261              	.LVL237:
1613:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACFFR = tmpreg1;
 3262              		.loc 1 1613 5 is_stmt 1 view .LVU1177
 3263 0092 0120     		movs	r0, #1
 3264 0094 FFF7FEFF 		bl	HAL_Delay
 3265              	.LVL238:
1614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3266              		.loc 1 1614 5 view .LVU1178
1614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3267              		.loc 1 1614 10 is_stmt 0 view .LVU1179
 3268 0098 2B68     		ldr	r3, [r5]
1614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3269              		.loc 1 1614 30 view .LVU1180
 3270 009a 5E60     		str	r6, [r3, #4]
1618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3271              		.loc 1 1618 5 is_stmt 1 view .LVU1181
1618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3272              		.loc 1 1618 10 is_stmt 0 view .LVU1182
 3273 009c 2B68     		ldr	r3, [r5]
1618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3274              		.loc 1 1618 50 view .LVU1183
 3275 009e E26C     		ldr	r2, [r4, #76]
1618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3276              		.loc 1 1618 31 view .LVU1184
 3277 00a0 9A60     		str	r2, [r3, #8]
ARM GAS  /tmp/ccq9S0Zs.s 			page 117


1621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
 3278              		.loc 1 1621 5 is_stmt 1 view .LVU1185
1621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
 3279              		.loc 1 1621 10 is_stmt 0 view .LVU1186
 3280 00a2 2B68     		ldr	r3, [r5]
1621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
 3281              		.loc 1 1621 50 view .LVU1187
 3282 00a4 226D     		ldr	r2, [r4, #80]
1621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
 3283              		.loc 1 1621 31 view .LVU1188
 3284 00a6 DA60     		str	r2, [r3, #12]
1625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear xx bits */
 3285              		.loc 1 1625 5 is_stmt 1 view .LVU1189
1625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear xx bits */
 3286              		.loc 1 1625 20 is_stmt 0 view .LVU1190
 3287 00a8 2968     		ldr	r1, [r5]
1625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     /* Clear xx bits */
 3288              		.loc 1 1625 13 view .LVU1191
 3289 00aa 8A69     		ldr	r2, [r1, #24]
 3290              	.LVL239:
1627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3291              		.loc 1 1627 5 is_stmt 1 view .LVU1192
1627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3292              		.loc 1 1627 13 is_stmt 0 view .LVU1193
 3293 00ac 22F0BE02 		bic	r2, r2, #190
 3294              	.LVL240:
1627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3295              		.loc 1 1627 13 view .LVU1194
 3296 00b0 1204     		lsls	r2, r2, #16
 3297 00b2 120C     		lsrs	r2, r2, #16
 3298              	.LVL241:
1629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 3299              		.loc 1 1629 5 is_stmt 1 view .LVU1195
1629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 3300              		.loc 1 1629 35 is_stmt 0 view .LVU1196
 3301 00b4 606D     		ldr	r0, [r4, #84]
1630:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->PauseLowThreshold |
 3302              		.loc 1 1630 34 view .LVU1197
 3303 00b6 A36D     		ldr	r3, [r4, #88]
1629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 3304              		.loc 1 1629 55 view .LVU1198
 3305 00b8 43EA0043 		orr	r3, r3, r0, lsl #16
1631:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect |
 3306              		.loc 1 1631 34 view .LVU1199
 3307 00bc E06D     		ldr	r0, [r4, #92]
1630:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->PauseLowThreshold |
 3308              		.loc 1 1630 52 view .LVU1200
 3309 00be 0343     		orrs	r3, r3, r0
1632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
 3310              		.loc 1 1632 34 view .LVU1201
 3311 00c0 206E     		ldr	r0, [r4, #96]
1631:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect |
 3312              		.loc 1 1631 54 view .LVU1202
 3313 00c2 0343     		orrs	r3, r3, r0
1633:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->TransmitFlowControl);
 3314              		.loc 1 1633 34 view .LVU1203
 3315 00c4 606E     		ldr	r0, [r4, #100]
ARM GAS  /tmp/ccq9S0Zs.s 			page 118


1632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
 3316              		.loc 1 1632 60 view .LVU1204
 3317 00c6 0343     		orrs	r3, r3, r0
1634:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3318              		.loc 1 1634 34 view .LVU1205
 3319 00c8 A06E     		ldr	r0, [r4, #104]
1633:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->TransmitFlowControl);
 3320              		.loc 1 1633 55 view .LVU1206
 3321 00ca 0343     		orrs	r3, r3, r0
1629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 3322              		.loc 1 1629 13 view .LVU1207
 3323 00cc 1343     		orrs	r3, r3, r2
 3324              	.LVL242:
1637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3325              		.loc 1 1637 5 is_stmt 1 view .LVU1208
1637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3326              		.loc 1 1637 30 is_stmt 0 view .LVU1209
 3327 00ce 8B61     		str	r3, [r1, #24]
1641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3328              		.loc 1 1641 5 is_stmt 1 view .LVU1210
1641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3329              		.loc 1 1641 20 is_stmt 0 view .LVU1211
 3330 00d0 2B68     		ldr	r3, [r5]
 3331              	.LVL243:
1641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3332              		.loc 1 1641 13 view .LVU1212
 3333 00d2 9E69     		ldr	r6, [r3, #24]
 3334              	.LVL244:
1642:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACFCR = tmpreg1;
 3335              		.loc 1 1642 5 is_stmt 1 view .LVU1213
 3336 00d4 0120     		movs	r0, #1
 3337 00d6 FFF7FEFF 		bl	HAL_Delay
 3338              	.LVL245:
1643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3339              		.loc 1 1643 5 view .LVU1214
1643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3340              		.loc 1 1643 10 is_stmt 0 view .LVU1215
 3341 00da 2B68     		ldr	r3, [r5]
1643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3342              		.loc 1 1643 30 view .LVU1216
 3343 00dc 9E61     		str	r6, [r3, #24]
1646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                              macconf->VLANTagIdentifier);
 3344              		.loc 1 1646 5 is_stmt 1 view .LVU1217
1646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                              macconf->VLANTagIdentifier);
 3345              		.loc 1 1646 53 is_stmt 0 view .LVU1218
 3346 00de E36E     		ldr	r3, [r4, #108]
1647:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3347              		.loc 1 1647 53 view .LVU1219
 3348 00e0 216F     		ldr	r1, [r4, #112]
1646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                              macconf->VLANTagIdentifier);
 3349              		.loc 1 1646 10 view .LVU1220
 3350 00e2 2A68     		ldr	r2, [r5]
1646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                              macconf->VLANTagIdentifier);
 3351              		.loc 1 1646 73 view .LVU1221
 3352 00e4 0B43     		orrs	r3, r3, r1
1646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                              macconf->VLANTagIdentifier);
 3353              		.loc 1 1646 33 view .LVU1222
ARM GAS  /tmp/ccq9S0Zs.s 			page 119


 3354 00e6 D361     		str	r3, [r2, #28]
1651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3355              		.loc 1 1651 5 is_stmt 1 view .LVU1223
1651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3356              		.loc 1 1651 20 is_stmt 0 view .LVU1224
 3357 00e8 2B68     		ldr	r3, [r5]
1651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3358              		.loc 1 1651 13 view .LVU1225
 3359 00ea DC69     		ldr	r4, [r3, #28]
 3360              	.LVL246:
1652:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = tmpreg1;
 3361              		.loc 1 1652 5 is_stmt 1 view .LVU1226
 3362 00ec 0120     		movs	r0, #1
 3363 00ee FFF7FEFF 		bl	HAL_Delay
 3364              	.LVL247:
1653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 3365              		.loc 1 1653 5 view .LVU1227
1653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 3366              		.loc 1 1653 10 is_stmt 0 view .LVU1228
 3367 00f2 2B68     		ldr	r3, [r5]
1653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 3368              		.loc 1 1653 33 view .LVU1229
 3369 00f4 DC61     		str	r4, [r3, #28]
 3370              	.L175:
1677:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3371              		.loc 1 1677 3 is_stmt 1 view .LVU1230
1677:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3372              		.loc 1 1677 15 is_stmt 0 view .LVU1231
 3373 00f6 0123     		movs	r3, #1
 3374 00f8 85F84430 		strb	r3, [r5, #68]
1680:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3375              		.loc 1 1680 3 is_stmt 1 view .LVU1232
1680:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3376              		.loc 1 1680 3 view .LVU1233
 3377 00fc 0020     		movs	r0, #0
 3378 00fe 85F84500 		strb	r0, [r5, #69]
1680:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3379              		.loc 1 1680 3 view .LVU1234
1683:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 3380              		.loc 1 1683 3 view .LVU1235
1684:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3381              		.loc 1 1684 1 is_stmt 0 view .LVU1236
 3382 0102 70BD     		pop	{r4, r5, r6, pc}
 3383              	.LVL248:
 3384              	.L174:
1659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3385              		.loc 1 1659 5 is_stmt 1 view .LVU1237
1659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3386              		.loc 1 1659 20 is_stmt 0 view .LVU1238
 3387 0104 0168     		ldr	r1, [r0]
 3388              	.LVL249:
1659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3389              		.loc 1 1659 13 view .LVU1239
 3390 0106 0A68     		ldr	r2, [r1]
 3391              	.LVL250:
1662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3392              		.loc 1 1662 5 is_stmt 1 view .LVU1240
ARM GAS  /tmp/ccq9S0Zs.s 			page 120


1662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3393              		.loc 1 1662 13 is_stmt 0 view .LVU1241
 3394 0108 22F49042 		bic	r2, r2, #18432
 3395              	.LVL251:
1664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3396              		.loc 1 1664 5 is_stmt 1 view .LVU1242
1664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3397              		.loc 1 1664 37 is_stmt 0 view .LVU1243
 3398 010c 8368     		ldr	r3, [r0, #8]
1664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3399              		.loc 1 1664 56 view .LVU1244
 3400 010e C068     		ldr	r0, [r0, #12]
 3401              	.LVL252:
1664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3402              		.loc 1 1664 44 view .LVU1245
 3403 0110 0343     		orrs	r3, r3, r0
1664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3404              		.loc 1 1664 13 view .LVU1246
 3405 0112 1343     		orrs	r3, r3, r2
 3406              	.LVL253:
1667:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3407              		.loc 1 1667 5 is_stmt 1 view .LVU1247
1667:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3408              		.loc 1 1667 29 is_stmt 0 view .LVU1248
 3409 0114 0B60     		str	r3, [r1]
1671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3410              		.loc 1 1671 5 is_stmt 1 view .LVU1249
1671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3411              		.loc 1 1671 20 is_stmt 0 view .LVU1250
 3412 0116 2B68     		ldr	r3, [r5]
 3413              	.LVL254:
1671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 3414              		.loc 1 1671 13 view .LVU1251
 3415 0118 1C68     		ldr	r4, [r3]
 3416              	.LVL255:
1672:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 3417              		.loc 1 1672 5 is_stmt 1 view .LVU1252
 3418 011a 0120     		movs	r0, #1
 3419 011c FFF7FEFF 		bl	HAL_Delay
 3420              	.LVL256:
1673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 3421              		.loc 1 1673 5 view .LVU1253
1673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 3422              		.loc 1 1673 10 is_stmt 0 view .LVU1254
 3423 0120 2B68     		ldr	r3, [r5]
1673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   }
 3424              		.loc 1 1673 29 view .LVU1255
 3425 0122 1C60     		str	r4, [r3]
 3426 0124 E7E7     		b	.L175
 3427              	.LVL257:
 3428              	.L176:
 3429              	.LCFI45:
 3430              		.cfi_def_cfa_offset 0
 3431              		.cfi_restore 4
 3432              		.cfi_restore 5
 3433              		.cfi_restore 6
 3434              		.cfi_restore 14
ARM GAS  /tmp/ccq9S0Zs.s 			page 121


1531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3435              		.loc 1 1531 3 view .LVU1256
 3436 0126 0220     		movs	r0, #2
 3437              	.LVL258:
1684:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3438              		.loc 1 1684 1 view .LVU1257
 3439 0128 7047     		bx	lr
 3440              	.L182:
 3441 012a 00BF     		.align	2
 3442              	.L181:
 3443 012c 0F8120FF 		.word	-14647025
 3444              		.cfi_endproc
 3445              	.LFE82:
 3447              		.section	.text.HAL_ETH_ConfigDMA,"ax",%progbits
 3448              		.align	1
 3449              		.global	HAL_ETH_ConfigDMA
 3450              		.syntax unified
 3451              		.thumb
 3452              		.thumb_func
 3453              		.fpu softvfp
 3455              	HAL_ETH_ConfigDMA:
 3456              	.LVL259:
 3457              	.LFB83:
1694:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 3458              		.loc 1 1694 1 is_stmt 1 view -0
 3459              		.cfi_startproc
 3460              		@ args = 0, pretend = 0, frame = 0
 3461              		@ frame_needed = 0, uses_anonymous_args = 0
1695:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3462              		.loc 1 1695 3 view .LVU1259
1698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3463              		.loc 1 1698 3 view .LVU1260
1698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3464              		.loc 1 1698 3 view .LVU1261
 3465 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 3466 0004 012B     		cmp	r3, #1
 3467 0006 4FD0     		beq	.L185
1694:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 3468              		.loc 1 1694 1 is_stmt 0 discriminator 2 view .LVU1262
 3469 0008 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3470              	.LCFI46:
 3471              		.cfi_def_cfa_offset 24
 3472              		.cfi_offset 4, -24
 3473              		.cfi_offset 5, -20
 3474              		.cfi_offset 6, -16
 3475              		.cfi_offset 7, -12
 3476              		.cfi_offset 8, -8
 3477              		.cfi_offset 14, -4
 3478 000c 0546     		mov	r5, r0
 3479 000e 0C46     		mov	r4, r1
1698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3480              		.loc 1 1698 3 is_stmt 1 discriminator 2 view .LVU1263
 3481 0010 0126     		movs	r6, #1
 3482 0012 80F84560 		strb	r6, [r0, #69]
1698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3483              		.loc 1 1698 3 discriminator 2 view .LVU1264
1701:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 122


 3484              		.loc 1 1701 3 discriminator 2 view .LVU1265
1701:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3485              		.loc 1 1701 15 is_stmt 0 discriminator 2 view .LVU1266
 3486 0016 0223     		movs	r3, #2
 3487 0018 80F84430 		strb	r3, [r0, #68]
1704:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_STORE_FORWARD(dmaconf->ReceiveStoreForward));
 3488              		.loc 1 1704 3 is_stmt 1 discriminator 2 view .LVU1267
1705:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_FLUSH_RECEIVE_FRAME(dmaconf->FlushReceivedFrame));
 3489              		.loc 1 1705 3 discriminator 2 view .LVU1268
1706:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_STORE_FORWARD(dmaconf->TransmitStoreForward));
 3490              		.loc 1 1706 3 discriminator 2 view .LVU1269
1707:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_THRESHOLD_CONTROL(dmaconf->TransmitThresholdControl));
 3491              		.loc 1 1707 3 discriminator 2 view .LVU1270
1708:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_ERROR_FRAMES(dmaconf->ForwardErrorFrames));
 3492              		.loc 1 1708 3 discriminator 2 view .LVU1271
1709:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(dmaconf->ForwardUndersizedGoodFrames));
 3493              		.loc 1 1709 3 discriminator 2 view .LVU1272
1710:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_THRESHOLD_CONTROL(dmaconf->ReceiveThresholdControl));
 3494              		.loc 1 1710 3 discriminator 2 view .LVU1273
1711:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_SECOND_FRAME_OPERATE(dmaconf->SecondFrameOperate));
 3495              		.loc 1 1711 3 discriminator 2 view .LVU1274
1712:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_ADDRESS_ALIGNED_BEATS(dmaconf->AddressAlignedBeats));
 3496              		.loc 1 1712 3 discriminator 2 view .LVU1275
1713:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_FIXED_BURST(dmaconf->FixedBurst));
 3497              		.loc 1 1713 3 discriminator 2 view .LVU1276
1714:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_RXDMA_BURST_LENGTH(dmaconf->RxDMABurstLength));
 3498              		.loc 1 1714 3 discriminator 2 view .LVU1277
1715:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_TXDMA_BURST_LENGTH(dmaconf->TxDMABurstLength));
 3499              		.loc 1 1715 3 discriminator 2 view .LVU1278
1716:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(dmaconf->DescriptorSkipLength));
 3500              		.loc 1 1716 3 discriminator 2 view .LVU1279
1717:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(dmaconf->DMAArbitration));
 3501              		.loc 1 1717 3 discriminator 2 view .LVU1280
1718:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3502              		.loc 1 1718 3 discriminator 2 view .LVU1281
1722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 3503              		.loc 1 1722 3 discriminator 2 view .LVU1282
1722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 3504              		.loc 1 1722 18 is_stmt 0 discriminator 2 view .LVU1283
 3505 001c 0268     		ldr	r2, [r0]
1722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Clear xx bits */
 3506              		.loc 1 1722 11 discriminator 2 view .LVU1284
 3507 001e 41F21807 		movw	r7, #4120
 3508 0022 D359     		ldr	r3, [r2, r7]
 3509              	.LVL260:
1724:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3510              		.loc 1 1724 3 is_stmt 1 discriminator 2 view .LVU1285
1724:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3511              		.loc 1 1724 11 is_stmt 0 discriminator 2 view .LVU1286
 3512 0024 2149     		ldr	r1, .L190
 3513              	.LVL261:
1724:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3514              		.loc 1 1724 11 discriminator 2 view .LVU1287
 3515 0026 1940     		ands	r1, r1, r3
 3516              	.LVL262:
1726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ReceiveStoreForward |
 3517              		.loc 1 1726 3 is_stmt 1 discriminator 2 view .LVU1288
ARM GAS  /tmp/ccq9S0Zs.s 			page 123


1726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ReceiveStoreForward |
 3518              		.loc 1 1726 32 is_stmt 0 discriminator 2 view .LVU1289
 3519 0028 2368     		ldr	r3, [r4]
1727:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->FlushReceivedFrame |
 3520              		.loc 1 1727 32 discriminator 2 view .LVU1290
 3521 002a 6068     		ldr	r0, [r4, #4]
 3522              	.LVL263:
1726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ReceiveStoreForward |
 3523              		.loc 1 1726 62 discriminator 2 view .LVU1291
 3524 002c 0343     		orrs	r3, r3, r0
1728:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->TransmitStoreForward |
 3525              		.loc 1 1728 32 discriminator 2 view .LVU1292
 3526 002e A068     		ldr	r0, [r4, #8]
1727:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->FlushReceivedFrame |
 3527              		.loc 1 1727 54 discriminator 2 view .LVU1293
 3528 0030 0343     		orrs	r3, r3, r0
1729:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 3529              		.loc 1 1729 32 discriminator 2 view .LVU1294
 3530 0032 E068     		ldr	r0, [r4, #12]
1728:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->TransmitStoreForward |
 3531              		.loc 1 1728 53 discriminator 2 view .LVU1295
 3532 0034 0343     		orrs	r3, r3, r0
1730:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ForwardErrorFrames |
 3533              		.loc 1 1730 32 discriminator 2 view .LVU1296
 3534 0036 2069     		ldr	r0, [r4, #16]
1729:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 3535              		.loc 1 1729 55 discriminator 2 view .LVU1297
 3536 0038 0343     		orrs	r3, r3, r0
1731:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ForwardUndersizedGoodFrames |
 3537              		.loc 1 1731 32 discriminator 2 view .LVU1298
 3538 003a 6069     		ldr	r0, [r4, #20]
1730:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ForwardErrorFrames |
 3539              		.loc 1 1730 59 discriminator 2 view .LVU1299
 3540 003c 0343     		orrs	r3, r3, r0
1732:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 3541              		.loc 1 1732 32 discriminator 2 view .LVU1300
 3542 003e A069     		ldr	r0, [r4, #24]
1731:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ForwardUndersizedGoodFrames |
 3543              		.loc 1 1731 53 discriminator 2 view .LVU1301
 3544 0040 0343     		orrs	r3, r3, r0
1733:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->SecondFrameOperate);
 3545              		.loc 1 1733 32 discriminator 2 view .LVU1302
 3546 0042 E069     		ldr	r0, [r4, #28]
1732:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 3547              		.loc 1 1732 62 discriminator 2 view .LVU1303
 3548 0044 0343     		orrs	r3, r3, r0
1734:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3549              		.loc 1 1734 32 discriminator 2 view .LVU1304
 3550 0046 206A     		ldr	r0, [r4, #32]
1733:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->SecondFrameOperate);
 3551              		.loc 1 1733 58 discriminator 2 view .LVU1305
 3552 0048 0343     		orrs	r3, r3, r0
1726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                         dmaconf->ReceiveStoreForward |
 3553              		.loc 1 1726 11 discriminator 2 view .LVU1306
 3554 004a 0B43     		orrs	r3, r3, r1
 3555              	.LVL264:
1737:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
ARM GAS  /tmp/ccq9S0Zs.s 			page 124


 3556              		.loc 1 1737 3 is_stmt 1 discriminator 2 view .LVU1307
1737:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3557              		.loc 1 1737 28 is_stmt 0 discriminator 2 view .LVU1308
 3558 004c D351     		str	r3, [r2, r7]
1741:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3559              		.loc 1 1741 3 is_stmt 1 discriminator 2 view .LVU1309
1741:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3560              		.loc 1 1741 18 is_stmt 0 discriminator 2 view .LVU1310
 3561 004e 2B68     		ldr	r3, [r5]
 3562              	.LVL265:
1741:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3563              		.loc 1 1741 11 discriminator 2 view .LVU1311
 3564 0050 53F80780 		ldr	r8, [r3, r7]
 3565              	.LVL266:
1742:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 3566              		.loc 1 1742 3 is_stmt 1 discriminator 2 view .LVU1312
 3567 0054 3046     		mov	r0, r6
 3568 0056 FFF7FEFF 		bl	HAL_Delay
 3569              	.LVL267:
1743:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3570              		.loc 1 1743 3 discriminator 2 view .LVU1313
1743:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3571              		.loc 1 1743 8 is_stmt 0 discriminator 2 view .LVU1314
 3572 005a 2B68     		ldr	r3, [r5]
1743:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3573              		.loc 1 1743 28 discriminator 2 view .LVU1315
 3574 005c 43F80780 		str	r8, [r3, r7]
1746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->FixedBurst |
 3575              		.loc 1 1746 3 is_stmt 1 discriminator 2 view .LVU1316
1746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->FixedBurst |
 3576              		.loc 1 1746 48 is_stmt 0 discriminator 2 view .LVU1317
 3577 0060 636A     		ldr	r3, [r4, #36]
1747:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 3578              		.loc 1 1747 48 discriminator 2 view .LVU1318
 3579 0062 A26A     		ldr	r2, [r4, #40]
1746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->FixedBurst |
 3580              		.loc 1 1746 70 discriminator 2 view .LVU1319
 3581 0064 1343     		orrs	r3, r3, r2
1748:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->TxDMABurstLength |
 3582              		.loc 1 1748 48 discriminator 2 view .LVU1320
 3583 0066 E26A     		ldr	r2, [r4, #44]
1747:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 3584              		.loc 1 1747 61 discriminator 2 view .LVU1321
 3585 0068 1343     		orrs	r3, r3, r2
1749:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 3586              		.loc 1 1749 48 discriminator 2 view .LVU1322
 3587 006a 226B     		ldr	r2, [r4, #48]
1748:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->TxDMABurstLength |
 3588              		.loc 1 1748 67 discriminator 2 view .LVU1323
 3589 006c 1343     		orrs	r3, r3, r2
1750:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 3590              		.loc 1 1750 49 discriminator 2 view .LVU1324
 3591 006e 626B     		ldr	r2, [r4, #52]
1749:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 3592              		.loc 1 1749 67 discriminator 2 view .LVU1325
 3593 0070 43EA8203 		orr	r3, r3, r2, lsl #2
1751:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
ARM GAS  /tmp/ccq9S0Zs.s 			page 125


 3594              		.loc 1 1751 48 discriminator 2 view .LVU1326
 3595 0074 A26B     		ldr	r2, [r4, #56]
1750:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 3596              		.loc 1 1750 79 discriminator 2 view .LVU1327
 3597 0076 1343     		orrs	r3, r3, r2
1746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->FixedBurst |
 3598              		.loc 1 1746 8 discriminator 2 view .LVU1328
 3599 0078 2A68     		ldr	r2, [r5]
1746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->FixedBurst |
 3600              		.loc 1 1746 30 discriminator 2 view .LVU1329
 3601 007a 43F40003 		orr	r3, r3, #8388608
1746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****                                         dmaconf->FixedBurst |
 3602              		.loc 1 1746 28 discriminator 2 view .LVU1330
 3603 007e 02F58052 		add	r2, r2, #4096
 3604 0082 1360     		str	r3, [r2]
1756:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3605              		.loc 1 1756 3 is_stmt 1 discriminator 2 view .LVU1331
1756:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3606              		.loc 1 1756 18 is_stmt 0 discriminator 2 view .LVU1332
 3607 0084 2B68     		ldr	r3, [r5]
1756:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 3608              		.loc 1 1756 11 discriminator 2 view .LVU1333
 3609 0086 03F58053 		add	r3, r3, #4096
 3610 008a 1C68     		ldr	r4, [r3]
 3611              	.LVL268:
1757:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
 3612              		.loc 1 1757 3 is_stmt 1 discriminator 2 view .LVU1334
 3613 008c 3046     		mov	r0, r6
 3614 008e FFF7FEFF 		bl	HAL_Delay
 3615              	.LVL269:
1758:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3616              		.loc 1 1758 3 discriminator 2 view .LVU1335
1758:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3617              		.loc 1 1758 8 is_stmt 0 discriminator 2 view .LVU1336
 3618 0092 2B68     		ldr	r3, [r5]
1758:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3619              		.loc 1 1758 28 discriminator 2 view .LVU1337
 3620 0094 03F58053 		add	r3, r3, #4096
 3621 0098 1C60     		str	r4, [r3]
1761:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3622              		.loc 1 1761 3 is_stmt 1 discriminator 2 view .LVU1338
1761:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3623              		.loc 1 1761 15 is_stmt 0 discriminator 2 view .LVU1339
 3624 009a 85F84460 		strb	r6, [r5, #68]
1764:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3625              		.loc 1 1764 3 is_stmt 1 discriminator 2 view .LVU1340
1764:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3626              		.loc 1 1764 3 discriminator 2 view .LVU1341
 3627 009e 0020     		movs	r0, #0
 3628 00a0 85F84500 		strb	r0, [r5, #69]
1764:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3629              		.loc 1 1764 3 discriminator 2 view .LVU1342
1767:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 3630              		.loc 1 1767 3 discriminator 2 view .LVU1343
1768:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3631              		.loc 1 1768 1 is_stmt 0 discriminator 2 view .LVU1344
 3632 00a4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
ARM GAS  /tmp/ccq9S0Zs.s 			page 126


 3633              	.LVL270:
 3634              	.L185:
 3635              	.LCFI47:
 3636              		.cfi_def_cfa_offset 0
 3637              		.cfi_restore 4
 3638              		.cfi_restore 5
 3639              		.cfi_restore 6
 3640              		.cfi_restore 7
 3641              		.cfi_restore 8
 3642              		.cfi_restore 14
1698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3643              		.loc 1 1698 3 view .LVU1345
 3644 00a8 0220     		movs	r0, #2
 3645              	.LVL271:
1768:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3646              		.loc 1 1768 1 view .LVU1346
 3647 00aa 7047     		bx	lr
 3648              	.L191:
 3649              		.align	2
 3650              	.L190:
 3651 00ac 233FDEF8 		.word	-119652573
 3652              		.cfi_endproc
 3653              	.LFE83:
 3655              		.section	.text.HAL_ETH_GetState,"ax",%progbits
 3656              		.align	1
 3657              		.global	HAL_ETH_GetState
 3658              		.syntax unified
 3659              		.thumb
 3660              		.thumb_func
 3661              		.fpu softvfp
 3663              	HAL_ETH_GetState:
 3664              	.LVL272:
 3665              	.LFB84:
1799:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c ****   /* Return ETH state */
 3666              		.loc 1 1799 1 is_stmt 1 view -0
 3667              		.cfi_startproc
 3668              		@ args = 0, pretend = 0, frame = 0
 3669              		@ frame_needed = 0, uses_anonymous_args = 0
 3670              		@ link register save eliminated.
1801:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 3671              		.loc 1 1801 3 view .LVU1348
1801:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** }
 3672              		.loc 1 1801 14 is_stmt 0 view .LVU1349
 3673 0000 90F84400 		ldrb	r0, [r0, #68]	@ zero_extendqisi2
 3674              	.LVL273:
1802:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_eth.c **** 
 3675              		.loc 1 1802 1 view .LVU1350
 3676 0004 7047     		bx	lr
 3677              		.cfi_endproc
 3678              	.LFE84:
 3680              		.text
 3681              	.Letext0:
 3682              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 3683              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 3684              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 3685              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 3686              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f107xc.h"
ARM GAS  /tmp/ccq9S0Zs.s 			page 127


 3687              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 3688              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 3689              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_eth.h"
 3690              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 3691              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
ARM GAS  /tmp/ccq9S0Zs.s 			page 128


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_eth.c
     /tmp/ccq9S0Zs.s:16     .text.ETH_MACAddressConfig:0000000000000000 $t
     /tmp/ccq9S0Zs.s:23     .text.ETH_MACAddressConfig:0000000000000000 ETH_MACAddressConfig
     /tmp/ccq9S0Zs.s:79     .text.ETH_MACAddressConfig:0000000000000028 $d
     /tmp/ccq9S0Zs.s:85     .text.ETH_DMATransmissionEnable:0000000000000000 $t
     /tmp/ccq9S0Zs.s:91     .text.ETH_DMATransmissionEnable:0000000000000000 ETH_DMATransmissionEnable
     /tmp/ccq9S0Zs.s:113    .text.ETH_DMATransmissionDisable:0000000000000000 $t
     /tmp/ccq9S0Zs.s:119    .text.ETH_DMATransmissionDisable:0000000000000000 ETH_DMATransmissionDisable
     /tmp/ccq9S0Zs.s:141    .text.ETH_DMAReceptionEnable:0000000000000000 $t
     /tmp/ccq9S0Zs.s:147    .text.ETH_DMAReceptionEnable:0000000000000000 ETH_DMAReceptionEnable
     /tmp/ccq9S0Zs.s:169    .text.ETH_DMAReceptionDisable:0000000000000000 $t
     /tmp/ccq9S0Zs.s:175    .text.ETH_DMAReceptionDisable:0000000000000000 ETH_DMAReceptionDisable
     /tmp/ccq9S0Zs.s:197    .text.ETH_Delay:0000000000000000 $t
     /tmp/ccq9S0Zs.s:203    .text.ETH_Delay:0000000000000000 ETH_Delay
     /tmp/ccq9S0Zs.s:252    .text.ETH_Delay:0000000000000024 $d
     /tmp/ccq9S0Zs.s:258    .text.ETH_MACTransmissionEnable:0000000000000000 $t
     /tmp/ccq9S0Zs.s:264    .text.ETH_MACTransmissionEnable:0000000000000000 ETH_MACTransmissionEnable
     /tmp/ccq9S0Zs.s:322    .text.ETH_MACReceptionEnable:0000000000000000 $t
     /tmp/ccq9S0Zs.s:328    .text.ETH_MACReceptionEnable:0000000000000000 ETH_MACReceptionEnable
     /tmp/ccq9S0Zs.s:386    .text.ETH_FlushTransmitFIFO:0000000000000000 $t
     /tmp/ccq9S0Zs.s:392    .text.ETH_FlushTransmitFIFO:0000000000000000 ETH_FlushTransmitFIFO
     /tmp/ccq9S0Zs.s:452    .text.ETH_MACReceptionDisable:0000000000000000 $t
     /tmp/ccq9S0Zs.s:458    .text.ETH_MACReceptionDisable:0000000000000000 ETH_MACReceptionDisable
     /tmp/ccq9S0Zs.s:516    .text.ETH_MACTransmissionDisable:0000000000000000 $t
     /tmp/ccq9S0Zs.s:522    .text.ETH_MACTransmissionDisable:0000000000000000 ETH_MACTransmissionDisable
     /tmp/ccq9S0Zs.s:580    .text.ETH_MACDMAConfig:0000000000000000 $t
     /tmp/ccq9S0Zs.s:586    .text.ETH_MACDMAConfig:0000000000000000 ETH_MACDMAConfig
     /tmp/ccq9S0Zs.s:920    .text.ETH_MACDMAConfig:000000000000010c $d
     /tmp/ccq9S0Zs.s:927    .text.HAL_ETH_DMATxDescListInit:0000000000000000 $t
     /tmp/ccq9S0Zs.s:934    .text.HAL_ETH_DMATxDescListInit:0000000000000000 HAL_ETH_DMATxDescListInit
     /tmp/ccq9S0Zs.s:1077   .text.HAL_ETH_DMARxDescListInit:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1084   .text.HAL_ETH_DMARxDescListInit:0000000000000000 HAL_ETH_DMARxDescListInit
     /tmp/ccq9S0Zs.s:1221   .text.HAL_ETH_MspInit:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1228   .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
     /tmp/ccq9S0Zs.s:1243   .text.HAL_ETH_MspDeInit:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1250   .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
     /tmp/ccq9S0Zs.s:1265   .text.HAL_ETH_DeInit:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1272   .text.HAL_ETH_DeInit:0000000000000000 HAL_ETH_DeInit
     /tmp/ccq9S0Zs.s:1309   .text.HAL_ETH_TransmitFrame:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1316   .text.HAL_ETH_TransmitFrame:0000000000000000 HAL_ETH_TransmitFrame
     /tmp/ccq9S0Zs.s:1597   .text.HAL_ETH_TransmitFrame:0000000000000118 $d
     /tmp/ccq9S0Zs.s:1603   .text.HAL_ETH_GetReceivedFrame:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1610   .text.HAL_ETH_GetReceivedFrame:0000000000000000 HAL_ETH_GetReceivedFrame
     /tmp/ccq9S0Zs.s:1768   .text.HAL_ETH_GetReceivedFrame_IT:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1775   .text.HAL_ETH_GetReceivedFrame_IT:0000000000000000 HAL_ETH_GetReceivedFrame_IT
     /tmp/ccq9S0Zs.s:1943   .text.HAL_ETH_TxCpltCallback:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1950   .text.HAL_ETH_TxCpltCallback:0000000000000000 HAL_ETH_TxCpltCallback
     /tmp/ccq9S0Zs.s:1965   .text.HAL_ETH_RxCpltCallback:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1972   .text.HAL_ETH_RxCpltCallback:0000000000000000 HAL_ETH_RxCpltCallback
     /tmp/ccq9S0Zs.s:1987   .text.HAL_ETH_ErrorCallback:0000000000000000 $t
     /tmp/ccq9S0Zs.s:1994   .text.HAL_ETH_ErrorCallback:0000000000000000 HAL_ETH_ErrorCallback
     /tmp/ccq9S0Zs.s:2009   .text.HAL_ETH_IRQHandler:0000000000000000 $t
     /tmp/ccq9S0Zs.s:2016   .text.HAL_ETH_IRQHandler:0000000000000000 HAL_ETH_IRQHandler
     /tmp/ccq9S0Zs.s:2126   .text.HAL_ETH_ReadPHYRegister:0000000000000000 $t
     /tmp/ccq9S0Zs.s:2133   .text.HAL_ETH_ReadPHYRegister:0000000000000000 HAL_ETH_ReadPHYRegister
     /tmp/ccq9S0Zs.s:2279   .text.HAL_ETH_WritePHYRegister:0000000000000000 $t
ARM GAS  /tmp/ccq9S0Zs.s 			page 129


     /tmp/ccq9S0Zs.s:2286   .text.HAL_ETH_WritePHYRegister:0000000000000000 HAL_ETH_WritePHYRegister
     /tmp/ccq9S0Zs.s:2430   .text.HAL_ETH_Init:0000000000000000 $t
     /tmp/ccq9S0Zs.s:2437   .text.HAL_ETH_Init:0000000000000000 HAL_ETH_Init
     /tmp/ccq9S0Zs.s:2896   .text.HAL_ETH_Init:00000000000001f8 $d
     /tmp/ccq9S0Zs.s:2905   .text.HAL_ETH_Start:0000000000000000 $t
     /tmp/ccq9S0Zs.s:2912   .text.HAL_ETH_Start:0000000000000000 HAL_ETH_Start
     /tmp/ccq9S0Zs.s:2984   .text.HAL_ETH_Stop:0000000000000000 $t
     /tmp/ccq9S0Zs.s:2991   .text.HAL_ETH_Stop:0000000000000000 HAL_ETH_Stop
     /tmp/ccq9S0Zs.s:3063   .text.HAL_ETH_ConfigMAC:0000000000000000 $t
     /tmp/ccq9S0Zs.s:3070   .text.HAL_ETH_ConfigMAC:0000000000000000 HAL_ETH_ConfigMAC
     /tmp/ccq9S0Zs.s:3443   .text.HAL_ETH_ConfigMAC:000000000000012c $d
     /tmp/ccq9S0Zs.s:3448   .text.HAL_ETH_ConfigDMA:0000000000000000 $t
     /tmp/ccq9S0Zs.s:3455   .text.HAL_ETH_ConfigDMA:0000000000000000 HAL_ETH_ConfigDMA
     /tmp/ccq9S0Zs.s:3651   .text.HAL_ETH_ConfigDMA:00000000000000ac $d
     /tmp/ccq9S0Zs.s:3656   .text.HAL_ETH_GetState:0000000000000000 $t
     /tmp/ccq9S0Zs.s:3663   .text.HAL_ETH_GetState:0000000000000000 HAL_ETH_GetState

UNDEFINED SYMBOLS
SystemCoreClock
HAL_Delay
HAL_GetTick
HAL_RCC_GetHCLKFreq
