// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_68 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_11_val,
        x_12_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_344_p2;
reg   [0:0] icmp_ln86_reg_1342;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_912_fu_350_p2;
reg   [0:0] icmp_ln86_912_reg_1353;
wire   [0:0] icmp_ln86_913_fu_356_p2;
reg   [0:0] icmp_ln86_913_reg_1358;
reg   [0:0] icmp_ln86_913_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_913_reg_1358_pp0_iter2_reg;
wire   [0:0] icmp_ln86_914_fu_362_p2;
reg   [0:0] icmp_ln86_914_reg_1364;
wire   [0:0] icmp_ln86_915_fu_378_p2;
reg   [0:0] icmp_ln86_915_reg_1370;
reg   [0:0] icmp_ln86_915_reg_1370_pp0_iter1_reg;
wire   [0:0] icmp_ln86_916_fu_384_p2;
reg   [0:0] icmp_ln86_916_reg_1376;
reg   [0:0] icmp_ln86_916_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_916_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_916_reg_1376_pp0_iter3_reg;
wire   [0:0] icmp_ln86_917_fu_390_p2;
reg   [0:0] icmp_ln86_917_reg_1382;
reg   [0:0] icmp_ln86_917_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_917_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_917_reg_1382_pp0_iter3_reg;
wire   [0:0] icmp_ln86_918_fu_396_p2;
reg   [0:0] icmp_ln86_918_reg_1388;
wire   [0:0] icmp_ln86_919_fu_402_p2;
reg   [0:0] icmp_ln86_919_reg_1394;
reg   [0:0] icmp_ln86_919_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_920_fu_408_p2;
reg   [0:0] icmp_ln86_920_reg_1400;
reg   [0:0] icmp_ln86_920_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_920_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln86_921_fu_414_p2;
reg   [0:0] icmp_ln86_921_reg_1406;
reg   [0:0] icmp_ln86_921_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_921_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_921_reg_1406_pp0_iter3_reg;
wire   [0:0] icmp_ln86_922_fu_420_p2;
reg   [0:0] icmp_ln86_922_reg_1412;
reg   [0:0] icmp_ln86_922_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_922_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_922_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_923_fu_426_p2;
reg   [0:0] icmp_ln86_923_reg_1418;
reg   [0:0] icmp_ln86_923_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_923_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_923_reg_1418_pp0_iter3_reg;
reg   [0:0] icmp_ln86_923_reg_1418_pp0_iter4_reg;
wire   [0:0] icmp_ln86_924_fu_432_p2;
reg   [0:0] icmp_ln86_924_reg_1424;
reg   [0:0] icmp_ln86_924_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_924_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_924_reg_1424_pp0_iter3_reg;
reg   [0:0] icmp_ln86_924_reg_1424_pp0_iter4_reg;
reg   [0:0] icmp_ln86_924_reg_1424_pp0_iter5_reg;
wire   [0:0] icmp_ln86_925_fu_438_p2;
reg   [0:0] icmp_ln86_925_reg_1430;
reg   [0:0] icmp_ln86_925_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_925_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_925_reg_1430_pp0_iter3_reg;
reg   [0:0] icmp_ln86_925_reg_1430_pp0_iter4_reg;
reg   [0:0] icmp_ln86_925_reg_1430_pp0_iter5_reg;
reg   [0:0] icmp_ln86_925_reg_1430_pp0_iter6_reg;
wire   [0:0] icmp_ln86_926_fu_444_p2;
reg   [0:0] icmp_ln86_926_reg_1436;
reg   [0:0] icmp_ln86_926_reg_1436_pp0_iter1_reg;
wire   [0:0] icmp_ln86_927_fu_450_p2;
reg   [0:0] icmp_ln86_927_reg_1441;
wire   [0:0] icmp_ln86_928_fu_456_p2;
reg   [0:0] icmp_ln86_928_reg_1446;
reg   [0:0] icmp_ln86_928_reg_1446_pp0_iter1_reg;
wire   [0:0] icmp_ln86_929_fu_462_p2;
reg   [0:0] icmp_ln86_929_reg_1451;
reg   [0:0] icmp_ln86_929_reg_1451_pp0_iter1_reg;
wire   [0:0] icmp_ln86_930_fu_468_p2;
reg   [0:0] icmp_ln86_930_reg_1456;
reg   [0:0] icmp_ln86_930_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_930_reg_1456_pp0_iter2_reg;
wire   [0:0] icmp_ln86_931_fu_474_p2;
reg   [0:0] icmp_ln86_931_reg_1461;
reg   [0:0] icmp_ln86_931_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_931_reg_1461_pp0_iter2_reg;
wire   [0:0] icmp_ln86_932_fu_480_p2;
reg   [0:0] icmp_ln86_932_reg_1466;
reg   [0:0] icmp_ln86_932_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_932_reg_1466_pp0_iter2_reg;
wire   [0:0] icmp_ln86_933_fu_486_p2;
reg   [0:0] icmp_ln86_933_reg_1471;
reg   [0:0] icmp_ln86_933_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_933_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_933_reg_1471_pp0_iter3_reg;
wire   [0:0] icmp_ln86_934_fu_492_p2;
reg   [0:0] icmp_ln86_934_reg_1476;
reg   [0:0] icmp_ln86_934_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_934_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_934_reg_1476_pp0_iter3_reg;
wire   [0:0] icmp_ln86_935_fu_498_p2;
reg   [0:0] icmp_ln86_935_reg_1481;
reg   [0:0] icmp_ln86_935_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_935_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_935_reg_1481_pp0_iter3_reg;
wire   [0:0] icmp_ln86_936_fu_504_p2;
reg   [0:0] icmp_ln86_936_reg_1486;
reg   [0:0] icmp_ln86_936_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_936_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_936_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_936_reg_1486_pp0_iter4_reg;
wire   [0:0] icmp_ln86_937_fu_510_p2;
reg   [0:0] icmp_ln86_937_reg_1491;
reg   [0:0] icmp_ln86_937_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_937_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_937_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_937_reg_1491_pp0_iter4_reg;
wire   [0:0] icmp_ln86_938_fu_516_p2;
reg   [0:0] icmp_ln86_938_reg_1496;
reg   [0:0] icmp_ln86_938_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_938_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_938_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_938_reg_1496_pp0_iter4_reg;
wire   [0:0] icmp_ln86_939_fu_522_p2;
reg   [0:0] icmp_ln86_939_reg_1501;
reg   [0:0] icmp_ln86_939_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_939_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_939_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_939_reg_1501_pp0_iter4_reg;
reg   [0:0] icmp_ln86_939_reg_1501_pp0_iter5_reg;
wire   [0:0] icmp_ln86_940_fu_528_p2;
reg   [0:0] icmp_ln86_940_reg_1506;
reg   [0:0] icmp_ln86_940_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_940_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_940_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln86_940_reg_1506_pp0_iter4_reg;
reg   [0:0] icmp_ln86_940_reg_1506_pp0_iter5_reg;
wire   [0:0] icmp_ln86_941_fu_534_p2;
reg   [0:0] icmp_ln86_941_reg_1511;
reg   [0:0] icmp_ln86_941_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_941_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_941_reg_1511_pp0_iter3_reg;
reg   [0:0] icmp_ln86_941_reg_1511_pp0_iter4_reg;
reg   [0:0] icmp_ln86_941_reg_1511_pp0_iter5_reg;
reg   [0:0] icmp_ln86_941_reg_1511_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_540_p2;
reg   [0:0] and_ln102_reg_1516;
reg   [0:0] and_ln102_reg_1516_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1516_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_551_p2;
reg   [0:0] and_ln104_reg_1526;
wire   [0:0] and_ln102_1133_fu_556_p2;
reg   [0:0] and_ln102_1133_reg_1532;
wire   [0:0] and_ln104_166_fu_565_p2;
reg   [0:0] and_ln104_166_reg_1539;
wire   [0:0] and_ln102_1137_fu_570_p2;
reg   [0:0] and_ln102_1137_reg_1544;
wire   [0:0] and_ln102_1138_fu_580_p2;
reg   [0:0] and_ln102_1138_reg_1550;
wire   [0:0] or_ln117_fu_596_p2;
reg   [0:0] or_ln117_reg_1556;
wire   [0:0] xor_ln104_fu_602_p2;
reg   [0:0] xor_ln104_reg_1561;
wire   [0:0] and_ln102_1134_fu_607_p2;
reg   [0:0] and_ln102_1134_reg_1567;
wire   [0:0] and_ln104_167_fu_616_p2;
reg   [0:0] and_ln104_167_reg_1573;
reg   [0:0] and_ln104_167_reg_1573_pp0_iter3_reg;
wire   [0:0] and_ln102_1139_fu_626_p2;
reg   [0:0] and_ln102_1139_reg_1579;
wire   [3:0] select_ln117_897_fu_727_p3;
reg   [3:0] select_ln117_897_reg_1584;
wire   [0:0] or_ln117_806_fu_734_p2;
reg   [0:0] or_ln117_806_reg_1589;
wire   [0:0] and_ln102_1132_fu_739_p2;
reg   [0:0] and_ln102_1132_reg_1595;
wire   [0:0] and_ln104_165_fu_748_p2;
reg   [0:0] and_ln104_165_reg_1601;
wire   [0:0] and_ln102_1135_fu_753_p2;
reg   [0:0] and_ln102_1135_reg_1607;
wire   [0:0] and_ln102_1141_fu_767_p2;
reg   [0:0] and_ln102_1141_reg_1613;
wire   [0:0] or_ln117_810_fu_841_p2;
reg   [0:0] or_ln117_810_reg_1619;
wire   [3:0] select_ln117_903_fu_855_p3;
reg   [3:0] select_ln117_903_reg_1624;
wire   [0:0] and_ln104_168_fu_868_p2;
reg   [0:0] and_ln104_168_reg_1629;
wire   [0:0] and_ln102_1136_fu_873_p2;
reg   [0:0] and_ln102_1136_reg_1634;
reg   [0:0] and_ln102_1136_reg_1634_pp0_iter5_reg;
wire   [0:0] and_ln104_169_fu_882_p2;
reg   [0:0] and_ln104_169_reg_1641;
reg   [0:0] and_ln104_169_reg_1641_pp0_iter5_reg;
reg   [0:0] and_ln104_169_reg_1641_pp0_iter6_reg;
wire   [0:0] and_ln102_1142_fu_897_p2;
reg   [0:0] and_ln102_1142_reg_1647;
wire   [0:0] or_ln117_815_fu_980_p2;
reg   [0:0] or_ln117_815_reg_1652;
wire   [4:0] select_ln117_909_fu_992_p3;
reg   [4:0] select_ln117_909_reg_1657;
wire   [0:0] or_ln117_817_fu_1000_p2;
reg   [0:0] or_ln117_817_reg_1662;
wire   [0:0] or_ln117_819_fu_1006_p2;
reg   [0:0] or_ln117_819_reg_1668;
reg   [0:0] or_ln117_819_reg_1668_pp0_iter5_reg;
wire   [0:0] or_ln117_821_fu_1082_p2;
reg   [0:0] or_ln117_821_reg_1676;
wire   [4:0] select_ln117_915_fu_1095_p3;
reg   [4:0] select_ln117_915_reg_1681;
wire   [0:0] or_ln117_825_fu_1157_p2;
reg   [0:0] or_ln117_825_reg_1686;
wire   [4:0] select_ln117_919_fu_1171_p3;
reg   [4:0] select_ln117_919_reg_1691;
wire    ap_block_pp0_stage0;
wire   [12:0] tmp_fu_368_p4;
wire   [0:0] xor_ln104_431_fu_546_p2;
wire   [0:0] xor_ln104_433_fu_560_p2;
wire   [0:0] xor_ln104_437_fu_575_p2;
wire   [0:0] and_ln102_1146_fu_585_p2;
wire   [0:0] and_ln102_1147_fu_590_p2;
wire   [0:0] xor_ln104_434_fu_611_p2;
wire   [0:0] xor_ln104_438_fu_621_p2;
wire   [0:0] and_ln102_1149_fu_639_p2;
wire   [0:0] and_ln102_1145_fu_631_p2;
wire   [0:0] xor_ln117_fu_649_p2;
wire   [1:0] zext_ln117_fu_655_p1;
wire   [1:0] select_ln117_fu_659_p3;
wire   [1:0] select_ln117_892_fu_666_p3;
wire   [0:0] and_ln102_1148_fu_635_p2;
wire   [2:0] zext_ln117_94_fu_673_p1;
wire   [0:0] or_ln117_802_fu_677_p2;
wire   [2:0] select_ln117_893_fu_682_p3;
wire   [0:0] or_ln117_803_fu_689_p2;
wire   [0:0] and_ln102_1150_fu_644_p2;
wire   [2:0] select_ln117_894_fu_693_p3;
wire   [0:0] or_ln117_804_fu_701_p2;
wire   [2:0] select_ln117_895_fu_707_p3;
wire   [2:0] select_ln117_896_fu_715_p3;
wire   [3:0] zext_ln117_95_fu_723_p1;
wire   [0:0] xor_ln104_432_fu_743_p2;
wire   [0:0] xor_ln104_439_fu_758_p2;
wire   [0:0] and_ln102_1152_fu_776_p2;
wire   [0:0] and_ln102_1140_fu_763_p2;
wire   [0:0] and_ln102_1151_fu_772_p2;
wire   [0:0] or_ln117_805_fu_791_p2;
wire   [0:0] and_ln102_1153_fu_781_p2;
wire   [3:0] select_ln117_898_fu_796_p3;
wire   [0:0] or_ln117_807_fu_803_p2;
wire   [3:0] select_ln117_899_fu_808_p3;
wire   [0:0] or_ln117_808_fu_815_p2;
wire   [0:0] and_ln102_1154_fu_786_p2;
wire   [3:0] select_ln117_900_fu_819_p3;
wire   [0:0] or_ln117_809_fu_827_p2;
wire   [3:0] select_ln117_901_fu_833_p3;
wire   [3:0] select_ln117_902_fu_847_p3;
wire   [0:0] xor_ln104_435_fu_863_p2;
wire   [0:0] xor_ln104_436_fu_877_p2;
wire   [0:0] xor_ln104_440_fu_887_p2;
wire   [0:0] and_ln102_1155_fu_902_p2;
wire   [0:0] xor_ln104_441_fu_892_p2;
wire   [0:0] and_ln102_1158_fu_916_p2;
wire   [0:0] and_ln102_1156_fu_907_p2;
wire   [0:0] or_ln117_811_fu_926_p2;
wire   [3:0] select_ln117_904_fu_931_p3;
wire   [0:0] and_ln102_1157_fu_912_p2;
wire   [4:0] zext_ln117_96_fu_938_p1;
wire   [0:0] or_ln117_812_fu_942_p2;
wire   [4:0] select_ln117_905_fu_947_p3;
wire   [0:0] or_ln117_813_fu_954_p2;
wire   [0:0] and_ln102_1159_fu_921_p2;
wire   [4:0] select_ln117_906_fu_958_p3;
wire   [0:0] or_ln117_814_fu_966_p2;
wire   [4:0] select_ln117_907_fu_972_p3;
wire   [4:0] select_ln117_908_fu_984_p3;
wire   [0:0] xor_ln104_442_fu_1010_p2;
wire   [0:0] and_ln102_1161_fu_1023_p2;
wire   [0:0] and_ln102_1143_fu_1015_p2;
wire   [0:0] and_ln102_1160_fu_1019_p2;
wire   [0:0] or_ln117_816_fu_1038_p2;
wire   [0:0] and_ln102_1162_fu_1028_p2;
wire   [4:0] select_ln117_910_fu_1043_p3;
wire   [0:0] or_ln117_818_fu_1050_p2;
wire   [4:0] select_ln117_911_fu_1055_p3;
wire   [0:0] and_ln102_1163_fu_1033_p2;
wire   [4:0] select_ln117_912_fu_1062_p3;
wire   [0:0] or_ln117_820_fu_1070_p2;
wire   [4:0] select_ln117_913_fu_1075_p3;
wire   [4:0] select_ln117_914_fu_1087_p3;
wire   [0:0] xor_ln104_443_fu_1103_p2;
wire   [0:0] and_ln102_1164_fu_1112_p2;
wire   [0:0] and_ln102_1144_fu_1108_p2;
wire   [0:0] and_ln102_1165_fu_1117_p2;
wire   [0:0] or_ln117_822_fu_1127_p2;
wire   [0:0] or_ln117_823_fu_1132_p2;
wire   [0:0] and_ln102_1166_fu_1122_p2;
wire   [4:0] select_ln117_916_fu_1136_p3;
wire   [0:0] or_ln117_824_fu_1143_p2;
wire   [4:0] select_ln117_917_fu_1149_p3;
wire   [4:0] select_ln117_918_fu_1163_p3;
wire   [0:0] xor_ln104_444_fu_1179_p2;
wire   [0:0] and_ln102_1167_fu_1184_p2;
wire   [0:0] and_ln102_1168_fu_1189_p2;
wire   [0:0] or_ln117_826_fu_1194_p2;
wire   [11:0] agg_result_fu_1206_p65;
wire   [4:0] agg_result_fu_1206_p66;
wire   [11:0] agg_result_fu_1206_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1206_p1;
wire   [4:0] agg_result_fu_1206_p3;
wire   [4:0] agg_result_fu_1206_p5;
wire   [4:0] agg_result_fu_1206_p7;
wire   [4:0] agg_result_fu_1206_p9;
wire   [4:0] agg_result_fu_1206_p11;
wire   [4:0] agg_result_fu_1206_p13;
wire   [4:0] agg_result_fu_1206_p15;
wire   [4:0] agg_result_fu_1206_p17;
wire   [4:0] agg_result_fu_1206_p19;
wire   [4:0] agg_result_fu_1206_p21;
wire   [4:0] agg_result_fu_1206_p23;
wire   [4:0] agg_result_fu_1206_p25;
wire   [4:0] agg_result_fu_1206_p27;
wire   [4:0] agg_result_fu_1206_p29;
wire   [4:0] agg_result_fu_1206_p31;
wire  signed [4:0] agg_result_fu_1206_p33;
wire  signed [4:0] agg_result_fu_1206_p35;
wire  signed [4:0] agg_result_fu_1206_p37;
wire  signed [4:0] agg_result_fu_1206_p39;
wire  signed [4:0] agg_result_fu_1206_p41;
wire  signed [4:0] agg_result_fu_1206_p43;
wire  signed [4:0] agg_result_fu_1206_p45;
wire  signed [4:0] agg_result_fu_1206_p47;
wire  signed [4:0] agg_result_fu_1206_p49;
wire  signed [4:0] agg_result_fu_1206_p51;
wire  signed [4:0] agg_result_fu_1206_p53;
wire  signed [4:0] agg_result_fu_1206_p55;
wire  signed [4:0] agg_result_fu_1206_p57;
wire  signed [4:0] agg_result_fu_1206_p59;
wire  signed [4:0] agg_result_fu_1206_p61;
wire  signed [4:0] agg_result_fu_1206_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x11 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x11_U427(
    .din0(12'd3906),
    .din1(12'd3794),
    .din2(12'd4010),
    .din3(12'd3772),
    .din4(12'd379),
    .din5(12'd3911),
    .din6(12'd647),
    .din7(12'd73),
    .din8(12'd3719),
    .din9(12'd885),
    .din10(12'd3697),
    .din11(12'd4003),
    .din12(12'd4048),
    .din13(12'd3299),
    .din14(12'd3949),
    .din15(12'd87),
    .din16(12'd2),
    .din17(12'd76),
    .din18(12'd29),
    .din19(12'd3856),
    .din20(12'd4077),
    .din21(12'd251),
    .din22(12'd4022),
    .din23(12'd246),
    .din24(12'd4021),
    .din25(12'd52),
    .din26(12'd2266),
    .din27(12'd3388),
    .din28(12'd201),
    .din29(12'd2895),
    .din30(12'd3996),
    .din31(12'd115),
    .def(agg_result_fu_1206_p65),
    .sel(agg_result_fu_1206_p66),
    .dout(agg_result_fu_1206_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1132_reg_1595 <= and_ln102_1132_fu_739_p2;
        and_ln102_1133_reg_1532 <= and_ln102_1133_fu_556_p2;
        and_ln102_1134_reg_1567 <= and_ln102_1134_fu_607_p2;
        and_ln102_1135_reg_1607 <= and_ln102_1135_fu_753_p2;
        and_ln102_1136_reg_1634 <= and_ln102_1136_fu_873_p2;
        and_ln102_1136_reg_1634_pp0_iter5_reg <= and_ln102_1136_reg_1634;
        and_ln102_1137_reg_1544 <= and_ln102_1137_fu_570_p2;
        and_ln102_1138_reg_1550 <= and_ln102_1138_fu_580_p2;
        and_ln102_1139_reg_1579 <= and_ln102_1139_fu_626_p2;
        and_ln102_1141_reg_1613 <= and_ln102_1141_fu_767_p2;
        and_ln102_1142_reg_1647 <= and_ln102_1142_fu_897_p2;
        and_ln102_reg_1516 <= and_ln102_fu_540_p2;
        and_ln102_reg_1516_pp0_iter1_reg <= and_ln102_reg_1516;
        and_ln102_reg_1516_pp0_iter2_reg <= and_ln102_reg_1516_pp0_iter1_reg;
        and_ln104_165_reg_1601 <= and_ln104_165_fu_748_p2;
        and_ln104_166_reg_1539 <= and_ln104_166_fu_565_p2;
        and_ln104_167_reg_1573 <= and_ln104_167_fu_616_p2;
        and_ln104_167_reg_1573_pp0_iter3_reg <= and_ln104_167_reg_1573;
        and_ln104_168_reg_1629 <= and_ln104_168_fu_868_p2;
        and_ln104_169_reg_1641 <= and_ln104_169_fu_882_p2;
        and_ln104_169_reg_1641_pp0_iter5_reg <= and_ln104_169_reg_1641;
        and_ln104_169_reg_1641_pp0_iter6_reg <= and_ln104_169_reg_1641_pp0_iter5_reg;
        and_ln104_reg_1526 <= and_ln104_fu_551_p2;
        icmp_ln86_912_reg_1353 <= icmp_ln86_912_fu_350_p2;
        icmp_ln86_913_reg_1358 <= icmp_ln86_913_fu_356_p2;
        icmp_ln86_913_reg_1358_pp0_iter1_reg <= icmp_ln86_913_reg_1358;
        icmp_ln86_913_reg_1358_pp0_iter2_reg <= icmp_ln86_913_reg_1358_pp0_iter1_reg;
        icmp_ln86_914_reg_1364 <= icmp_ln86_914_fu_362_p2;
        icmp_ln86_915_reg_1370 <= icmp_ln86_915_fu_378_p2;
        icmp_ln86_915_reg_1370_pp0_iter1_reg <= icmp_ln86_915_reg_1370;
        icmp_ln86_916_reg_1376 <= icmp_ln86_916_fu_384_p2;
        icmp_ln86_916_reg_1376_pp0_iter1_reg <= icmp_ln86_916_reg_1376;
        icmp_ln86_916_reg_1376_pp0_iter2_reg <= icmp_ln86_916_reg_1376_pp0_iter1_reg;
        icmp_ln86_916_reg_1376_pp0_iter3_reg <= icmp_ln86_916_reg_1376_pp0_iter2_reg;
        icmp_ln86_917_reg_1382 <= icmp_ln86_917_fu_390_p2;
        icmp_ln86_917_reg_1382_pp0_iter1_reg <= icmp_ln86_917_reg_1382;
        icmp_ln86_917_reg_1382_pp0_iter2_reg <= icmp_ln86_917_reg_1382_pp0_iter1_reg;
        icmp_ln86_917_reg_1382_pp0_iter3_reg <= icmp_ln86_917_reg_1382_pp0_iter2_reg;
        icmp_ln86_918_reg_1388 <= icmp_ln86_918_fu_396_p2;
        icmp_ln86_919_reg_1394 <= icmp_ln86_919_fu_402_p2;
        icmp_ln86_919_reg_1394_pp0_iter1_reg <= icmp_ln86_919_reg_1394;
        icmp_ln86_920_reg_1400 <= icmp_ln86_920_fu_408_p2;
        icmp_ln86_920_reg_1400_pp0_iter1_reg <= icmp_ln86_920_reg_1400;
        icmp_ln86_920_reg_1400_pp0_iter2_reg <= icmp_ln86_920_reg_1400_pp0_iter1_reg;
        icmp_ln86_921_reg_1406 <= icmp_ln86_921_fu_414_p2;
        icmp_ln86_921_reg_1406_pp0_iter1_reg <= icmp_ln86_921_reg_1406;
        icmp_ln86_921_reg_1406_pp0_iter2_reg <= icmp_ln86_921_reg_1406_pp0_iter1_reg;
        icmp_ln86_921_reg_1406_pp0_iter3_reg <= icmp_ln86_921_reg_1406_pp0_iter2_reg;
        icmp_ln86_922_reg_1412 <= icmp_ln86_922_fu_420_p2;
        icmp_ln86_922_reg_1412_pp0_iter1_reg <= icmp_ln86_922_reg_1412;
        icmp_ln86_922_reg_1412_pp0_iter2_reg <= icmp_ln86_922_reg_1412_pp0_iter1_reg;
        icmp_ln86_922_reg_1412_pp0_iter3_reg <= icmp_ln86_922_reg_1412_pp0_iter2_reg;
        icmp_ln86_923_reg_1418 <= icmp_ln86_923_fu_426_p2;
        icmp_ln86_923_reg_1418_pp0_iter1_reg <= icmp_ln86_923_reg_1418;
        icmp_ln86_923_reg_1418_pp0_iter2_reg <= icmp_ln86_923_reg_1418_pp0_iter1_reg;
        icmp_ln86_923_reg_1418_pp0_iter3_reg <= icmp_ln86_923_reg_1418_pp0_iter2_reg;
        icmp_ln86_923_reg_1418_pp0_iter4_reg <= icmp_ln86_923_reg_1418_pp0_iter3_reg;
        icmp_ln86_924_reg_1424 <= icmp_ln86_924_fu_432_p2;
        icmp_ln86_924_reg_1424_pp0_iter1_reg <= icmp_ln86_924_reg_1424;
        icmp_ln86_924_reg_1424_pp0_iter2_reg <= icmp_ln86_924_reg_1424_pp0_iter1_reg;
        icmp_ln86_924_reg_1424_pp0_iter3_reg <= icmp_ln86_924_reg_1424_pp0_iter2_reg;
        icmp_ln86_924_reg_1424_pp0_iter4_reg <= icmp_ln86_924_reg_1424_pp0_iter3_reg;
        icmp_ln86_924_reg_1424_pp0_iter5_reg <= icmp_ln86_924_reg_1424_pp0_iter4_reg;
        icmp_ln86_925_reg_1430 <= icmp_ln86_925_fu_438_p2;
        icmp_ln86_925_reg_1430_pp0_iter1_reg <= icmp_ln86_925_reg_1430;
        icmp_ln86_925_reg_1430_pp0_iter2_reg <= icmp_ln86_925_reg_1430_pp0_iter1_reg;
        icmp_ln86_925_reg_1430_pp0_iter3_reg <= icmp_ln86_925_reg_1430_pp0_iter2_reg;
        icmp_ln86_925_reg_1430_pp0_iter4_reg <= icmp_ln86_925_reg_1430_pp0_iter3_reg;
        icmp_ln86_925_reg_1430_pp0_iter5_reg <= icmp_ln86_925_reg_1430_pp0_iter4_reg;
        icmp_ln86_925_reg_1430_pp0_iter6_reg <= icmp_ln86_925_reg_1430_pp0_iter5_reg;
        icmp_ln86_926_reg_1436 <= icmp_ln86_926_fu_444_p2;
        icmp_ln86_926_reg_1436_pp0_iter1_reg <= icmp_ln86_926_reg_1436;
        icmp_ln86_927_reg_1441 <= icmp_ln86_927_fu_450_p2;
        icmp_ln86_928_reg_1446 <= icmp_ln86_928_fu_456_p2;
        icmp_ln86_928_reg_1446_pp0_iter1_reg <= icmp_ln86_928_reg_1446;
        icmp_ln86_929_reg_1451 <= icmp_ln86_929_fu_462_p2;
        icmp_ln86_929_reg_1451_pp0_iter1_reg <= icmp_ln86_929_reg_1451;
        icmp_ln86_930_reg_1456 <= icmp_ln86_930_fu_468_p2;
        icmp_ln86_930_reg_1456_pp0_iter1_reg <= icmp_ln86_930_reg_1456;
        icmp_ln86_930_reg_1456_pp0_iter2_reg <= icmp_ln86_930_reg_1456_pp0_iter1_reg;
        icmp_ln86_931_reg_1461 <= icmp_ln86_931_fu_474_p2;
        icmp_ln86_931_reg_1461_pp0_iter1_reg <= icmp_ln86_931_reg_1461;
        icmp_ln86_931_reg_1461_pp0_iter2_reg <= icmp_ln86_931_reg_1461_pp0_iter1_reg;
        icmp_ln86_932_reg_1466 <= icmp_ln86_932_fu_480_p2;
        icmp_ln86_932_reg_1466_pp0_iter1_reg <= icmp_ln86_932_reg_1466;
        icmp_ln86_932_reg_1466_pp0_iter2_reg <= icmp_ln86_932_reg_1466_pp0_iter1_reg;
        icmp_ln86_933_reg_1471 <= icmp_ln86_933_fu_486_p2;
        icmp_ln86_933_reg_1471_pp0_iter1_reg <= icmp_ln86_933_reg_1471;
        icmp_ln86_933_reg_1471_pp0_iter2_reg <= icmp_ln86_933_reg_1471_pp0_iter1_reg;
        icmp_ln86_933_reg_1471_pp0_iter3_reg <= icmp_ln86_933_reg_1471_pp0_iter2_reg;
        icmp_ln86_934_reg_1476 <= icmp_ln86_934_fu_492_p2;
        icmp_ln86_934_reg_1476_pp0_iter1_reg <= icmp_ln86_934_reg_1476;
        icmp_ln86_934_reg_1476_pp0_iter2_reg <= icmp_ln86_934_reg_1476_pp0_iter1_reg;
        icmp_ln86_934_reg_1476_pp0_iter3_reg <= icmp_ln86_934_reg_1476_pp0_iter2_reg;
        icmp_ln86_935_reg_1481 <= icmp_ln86_935_fu_498_p2;
        icmp_ln86_935_reg_1481_pp0_iter1_reg <= icmp_ln86_935_reg_1481;
        icmp_ln86_935_reg_1481_pp0_iter2_reg <= icmp_ln86_935_reg_1481_pp0_iter1_reg;
        icmp_ln86_935_reg_1481_pp0_iter3_reg <= icmp_ln86_935_reg_1481_pp0_iter2_reg;
        icmp_ln86_936_reg_1486 <= icmp_ln86_936_fu_504_p2;
        icmp_ln86_936_reg_1486_pp0_iter1_reg <= icmp_ln86_936_reg_1486;
        icmp_ln86_936_reg_1486_pp0_iter2_reg <= icmp_ln86_936_reg_1486_pp0_iter1_reg;
        icmp_ln86_936_reg_1486_pp0_iter3_reg <= icmp_ln86_936_reg_1486_pp0_iter2_reg;
        icmp_ln86_936_reg_1486_pp0_iter4_reg <= icmp_ln86_936_reg_1486_pp0_iter3_reg;
        icmp_ln86_937_reg_1491 <= icmp_ln86_937_fu_510_p2;
        icmp_ln86_937_reg_1491_pp0_iter1_reg <= icmp_ln86_937_reg_1491;
        icmp_ln86_937_reg_1491_pp0_iter2_reg <= icmp_ln86_937_reg_1491_pp0_iter1_reg;
        icmp_ln86_937_reg_1491_pp0_iter3_reg <= icmp_ln86_937_reg_1491_pp0_iter2_reg;
        icmp_ln86_937_reg_1491_pp0_iter4_reg <= icmp_ln86_937_reg_1491_pp0_iter3_reg;
        icmp_ln86_938_reg_1496 <= icmp_ln86_938_fu_516_p2;
        icmp_ln86_938_reg_1496_pp0_iter1_reg <= icmp_ln86_938_reg_1496;
        icmp_ln86_938_reg_1496_pp0_iter2_reg <= icmp_ln86_938_reg_1496_pp0_iter1_reg;
        icmp_ln86_938_reg_1496_pp0_iter3_reg <= icmp_ln86_938_reg_1496_pp0_iter2_reg;
        icmp_ln86_938_reg_1496_pp0_iter4_reg <= icmp_ln86_938_reg_1496_pp0_iter3_reg;
        icmp_ln86_939_reg_1501 <= icmp_ln86_939_fu_522_p2;
        icmp_ln86_939_reg_1501_pp0_iter1_reg <= icmp_ln86_939_reg_1501;
        icmp_ln86_939_reg_1501_pp0_iter2_reg <= icmp_ln86_939_reg_1501_pp0_iter1_reg;
        icmp_ln86_939_reg_1501_pp0_iter3_reg <= icmp_ln86_939_reg_1501_pp0_iter2_reg;
        icmp_ln86_939_reg_1501_pp0_iter4_reg <= icmp_ln86_939_reg_1501_pp0_iter3_reg;
        icmp_ln86_939_reg_1501_pp0_iter5_reg <= icmp_ln86_939_reg_1501_pp0_iter4_reg;
        icmp_ln86_940_reg_1506 <= icmp_ln86_940_fu_528_p2;
        icmp_ln86_940_reg_1506_pp0_iter1_reg <= icmp_ln86_940_reg_1506;
        icmp_ln86_940_reg_1506_pp0_iter2_reg <= icmp_ln86_940_reg_1506_pp0_iter1_reg;
        icmp_ln86_940_reg_1506_pp0_iter3_reg <= icmp_ln86_940_reg_1506_pp0_iter2_reg;
        icmp_ln86_940_reg_1506_pp0_iter4_reg <= icmp_ln86_940_reg_1506_pp0_iter3_reg;
        icmp_ln86_940_reg_1506_pp0_iter5_reg <= icmp_ln86_940_reg_1506_pp0_iter4_reg;
        icmp_ln86_941_reg_1511 <= icmp_ln86_941_fu_534_p2;
        icmp_ln86_941_reg_1511_pp0_iter1_reg <= icmp_ln86_941_reg_1511;
        icmp_ln86_941_reg_1511_pp0_iter2_reg <= icmp_ln86_941_reg_1511_pp0_iter1_reg;
        icmp_ln86_941_reg_1511_pp0_iter3_reg <= icmp_ln86_941_reg_1511_pp0_iter2_reg;
        icmp_ln86_941_reg_1511_pp0_iter4_reg <= icmp_ln86_941_reg_1511_pp0_iter3_reg;
        icmp_ln86_941_reg_1511_pp0_iter5_reg <= icmp_ln86_941_reg_1511_pp0_iter4_reg;
        icmp_ln86_941_reg_1511_pp0_iter6_reg <= icmp_ln86_941_reg_1511_pp0_iter5_reg;
        icmp_ln86_reg_1342 <= icmp_ln86_fu_344_p2;
        icmp_ln86_reg_1342_pp0_iter1_reg <= icmp_ln86_reg_1342;
        icmp_ln86_reg_1342_pp0_iter2_reg <= icmp_ln86_reg_1342_pp0_iter1_reg;
        icmp_ln86_reg_1342_pp0_iter3_reg <= icmp_ln86_reg_1342_pp0_iter2_reg;
        or_ln117_806_reg_1589 <= or_ln117_806_fu_734_p2;
        or_ln117_810_reg_1619 <= or_ln117_810_fu_841_p2;
        or_ln117_815_reg_1652 <= or_ln117_815_fu_980_p2;
        or_ln117_817_reg_1662 <= or_ln117_817_fu_1000_p2;
        or_ln117_819_reg_1668 <= or_ln117_819_fu_1006_p2;
        or_ln117_819_reg_1668_pp0_iter5_reg <= or_ln117_819_reg_1668;
        or_ln117_821_reg_1676 <= or_ln117_821_fu_1082_p2;
        or_ln117_825_reg_1686 <= or_ln117_825_fu_1157_p2;
        or_ln117_reg_1556 <= or_ln117_fu_596_p2;
        select_ln117_897_reg_1584 <= select_ln117_897_fu_727_p3;
        select_ln117_903_reg_1624 <= select_ln117_903_fu_855_p3;
        select_ln117_909_reg_1657 <= select_ln117_909_fu_992_p3;
        select_ln117_915_reg_1681 <= select_ln117_915_fu_1095_p3;
        select_ln117_919_reg_1691 <= select_ln117_919_fu_1171_p3;
        xor_ln104_reg_1561 <= xor_ln104_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1206_p65 = 'bx;

assign agg_result_fu_1206_p66 = ((or_ln117_826_fu_1194_p2[0:0] == 1'b1) ? select_ln117_919_reg_1691 : 5'd31);

assign and_ln102_1132_fu_739_p2 = (xor_ln104_reg_1561 & icmp_ln86_913_reg_1358_pp0_iter2_reg);

assign and_ln102_1133_fu_556_p2 = (icmp_ln86_914_reg_1364 & and_ln102_reg_1516);

assign and_ln102_1134_fu_607_p2 = (icmp_ln86_915_reg_1370_pp0_iter1_reg & and_ln104_reg_1526);

assign and_ln102_1135_fu_753_p2 = (icmp_ln86_916_reg_1376_pp0_iter2_reg & and_ln102_1132_fu_739_p2);

assign and_ln102_1136_fu_873_p2 = (icmp_ln86_917_reg_1382_pp0_iter3_reg & and_ln104_165_reg_1601);

assign and_ln102_1137_fu_570_p2 = (icmp_ln86_918_reg_1388 & and_ln102_1133_fu_556_p2);

assign and_ln102_1138_fu_580_p2 = (icmp_ln86_919_reg_1394 & and_ln104_166_fu_565_p2);

assign and_ln102_1139_fu_626_p2 = (icmp_ln86_920_reg_1400_pp0_iter1_reg & and_ln102_1134_fu_607_p2);

assign and_ln102_1140_fu_763_p2 = (icmp_ln86_921_reg_1406_pp0_iter2_reg & and_ln104_167_reg_1573);

assign and_ln102_1141_fu_767_p2 = (icmp_ln86_922_reg_1412_pp0_iter2_reg & and_ln102_1135_fu_753_p2);

assign and_ln102_1142_fu_897_p2 = (icmp_ln86_923_reg_1418_pp0_iter3_reg & and_ln104_168_fu_868_p2);

assign and_ln102_1143_fu_1015_p2 = (icmp_ln86_924_reg_1424_pp0_iter4_reg & and_ln102_1136_reg_1634);

assign and_ln102_1144_fu_1108_p2 = (icmp_ln86_925_reg_1430_pp0_iter5_reg & and_ln104_169_reg_1641_pp0_iter5_reg);

assign and_ln102_1145_fu_631_p2 = (icmp_ln86_926_reg_1436_pp0_iter1_reg & and_ln102_1137_reg_1544);

assign and_ln102_1146_fu_585_p2 = (xor_ln104_437_fu_575_p2 & icmp_ln86_927_reg_1441);

assign and_ln102_1147_fu_590_p2 = (and_ln102_1146_fu_585_p2 & and_ln102_1133_fu_556_p2);

assign and_ln102_1148_fu_635_p2 = (icmp_ln86_928_reg_1446_pp0_iter1_reg & and_ln102_1138_reg_1550);

assign and_ln102_1149_fu_639_p2 = (xor_ln104_438_fu_621_p2 & icmp_ln86_929_reg_1451_pp0_iter1_reg);

assign and_ln102_1150_fu_644_p2 = (and_ln104_166_reg_1539 & and_ln102_1149_fu_639_p2);

assign and_ln102_1151_fu_772_p2 = (icmp_ln86_930_reg_1456_pp0_iter2_reg & and_ln102_1139_reg_1579);

assign and_ln102_1152_fu_776_p2 = (xor_ln104_439_fu_758_p2 & icmp_ln86_931_reg_1461_pp0_iter2_reg);

assign and_ln102_1153_fu_781_p2 = (and_ln102_1152_fu_776_p2 & and_ln102_1134_reg_1567);

assign and_ln102_1154_fu_786_p2 = (icmp_ln86_932_reg_1466_pp0_iter2_reg & and_ln102_1140_fu_763_p2);

assign and_ln102_1155_fu_902_p2 = (xor_ln104_440_fu_887_p2 & icmp_ln86_933_reg_1471_pp0_iter3_reg);

assign and_ln102_1156_fu_907_p2 = (and_ln104_167_reg_1573_pp0_iter3_reg & and_ln102_1155_fu_902_p2);

assign and_ln102_1157_fu_912_p2 = (icmp_ln86_934_reg_1476_pp0_iter3_reg & and_ln102_1141_reg_1613);

assign and_ln102_1158_fu_916_p2 = (xor_ln104_441_fu_892_p2 & icmp_ln86_935_reg_1481_pp0_iter3_reg);

assign and_ln102_1159_fu_921_p2 = (and_ln102_1158_fu_916_p2 & and_ln102_1135_reg_1607);

assign and_ln102_1160_fu_1019_p2 = (icmp_ln86_936_reg_1486_pp0_iter4_reg & and_ln102_1142_reg_1647);

assign and_ln102_1161_fu_1023_p2 = (xor_ln104_442_fu_1010_p2 & icmp_ln86_937_reg_1491_pp0_iter4_reg);

assign and_ln102_1162_fu_1028_p2 = (and_ln104_168_reg_1629 & and_ln102_1161_fu_1023_p2);

assign and_ln102_1163_fu_1033_p2 = (icmp_ln86_938_reg_1496_pp0_iter4_reg & and_ln102_1143_fu_1015_p2);

assign and_ln102_1164_fu_1112_p2 = (xor_ln104_443_fu_1103_p2 & icmp_ln86_939_reg_1501_pp0_iter5_reg);

assign and_ln102_1165_fu_1117_p2 = (and_ln102_1164_fu_1112_p2 & and_ln102_1136_reg_1634_pp0_iter5_reg);

assign and_ln102_1166_fu_1122_p2 = (icmp_ln86_940_reg_1506_pp0_iter5_reg & and_ln102_1144_fu_1108_p2);

assign and_ln102_1167_fu_1184_p2 = (xor_ln104_444_fu_1179_p2 & icmp_ln86_941_reg_1511_pp0_iter6_reg);

assign and_ln102_1168_fu_1189_p2 = (and_ln104_169_reg_1641_pp0_iter6_reg & and_ln102_1167_fu_1184_p2);

assign and_ln102_fu_540_p2 = (icmp_ln86_fu_344_p2 & icmp_ln86_912_fu_350_p2);

assign and_ln104_165_fu_748_p2 = (xor_ln104_reg_1561 & xor_ln104_432_fu_743_p2);

assign and_ln104_166_fu_565_p2 = (xor_ln104_433_fu_560_p2 & and_ln102_reg_1516);

assign and_ln104_167_fu_616_p2 = (xor_ln104_434_fu_611_p2 & and_ln104_reg_1526);

assign and_ln104_168_fu_868_p2 = (xor_ln104_435_fu_863_p2 & and_ln102_1132_reg_1595);

assign and_ln104_169_fu_882_p2 = (xor_ln104_436_fu_877_p2 & and_ln104_165_reg_1601);

assign and_ln104_fu_551_p2 = (xor_ln104_431_fu_546_p2 & icmp_ln86_reg_1342);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1206_p67;

assign icmp_ln86_912_fu_350_p2 = (($signed(x_14_val_int_reg) < $signed(18'd196)) ? 1'b1 : 1'b0);

assign icmp_ln86_913_fu_356_p2 = (($signed(x_12_val_int_reg) < $signed(18'd447)) ? 1'b1 : 1'b0);

assign icmp_ln86_914_fu_362_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261986)) ? 1'b1 : 1'b0);

assign icmp_ln86_915_fu_378_p2 = (($signed(tmp_fu_368_p4) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_916_fu_384_p2 = (($signed(x_7_val_int_reg) < $signed(18'd245)) ? 1'b1 : 1'b0);

assign icmp_ln86_917_fu_390_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1632)) ? 1'b1 : 1'b0);

assign icmp_ln86_918_fu_396_p2 = (($signed(x_15_val_int_reg) < $signed(18'd260944)) ? 1'b1 : 1'b0);

assign icmp_ln86_919_fu_402_p2 = (($signed(x_0_val_int_reg) < $signed(18'd229)) ? 1'b1 : 1'b0);

assign icmp_ln86_920_fu_408_p2 = (($signed(x_0_val_int_reg) < $signed(18'd995)) ? 1'b1 : 1'b0);

assign icmp_ln86_921_fu_414_p2 = (($signed(x_9_val_int_reg) < $signed(18'd260197)) ? 1'b1 : 1'b0);

assign icmp_ln86_922_fu_420_p2 = (($signed(x_6_val_int_reg) < $signed(18'd444)) ? 1'b1 : 1'b0);

assign icmp_ln86_923_fu_426_p2 = (($signed(x_6_val_int_reg) < $signed(18'd1487)) ? 1'b1 : 1'b0);

assign icmp_ln86_924_fu_432_p2 = (($signed(x_2_val_int_reg) < $signed(18'd2604)) ? 1'b1 : 1'b0);

assign icmp_ln86_925_fu_438_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1884)) ? 1'b1 : 1'b0);

assign icmp_ln86_926_fu_444_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261014)) ? 1'b1 : 1'b0);

assign icmp_ln86_927_fu_450_p2 = (($signed(x_6_val_int_reg) < $signed(18'd1479)) ? 1'b1 : 1'b0);

assign icmp_ln86_928_fu_456_p2 = (($signed(x_6_val_int_reg) < $signed(18'd260383)) ? 1'b1 : 1'b0);

assign icmp_ln86_929_fu_462_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261345)) ? 1'b1 : 1'b0);

assign icmp_ln86_930_fu_468_p2 = (($signed(x_14_val_int_reg) < $signed(18'd548)) ? 1'b1 : 1'b0);

assign icmp_ln86_931_fu_474_p2 = (($signed(x_11_val_int_reg) < $signed(18'd260764)) ? 1'b1 : 1'b0);

assign icmp_ln86_932_fu_480_p2 = (($signed(x_11_val_int_reg) < $signed(18'd260592)) ? 1'b1 : 1'b0);

assign icmp_ln86_933_fu_486_p2 = (($signed(x_1_val_int_reg) < $signed(18'd123)) ? 1'b1 : 1'b0);

assign icmp_ln86_934_fu_492_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261732)) ? 1'b1 : 1'b0);

assign icmp_ln86_935_fu_498_p2 = (($signed(x_14_val_int_reg) < $signed(18'd252)) ? 1'b1 : 1'b0);

assign icmp_ln86_936_fu_504_p2 = (($signed(x_1_val_int_reg) < $signed(18'd261757)) ? 1'b1 : 1'b0);

assign icmp_ln86_937_fu_510_p2 = (($signed(x_7_val_int_reg) < $signed(18'd1650)) ? 1'b1 : 1'b0);

assign icmp_ln86_938_fu_516_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1729)) ? 1'b1 : 1'b0);

assign icmp_ln86_939_fu_522_p2 = (($signed(x_5_val_int_reg) < $signed(18'd3802)) ? 1'b1 : 1'b0);

assign icmp_ln86_940_fu_528_p2 = (($signed(x_2_val_int_reg) < $signed(18'd2781)) ? 1'b1 : 1'b0);

assign icmp_ln86_941_fu_534_p2 = (($signed(x_11_val_int_reg) < $signed(18'd1443)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_344_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261322)) ? 1'b1 : 1'b0);

assign or_ln117_802_fu_677_p2 = (and_ln102_1148_fu_635_p2 | and_ln102_1133_reg_1532);

assign or_ln117_803_fu_689_p2 = (and_ln102_1138_reg_1550 | and_ln102_1133_reg_1532);

assign or_ln117_804_fu_701_p2 = (or_ln117_803_fu_689_p2 | and_ln102_1150_fu_644_p2);

assign or_ln117_805_fu_791_p2 = (and_ln102_reg_1516_pp0_iter2_reg | and_ln102_1151_fu_772_p2);

assign or_ln117_806_fu_734_p2 = (and_ln102_reg_1516_pp0_iter1_reg | and_ln102_1139_fu_626_p2);

assign or_ln117_807_fu_803_p2 = (or_ln117_806_reg_1589 | and_ln102_1153_fu_781_p2);

assign or_ln117_808_fu_815_p2 = (and_ln102_reg_1516_pp0_iter2_reg | and_ln102_1134_reg_1567);

assign or_ln117_809_fu_827_p2 = (or_ln117_808_fu_815_p2 | and_ln102_1154_fu_786_p2);

assign or_ln117_810_fu_841_p2 = (or_ln117_808_fu_815_p2 | and_ln102_1140_fu_763_p2);

assign or_ln117_811_fu_926_p2 = (or_ln117_810_reg_1619 | and_ln102_1156_fu_907_p2);

assign or_ln117_812_fu_942_p2 = (icmp_ln86_reg_1342_pp0_iter3_reg | and_ln102_1157_fu_912_p2);

assign or_ln117_813_fu_954_p2 = (icmp_ln86_reg_1342_pp0_iter3_reg | and_ln102_1141_reg_1613);

assign or_ln117_814_fu_966_p2 = (or_ln117_813_fu_954_p2 | and_ln102_1159_fu_921_p2);

assign or_ln117_815_fu_980_p2 = (icmp_ln86_reg_1342_pp0_iter3_reg | and_ln102_1135_reg_1607);

assign or_ln117_816_fu_1038_p2 = (or_ln117_815_reg_1652 | and_ln102_1160_fu_1019_p2);

assign or_ln117_817_fu_1000_p2 = (or_ln117_815_fu_980_p2 | and_ln102_1142_fu_897_p2);

assign or_ln117_818_fu_1050_p2 = (or_ln117_817_reg_1662 | and_ln102_1162_fu_1028_p2);

assign or_ln117_819_fu_1006_p2 = (icmp_ln86_reg_1342_pp0_iter3_reg | and_ln102_1132_reg_1595);

assign or_ln117_820_fu_1070_p2 = (or_ln117_819_reg_1668 | and_ln102_1163_fu_1033_p2);

assign or_ln117_821_fu_1082_p2 = (or_ln117_819_reg_1668 | and_ln102_1143_fu_1015_p2);

assign or_ln117_822_fu_1127_p2 = (or_ln117_821_reg_1676 | and_ln102_1165_fu_1117_p2);

assign or_ln117_823_fu_1132_p2 = (or_ln117_819_reg_1668_pp0_iter5_reg | and_ln102_1136_reg_1634_pp0_iter5_reg);

assign or_ln117_824_fu_1143_p2 = (or_ln117_823_fu_1132_p2 | and_ln102_1166_fu_1122_p2);

assign or_ln117_825_fu_1157_p2 = (or_ln117_823_fu_1132_p2 | and_ln102_1144_fu_1108_p2);

assign or_ln117_826_fu_1194_p2 = (or_ln117_825_reg_1686 | and_ln102_1168_fu_1189_p2);

assign or_ln117_fu_596_p2 = (and_ln102_1147_fu_590_p2 | and_ln102_1137_fu_570_p2);

assign select_ln117_892_fu_666_p3 = ((or_ln117_reg_1556[0:0] == 1'b1) ? select_ln117_fu_659_p3 : 2'd3);

assign select_ln117_893_fu_682_p3 = ((and_ln102_1133_reg_1532[0:0] == 1'b1) ? zext_ln117_94_fu_673_p1 : 3'd4);

assign select_ln117_894_fu_693_p3 = ((or_ln117_802_fu_677_p2[0:0] == 1'b1) ? select_ln117_893_fu_682_p3 : 3'd5);

assign select_ln117_895_fu_707_p3 = ((or_ln117_803_fu_689_p2[0:0] == 1'b1) ? select_ln117_894_fu_693_p3 : 3'd6);

assign select_ln117_896_fu_715_p3 = ((or_ln117_804_fu_701_p2[0:0] == 1'b1) ? select_ln117_895_fu_707_p3 : 3'd7);

assign select_ln117_897_fu_727_p3 = ((and_ln102_reg_1516_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_95_fu_723_p1 : 4'd8);

assign select_ln117_898_fu_796_p3 = ((or_ln117_805_fu_791_p2[0:0] == 1'b1) ? select_ln117_897_reg_1584 : 4'd9);

assign select_ln117_899_fu_808_p3 = ((or_ln117_806_reg_1589[0:0] == 1'b1) ? select_ln117_898_fu_796_p3 : 4'd10);

assign select_ln117_900_fu_819_p3 = ((or_ln117_807_fu_803_p2[0:0] == 1'b1) ? select_ln117_899_fu_808_p3 : 4'd11);

assign select_ln117_901_fu_833_p3 = ((or_ln117_808_fu_815_p2[0:0] == 1'b1) ? select_ln117_900_fu_819_p3 : 4'd12);

assign select_ln117_902_fu_847_p3 = ((or_ln117_809_fu_827_p2[0:0] == 1'b1) ? select_ln117_901_fu_833_p3 : 4'd13);

assign select_ln117_903_fu_855_p3 = ((or_ln117_810_fu_841_p2[0:0] == 1'b1) ? select_ln117_902_fu_847_p3 : 4'd14);

assign select_ln117_904_fu_931_p3 = ((or_ln117_811_fu_926_p2[0:0] == 1'b1) ? select_ln117_903_reg_1624 : 4'd15);

assign select_ln117_905_fu_947_p3 = ((icmp_ln86_reg_1342_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_96_fu_938_p1 : 5'd16);

assign select_ln117_906_fu_958_p3 = ((or_ln117_812_fu_942_p2[0:0] == 1'b1) ? select_ln117_905_fu_947_p3 : 5'd17);

assign select_ln117_907_fu_972_p3 = ((or_ln117_813_fu_954_p2[0:0] == 1'b1) ? select_ln117_906_fu_958_p3 : 5'd18);

assign select_ln117_908_fu_984_p3 = ((or_ln117_814_fu_966_p2[0:0] == 1'b1) ? select_ln117_907_fu_972_p3 : 5'd19);

assign select_ln117_909_fu_992_p3 = ((or_ln117_815_fu_980_p2[0:0] == 1'b1) ? select_ln117_908_fu_984_p3 : 5'd20);

assign select_ln117_910_fu_1043_p3 = ((or_ln117_816_fu_1038_p2[0:0] == 1'b1) ? select_ln117_909_reg_1657 : 5'd21);

assign select_ln117_911_fu_1055_p3 = ((or_ln117_817_reg_1662[0:0] == 1'b1) ? select_ln117_910_fu_1043_p3 : 5'd22);

assign select_ln117_912_fu_1062_p3 = ((or_ln117_818_fu_1050_p2[0:0] == 1'b1) ? select_ln117_911_fu_1055_p3 : 5'd23);

assign select_ln117_913_fu_1075_p3 = ((or_ln117_819_reg_1668[0:0] == 1'b1) ? select_ln117_912_fu_1062_p3 : 5'd24);

assign select_ln117_914_fu_1087_p3 = ((or_ln117_820_fu_1070_p2[0:0] == 1'b1) ? select_ln117_913_fu_1075_p3 : 5'd25);

assign select_ln117_915_fu_1095_p3 = ((or_ln117_821_fu_1082_p2[0:0] == 1'b1) ? select_ln117_914_fu_1087_p3 : 5'd26);

assign select_ln117_916_fu_1136_p3 = ((or_ln117_822_fu_1127_p2[0:0] == 1'b1) ? select_ln117_915_reg_1681 : 5'd27);

assign select_ln117_917_fu_1149_p3 = ((or_ln117_823_fu_1132_p2[0:0] == 1'b1) ? select_ln117_916_fu_1136_p3 : 5'd28);

assign select_ln117_918_fu_1163_p3 = ((or_ln117_824_fu_1143_p2[0:0] == 1'b1) ? select_ln117_917_fu_1149_p3 : 5'd29);

assign select_ln117_919_fu_1171_p3 = ((or_ln117_825_fu_1157_p2[0:0] == 1'b1) ? select_ln117_918_fu_1163_p3 : 5'd30);

assign select_ln117_fu_659_p3 = ((and_ln102_1137_reg_1544[0:0] == 1'b1) ? zext_ln117_fu_655_p1 : 2'd2);

assign tmp_fu_368_p4 = {{x_3_val_int_reg[17:5]}};

assign xor_ln104_431_fu_546_p2 = (icmp_ln86_912_reg_1353 ^ 1'd1);

assign xor_ln104_432_fu_743_p2 = (icmp_ln86_913_reg_1358_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_433_fu_560_p2 = (icmp_ln86_914_reg_1364 ^ 1'd1);

assign xor_ln104_434_fu_611_p2 = (icmp_ln86_915_reg_1370_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_435_fu_863_p2 = (icmp_ln86_916_reg_1376_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_436_fu_877_p2 = (icmp_ln86_917_reg_1382_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_437_fu_575_p2 = (icmp_ln86_918_reg_1388 ^ 1'd1);

assign xor_ln104_438_fu_621_p2 = (icmp_ln86_919_reg_1394_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_439_fu_758_p2 = (icmp_ln86_920_reg_1400_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_440_fu_887_p2 = (icmp_ln86_921_reg_1406_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_441_fu_892_p2 = (icmp_ln86_922_reg_1412_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_442_fu_1010_p2 = (icmp_ln86_923_reg_1418_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_443_fu_1103_p2 = (icmp_ln86_924_reg_1424_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_444_fu_1179_p2 = (icmp_ln86_925_reg_1430_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_602_p2 = (icmp_ln86_reg_1342_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_649_p2 = (1'd1 ^ and_ln102_1145_fu_631_p2);

assign zext_ln117_94_fu_673_p1 = select_ln117_892_fu_666_p3;

assign zext_ln117_95_fu_723_p1 = select_ln117_896_fu_715_p3;

assign zext_ln117_96_fu_938_p1 = select_ln117_904_fu_931_p3;

assign zext_ln117_fu_655_p1 = xor_ln117_fu_649_p2;

endmodule //my_prj_decision_function_68
