// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_aes_subBytes_HH_
#define _a0_aes_subBytes_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_aes_expandEncKey_bkb.h"

namespace ap_rtl {

struct a0_aes_subBytes : public sc_module {
    // Port declarations 52
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_buf_r_AWVALID;
    sc_in< sc_logic > m_axi_buf_r_AWREADY;
    sc_out< sc_lv<32> > m_axi_buf_r_AWADDR;
    sc_out< sc_lv<1> > m_axi_buf_r_AWID;
    sc_out< sc_lv<32> > m_axi_buf_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_buf_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_buf_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_buf_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_buf_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_buf_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_buf_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_buf_r_AWREGION;
    sc_out< sc_lv<1> > m_axi_buf_r_AWUSER;
    sc_out< sc_logic > m_axi_buf_r_WVALID;
    sc_in< sc_logic > m_axi_buf_r_WREADY;
    sc_out< sc_lv<8> > m_axi_buf_r_WDATA;
    sc_out< sc_lv<1> > m_axi_buf_r_WSTRB;
    sc_out< sc_logic > m_axi_buf_r_WLAST;
    sc_out< sc_lv<1> > m_axi_buf_r_WID;
    sc_out< sc_lv<1> > m_axi_buf_r_WUSER;
    sc_out< sc_logic > m_axi_buf_r_ARVALID;
    sc_in< sc_logic > m_axi_buf_r_ARREADY;
    sc_out< sc_lv<32> > m_axi_buf_r_ARADDR;
    sc_out< sc_lv<1> > m_axi_buf_r_ARID;
    sc_out< sc_lv<32> > m_axi_buf_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_buf_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_buf_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_buf_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_buf_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_buf_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_buf_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_buf_r_ARREGION;
    sc_out< sc_lv<1> > m_axi_buf_r_ARUSER;
    sc_in< sc_logic > m_axi_buf_r_RVALID;
    sc_out< sc_logic > m_axi_buf_r_RREADY;
    sc_in< sc_lv<8> > m_axi_buf_r_RDATA;
    sc_in< sc_logic > m_axi_buf_r_RLAST;
    sc_in< sc_lv<1> > m_axi_buf_r_RID;
    sc_in< sc_lv<1> > m_axi_buf_r_RUSER;
    sc_in< sc_lv<2> > m_axi_buf_r_RRESP;
    sc_in< sc_logic > m_axi_buf_r_BVALID;
    sc_out< sc_logic > m_axi_buf_r_BREADY;
    sc_in< sc_lv<2> > m_axi_buf_r_BRESP;
    sc_in< sc_lv<1> > m_axi_buf_r_BID;
    sc_in< sc_lv<1> > m_axi_buf_r_BUSER;
    sc_in< sc_lv<32> > buf_offset;


    // Module declarations
    a0_aes_subBytes(sc_module_name name);
    SC_HAS_PROCESS(a0_aes_subBytes);

    ~a0_aes_subBytes();

    sc_trace_file* mVcdFile;

    a0_aes_expandEncKey_bkb* sbox_U;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > sbox_address0;
    sc_signal< sc_logic > sbox_ce0;
    sc_signal< sc_lv<8> > sbox_q0;
    sc_signal< sc_logic > buf_r_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_reg_150;
    sc_signal< sc_logic > buf_r_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_logic > buf_r_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_logic > buf_r_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_logic > buf_r_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > i_reg_99;
    sc_signal< sc_lv<1> > tmp_fu_110_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_1_fu_116_p2;
    sc_signal< sc_lv<5> > i_1_reg_154;
    sc_signal< sc_lv<32> > buf_addr_reg_159;
    sc_signal< sc_lv<8> > buf_addr_read_reg_166;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_buf_r_AWREADY;
    sc_signal< bool > ap_block_state11_io;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<5> > i_phi_fu_103_p4;
    sc_signal< sc_lv<32> > tmp_1_fu_141_p1;
    sc_signal< sc_lv<32> > sum_fu_130_p2;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_buf_r_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_buf_r_ARREADY;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_buf_r_AWREADY;
    sc_signal< bool > ap_block_pp0_stage9_01001;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_buf_r_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_buf_r_WREADY;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_01001;
    sc_signal< bool > ap_block_state12_io;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<8> > i_1_cast_fu_122_p1;
    sc_signal< sc_lv<32> > tmp_s_fu_126_p1;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_415;
    sc_signal< bool > ap_condition_420;
    sc_signal< bool > ap_condition_424;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage0;
    static const sc_lv<17> ap_ST_fsm_pp0_stage1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage2;
    static const sc_lv<17> ap_ST_fsm_pp0_stage3;
    static const sc_lv<17> ap_ST_fsm_pp0_stage4;
    static const sc_lv<17> ap_ST_fsm_pp0_stage5;
    static const sc_lv<17> ap_ST_fsm_pp0_stage6;
    static const sc_lv<17> ap_ST_fsm_pp0_stage7;
    static const sc_lv<17> ap_ST_fsm_pp0_stage8;
    static const sc_lv<17> ap_ST_fsm_pp0_stage9;
    static const sc_lv<17> ap_ST_fsm_pp0_stage10;
    static const sc_lv<17> ap_ST_fsm_pp0_stage11;
    static const sc_lv<17> ap_ST_fsm_pp0_stage12;
    static const sc_lv<17> ap_ST_fsm_pp0_stage13;
    static const sc_lv<17> ap_ST_fsm_pp0_stage14;
    static const sc_lv<17> ap_ST_fsm_state18;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state18();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_01001();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_01001();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_io();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_io();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_415();
    void thread_ap_condition_420();
    void thread_ap_condition_424();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_buf_r_ARREADY();
    void thread_ap_sig_ioackin_m_axi_buf_r_AWREADY();
    void thread_ap_sig_ioackin_m_axi_buf_r_WREADY();
    void thread_buf_r_blk_n_AR();
    void thread_buf_r_blk_n_AW();
    void thread_buf_r_blk_n_B();
    void thread_buf_r_blk_n_R();
    void thread_buf_r_blk_n_W();
    void thread_i_1_cast_fu_122_p1();
    void thread_i_1_fu_116_p2();
    void thread_i_phi_fu_103_p4();
    void thread_m_axi_buf_r_ARADDR();
    void thread_m_axi_buf_r_ARBURST();
    void thread_m_axi_buf_r_ARCACHE();
    void thread_m_axi_buf_r_ARID();
    void thread_m_axi_buf_r_ARLEN();
    void thread_m_axi_buf_r_ARLOCK();
    void thread_m_axi_buf_r_ARPROT();
    void thread_m_axi_buf_r_ARQOS();
    void thread_m_axi_buf_r_ARREGION();
    void thread_m_axi_buf_r_ARSIZE();
    void thread_m_axi_buf_r_ARUSER();
    void thread_m_axi_buf_r_ARVALID();
    void thread_m_axi_buf_r_AWADDR();
    void thread_m_axi_buf_r_AWBURST();
    void thread_m_axi_buf_r_AWCACHE();
    void thread_m_axi_buf_r_AWID();
    void thread_m_axi_buf_r_AWLEN();
    void thread_m_axi_buf_r_AWLOCK();
    void thread_m_axi_buf_r_AWPROT();
    void thread_m_axi_buf_r_AWQOS();
    void thread_m_axi_buf_r_AWREGION();
    void thread_m_axi_buf_r_AWSIZE();
    void thread_m_axi_buf_r_AWUSER();
    void thread_m_axi_buf_r_AWVALID();
    void thread_m_axi_buf_r_BREADY();
    void thread_m_axi_buf_r_RREADY();
    void thread_m_axi_buf_r_WDATA();
    void thread_m_axi_buf_r_WID();
    void thread_m_axi_buf_r_WLAST();
    void thread_m_axi_buf_r_WSTRB();
    void thread_m_axi_buf_r_WUSER();
    void thread_m_axi_buf_r_WVALID();
    void thread_sbox_address0();
    void thread_sbox_ce0();
    void thread_sum_fu_130_p2();
    void thread_tmp_1_fu_141_p1();
    void thread_tmp_fu_110_p2();
    void thread_tmp_s_fu_126_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
