Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 15 11:08:22 2021
| Host         : TAPLOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                     | queue/seg_reg[3]_i_1_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | queue/regf/regf_0_7 | reset_IBUF               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | queue/regf/regf_2_5 | reset_IBUF               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | queue/regf/regf_3_4 | reset_IBUF               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | queue/regf/regf_1_6 | reset_IBUF               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | queue/regf/regf_4_3 | reset_IBUF               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | queue/regf/regf_5_2 | reset_IBUF               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | queue/regf/regf_6_1 | reset_IBUF               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | queue/regf/regf_7_0 | reset_IBUF               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                     | reset_IBUF               |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                     |                          |               10 |             17 |         1.70 |
|  clk_IBUF_BUFG |                     | queue/clear              |                8 |             32 |         4.00 |
+----------------+---------------------+--------------------------+------------------+----------------+--------------+


