# //  Questa Sim-64
# //  Version 2020.1 linux_x86_64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -voptargs=+acc work.simtop
# vsim -voptargs="+acc" work.simtop 
# Start time: 08:21:47 on Nov 30,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.simtop(fast)
# Loading work.top(fast)
# Loading work.cpu(fast)
# Loading work.control(fast)
# Loading work.deco(fast)
# Loading work.alu(fast)
# Loading work.regfile(fast)
# Loading work.hexdriver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'instr_in'. The port definition is at: /acct/lrlamb/Desktop/611/Project 3/lab_riu/cpu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /simtop/dut/cpu1 File: /acct/lrlamb/Desktop/611/Project 3/lab_riu/top.sv Line: 98
add wave -position insertpoint  \
sim:/simtop/dut/cpu1/regfile1/clk
add wave -position end  sim:/simtop/dut/cpu1/regfile1/mem
vlog -reportprogress 300 -work work {/acct/lrlamb/Desktop/611/Project 3/lab_riu/control.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 08:22:19 on Nov 30,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/Desktop/611/Project 3/lab_riu/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 08:22:19 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/acct/lrlamb/Desktop/611/Project 3/lab_riu/cpu.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 08:22:19 on Nov 30,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/Desktop/611/Project 3/lab_riu/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 08:22:20 on Nov 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/acct/lrlamb/Desktop/611/Project 3/lab_riu/alu.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 08:22:20 on Nov 30,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/Desktop/611/Project 3/lab_riu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 08:22:20 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/acct/lrlamb/Desktop/611/Project 3/lab_riu/top.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 08:22:20 on Nov 30,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/Desktop/611/Project 3/lab_riu/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 08:22:20 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/acct/lrlamb/Desktop/611/Project 3/lab_riu/regfile.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 08:22:20 on Nov 30,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/Desktop/611/Project 3/lab_riu/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 08:22:20 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/acct/lrlamb/Desktop/611/Project 3/lab_riu/hexdriver.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 08:22:20 on Nov 30,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/Desktop/611/Project 3/lab_riu/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 08:22:20 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/acct/lrlamb/Desktop/611/Project 3/lab_riu/deco.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 08:22:20 on Nov 30,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/Desktop/611/Project 3/lab_riu/deco.sv 
# -- Compiling module deco
# 
# Top level modules:
# 	deco
# End time: 08:22:20 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/acct/lrlamb/Desktop/611/Project 3/lab_riu/simtop.sv}
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 08:22:20 on Nov 30,2022
# vlog -reportprogress 300 -work work /acct/lrlamb/Desktop/611/Project 3/lab_riu/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 08:22:20 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
#  18
# Causality operation skipped due to absence of debug database file
add wave -position 1  sim:/simtop/dut/cpu1/instr_EX
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.simtop(fast)
# Loading work.top(fast)
# Loading work.cpu(fast)
# Loading work.control(fast)
# Loading work.deco(fast)
# Loading work.alu(fast)
# Loading work.regfile(fast)
# Loading work.hexdriver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'instr_in'. The port definition is at: /acct/lrlamb/Desktop/611/Project 3/lab_riu/cpu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /simtop/dut/cpu1 File: /acct/lrlamb/Desktop/611/Project 3/lab_riu/top.sv Line: 98
run
#  18
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.simtop(fast)
# Loading work.top(fast)
# Loading work.cpu(fast)
# Loading work.control(fast)
# Loading work.deco(fast)
# Loading work.alu(fast)
# Loading work.regfile(fast)
# Loading work.hexdriver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'instr_in'. The port definition is at: /acct/lrlamb/Desktop/611/Project 3/lab_riu/cpu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /simtop/dut/cpu1 File: /acct/lrlamb/Desktop/611/Project 3/lab_riu/top.sv Line: 98
run
#  18
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position 2  sim:/simtop/dut/cpu1/control1/instrT
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.simtop(fast)
# Loading work.top(fast)
# Loading work.cpu(fast)
# Loading work.control(fast)
# Loading work.deco(fast)
# Loading work.alu(fast)
# Loading work.regfile(fast)
# Loading work.hexdriver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'instr_in'. The port definition is at: /acct/lrlamb/Desktop/611/Project 3/lab_riu/cpu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /simtop/dut/cpu1 File: /acct/lrlamb/Desktop/611/Project 3/lab_riu/top.sv Line: 98
run
#  18
add wave -position 3  sim:/simtop/dut/cpu1/regfile1/writeaddr
add wave -position 4  sim:/simtop/dut/cpu1/regfile1/writedata
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.simtop(fast)
# Loading work.top(fast)
# Loading work.cpu(fast)
# Loading work.control(fast)
# Loading work.deco(fast)
# Loading work.alu(fast)
# Loading work.regfile(fast)
# Loading work.hexdriver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'instr_in'. The port definition is at: /acct/lrlamb/Desktop/611/Project 3/lab_riu/cpu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /simtop/dut/cpu1 File: /acct/lrlamb/Desktop/611/Project 3/lab_riu/top.sv Line: 98
run
#  18
