# ðŸ“• VLSI Design â€” Week 1

This repository documents **Week 1** of RTL-to-GDS learning using **Verilog, Icarus Verilog, GTKWave, and Yosys with Sky130 PDK**.
It includes **concepts, labs, and Verilog examples** from **Day 1 â†’ Day 5**.

---

## ðŸ“˜ Day 1: Verilog RTL, Simulation, and Open-Source Synthesis

### ðŸ”¹ Verilog RTL Design

* RTL describes **cycle-accurate behavior** mapped to gates and flops.
* Best practices: complete assignments, non-blocking (`<=`) in clocked blocks.

### ðŸ”¹ Simulation with Icarus Verilog

* Flow: `iverilog` â†’ `vvp` â†’ GTKWave for waveform inspection.
* Supports `$dumpfile` / `$dumpvars` for VCD generation.

### ðŸ§ª Labs

* Build testbench, dump signals, visualize in GTKWave.
* Exercise: clock/reset sequencing, output checking.

### ðŸ”¹ Yosys Synthesis

* Flow: `read_verilog â†’ proc/opt â†’ abc â†’ write_verilog/json`.
* Sky130 PDK used for gate mapping.

### ðŸ§ª Labs

* Synthesize **1-bit mux (â€œgood muxâ€)**.
* Verify RTL vs gate-level netlist equivalence with GTKWave.

---

## ðŸ“˜ Day 2: Timing Libraries, Synthesis Styles, and Flop Coding

### ðŸ”¹ Liberty (`.lib`) Files

* Describe cell function, pin directions, capacitance, setup/hold, clock-to-Q, power, corners.
* Used by synthesis and STA for timing/power analysis.

### ðŸ§ª Labs

* Inspect inverter/NAND entries â†’ arcs, tables.
* Change load/slew â†’ observe interpolation.

### ðŸ”¹ Hierarchical vs Flat Synthesis

* **Hierarchical:** preserves boundaries, easier debug, less optimization.
* **Flat:** global optimization, better area/timing, harder ECO/debug.

### ðŸ§ª Labs

* Compare gate count, WNS/TNS, netlist readability for hierarchical vs flat.

### ðŸ”¹ Flop Coding Styles

* Non-blocking (`<=`) for sequential logic.
* Blocking (`=`) with `always @(*)` for combinational logic.
* Prefer synchronous resets.

### ðŸ§ª Labs

* Simulate DFFs with async/sync resets and enables.
* Compare synthesized flop choices under constraints.

### ðŸ”¹ Optimizations

* **Constant propagation** â†’ tie-offs removed, mux collapse.
* **Register retiming/enable extraction** â†’ balance timing paths.

---

## ðŸ“˜ Day 3: Combinational and Sequential Optimizations

### ðŸ”¹ Combinational Optimization

* Reduce gates with constant propagation & Boolean simplification.

**Example:**

```
Y = ((A & B) | C)' â†’ Y = C' (when A=0)
```

### ðŸ”¹ Sequential Optimization

* Remove logic driven by constant flops.
* State optimization, retiming, logic cloning.

### ðŸ”¹ Boolean Simplification

* Reduces nested muxes â†’ simpler XOR forms.

### âœ… Benefits

* Lower gate count â†’ area/power reduction.
* Shorter depth â†’ better timing closure.

### ðŸ’» Example Code Snippets

* `opt_check.v`, `opt_check2.v`, `opt_check3.v`
* `dff_const1.v`, `dff_const2.v`, `dff_const3.v`
* `counter_opt.v`

---

## ðŸ“˜ Day 4: Handling Simulation Mismatch & Verilog Assignments

### ðŸ”¹ Gate-Level Simulation (GLS)

* Run same testbench on RTL vs synthesized netlist.
* Use `iverilog` + GTKWave for `.vcd` inspection.

### ðŸ”¹ Synthesis-Simulation Mismatch

* Causes:

  1. Missing sensitivity list in combinational blocks.
  2. Wrong use of blocking (`=`) vs non-blocking (`<=`).

### âœ… Rules

* Sequential logic (`@posedge clk`) â†’ use non-blocking (`<=`).
* Combinational (`always @(*)`) â†’ use blocking (`=`).

### ðŸ§ª Labs

* **Task 1:** GLS mismatch with bad sensitivity list (`bad_mux.v` vs `ternary_operator_mux.v`).
* **Task 2:** Blocking in sequential logic (`blocking_caveat.v`).

---

## ðŸ“˜ Day 5: IF/CASE Constructs, Latch Inference & Generate Statements

### ðŸ”¹ IF/CASE Constructs

* Complete coverage avoids latches.
* Overlapping cases â†’ ambiguity â†’ use `unique case` or ordered if-else.
* Always include **default** branch.

### ðŸ”¹ Latch Inference

* Happens when outputs left unassigned.
* Avoid unless intentional.

### ðŸ”¹ For-Generate Loops

* Replicate hardware with static bounds.
* Useful for mux, demux, and RCA.

### ðŸ§ª Labs & Code Examples

* Incomplete vs complete case (`incomp_case.v`, `comp_case.v`).
* Incomplete IF (`incomp_if.v`, `incomp_if2.v`).
* Bad case (`bad_case.v`).
* Generate MUX/DEMUX (`mux_generate.v`, `demux_case.v`, `demux_generate.v`).
* Ripple-Carry Adder (`rca.v` + `fa.v`).

### âœ… Takeaways

* Cover all branches â†’ prevent latches.
* Default cases mandatory.
* For-generate loops â†’ scalable structural design.

---

# âœ… Week 1 Summary

* **Day 1:** RTL design, simulation, Yosys intro.
* **Day 2:** Timing libs, synthesis styles, flop coding.
* **Day 3:** Combinational & sequential optimizations.
* **Day 4:** Simulation mismatches, blocking vs non-blocking.
* **Day 5:** IF/CASE constructs, latch inference, generate loops.

ðŸ‘‰ This completes **Week 1 (Day 1â€“5)** of RTL-to-GDS flow fundamentals.
