Flow report for frequency_counter_assembly
Mon May 26 10:03:56 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Mon May 26 10:03:56 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; frequency_counter_assembly                      ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M50DAF484C7G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,401 / 49,760 ( 5 % )                          ;
;     Total combinational functions  ; 1,849 / 49,760 ( 4 % )                          ;
;     Dedicated logic registers      ; 1,761 / 49,760 ( 4 % )                          ;
; Total registers                    ; 1761                                            ;
; Total pins                         ; 32 / 360 ( 9 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 92 / 1,677,312 ( < 1 % )                        ;
; Embedded Multiplier 9-bit elements ; 4 / 288 ( 1 % )                                 ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------+
; Flow Settings                                  ;
+-------------------+----------------------------+
; Option            ; Setting                    ;
+-------------------+----------------------------+
; Start date & time ; 05/26/2025 10:03:30        ;
; Main task         ; Compilation                ;
; Revision Name     ; frequency_counter_assembly ;
+-------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                ;
+------------------------------------------------------+----------------------------------------+----------------------------+----------------+-----------------------------------+
; Assignment Name                                      ; Value                                  ; Default Value              ; Entity Name    ; Section Id                        ;
+------------------------------------------------------+----------------------------------------+----------------------------+----------------+-----------------------------------+
; ALLOW_REGISTER_MERGING                               ; Off                                    ; On                         ; --             ; --                                ;
; ALLOW_REGISTER_RETIMING                              ; Off                                    ; On                         ; --             ; --                                ;
; AUTO_MERGE_PLLS                                      ; Off                                    ; On                         ; --             ; --                                ;
; COMPILER_SIGNATURE_ID                                ; 9619531172221.174822861054427          ; --                         ; --             ; --                                ;
; EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL               ; IBIS (Signal Integrity)                ; <None>                     ; --             ; --                                ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                      ; Synplify                               ; <None>                     ; --             ; --                                ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                      ; Precision Synthesis                    ; <None>                     ; control_unit.v ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                      ; Off                                    ; --                         ; --             ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                      ; Off                                    ; --                         ; --             ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                      ; Off                                    ; --                         ; --             ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                      ; Off                                    ; --                         ; --             ; eda_board_design_symbol           ;
; EDA_INPUT_DATA_FORMAT                                ; Vqm                                    ; --                         ; --             ; eda_design_synthesis              ;
; EDA_INPUT_DATA_FORMAT                                ; Vqm                                    ; --                         ; control_unit.v ; eda_design_synthesis              ;
; EDA_INPUT_GND_NAME                                   ; Gnd                                    ; --                         ; control_unit.v ; eda_design_synthesis              ;
; EDA_INPUT_VCC_NAME                                   ; Vcc                                    ; --                         ; control_unit.v ; eda_design_synthesis              ;
; EDA_LMF_FILE                                         ; synplcty.lmf                           ; --                         ; --             ; eda_design_synthesis              ;
; EDA_LMF_FILE                                         ; mentor.lmf                             ; --                         ; control_unit.v ; eda_design_synthesis              ;
; EDA_OUTPUT_DATA_FORMAT                               ; Verilog Hdl                            ; --                         ; --             ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                               ; Ibis                                   ; --                         ; --             ; eda_board_design_signal_integrity ;
; EDA_RUN_TOOL_AUTOMATICALLY                           ; On                                     ; --                         ; --             ; eda_simulation                    ;
; EDA_RUN_TOOL_AUTOMATICALLY                           ; Off                                    ; --                         ; control_unit.v ; eda_design_synthesis              ;
; EDA_SHOW_LMF_MAPPING_MESSAGES                        ; Off                                    ; --                         ; control_unit.v ; eda_design_synthesis              ;
; EDA_SIMULATION_TOOL                                  ; Questa Intel FPGA (Verilog)            ; <None>                     ; --             ; --                                ;
; EDA_TIME_SCALE                                       ; 1 ps                                   ; --                         ; --             ; eda_simulation                    ;
; FINAL_PLACEMENT_OPTIMIZATION                         ; Always                                 ; Automatically              ; --             ; --                                ;
; MAX_CORE_JUNCTION_TEMP                               ; 85                                     ; --                         ; --             ; --                                ;
; MIN_CORE_JUNCTION_TEMP                               ; 0                                      ; --                         ; --             ; --                                ;
; MISC_FILE                                            ; pll_module_inst.v                      ; --                         ; --             ; --                                ;
; MISC_FILE                                            ; pll_module_bb.v                        ; --                         ; --             ; --                                ;
; MISC_FILE                                            ; pll_module.ppf                         ; --                         ; --             ; --                                ;
; MISC_FILE                                            ; divider_module_bb.v                    ; --                         ; --             ; --                                ;
; MISC_FILE                                            ; pll_sample_signal_inst.v               ; --                         ; --             ; --                                ;
; MISC_FILE                                            ; pll_sample_signal_bb.v                 ; --                         ; --             ; --                                ;
; MISC_FILE                                            ; pll_sample_signal.ppf                  ; --                         ; --             ; --                                ;
; PARTITION_COLOR                                      ; -- (Not supported for targeted family) ; --                         ; top_level      ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL                  ; -- (Not supported for targeted family) ; --                         ; top_level      ; Top                               ;
; PARTITION_NETLIST_TYPE                               ; -- (Not supported for targeted family) ; --                         ; top_level      ; Top                               ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION ; Auto                                   ; Off                        ; --             ; --                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION              ; On                                     ; Off                        ; --             ; --                                ;
; POWER_BOARD_THERMAL_MODEL                            ; None (CONSERVATIVE)                    ; --                         ; --             ; --                                ;
; POWER_PRESET_COOLING_SOLUTION                        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                         ; --             ; --                                ;
; PROJECT_OUTPUT_DIRECTORY                             ; output_files                           ; --                         ; --             ; --                                ;
; REMOVE_DUPLICATE_REGISTERS                           ; Off                                    ; On                         ; --             ; --                                ;
; STATE_MACHINE_PROCESSING                             ; Sequential                             ; Auto                       ; --             ; --                                ;
; SYNTH_PROTECT_SDC_CONSTRAINT                         ; On                                     ; Off                        ; --             ; --                                ;
; TOP_LEVEL_ENTITY                                     ; top_level                              ; frequency_counter_assembly ; --             ; --                                ;
+------------------------------------------------------+----------------------------------------+----------------------------+----------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:08     ; 1.0                     ; 716 MB              ; 00:00:13                           ;
; Fitter               ; 00:00:09     ; 1.7                     ; 1914 MB             ; 00:00:22                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 590 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:02     ; 2.7                     ; 852 MB              ; 00:00:05                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 861 MB              ; 00:00:01                           ;
; Total                ; 00:00:21     ; --                      ; --                  ; 00:00:43                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------+
; Flow OS Summary                                                                     ;
+----------------------+------------------+-------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name     ; OS Version ; Processor type ;
+----------------------+------------------+-------------+------------+----------------+
; Analysis & Synthesis ; fedora-41-pc     ; Fedora Core ; 41         ; x86_64         ;
; Fitter               ; fedora-41-pc     ; Fedora Core ; 41         ; x86_64         ;
; Assembler            ; fedora-41-pc     ; Fedora Core ; 41         ; x86_64         ;
; Timing Analyzer      ; fedora-41-pc     ; Fedora Core ; 41         ; x86_64         ;
; EDA Netlist Writer   ; fedora-41-pc     ; Fedora Core ; 41         ; x86_64         ;
+----------------------+------------------+-------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly
quartus_fit --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly
quartus_asm --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly
quartus_sta frequency_counter_assembly -c frequency_counter_assembly
quartus_eda --read_settings_files=off --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly



