// Seed: 708101368
module module_0 (
    id_1
);
  output wire id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    id_1,
    _id_2
);
  output wire _id_2;
  module_0 modCall_1 (id_1);
  output wire id_1;
  logic [1 : ~  id_2] id_3;
  ;
  logic id_4, id_5;
endmodule
module module_2 #(
    parameter id_2 = 32'd97,
    parameter id_4 = 32'd17
) (
    input  uwire id_0,
    input  tri1  id_1,
    input  tri   _id_2,
    output wor   id_3,
    input  wor   _id_4
);
  wire [  1 : -1 'b0 <  id_4] id_6;
  wire [-1  >=  id_2 : 1 'b0] id_7;
  module_0 modCall_1 (id_6);
  assign id_6 = id_0;
  logic id_8;
endmodule
