
Space_Invader_rework.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001da4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08001f2c  08001f2c  00011f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002050  08002050  00012050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002054  08002054  00012054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000094  20000000  08002058  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
  7 .bss          000000b4  20000094  20000094  00020094  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000148  20000148  00020094  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 10 .debug_info   000069e7  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001603  00000000  00000000  00026aab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008a8  00000000  00000000  000280b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000790  00000000  00000000  00028958  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000336e  00000000  00000000  000290e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002cf0  00000000  00000000  0002c456  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002f146  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002350  00000000  00000000  0002f1c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00031514  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000094 	.word	0x20000094
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001f14 	.word	0x08001f14

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000098 	.word	0x20000098
 80001c4:	08001f14 	.word	0x08001f14

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	460b      	mov	r3, r1
 8000296:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000298:	2300      	movs	r3, #0
 800029a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <DAC_SetChannel1Data+0x34>)
 800029e:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4413      	add	r3, r2
 80002a6:	3308      	adds	r3, #8
 80002a8:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	461a      	mov	r2, r3
 80002ae:	887b      	ldrh	r3, [r7, #2]
 80002b0:	6013      	str	r3, [r2, #0]
}
 80002b2:	bf00      	nop
 80002b4:	3714      	adds	r7, #20
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	40007400 	.word	0x40007400

080002c4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b085      	sub	sp, #20
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4b25      	ldr	r3, [pc, #148]	; (8000370 <DMA_Init+0xac>)
 80002dc:	4013      	ands	r3, r2
 80002de:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	681a      	ldr	r2, [r3, #0]
 80002e4:	683b      	ldr	r3, [r7, #0]
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002ee:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002fa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000306:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800030c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000312:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000318:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	4313      	orrs	r3, r2
 800031e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	68fa      	ldr	r2, [r7, #12]
 8000324:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	695b      	ldr	r3, [r3, #20]
 800032a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	f023 0307 	bic.w	r3, r3, #7
 8000332:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000338:	683b      	ldr	r3, [r7, #0]
 800033a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033c:	4313      	orrs	r3, r2
 800033e:	68fa      	ldr	r2, [r7, #12]
 8000340:	4313      	orrs	r3, r2
 8000342:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	68fa      	ldr	r2, [r7, #12]
 8000348:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	691a      	ldr	r2, [r3, #16]
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	685a      	ldr	r2, [r3, #4]
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	689a      	ldr	r2, [r3, #8]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	60da      	str	r2, [r3, #12]
}
 8000362:	bf00      	nop
 8000364:	3714      	adds	r7, #20
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	f01c803f 	.word	0xf01c803f

08000374 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	460b      	mov	r3, r1
 800037e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000380:	78fb      	ldrb	r3, [r7, #3]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d006      	beq.n	8000394 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f043 0201 	orr.w	r2, r3, #1
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000392:	e005      	b.n	80003a0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	f023 0201 	bic.w	r2, r3, #1
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	601a      	str	r2, [r3, #0]
}
 80003a0:	bf00      	nop
 80003a2:	370c      	adds	r7, #12
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr

080003ac <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80003b4:	2300      	movs	r3, #0
 80003b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f003 0301 	and.w	r3, r3, #1
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d002      	beq.n	80003ca <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80003c4:	2301      	movs	r3, #1
 80003c6:	73fb      	strb	r3, [r7, #15]
 80003c8:	e001      	b.n	80003ce <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80003ca:	2300      	movs	r3, #0
 80003cc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80003ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80003dc:	b480      	push	{r7}
 80003de:	b087      	sub	sp, #28
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
 80003e4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80003e6:	2300      	movs	r3, #0
 80003e8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80003ea:	2300      	movs	r3, #0
 80003ec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	4a15      	ldr	r2, [pc, #84]	; (8000448 <DMA_GetFlagStatus+0x6c>)
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d802      	bhi.n	80003fc <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003f6:	4b15      	ldr	r3, [pc, #84]	; (800044c <DMA_GetFlagStatus+0x70>)
 80003f8:	613b      	str	r3, [r7, #16]
 80003fa:	e001      	b.n	8000400 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003fc:	4b14      	ldr	r3, [pc, #80]	; (8000450 <DMA_GetFlagStatus+0x74>)
 80003fe:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000400:	683b      	ldr	r3, [r7, #0]
 8000402:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000406:	2b00      	cmp	r3, #0
 8000408:	d003      	beq.n	8000412 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800040a:	693b      	ldr	r3, [r7, #16]
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	60fb      	str	r3, [r7, #12]
 8000410:	e002      	b.n	8000418 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000412:	693b      	ldr	r3, [r7, #16]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800041e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000422:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000424:	68fa      	ldr	r2, [r7, #12]
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	4013      	ands	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	d002      	beq.n	8000434 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800042e:	2301      	movs	r3, #1
 8000430:	75fb      	strb	r3, [r7, #23]
 8000432:	e001      	b.n	8000438 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000434:	2300      	movs	r3, #0
 8000436:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000438:	7dfb      	ldrb	r3, [r7, #23]
}
 800043a:	4618      	mov	r0, r3
 800043c:	371c      	adds	r7, #28
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	4002640f 	.word	0x4002640f
 800044c:	40026000 	.word	0x40026000
 8000450:	40026400 	.word	0x40026400

08000454 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000454:	b480      	push	{r7}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
 800045c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <DMA_ClearFlag+0x50>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d802      	bhi.n	800046c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000466:	4b10      	ldr	r3, [pc, #64]	; (80004a8 <DMA_ClearFlag+0x54>)
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	e001      	b.n	8000470 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800046c:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <DMA_ClearFlag+0x58>)
 800046e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000476:	2b00      	cmp	r3, #0
 8000478:	d007      	beq.n	800048a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000480:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000488:	e006      	b.n	8000498 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000490:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000494:	68fa      	ldr	r2, [r7, #12]
 8000496:	6093      	str	r3, [r2, #8]
}
 8000498:	bf00      	nop
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	4002640f 	.word	0x4002640f
 80004a8:	40026000 	.word	0x40026000
 80004ac:	40026400 	.word	0x40026400

080004b0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b087      	sub	sp, #28
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80004ba:	2300      	movs	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
 80004be:	2300      	movs	r3, #0
 80004c0:	613b      	str	r3, [r7, #16]
 80004c2:	2300      	movs	r3, #0
 80004c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004c6:	2300      	movs	r3, #0
 80004c8:	617b      	str	r3, [r7, #20]
 80004ca:	e076      	b.n	80005ba <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80004cc:	2201      	movs	r2, #1
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	fa02 f303 	lsl.w	r3, r2, r3
 80004d4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	681a      	ldr	r2, [r3, #0]
 80004da:	693b      	ldr	r3, [r7, #16]
 80004dc:	4013      	ands	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	693b      	ldr	r3, [r7, #16]
 80004e4:	429a      	cmp	r2, r3
 80004e6:	d165      	bne.n	80005b4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	005b      	lsls	r3, r3, #1
 80004f0:	2103      	movs	r1, #3
 80004f2:	fa01 f303 	lsl.w	r3, r1, r3
 80004f6:	43db      	mvns	r3, r3
 80004f8:	401a      	ands	r2, r3
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	791b      	ldrb	r3, [r3, #4]
 8000506:	4619      	mov	r1, r3
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	fa01 f303 	lsl.w	r3, r1, r3
 8000510:	431a      	orrs	r2, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	791b      	ldrb	r3, [r3, #4]
 800051a:	2b01      	cmp	r3, #1
 800051c:	d003      	beq.n	8000526 <GPIO_Init+0x76>
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	791b      	ldrb	r3, [r3, #4]
 8000522:	2b02      	cmp	r3, #2
 8000524:	d12e      	bne.n	8000584 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	689a      	ldr	r2, [r3, #8]
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	2103      	movs	r1, #3
 8000530:	fa01 f303 	lsl.w	r3, r1, r3
 8000534:	43db      	mvns	r3, r3
 8000536:	401a      	ands	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	689a      	ldr	r2, [r3, #8]
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	795b      	ldrb	r3, [r3, #5]
 8000544:	4619      	mov	r1, r3
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	fa01 f303 	lsl.w	r3, r1, r3
 800054e:	431a      	orrs	r2, r3
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	685a      	ldr	r2, [r3, #4]
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	b29b      	uxth	r3, r3
 800055c:	4619      	mov	r1, r3
 800055e:	2301      	movs	r3, #1
 8000560:	408b      	lsls	r3, r1
 8000562:	43db      	mvns	r3, r3
 8000564:	401a      	ands	r2, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	685b      	ldr	r3, [r3, #4]
 800056e:	683a      	ldr	r2, [r7, #0]
 8000570:	7992      	ldrb	r2, [r2, #6]
 8000572:	4611      	mov	r1, r2
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	b292      	uxth	r2, r2
 8000578:	fa01 f202 	lsl.w	r2, r1, r2
 800057c:	b292      	uxth	r2, r2
 800057e:	431a      	orrs	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	68da      	ldr	r2, [r3, #12]
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	b29b      	uxth	r3, r3
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	2103      	movs	r1, #3
 8000590:	fa01 f303 	lsl.w	r3, r1, r3
 8000594:	43db      	mvns	r3, r3
 8000596:	401a      	ands	r2, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	68da      	ldr	r2, [r3, #12]
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	79db      	ldrb	r3, [r3, #7]
 80005a4:	4619      	mov	r1, r3
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	fa01 f303 	lsl.w	r3, r1, r3
 80005ae:	431a      	orrs	r2, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	3301      	adds	r3, #1
 80005b8:	617b      	str	r3, [r7, #20]
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	2b0f      	cmp	r3, #15
 80005be:	d985      	bls.n	80004cc <GPIO_Init+0x1c>
    }
  }
}
 80005c0:	bf00      	nop
 80005c2:	371c      	adds	r7, #28
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	460b      	mov	r3, r1
 80005d6:	807b      	strh	r3, [r7, #2]
 80005d8:	4613      	mov	r3, r2
 80005da:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005dc:	2300      	movs	r3, #0
 80005de:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005e4:	787a      	ldrb	r2, [r7, #1]
 80005e6:	887b      	ldrh	r3, [r7, #2]
 80005e8:	f003 0307 	and.w	r3, r3, #7
 80005ec:	009b      	lsls	r3, r3, #2
 80005ee:	fa02 f303 	lsl.w	r3, r2, r3
 80005f2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005f4:	887b      	ldrh	r3, [r7, #2]
 80005f6:	08db      	lsrs	r3, r3, #3
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	4618      	mov	r0, r3
 80005fc:	887b      	ldrh	r3, [r7, #2]
 80005fe:	08db      	lsrs	r3, r3, #3
 8000600:	b29b      	uxth	r3, r3
 8000602:	461a      	mov	r2, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	3208      	adds	r2, #8
 8000608:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800060c:	887b      	ldrh	r3, [r7, #2]
 800060e:	f003 0307 	and.w	r3, r3, #7
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	210f      	movs	r1, #15
 8000616:	fa01 f303 	lsl.w	r3, r1, r3
 800061a:	43db      	mvns	r3, r3
 800061c:	ea02 0103 	and.w	r1, r2, r3
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	f100 0208 	add.w	r2, r0, #8
 8000626:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800062a:	887b      	ldrh	r3, [r7, #2]
 800062c:	08db      	lsrs	r3, r3, #3
 800062e:	b29b      	uxth	r3, r3
 8000630:	461a      	mov	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	3208      	adds	r2, #8
 8000636:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	4313      	orrs	r3, r2
 800063e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000640:	887b      	ldrh	r3, [r7, #2]
 8000642:	08db      	lsrs	r3, r3, #3
 8000644:	b29b      	uxth	r3, r3
 8000646:	461a      	mov	r2, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	3208      	adds	r2, #8
 800064c:	68b9      	ldr	r1, [r7, #8]
 800064e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000652:	bf00      	nop
 8000654:	3714      	adds	r7, #20
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
	...

08000660 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000660:	b480      	push	{r7}
 8000662:	b089      	sub	sp, #36	; 0x24
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000668:	2300      	movs	r3, #0
 800066a:	61bb      	str	r3, [r7, #24]
 800066c:	2300      	movs	r3, #0
 800066e:	617b      	str	r3, [r7, #20]
 8000670:	2300      	movs	r3, #0
 8000672:	61fb      	str	r3, [r7, #28]
 8000674:	2302      	movs	r3, #2
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	2300      	movs	r3, #0
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	2302      	movs	r3, #2
 800067e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000680:	4b47      	ldr	r3, [pc, #284]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 8000682:	689b      	ldr	r3, [r3, #8]
 8000684:	f003 030c 	and.w	r3, r3, #12
 8000688:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800068a:	69bb      	ldr	r3, [r7, #24]
 800068c:	2b04      	cmp	r3, #4
 800068e:	d007      	beq.n	80006a0 <RCC_GetClocksFreq+0x40>
 8000690:	2b08      	cmp	r3, #8
 8000692:	d009      	beq.n	80006a8 <RCC_GetClocksFreq+0x48>
 8000694:	2b00      	cmp	r3, #0
 8000696:	d13d      	bne.n	8000714 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	4a42      	ldr	r2, [pc, #264]	; (80007a4 <RCC_GetClocksFreq+0x144>)
 800069c:	601a      	str	r2, [r3, #0]
      break;
 800069e:	e03d      	b.n	800071c <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a41      	ldr	r2, [pc, #260]	; (80007a8 <RCC_GetClocksFreq+0x148>)
 80006a4:	601a      	str	r2, [r3, #0]
      break;
 80006a6:	e039      	b.n	800071c <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80006a8:	4b3d      	ldr	r3, [pc, #244]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	0d9b      	lsrs	r3, r3, #22
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80006b4:	4b3a      	ldr	r3, [pc, #232]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006bc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d00c      	beq.n	80006de <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80006c4:	4a38      	ldr	r2, [pc, #224]	; (80007a8 <RCC_GetClocksFreq+0x148>)
 80006c6:	68bb      	ldr	r3, [r7, #8]
 80006c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006cc:	4a34      	ldr	r2, [pc, #208]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 80006ce:	6852      	ldr	r2, [r2, #4]
 80006d0:	0992      	lsrs	r2, r2, #6
 80006d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006d6:	fb02 f303 	mul.w	r3, r2, r3
 80006da:	61fb      	str	r3, [r7, #28]
 80006dc:	e00b      	b.n	80006f6 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80006de:	4a31      	ldr	r2, [pc, #196]	; (80007a4 <RCC_GetClocksFreq+0x144>)
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e6:	4a2e      	ldr	r2, [pc, #184]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 80006e8:	6852      	ldr	r2, [r2, #4]
 80006ea:	0992      	lsrs	r2, r2, #6
 80006ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006f0:	fb02 f303 	mul.w	r3, r2, r3
 80006f4:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80006f6:	4b2a      	ldr	r3, [pc, #168]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	0c1b      	lsrs	r3, r3, #16
 80006fc:	f003 0303 	and.w	r3, r3, #3
 8000700:	3301      	adds	r3, #1
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000706:	69fa      	ldr	r2, [r7, #28]
 8000708:	693b      	ldr	r3, [r7, #16]
 800070a:	fbb2 f2f3 	udiv	r2, r2, r3
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	601a      	str	r2, [r3, #0]
      break;
 8000712:	e003      	b.n	800071c <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a23      	ldr	r2, [pc, #140]	; (80007a4 <RCC_GetClocksFreq+0x144>)
 8000718:	601a      	str	r2, [r3, #0]
      break;
 800071a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800071c:	4b20      	ldr	r3, [pc, #128]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 800071e:	689b      	ldr	r3, [r3, #8]
 8000720:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000724:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000726:	69bb      	ldr	r3, [r7, #24]
 8000728:	091b      	lsrs	r3, r3, #4
 800072a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800072c:	4a1f      	ldr	r2, [pc, #124]	; (80007ac <RCC_GetClocksFreq+0x14c>)
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	4413      	add	r3, r2
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	b2db      	uxtb	r3, r3
 8000736:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	40da      	lsrs	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000744:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 8000746:	689b      	ldr	r3, [r3, #8]
 8000748:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800074c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800074e:	69bb      	ldr	r3, [r7, #24]
 8000750:	0a9b      	lsrs	r3, r3, #10
 8000752:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000754:	4a15      	ldr	r2, [pc, #84]	; (80007ac <RCC_GetClocksFreq+0x14c>)
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	b2db      	uxtb	r3, r3
 800075e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	685a      	ldr	r2, [r3, #4]
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	40da      	lsrs	r2, r3
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <RCC_GetClocksFreq+0x140>)
 800076e:	689b      	ldr	r3, [r3, #8]
 8000770:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000774:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000776:	69bb      	ldr	r3, [r7, #24]
 8000778:	0b5b      	lsrs	r3, r3, #13
 800077a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800077c:	4a0b      	ldr	r2, [pc, #44]	; (80007ac <RCC_GetClocksFreq+0x14c>)
 800077e:	69bb      	ldr	r3, [r7, #24]
 8000780:	4413      	add	r3, r2
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	b2db      	uxtb	r3, r3
 8000786:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	685a      	ldr	r2, [r3, #4]
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	40da      	lsrs	r2, r3
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	60da      	str	r2, [r3, #12]
}
 8000794:	bf00      	nop
 8000796:	3724      	adds	r7, #36	; 0x24
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	40023800 	.word	0x40023800
 80007a4:	00f42400 	.word	0x00f42400
 80007a8:	007a1200 	.word	0x007a1200
 80007ac:	20000000 	.word	0x20000000

080007b0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	460b      	mov	r3, r1
 80007ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007bc:	78fb      	ldrb	r3, [r7, #3]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d006      	beq.n	80007d0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007c2:	490a      	ldr	r1, [pc, #40]	; (80007ec <RCC_AHB1PeriphClockCmd+0x3c>)
 80007c4:	4b09      	ldr	r3, [pc, #36]	; (80007ec <RCC_AHB1PeriphClockCmd+0x3c>)
 80007c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4313      	orrs	r3, r2
 80007cc:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80007ce:	e006      	b.n	80007de <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80007d0:	4906      	ldr	r1, [pc, #24]	; (80007ec <RCC_AHB1PeriphClockCmd+0x3c>)
 80007d2:	4b06      	ldr	r3, [pc, #24]	; (80007ec <RCC_AHB1PeriphClockCmd+0x3c>)
 80007d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	43db      	mvns	r3, r3
 80007da:	4013      	ands	r3, r2
 80007dc:	630b      	str	r3, [r1, #48]	; 0x30
}
 80007de:	bf00      	nop
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	40023800 	.word	0x40023800

080007f0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	460b      	mov	r3, r1
 80007fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007fc:	78fb      	ldrb	r3, [r7, #3]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d006      	beq.n	8000810 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000802:	490a      	ldr	r1, [pc, #40]	; (800082c <RCC_APB1PeriphClockCmd+0x3c>)
 8000804:	4b09      	ldr	r3, [pc, #36]	; (800082c <RCC_APB1PeriphClockCmd+0x3c>)
 8000806:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	4313      	orrs	r3, r2
 800080c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800080e:	e006      	b.n	800081e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000810:	4906      	ldr	r1, [pc, #24]	; (800082c <RCC_APB1PeriphClockCmd+0x3c>)
 8000812:	4b06      	ldr	r3, [pc, #24]	; (800082c <RCC_APB1PeriphClockCmd+0x3c>)
 8000814:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	43db      	mvns	r3, r3
 800081a:	4013      	ands	r3, r2
 800081c:	640b      	str	r3, [r1, #64]	; 0x40
}
 800081e:	bf00      	nop
 8000820:	370c      	adds	r7, #12
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800

08000830 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	460b      	mov	r3, r1
 800083a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	887a      	ldrh	r2, [r7, #2]
 8000840:	819a      	strh	r2, [r3, #12]
}
 8000842:	bf00      	nop
 8000844:	370c      	adds	r7, #12
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr

0800084e <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800084e:	b480      	push	{r7}
 8000850:	b085      	sub	sp, #20
 8000852:	af00      	add	r7, sp, #0
 8000854:	6078      	str	r0, [r7, #4]
 8000856:	460b      	mov	r3, r1
 8000858:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800085a:	2300      	movs	r3, #0
 800085c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	891b      	ldrh	r3, [r3, #8]
 8000862:	b29a      	uxth	r2, r3
 8000864:	887b      	ldrh	r3, [r7, #2]
 8000866:	4013      	ands	r3, r2
 8000868:	b29b      	uxth	r3, r3
 800086a:	2b00      	cmp	r3, #0
 800086c:	d002      	beq.n	8000874 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800086e:	2301      	movs	r3, #1
 8000870:	73fb      	strb	r3, [r7, #15]
 8000872:	e001      	b.n	8000878 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000874:	2300      	movs	r3, #0
 8000876:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000878:	7bfb      	ldrb	r3, [r7, #15]
}
 800087a:	4618      	mov	r0, r3
 800087c:	3714      	adds	r7, #20
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
	...

08000888 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08a      	sub	sp, #40	; 0x28
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
 8000896:	2300      	movs	r3, #0
 8000898:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800089a:	2300      	movs	r3, #0
 800089c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800089e:	2300      	movs	r3, #0
 80008a0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	8a1b      	ldrh	r3, [r3, #16]
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80008aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	88db      	ldrh	r3, [r3, #6]
 80008b6:	461a      	mov	r2, r3
 80008b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ba:	4313      	orrs	r3, r2
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80008be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c0:	b29a      	uxth	r2, r3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	899b      	ldrh	r3, [r3, #12]
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80008ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008d0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80008d4:	f023 030c 	bic.w	r3, r3, #12
 80008d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	889a      	ldrh	r2, [r3, #4]
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	891b      	ldrh	r3, [r3, #8]
 80008e2:	4313      	orrs	r3, r2
 80008e4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80008ea:	4313      	orrs	r3, r2
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	461a      	mov	r2, r3
 80008f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f2:	4313      	orrs	r3, r2
 80008f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80008f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f8:	b29a      	uxth	r2, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	8a9b      	ldrh	r3, [r3, #20]
 8000902:	b29b      	uxth	r3, r3
 8000904:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800090c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	899b      	ldrh	r3, [r3, #12]
 8000912:	461a      	mov	r2, r3
 8000914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000916:	4313      	orrs	r3, r2
 8000918:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800091a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091c:	b29a      	uxth	r2, r3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000922:	f107 0308 	add.w	r3, r7, #8
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff fe9a 	bl	8000660 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4a30      	ldr	r2, [pc, #192]	; (80009f0 <USART_Init+0x168>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d003      	beq.n	800093c <USART_Init+0xb4>
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	4a2f      	ldr	r2, [pc, #188]	; (80009f4 <USART_Init+0x16c>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d102      	bne.n	8000942 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	623b      	str	r3, [r7, #32]
 8000940:	e001      	b.n	8000946 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	899b      	ldrh	r3, [r3, #12]
 800094a:	b29b      	uxth	r3, r3
 800094c:	b21b      	sxth	r3, r3
 800094e:	2b00      	cmp	r3, #0
 8000950:	da0c      	bge.n	800096c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000952:	6a3a      	ldr	r2, [r7, #32]
 8000954:	4613      	mov	r3, r2
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	4413      	add	r3, r2
 800095a:	009a      	lsls	r2, r3, #2
 800095c:	441a      	add	r2, r3
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	005b      	lsls	r3, r3, #1
 8000964:	fbb2 f3f3 	udiv	r3, r2, r3
 8000968:	61fb      	str	r3, [r7, #28]
 800096a:	e00b      	b.n	8000984 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800096c:	6a3a      	ldr	r2, [r7, #32]
 800096e:	4613      	mov	r3, r2
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	4413      	add	r3, r2
 8000974:	009a      	lsls	r2, r3, #2
 8000976:	441a      	add	r2, r3
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000982:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000984:	69fb      	ldr	r3, [r7, #28]
 8000986:	4a1c      	ldr	r2, [pc, #112]	; (80009f8 <USART_Init+0x170>)
 8000988:	fba2 2303 	umull	r2, r3, r2, r3
 800098c:	095b      	lsrs	r3, r3, #5
 800098e:	011b      	lsls	r3, r3, #4
 8000990:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000994:	091b      	lsrs	r3, r3, #4
 8000996:	2264      	movs	r2, #100	; 0x64
 8000998:	fb02 f303 	mul.w	r3, r2, r3
 800099c:	69fa      	ldr	r2, [r7, #28]
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	899b      	ldrh	r3, [r3, #12]
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	b21b      	sxth	r3, r3
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	da0c      	bge.n	80009c8 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80009ae:	69bb      	ldr	r3, [r7, #24]
 80009b0:	00db      	lsls	r3, r3, #3
 80009b2:	3332      	adds	r3, #50	; 0x32
 80009b4:	4a10      	ldr	r2, [pc, #64]	; (80009f8 <USART_Init+0x170>)
 80009b6:	fba2 2303 	umull	r2, r3, r2, r3
 80009ba:	095b      	lsrs	r3, r3, #5
 80009bc:	f003 0307 	and.w	r3, r3, #7
 80009c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009c2:	4313      	orrs	r3, r2
 80009c4:	627b      	str	r3, [r7, #36]	; 0x24
 80009c6:	e00b      	b.n	80009e0 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	011b      	lsls	r3, r3, #4
 80009cc:	3332      	adds	r3, #50	; 0x32
 80009ce:	4a0a      	ldr	r2, [pc, #40]	; (80009f8 <USART_Init+0x170>)
 80009d0:	fba2 2303 	umull	r2, r3, r2, r3
 80009d4:	095b      	lsrs	r3, r3, #5
 80009d6:	f003 030f 	and.w	r3, r3, #15
 80009da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009dc:	4313      	orrs	r3, r2
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80009e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e2:	b29a      	uxth	r2, r3
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	811a      	strh	r2, [r3, #8]
}
 80009e8:	bf00      	nop
 80009ea:	3728      	adds	r7, #40	; 0x28
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40011000 	.word	0x40011000
 80009f4:	40011400 	.word	0x40011400
 80009f8:	51eb851f 	.word	0x51eb851f

080009fc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000a08:	78fb      	ldrb	r3, [r7, #3]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d008      	beq.n	8000a20 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	899b      	ldrh	r3, [r3, #12]
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000a1e:	e007      	b.n	8000a30 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	899b      	ldrh	r3, [r3, #12]
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	819a      	strh	r2, [r3, #12]
}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b087      	sub	sp, #28
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	460b      	mov	r3, r1
 8000a46:	807b      	strh	r3, [r7, #2]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	2300      	movs	r3, #0
 8000a56:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000a60:	887b      	ldrh	r3, [r7, #2]
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	095b      	lsrs	r3, r3, #5
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000a6a:	887b      	ldrh	r3, [r7, #2]
 8000a6c:	f003 031f 	and.w	r3, r3, #31
 8000a70:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000a72:	2201      	movs	r2, #1
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000a7c:	693b      	ldr	r3, [r7, #16]
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d103      	bne.n	8000a8a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	330c      	adds	r3, #12
 8000a86:	617b      	str	r3, [r7, #20]
 8000a88:	e009      	b.n	8000a9e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	2b02      	cmp	r3, #2
 8000a8e:	d103      	bne.n	8000a98 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	3310      	adds	r3, #16
 8000a94:	617b      	str	r3, [r7, #20]
 8000a96:	e002      	b.n	8000a9e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	3314      	adds	r3, #20
 8000a9c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000a9e:	787b      	ldrb	r3, [r7, #1]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d006      	beq.n	8000ab2 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	697a      	ldr	r2, [r7, #20]
 8000aa8:	6811      	ldr	r1, [r2, #0]
 8000aaa:	68ba      	ldr	r2, [r7, #8]
 8000aac:	430a      	orrs	r2, r1
 8000aae:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000ab0:	e006      	b.n	8000ac0 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	697a      	ldr	r2, [r7, #20]
 8000ab6:	6811      	ldr	r1, [r2, #0]
 8000ab8:	68ba      	ldr	r2, [r7, #8]
 8000aba:	43d2      	mvns	r2, r2
 8000abc:	400a      	ands	r2, r1
 8000abe:	601a      	str	r2, [r3, #0]
}
 8000ac0:	bf00      	nop
 8000ac2:	371c      	adds	r7, #28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr

08000acc <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b087      	sub	sp, #28
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ae8:	887b      	ldrh	r3, [r7, #2]
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	095b      	lsrs	r3, r3, #5
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000af2:	887b      	ldrh	r3, [r7, #2]
 8000af4:	f003 031f 	and.w	r3, r3, #31
 8000af8:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000afa:	2201      	movs	r2, #1
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	fa02 f303 	lsl.w	r3, r2, r3
 8000b02:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d107      	bne.n	8000b1a <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	899b      	ldrh	r3, [r3, #12]
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	461a      	mov	r2, r3
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	4013      	ands	r3, r2
 8000b16:	617b      	str	r3, [r7, #20]
 8000b18:	e011      	b.n	8000b3e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d107      	bne.n	8000b30 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	8a1b      	ldrh	r3, [r3, #16]
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	461a      	mov	r2, r3
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	617b      	str	r3, [r7, #20]
 8000b2e:	e006      	b.n	8000b3e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	8a9b      	ldrh	r3, [r3, #20]
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	461a      	mov	r2, r3
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000b3e:	887b      	ldrh	r3, [r7, #2]
 8000b40:	0a1b      	lsrs	r3, r3, #8
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000b46:	2201      	movs	r2, #1
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	881b      	ldrh	r3, [r3, #0]
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	461a      	mov	r2, r3
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d005      	beq.n	8000b70 <USART_GetITStatus+0xa4>
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d002      	beq.n	8000b70 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	74fb      	strb	r3, [r7, #19]
 8000b6e:	e001      	b.n	8000b74 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000b70:	2300      	movs	r3, #0
 8000b72:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000b74:	7cfb      	ldrb	r3, [r7, #19]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	371c      	adds	r7, #28
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
	...

08000b84 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000b88:	4b38      	ldr	r3, [pc, #224]	; (8000c6c <Audio_MAL_IRQHandler+0xe8>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	4b38      	ldr	r3, [pc, #224]	; (8000c70 <Audio_MAL_IRQHandler+0xec>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4619      	mov	r1, r3
 8000b92:	4610      	mov	r0, r2
 8000b94:	f7ff fc22 	bl	80003dc <DMA_GetFlagStatus>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d064      	beq.n	8000c68 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000b9e:	4b35      	ldr	r3, [pc, #212]	; (8000c74 <Audio_MAL_IRQHandler+0xf0>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d04c      	beq.n	8000c40 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000ba6:	bf00      	nop
 8000ba8:	4b30      	ldr	r3, [pc, #192]	; (8000c6c <Audio_MAL_IRQHandler+0xe8>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fbfd 	bl	80003ac <DMA_GetCmdStatus>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d1f7      	bne.n	8000ba8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000bb8:	4b2c      	ldr	r3, [pc, #176]	; (8000c6c <Audio_MAL_IRQHandler+0xe8>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4b2c      	ldr	r3, [pc, #176]	; (8000c70 <Audio_MAL_IRQHandler+0xec>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4610      	mov	r0, r2
 8000bc4:	f7ff fc46 	bl	8000454 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000bc8:	4b2b      	ldr	r3, [pc, #172]	; (8000c78 <Audio_MAL_IRQHandler+0xf4>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	461a      	mov	r2, r3
 8000bce:	4b2b      	ldr	r3, [pc, #172]	; (8000c7c <Audio_MAL_IRQHandler+0xf8>)
 8000bd0:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000bd2:	4b28      	ldr	r3, [pc, #160]	; (8000c74 <Audio_MAL_IRQHandler+0xf0>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	bf28      	it	cs
 8000bde:	4613      	movcs	r3, r2
 8000be0:	4a26      	ldr	r2, [pc, #152]	; (8000c7c <Audio_MAL_IRQHandler+0xf8>)
 8000be2:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000be4:	4b21      	ldr	r3, [pc, #132]	; (8000c6c <Audio_MAL_IRQHandler+0xe8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4924      	ldr	r1, [pc, #144]	; (8000c7c <Audio_MAL_IRQHandler+0xf8>)
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fb6a 	bl	80002c4 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000bf0:	4b1e      	ldr	r3, [pc, #120]	; (8000c6c <Audio_MAL_IRQHandler+0xe8>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fbbc 	bl	8000374 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000bfc:	4b1e      	ldr	r3, [pc, #120]	; (8000c78 <Audio_MAL_IRQHandler+0xf4>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	4b1c      	ldr	r3, [pc, #112]	; (8000c74 <Audio_MAL_IRQHandler+0xf0>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c08:	d203      	bcs.n	8000c12 <Audio_MAL_IRQHandler+0x8e>
 8000c0a:	4b1a      	ldr	r3, [pc, #104]	; (8000c74 <Audio_MAL_IRQHandler+0xf0>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	e000      	b.n	8000c14 <Audio_MAL_IRQHandler+0x90>
 8000c12:	4b1b      	ldr	r3, [pc, #108]	; (8000c80 <Audio_MAL_IRQHandler+0xfc>)
 8000c14:	4413      	add	r3, r2
 8000c16:	4a18      	ldr	r2, [pc, #96]	; (8000c78 <Audio_MAL_IRQHandler+0xf4>)
 8000c18:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000c1a:	4b16      	ldr	r3, [pc, #88]	; (8000c74 <Audio_MAL_IRQHandler+0xf0>)
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <Audio_MAL_IRQHandler+0xf0>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000c26:	428b      	cmp	r3, r1
 8000c28:	bf28      	it	cs
 8000c2a:	460b      	movcs	r3, r1
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	4a11      	ldr	r2, [pc, #68]	; (8000c74 <Audio_MAL_IRQHandler+0xf0>)
 8000c30:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000c32:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <Audio_MAL_IRQHandler+0xe8>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2101      	movs	r1, #1
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff fb9b 	bl	8000374 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000c3e:	e013      	b.n	8000c68 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000c40:	4b0a      	ldr	r3, [pc, #40]	; (8000c6c <Audio_MAL_IRQHandler+0xe8>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff fb94 	bl	8000374 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000c4c:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <Audio_MAL_IRQHandler+0xe8>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <Audio_MAL_IRQHandler+0xec>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4619      	mov	r1, r3
 8000c56:	4610      	mov	r0, r2
 8000c58:	f7ff fbfc 	bl	8000454 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <Audio_MAL_IRQHandler+0xf4>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 f947 	bl	8000ef6 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20000018 	.word	0x20000018
 8000c70:	2000001c 	.word	0x2000001c
 8000c74:	20000010 	.word	0x20000010
 8000c78:	200000c4 	.word	0x200000c4
 8000c7c:	20000104 	.word	0x20000104
 8000c80:	0001fffe 	.word	0x0001fffe

08000c84 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000c88:	f7ff ff7c 	bl	8000b84 <Audio_MAL_IRQHandler>
}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000c94:	f7ff ff76 	bl	8000b84 <Audio_MAL_IRQHandler>
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000ca0:	2102      	movs	r1, #2
 8000ca2:	480d      	ldr	r0, [pc, #52]	; (8000cd8 <SPI3_IRQHandler+0x3c>)
 8000ca4:	f7ff fdd3 	bl	800084e <SPI_I2S_GetFlagStatus>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d011      	beq.n	8000cd2 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000cae:	4b0b      	ldr	r3, [pc, #44]	; (8000cdc <SPI3_IRQHandler+0x40>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2b02      	cmp	r3, #2
 8000cb4:	d106      	bne.n	8000cc4 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000cb6:	f000 f929 	bl	8000f0c <EVAL_AUDIO_GetSampleCallBack>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	2004      	movs	r0, #4
 8000cc0:	f7ff fae4 	bl	800028c <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000cc4:	f000 f922 	bl	8000f0c <EVAL_AUDIO_GetSampleCallBack>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4802      	ldr	r0, [pc, #8]	; (8000cd8 <SPI3_IRQHandler+0x3c>)
 8000cce:	f7ff fdaf 	bl	8000830 <SPI_I2S_SendData>
  }
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40003c00 	.word	0x40003c00
 8000cdc:	20000014 	.word	0x20000014

08000ce0 <jeu>:
#include <vt100.h>
#include "jeu.h"
#include "time.h"
#include "option_display.h"

uint8_t jeu(void){
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b087      	sub	sp, #28
 8000ce4:	af02      	add	r7, sp, #8

	//char tab_invader[2]= "v";
	uint8_t i = 40;  // position de dpart du joueur
 8000ce6:	2328      	movs	r3, #40	; 0x28
 8000ce8:	73fb      	strb	r3, [r7, #15]
	uint8_t pmx = 0; // dclaration de la variable pour la coordone x du missile
 8000cea:	2300      	movs	r3, #0
 8000cec:	717b      	strb	r3, [r7, #5]
	uint8_t pmy = 23; // dclaration de la variable pour la coordone y du missile
 8000cee:	2317      	movs	r3, #23
 8000cf0:	73bb      	strb	r3, [r7, #14]
	int8_t pix = 4; // dclaration de la position de dpart des ennemis en x
 8000cf2:	2304      	movs	r3, #4
 8000cf4:	737b      	strb	r3, [r7, #13]
	uint8_t piy = 2; // en y
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	733b      	strb	r3, [r7, #12]

	uint16_t ci = 0; // conteur pour temperer les dplacements des enemis
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	817b      	strh	r3, [r7, #10]
	uint8_t mode = 0; // variable pour le mode de dplacement das invaders droite gauche et inversement
 8000cfe:	2300      	movs	r3, #0
 8000d00:	727b      	strb	r3, [r7, #9]

	uint8_t dead_invader = 0; // variable pour le nombre d'invaders morts
 8000d02:	2300      	movs	r3, #0
 8000d04:	713b      	strb	r3, [r7, #4]
	uint8_t dead_life = 0; // variable pour le nombre de vies mortes
 8000d06:	2300      	movs	r3, #0
 8000d08:	70fb      	strb	r3, [r7, #3]

	uint16_t clavier2 = 0; // variable contenant la valeur de la touche clavier appuy
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	80fb      	strh	r3, [r7, #6]

	vt100_clear_screen(); // on commence par prparer le plateau de jeu en effacant tout
 8000d0e:	f000 fffb 	bl	8001d08 <vt100_clear_screen>

	// tant qu'on appuye pas sur "ESC" ou "m" on joue
	while(clavier2 != 0x6D && clavier2 != 0x1B){
 8000d12:	e0b8      	b.n	8000e86 <jeu+0x1a6>

					clavier2 = serial_get_last_char();
 8000d14:	f000 fe02 	bl	800191c <serial_get_last_char>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	80fb      	strh	r3, [r7, #6]
					/*vt100_move(0,2);

					//dbut du jeu
					serial_puts("-----------------------------------------------------------");*/
		 	 	 	player(i,0,0); // joueur
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2100      	movs	r1, #0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f9bc 	bl	80010a0 <player>
					invader(pix,piy,0,0,i); // invader
 8000d28:	7b78      	ldrb	r0, [r7, #13]
 8000d2a:	7b39      	ldrb	r1, [r7, #12]
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	2300      	movs	r3, #0
 8000d32:	2200      	movs	r2, #0
 8000d34:	f000 fa34 	bl	80011a0 <invader>
					//vie(0,0);

					//mouvement vers la droite
					if (clavier2 == 0x71) {
 8000d38:	88fb      	ldrh	r3, [r7, #6]
 8000d3a:	2b71      	cmp	r3, #113	; 0x71
 8000d3c:	d10a      	bne.n	8000d54 <jeu+0x74>
						i -= 1;
 8000d3e:	7bfb      	ldrb	r3, [r7, #15]
 8000d40:	3b01      	subs	r3, #1
 8000d42:	73fb      	strb	r3, [r7, #15]
						vt100_clear_screen();
 8000d44:	f000 ffe0 	bl	8001d08 <vt100_clear_screen>
						player(i,0,0);
 8000d48:	7bfb      	ldrb	r3, [r7, #15]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 f9a6 	bl	80010a0 <player>


					}
					//mouvement vers la gauche
					if (clavier2 == 0x64) {
 8000d54:	88fb      	ldrh	r3, [r7, #6]
 8000d56:	2b64      	cmp	r3, #100	; 0x64
 8000d58:	d10a      	bne.n	8000d70 <jeu+0x90>
						i += 1;
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	73fb      	strb	r3, [r7, #15]
						vt100_clear_screen();
 8000d60:	f000 ffd2 	bl	8001d08 <vt100_clear_screen>
						player(i,0,0);
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	2200      	movs	r2, #0
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 f998 	bl	80010a0 <player>
					}


					// commande de tir appuye sur "f"
					if (clavier2 == 0x66) {
 8000d70:	88fb      	ldrh	r3, [r7, #6]
 8000d72:	2b66      	cmp	r3, #102	; 0x66
 8000d74:	d134      	bne.n	8000de0 <jeu+0x100>
						pmy = 23; // position en y du dpart du missile
 8000d76:	2317      	movs	r3, #23
 8000d78:	73bb      	strb	r3, [r7, #14]
						// tant que la position en y n'est pas de 3 on incrmente sa postion
						while (pmy != 3) {
 8000d7a:	e02b      	b.n	8000dd4 <jeu+0xf4>
							pmx = i + 2;
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	3302      	adds	r3, #2
 8000d80:	717b      	strb	r3, [r7, #5]
							pmy -= 1;
 8000d82:	7bbb      	ldrb	r3, [r7, #14]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	73bb      	strb	r3, [r7, #14]
							vt100_clear_screen();
 8000d88:	f000 ffbe 	bl	8001d08 <vt100_clear_screen>

							// on garde l'affichage des vaisseaux joueur/invader pendant le tir
							player(i,0,0);
 8000d8c:	7bfb      	ldrb	r3, [r7, #15]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2100      	movs	r1, #0
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 f984 	bl	80010a0 <player>
							invader(pix,piy,0,0,i);
 8000d98:	7b78      	ldrb	r0, [r7, #13]
 8000d9a:	7b39      	ldrb	r1, [r7, #12]
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
 8000d9e:	9300      	str	r3, [sp, #0]
 8000da0:	2300      	movs	r3, #0
 8000da2:	2200      	movs	r2, #0
 8000da4:	f000 f9fc 	bl	80011a0 <invader>

							//bloc de commande du tir
							vt100_move(pmx, pmy);
 8000da8:	7bba      	ldrb	r2, [r7, #14]
 8000daa:	797b      	ldrb	r3, [r7, #5]
 8000dac:	4611      	mov	r1, r2
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 ff2e 	bl	8001c10 <vt100_move>
							serial_putchar('^');
 8000db4:	205e      	movs	r0, #94	; 0x5e
 8000db6:	f000 fd71 	bl	800189c <serial_putchar>
							//invader(pix,piy,pmx,pmy);
							invader(pix,piy,pmx,pmy,i);
 8000dba:	7b78      	ldrb	r0, [r7, #13]
 8000dbc:	7bbc      	ldrb	r4, [r7, #14]
 8000dbe:	797a      	ldrb	r2, [r7, #5]
 8000dc0:	7b39      	ldrb	r1, [r7, #12]
 8000dc2:	7bfb      	ldrb	r3, [r7, #15]
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	4623      	mov	r3, r4
 8000dc8:	f000 f9ea 	bl	80011a0 <invader>
							time(200000);
 8000dcc:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8000ebc <jeu+0x1dc>
 8000dd0:	f000 fef8 	bl	8001bc4 <time>
						while (pmy != 3) {
 8000dd4:	7bbb      	ldrb	r3, [r7, #14]
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d1d0      	bne.n	8000d7c <jeu+0x9c>

							//destruction invader
						}
						vt100_clear_screen();
 8000dda:	f000 ff95 	bl	8001d08 <vt100_clear_screen>
 8000dde:	e052      	b.n	8000e86 <jeu+0x1a6>
					}
					// sinon on garde l'affichage de tout le monde avec le dplacement des invaders
					else {
						player(i,0,0);
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	2200      	movs	r2, #0
 8000de4:	2100      	movs	r1, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 f95a 	bl	80010a0 <player>
						ci++;
 8000dec:	897b      	ldrh	r3, [r7, #10]
 8000dee:	3301      	adds	r3, #1
 8000df0:	817b      	strh	r3, [r7, #10]
						if (ci == 50 && mode == 0){
 8000df2:	897b      	ldrh	r3, [r7, #10]
 8000df4:	2b32      	cmp	r3, #50	; 0x32
 8000df6:	d115      	bne.n	8000e24 <jeu+0x144>
 8000df8:	7a7b      	ldrb	r3, [r7, #9]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d112      	bne.n	8000e24 <jeu+0x144>
							pix++;
 8000dfe:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	3301      	adds	r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	737b      	strb	r3, [r7, #13]
							ci = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	817b      	strh	r3, [r7, #10]
							if (pix == 8){
 8000e0e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000e12:	2b08      	cmp	r3, #8
 8000e14:	d104      	bne.n	8000e20 <jeu+0x140>
								piy++;
 8000e16:	7b3b      	ldrb	r3, [r7, #12]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	733b      	strb	r3, [r7, #12]
								mode = 1;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	727b      	strb	r3, [r7, #9]
							}
							vt100_clear_screen();
 8000e20:	f000 ff72 	bl	8001d08 <vt100_clear_screen>
						}
						if (ci == 50 && mode == 1){
 8000e24:	897b      	ldrh	r3, [r7, #10]
 8000e26:	2b32      	cmp	r3, #50	; 0x32
 8000e28:	d115      	bne.n	8000e56 <jeu+0x176>
 8000e2a:	7a7b      	ldrb	r3, [r7, #9]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d112      	bne.n	8000e56 <jeu+0x176>
							pix--;
 8000e30:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	3b01      	subs	r3, #1
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	737b      	strb	r3, [r7, #13]
							ci = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	817b      	strh	r3, [r7, #10]
							if (pix == 4){
 8000e40:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000e44:	2b04      	cmp	r3, #4
 8000e46:	d104      	bne.n	8000e52 <jeu+0x172>
								piy++;
 8000e48:	7b3b      	ldrb	r3, [r7, #12]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	733b      	strb	r3, [r7, #12]
								mode = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	727b      	strb	r3, [r7, #9]
							}
							vt100_clear_screen();
 8000e52:	f000 ff59 	bl	8001d08 <vt100_clear_screen>
							pix--;
						}
						*/


						dead_invader = invader(pix,piy,0,0,i);
 8000e56:	7b78      	ldrb	r0, [r7, #13]
 8000e58:	7b39      	ldrb	r1, [r7, #12]
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2200      	movs	r2, #0
 8000e62:	f000 f99d 	bl	80011a0 <invader>
 8000e66:	4603      	mov	r3, r0
 8000e68:	713b      	strb	r3, [r7, #4]
						dead_life = player(i,0,0);
 8000e6a:	7bfb      	ldrb	r3, [r7, #15]
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 f915 	bl	80010a0 <player>
 8000e76:	4603      	mov	r3, r0
 8000e78:	70fb      	strb	r3, [r7, #3]
						vie(dead_invader, dead_life);
 8000e7a:	78fa      	ldrb	r2, [r7, #3]
 8000e7c:	793b      	ldrb	r3, [r7, #4]
 8000e7e:	4611      	mov	r1, r2
 8000e80:	4618      	mov	r0, r3
 8000e82:	f000 f8b5 	bl	8000ff0 <vie>
	while(clavier2 != 0x6D && clavier2 != 0x1B){
 8000e86:	88fb      	ldrh	r3, [r7, #6]
 8000e88:	2b6d      	cmp	r3, #109	; 0x6d
 8000e8a:	d003      	beq.n	8000e94 <jeu+0x1b4>
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	2b1b      	cmp	r3, #27
 8000e90:	f47f af40 	bne.w	8000d14 <jeu+0x34>
					}

	}
	// si on appuie sur m on retourne au menu
	if (clavier2 == 0x6D){
 8000e94:	88fb      	ldrh	r3, [r7, #6]
 8000e96:	2b6d      	cmp	r3, #109	; 0x6d
 8000e98:	d107      	bne.n	8000eaa <jeu+0x1ca>
		//exit = 1;
		vt100_clear_screen();
 8000e9a:	f000 ff35 	bl	8001d08 <vt100_clear_screen>


		dead_invader = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	713b      	strb	r3, [r7, #4]
		dead_life = 0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	70fb      	strb	r3, [r7, #3]
		return 1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e004      	b.n	8000eb4 <jeu+0x1d4>
		//menu();
	}
	dead_invader = 0;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	713b      	strb	r3, [r7, #4]
	dead_life = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	70fb      	strb	r3, [r7, #3]

	// si on appuie sur ESC on sort du jeu
	return 0;
 8000eb2:	2300      	movs	r3, #0
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3714      	adds	r7, #20
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd90      	pop	{r4, r7, pc}
 8000ebc:	48435000 	.word	0x48435000

08000ec0 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
  int i = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	603b      	str	r3, [r7, #0]
  uint8_t mode = 0; // variable permettant selon la valeur retourner par jeu() de relancer le jeu ou d'aller au menu d'accueil
 8000eca:	2300      	movs	r3, #0
 8000ecc:	71fb      	strb	r3, [r7, #7]
  serial_init(115200); // vitesse de communication initialiser  115200
 8000ece:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8000ed2:	f000 fc87 	bl	80017e4 <serial_init>
  vt100_clear_screen();
 8000ed6:	f000 ff17 	bl	8001d08 <vt100_clear_screen>
  vt100_move(0, 0);
 8000eda:	2100      	movs	r1, #0
 8000edc:	2000      	movs	r0, #0
 8000ede:	f000 fe97 	bl	8001c10 <vt100_move>
  *  E.g.  SCB->VTOR = 0x20000000;  
  */

  /* TODO - Add your application code here */
  while (1) {
	  if (mode == 0){
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d101      	bne.n	8000eec <main+0x2c>
		  menu();
 8000ee8:	f000 f81a 	bl	8000f20 <menu>
	  }
	  mode = jeu();
 8000eec:	f7ff fef8 	bl	8000ce0 <jeu>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	71fb      	strb	r3, [r7, #7]
	  if (mode == 0){
 8000ef4:	e7f5      	b.n	8000ee2 <main+0x22>

08000ef6 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
 8000efe:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8000f00:	bf00      	nop
}
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8000f10:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
	...

08000f20 <menu>:
#include <vt100.h>
#include "menu.h"
#include "time.h"


void menu(){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
	//float c;
	uint16_t clavier1 = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	80fb      	strh	r3, [r7, #6]
	vt100_clear_screen();
 8000f2a:	f000 feed 	bl	8001d08 <vt100_clear_screen>
	while (clavier1 != 0x70){
 8000f2e:	e04c      	b.n	8000fca <menu+0xaa>
		clavier1 = serial_get_last_char();
 8000f30:	f000 fcf4 	bl	800191c <serial_get_last_char>
 8000f34:	4603      	mov	r3, r0
 8000f36:	80fb      	strh	r3, [r7, #6]
		vt100_move(33, 5);
 8000f38:	2105      	movs	r1, #5
 8000f3a:	2021      	movs	r0, #33	; 0x21
 8000f3c:	f000 fe68 	bl	8001c10 <vt100_move>
		serial_puts("---SPACE INVADER---");
 8000f40:	4825      	ldr	r0, [pc, #148]	; (8000fd8 <menu+0xb8>)
 8000f42:	f000 fcd5 	bl	80018f0 <serial_puts>
		vt100_move(31, 10);
 8000f46:	210a      	movs	r1, #10
 8000f48:	201f      	movs	r0, #31
 8000f4a:	f000 fe61 	bl	8001c10 <vt100_move>
		serial_puts("-- PRESS P TO START --");
 8000f4e:	4823      	ldr	r0, [pc, #140]	; (8000fdc <menu+0xbc>)
 8000f50:	f000 fcce 	bl	80018f0 <serial_puts>
		vt100_move(33, 16);
 8000f54:	2110      	movs	r1, #16
 8000f56:	2021      	movs	r0, #33	; 0x21
 8000f58:	f000 fe5a 	bl	8001c10 <vt100_move>
		serial_puts("  V   -------> INVADER");
 8000f5c:	4820      	ldr	r0, [pc, #128]	; (8000fe0 <menu+0xc0>)
 8000f5e:	f000 fcc7 	bl	80018f0 <serial_puts>
		vt100_move(33, 13);
 8000f62:	210d      	movs	r1, #13
 8000f64:	2021      	movs	r0, #33	; 0x21
 8000f66:	f000 fe53 	bl	8001c10 <vt100_move>
		serial_puts("_|_ -------> YOU");
 8000f6a:	481e      	ldr	r0, [pc, #120]	; (8000fe4 <menu+0xc4>)
 8000f6c:	f000 fcc0 	bl	80018f0 <serial_puts>

		vt100_move(0, 40);
 8000f70:	2128      	movs	r1, #40	; 0x28
 8000f72:	2000      	movs	r0, #0
 8000f74:	f000 fe4c 	bl	8001c10 <vt100_move>
		serial_puts("gameghost_copyright");
 8000f78:	481b      	ldr	r0, [pc, #108]	; (8000fe8 <menu+0xc8>)
 8000f7a:	f000 fcb9 	bl	80018f0 <serial_puts>
		//for (c = 0; c < 3000000; c++);
		time(3000000);
 8000f7e:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8000fec <menu+0xcc>
 8000f82:	f000 fe1f 	bl	8001bc4 <time>

		vt100_clear_screen();
 8000f86:	f000 febf 	bl	8001d08 <vt100_clear_screen>
		vt100_move(33, 5);
 8000f8a:	2105      	movs	r1, #5
 8000f8c:	2021      	movs	r0, #33	; 0x21
 8000f8e:	f000 fe3f 	bl	8001c10 <vt100_move>
		serial_puts("---SPACE INVADER---");
 8000f92:	4811      	ldr	r0, [pc, #68]	; (8000fd8 <menu+0xb8>)
 8000f94:	f000 fcac 	bl	80018f0 <serial_puts>

		vt100_move(33, 16);
 8000f98:	2110      	movs	r1, #16
 8000f9a:	2021      	movs	r0, #33	; 0x21
 8000f9c:	f000 fe38 	bl	8001c10 <vt100_move>
		serial_puts("  V   -------> INVADER");
 8000fa0:	480f      	ldr	r0, [pc, #60]	; (8000fe0 <menu+0xc0>)
 8000fa2:	f000 fca5 	bl	80018f0 <serial_puts>
		vt100_move(33, 13);
 8000fa6:	210d      	movs	r1, #13
 8000fa8:	2021      	movs	r0, #33	; 0x21
 8000faa:	f000 fe31 	bl	8001c10 <vt100_move>
		serial_puts("_|_ -------> YOU");
 8000fae:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <menu+0xc4>)
 8000fb0:	f000 fc9e 	bl	80018f0 <serial_puts>

		vt100_move(0, 40);
 8000fb4:	2128      	movs	r1, #40	; 0x28
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f000 fe2a 	bl	8001c10 <vt100_move>
		serial_puts("gameghost_copyright");
 8000fbc:	480a      	ldr	r0, [pc, #40]	; (8000fe8 <menu+0xc8>)
 8000fbe:	f000 fc97 	bl	80018f0 <serial_puts>
		//for (c = 0; c < 3000000; c++);
		time(3000000);
 8000fc2:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8000fec <menu+0xcc>
 8000fc6:	f000 fdfd 	bl	8001bc4 <time>
	while (clavier1 != 0x70){
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	2b70      	cmp	r3, #112	; 0x70
 8000fce:	d1af      	bne.n	8000f30 <menu+0x10>
	}
};
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	08001f2c 	.word	0x08001f2c
 8000fdc:	08001f40 	.word	0x08001f40
 8000fe0:	08001f5c 	.word	0x08001f5c
 8000fe4:	08001f74 	.word	0x08001f74
 8000fe8:	08001f8c 	.word	0x08001f8c
 8000fec:	4a371b00 	.word	0x4a371b00

08000ff0 <vie>:
char ti_1[1] = "V";
char ti_2[1] = "V";
char ti_3[1] = "V";

//fonction vie permettant l'affichage des vies restantes ainsi que la mise en GAME OVER
void vie(uint8_t nb_invader, uint8_t nb_vie){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	460a      	mov	r2, r1
 8000ffa:	71fb      	strb	r3, [r7, #7]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	71bb      	strb	r3, [r7, #6]

	vt100_move(0,2); // position 0 / 2
 8001000:	2102      	movs	r1, #2
 8001002:	2000      	movs	r0, #0
 8001004:	f000 fe04 	bl	8001c10 <vt100_move>
	serial_puts("--------------------------------------------------------------------------------");
 8001008:	481f      	ldr	r0, [pc, #124]	; (8001088 <vie+0x98>)
 800100a:	f000 fc71 	bl	80018f0 <serial_puts>
	vt100_move(0,0);
 800100e:	2100      	movs	r1, #0
 8001010:	2000      	movs	r0, #0
 8001012:	f000 fdfd 	bl	8001c10 <vt100_move>
	serial_puts("vie : ");
 8001016:	481d      	ldr	r0, [pc, #116]	; (800108c <vie+0x9c>)
 8001018:	f000 fc6a 	bl	80018f0 <serial_puts>
	vt100_move(7,0);
 800101c:	2100      	movs	r1, #0
 800101e:	2007      	movs	r0, #7
 8001020:	f000 fdf6 	bl	8001c10 <vt100_move>

	// si nombre de vie est a 3
	if (nb_vie == 3){
 8001024:	79bb      	ldrb	r3, [r7, #6]
 8001026:	2b03      	cmp	r3, #3
 8001028:	d103      	bne.n	8001032 <vie+0x42>
		serial_puts("3"); // on affiche 3
 800102a:	4819      	ldr	r0, [pc, #100]	; (8001090 <vie+0xa0>)
 800102c:	f000 fc60 	bl	80018f0 <serial_puts>
 8001030:	e009      	b.n	8001046 <vie+0x56>
	}
	else if (nb_vie == 2){
 8001032:	79bb      	ldrb	r3, [r7, #6]
 8001034:	2b02      	cmp	r3, #2
 8001036:	d103      	bne.n	8001040 <vie+0x50>
		serial_puts("2");
 8001038:	4816      	ldr	r0, [pc, #88]	; (8001094 <vie+0xa4>)
 800103a:	f000 fc59 	bl	80018f0 <serial_puts>
 800103e:	e002      	b.n	8001046 <vie+0x56>
	}
	else {
		serial_puts("1");
 8001040:	4815      	ldr	r0, [pc, #84]	; (8001098 <vie+0xa8>)
 8001042:	f000 fc55 	bl	80018f0 <serial_puts>
	}

	vt100_move(10,0);
 8001046:	2100      	movs	r1, #0
 8001048:	200a      	movs	r0, #10
 800104a:	f000 fde1 	bl	8001c10 <vt100_move>
	serial_puts("Invader restants : ");
 800104e:	4813      	ldr	r0, [pc, #76]	; (800109c <vie+0xac>)
 8001050:	f000 fc4e 	bl	80018f0 <serial_puts>
	vt100_move(29,0);
 8001054:	2100      	movs	r1, #0
 8001056:	201d      	movs	r0, #29
 8001058:	f000 fdda 	bl	8001c10 <vt100_move>

	// si le nombre d'invader restant est de 3
	if (nb_invader == 3){
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	2b03      	cmp	r3, #3
 8001060:	d103      	bne.n	800106a <vie+0x7a>
		serial_puts("3"); // on affiche 3
 8001062:	480b      	ldr	r0, [pc, #44]	; (8001090 <vie+0xa0>)
 8001064:	f000 fc44 	bl	80018f0 <serial_puts>
	else {
		serial_puts("1");
	}


}
 8001068:	e009      	b.n	800107e <vie+0x8e>
	else if (nb_invader == 2){
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	2b02      	cmp	r3, #2
 800106e:	d103      	bne.n	8001078 <vie+0x88>
		serial_puts("2");
 8001070:	4808      	ldr	r0, [pc, #32]	; (8001094 <vie+0xa4>)
 8001072:	f000 fc3d 	bl	80018f0 <serial_puts>
}
 8001076:	e002      	b.n	800107e <vie+0x8e>
		serial_puts("1");
 8001078:	4807      	ldr	r0, [pc, #28]	; (8001098 <vie+0xa8>)
 800107a:	f000 fc39 	bl	80018f0 <serial_puts>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	08001fa0 	.word	0x08001fa0
 800108c:	08001ff4 	.word	0x08001ff4
 8001090:	08001ffc 	.word	0x08001ffc
 8001094:	08002000 	.word	0x08002000
 8001098:	08002004 	.word	0x08002004
 800109c:	08002008 	.word	0x08002008

080010a0 <player>:


// fonction affichage joueur de paramtres position en x du player / position en x du missile invader / position en y du missile invader
uint8_t player(uint8_t xp, uint8_t xmi, uint8_t ymi){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
 80010aa:	460b      	mov	r3, r1
 80010ac:	71bb      	strb	r3, [r7, #6]
 80010ae:	4613      	mov	r3, r2
 80010b0:	717b      	strb	r3, [r7, #5]
	vt100_move(xp, 24); // seul la position en x varie le joueur est fix en bas de l'craan en y
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	2118      	movs	r1, #24
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fdaa 	bl	8001c10 <vt100_move>
	serial_puts("_|_"); // affichage du vaisseau joueur
 80010bc:	4834      	ldr	r0, [pc, #208]	; (8001190 <player+0xf0>)
 80010be:	f000 fc17 	bl	80018f0 <serial_puts>

	// si la position du missile correspond  celle du joueur alors on perd une vie
	if ((xmi == xp || xmi+1 == xp+1 || xmi+2 == xp+2 || xmi+3 == xp+3 || xmi+4 == xp+4) && ymi == 24){
 80010c2:	79ba      	ldrb	r2, [r7, #6]
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d017      	beq.n	80010fa <player+0x5a>
 80010ca:	79bb      	ldrb	r3, [r7, #6]
 80010cc:	1c5a      	adds	r2, r3, #1
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	3301      	adds	r3, #1
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d011      	beq.n	80010fa <player+0x5a>
 80010d6:	79bb      	ldrb	r3, [r7, #6]
 80010d8:	1c9a      	adds	r2, r3, #2
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	3302      	adds	r3, #2
 80010de:	429a      	cmp	r2, r3
 80010e0:	d00b      	beq.n	80010fa <player+0x5a>
 80010e2:	79bb      	ldrb	r3, [r7, #6]
 80010e4:	1cda      	adds	r2, r3, #3
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	3303      	adds	r3, #3
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d005      	beq.n	80010fa <player+0x5a>
 80010ee:	79bb      	ldrb	r3, [r7, #6]
 80010f0:	1d1a      	adds	r2, r3, #4
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	3304      	adds	r3, #4
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d144      	bne.n	8001184 <player+0xe4>
 80010fa:	797b      	ldrb	r3, [r7, #5]
 80010fc:	2b18      	cmp	r3, #24
 80010fe:	d141      	bne.n	8001184 <player+0xe4>
		dead2--;
 8001100:	4b24      	ldr	r3, [pc, #144]	; (8001194 <player+0xf4>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	3b01      	subs	r3, #1
 8001106:	b2da      	uxtb	r2, r3
 8001108:	4b22      	ldr	r3, [pc, #136]	; (8001194 <player+0xf4>)
 800110a:	701a      	strb	r2, [r3, #0]
		// animation clignotante
		vt100_move(xp, 24); // seul la position en x varie le joueur est fix en y
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2118      	movs	r1, #24
 8001110:	4618      	mov	r0, r3
 8001112:	f000 fd7d 	bl	8001c10 <vt100_move>
		serial_puts("_|_");
 8001116:	481e      	ldr	r0, [pc, #120]	; (8001190 <player+0xf0>)
 8001118:	f000 fbea 	bl	80018f0 <serial_puts>
		time(300000);
 800111c:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8001198 <player+0xf8>
 8001120:	f000 fd50 	bl	8001bc4 <time>
		vt100_move(xp, 24);
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	2118      	movs	r1, #24
 8001128:	4618      	mov	r0, r3
 800112a:	f000 fd71 	bl	8001c10 <vt100_move>
		serial_puts("     ");
 800112e:	481b      	ldr	r0, [pc, #108]	; (800119c <player+0xfc>)
 8001130:	f000 fbde 	bl	80018f0 <serial_puts>
		time(300000);
 8001134:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8001198 <player+0xf8>
 8001138:	f000 fd44 	bl	8001bc4 <time>
		vt100_move(xp, 24);
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	2118      	movs	r1, #24
 8001140:	4618      	mov	r0, r3
 8001142:	f000 fd65 	bl	8001c10 <vt100_move>
		serial_puts("_|_");
 8001146:	4812      	ldr	r0, [pc, #72]	; (8001190 <player+0xf0>)
 8001148:	f000 fbd2 	bl	80018f0 <serial_puts>
		time(300000);
 800114c:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8001198 <player+0xf8>
 8001150:	f000 fd38 	bl	8001bc4 <time>
		vt100_move(xp, 24);
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	2118      	movs	r1, #24
 8001158:	4618      	mov	r0, r3
 800115a:	f000 fd59 	bl	8001c10 <vt100_move>
		serial_puts("     ");
 800115e:	480f      	ldr	r0, [pc, #60]	; (800119c <player+0xfc>)
 8001160:	f000 fbc6 	bl	80018f0 <serial_puts>
		time(300000);
 8001164:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8001198 <player+0xf8>
 8001168:	f000 fd2c 	bl	8001bc4 <time>
		//si dead2 = 0 alors nous n'avons plus de vie on perd
		if (dead2 == 0){
 800116c:	4b09      	ldr	r3, [pc, #36]	; (8001194 <player+0xf4>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d104      	bne.n	800117e <player+0xde>
			dead2 =3;
 8001174:	4b07      	ldr	r3, [pc, #28]	; (8001194 <player+0xf4>)
 8001176:	2203      	movs	r2, #3
 8001178:	701a      	strb	r2, [r3, #0]
			game_over();
 800117a:	f000 fa57 	bl	800162c <game_over>
		}
		return dead2;
 800117e:	4b05      	ldr	r3, [pc, #20]	; (8001194 <player+0xf4>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	e001      	b.n	8001188 <player+0xe8>
	}
	else {
		return dead2;
 8001184:	4b03      	ldr	r3, [pc, #12]	; (8001194 <player+0xf4>)
 8001186:	781b      	ldrb	r3, [r3, #0]
	}

}
 8001188:	4618      	mov	r0, r3
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	0800201c 	.word	0x0800201c
 8001194:	20000023 	.word	0x20000023
 8001198:	48927c00 	.word	0x48927c00
 800119c:	08002024 	.word	0x08002024

080011a0 <invader>:


//fonction invader pour l'affichage des invaders en fonction des la structure et des tableaux initialiss plus haut
uint8_t invader(uint8_t xi,uint8_t yi,uint8_t xm,uint8_t ym,uint8_t pp){
 80011a0:	b590      	push	{r4, r7, lr}
 80011a2:	b08b      	sub	sp, #44	; 0x2c
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4604      	mov	r4, r0
 80011a8:	4608      	mov	r0, r1
 80011aa:	4611      	mov	r1, r2
 80011ac:	461a      	mov	r2, r3
 80011ae:	4623      	mov	r3, r4
 80011b0:	71fb      	strb	r3, [r7, #7]
 80011b2:	4603      	mov	r3, r0
 80011b4:	71bb      	strb	r3, [r7, #6]
 80011b6:	460b      	mov	r3, r1
 80011b8:	717b      	strb	r3, [r7, #5]
 80011ba:	4613      	mov	r3, r2
 80011bc:	713b      	strb	r3, [r7, #4]

	// definition des coordonnes
	struct Point c1={5,4}; //v1={x,y}
 80011be:	4ba0      	ldr	r3, [pc, #640]	; (8001440 <invader+0x2a0>)
 80011c0:	881b      	ldrh	r3, [r3, #0]
 80011c2:	82bb      	strh	r3, [r7, #20]
	struct Point c2={35,4};
 80011c4:	4b9f      	ldr	r3, [pc, #636]	; (8001444 <invader+0x2a4>)
 80011c6:	881b      	ldrh	r3, [r3, #0]
 80011c8:	823b      	strh	r3, [r7, #16]
	struct Point c3={65,4};
 80011ca:	4b9f      	ldr	r3, [pc, #636]	; (8001448 <invader+0x2a8>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	81bb      	strh	r3, [r7, #12]

	// attribution des pointeur vers les structure de coordonnes
	struct Point *c12=&c1;
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24
	struct Point *c22=&c2;
 80011d6:	f107 0310 	add.w	r3, r7, #16
 80011da:	623b      	str	r3, [r7, #32]
	struct Point *c32=&c3;
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	61fb      	str	r3, [r7, #28]

	// destruction des vaisseaux si coordonnes missile = coordonnes vaisseaux
	if (c12->x+xi == xm && c12->y+yi == ym){
 80011e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	461a      	mov	r2, r3
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	441a      	add	r2, r3
 80011ec:	797b      	ldrb	r3, [r7, #5]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d113      	bne.n	800121a <invader+0x7a>
 80011f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f4:	785b      	ldrb	r3, [r3, #1]
 80011f6:	461a      	mov	r2, r3
 80011f8:	79bb      	ldrb	r3, [r7, #6]
 80011fa:	441a      	add	r2, r3
 80011fc:	793b      	ldrb	r3, [r7, #4]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d10b      	bne.n	800121a <invader+0x7a>

		ti_1[0] = ' '; // remplacement de la forme du vaisseau par du vide
 8001202:	4b92      	ldr	r3, [pc, #584]	; (800144c <invader+0x2ac>)
 8001204:	2220      	movs	r2, #32
 8001206:	701a      	strb	r2, [r3, #0]
		dead1--; // on enlve le vaisseau au vaisseaux restants
 8001208:	4b91      	ldr	r3, [pc, #580]	; (8001450 <invader+0x2b0>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	3b01      	subs	r3, #1
 800120e:	b2da      	uxtb	r2, r3
 8001210:	4b8f      	ldr	r3, [pc, #572]	; (8001450 <invader+0x2b0>)
 8001212:	701a      	strb	r2, [r3, #0]
		return dead1; // on retourne la valeur de vaisseaux restants
 8001214:	4b8e      	ldr	r3, [pc, #568]	; (8001450 <invader+0x2b0>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	e1f3      	b.n	8001602 <invader+0x462>
	}
	else if (c22->x+xi == xm && c22->y+yi == ym){
 800121a:	6a3b      	ldr	r3, [r7, #32]
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	461a      	mov	r2, r3
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	441a      	add	r2, r3
 8001224:	797b      	ldrb	r3, [r7, #5]
 8001226:	429a      	cmp	r2, r3
 8001228:	d113      	bne.n	8001252 <invader+0xb2>
 800122a:	6a3b      	ldr	r3, [r7, #32]
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	461a      	mov	r2, r3
 8001230:	79bb      	ldrb	r3, [r7, #6]
 8001232:	441a      	add	r2, r3
 8001234:	793b      	ldrb	r3, [r7, #4]
 8001236:	429a      	cmp	r2, r3
 8001238:	d10b      	bne.n	8001252 <invader+0xb2>

		ti_2[0] = ' ';
 800123a:	4b86      	ldr	r3, [pc, #536]	; (8001454 <invader+0x2b4>)
 800123c:	2220      	movs	r2, #32
 800123e:	701a      	strb	r2, [r3, #0]
		dead1--;
 8001240:	4b83      	ldr	r3, [pc, #524]	; (8001450 <invader+0x2b0>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	3b01      	subs	r3, #1
 8001246:	b2da      	uxtb	r2, r3
 8001248:	4b81      	ldr	r3, [pc, #516]	; (8001450 <invader+0x2b0>)
 800124a:	701a      	strb	r2, [r3, #0]
		return dead1;
 800124c:	4b80      	ldr	r3, [pc, #512]	; (8001450 <invader+0x2b0>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	e1d7      	b.n	8001602 <invader+0x462>
	}
	else if (c32->x+xi == xm && c32->y+yi == ym){
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	461a      	mov	r2, r3
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	441a      	add	r2, r3
 800125c:	797b      	ldrb	r3, [r7, #5]
 800125e:	429a      	cmp	r2, r3
 8001260:	d113      	bne.n	800128a <invader+0xea>
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	785b      	ldrb	r3, [r3, #1]
 8001266:	461a      	mov	r2, r3
 8001268:	79bb      	ldrb	r3, [r7, #6]
 800126a:	441a      	add	r2, r3
 800126c:	793b      	ldrb	r3, [r7, #4]
 800126e:	429a      	cmp	r2, r3
 8001270:	d10b      	bne.n	800128a <invader+0xea>

		ti_3[0] = ' ';
 8001272:	4b79      	ldr	r3, [pc, #484]	; (8001458 <invader+0x2b8>)
 8001274:	2220      	movs	r2, #32
 8001276:	701a      	strb	r2, [r3, #0]
		dead1--;
 8001278:	4b75      	ldr	r3, [pc, #468]	; (8001450 <invader+0x2b0>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	3b01      	subs	r3, #1
 800127e:	b2da      	uxtb	r2, r3
 8001280:	4b73      	ldr	r3, [pc, #460]	; (8001450 <invader+0x2b0>)
 8001282:	701a      	strb	r2, [r3, #0]
		return dead1;
 8001284:	4b72      	ldr	r3, [pc, #456]	; (8001450 <invader+0x2b0>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	e1bb      	b.n	8001602 <invader+0x462>
	}
	// si tout les invaders sont dtruit alors vous avez gagn !
	else if (ti_1[0] == ' ' && ti_2[0] == ' ' && ti_3[0] == ' '){
 800128a:	4b70      	ldr	r3, [pc, #448]	; (800144c <invader+0x2ac>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b20      	cmp	r3, #32
 8001290:	d119      	bne.n	80012c6 <invader+0x126>
 8001292:	4b70      	ldr	r3, [pc, #448]	; (8001454 <invader+0x2b4>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b20      	cmp	r3, #32
 8001298:	d115      	bne.n	80012c6 <invader+0x126>
 800129a:	4b6f      	ldr	r3, [pc, #444]	; (8001458 <invader+0x2b8>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b20      	cmp	r3, #32
 80012a0:	d111      	bne.n	80012c6 <invader+0x126>
		// rinitialisation des variables du plateau de jeu
		ti_1[0] = 'V';
 80012a2:	4b6a      	ldr	r3, [pc, #424]	; (800144c <invader+0x2ac>)
 80012a4:	2256      	movs	r2, #86	; 0x56
 80012a6:	701a      	strb	r2, [r3, #0]
		ti_2[0] = 'V';
 80012a8:	4b6a      	ldr	r3, [pc, #424]	; (8001454 <invader+0x2b4>)
 80012aa:	2256      	movs	r2, #86	; 0x56
 80012ac:	701a      	strb	r2, [r3, #0]
		ti_3[0] = 'V';
 80012ae:	4b6a      	ldr	r3, [pc, #424]	; (8001458 <invader+0x2b8>)
 80012b0:	2256      	movs	r2, #86	; 0x56
 80012b2:	701a      	strb	r2, [r3, #0]

		dead1 = 3;
 80012b4:	4b66      	ldr	r3, [pc, #408]	; (8001450 <invader+0x2b0>)
 80012b6:	2203      	movs	r2, #3
 80012b8:	701a      	strb	r2, [r3, #0]

		xi = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	71fb      	strb	r3, [r7, #7]
		yi = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	71bb      	strb	r3, [r7, #6]
		win();
 80012c2:	f000 fa21 	bl	8001708 <win>
	}
	// affichage vaisseaux
	vt100_move(c12->x+xi,c12->y+yi);
 80012c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c8:	781a      	ldrb	r2, [r3, #0]
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	4413      	add	r3, r2
 80012ce:	b2d8      	uxtb	r0, r3
 80012d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d2:	785a      	ldrb	r2, [r3, #1]
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	4413      	add	r3, r2
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4619      	mov	r1, r3
 80012dc:	f000 fc98 	bl	8001c10 <vt100_move>
	serial_puts(ti_1);
 80012e0:	485a      	ldr	r0, [pc, #360]	; (800144c <invader+0x2ac>)
 80012e2:	f000 fb05 	bl	80018f0 <serial_puts>

	vt100_move(c22->x+xi,c22->y+yi);
 80012e6:	6a3b      	ldr	r3, [r7, #32]
 80012e8:	781a      	ldrb	r2, [r3, #0]
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4413      	add	r3, r2
 80012ee:	b2d8      	uxtb	r0, r3
 80012f0:	6a3b      	ldr	r3, [r7, #32]
 80012f2:	785a      	ldrb	r2, [r3, #1]
 80012f4:	79bb      	ldrb	r3, [r7, #6]
 80012f6:	4413      	add	r3, r2
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	4619      	mov	r1, r3
 80012fc:	f000 fc88 	bl	8001c10 <vt100_move>
	serial_puts(ti_2);
 8001300:	4854      	ldr	r0, [pc, #336]	; (8001454 <invader+0x2b4>)
 8001302:	f000 faf5 	bl	80018f0 <serial_puts>

	vt100_move(c32->x+xi,c32->y+yi);
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	781a      	ldrb	r2, [r3, #0]
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	4413      	add	r3, r2
 800130e:	b2d8      	uxtb	r0, r3
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	785a      	ldrb	r2, [r3, #1]
 8001314:	79bb      	ldrb	r3, [r7, #6]
 8001316:	4413      	add	r3, r2
 8001318:	b2db      	uxtb	r3, r3
 800131a:	4619      	mov	r1, r3
 800131c:	f000 fc78 	bl	8001c10 <vt100_move>
	serial_puts(ti_3);
 8001320:	484d      	ldr	r0, [pc, #308]	; (8001458 <invader+0x2b8>)
 8001322:	f000 fae5 	bl	80018f0 <serial_puts>

	// parties du programme permettant de gnrer des tirs  intvale rgulier mais par n'importe quel vaisseaux
	int invader_choose_fire = rand()%(3-0) + 0; // choix du vaisseaux de manire alatoire
 8001326:	f000 fd35 	bl	8001d94 <rand>
 800132a:	4602      	mov	r2, r0
 800132c:	4b4b      	ldr	r3, [pc, #300]	; (800145c <invader+0x2bc>)
 800132e:	fb83 3102 	smull	r3, r1, r3, r2
 8001332:	17d3      	asrs	r3, r2, #31
 8001334:	1ac9      	subs	r1, r1, r3
 8001336:	460b      	mov	r3, r1
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	440b      	add	r3, r1
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	61bb      	str	r3, [r7, #24]
	fire_compteur++; // compteur pour gnrer le tir
 8001340:	4b47      	ldr	r3, [pc, #284]	; (8001460 <invader+0x2c0>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	3301      	adds	r3, #1
 8001346:	b2da      	uxtb	r2, r3
 8001348:	4b45      	ldr	r3, [pc, #276]	; (8001460 <invader+0x2c0>)
 800134a:	701a      	strb	r2, [r3, #0]
	// si le compteur  atteint la valeur souhait alors on peut activ le tir
	if (fire_compteur == 100){
 800134c:	4b44      	ldr	r3, [pc, #272]	; (8001460 <invader+0x2c0>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b64      	cmp	r3, #100	; 0x64
 8001352:	f040 8154 	bne.w	80015fe <invader+0x45e>
		// selon le vaisseaux choisi on tir
		if (invader_choose_fire == 1){
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d165      	bne.n	8001428 <invader+0x288>
			pmiy = c12-> y+yi; // position en y du dpart du missile
 800135c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135e:	785a      	ldrb	r2, [r3, #1]
 8001360:	79bb      	ldrb	r3, [r7, #6]
 8001362:	4413      	add	r3, r2
 8001364:	b2da      	uxtb	r2, r3
 8001366:	4b3f      	ldr	r3, [pc, #252]	; (8001464 <invader+0x2c4>)
 8001368:	701a      	strb	r2, [r3, #0]
									// tant que la position en y n'est pas de 3 on incrmente sa postion
			while (pmiy != 24) {
 800136a:	e059      	b.n	8001420 <invader+0x280>
				pmix = c12->x+xi;
 800136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136e:	781a      	ldrb	r2, [r3, #0]
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	4413      	add	r3, r2
 8001374:	b2da      	uxtb	r2, r3
 8001376:	4b3c      	ldr	r3, [pc, #240]	; (8001468 <invader+0x2c8>)
 8001378:	701a      	strb	r2, [r3, #0]
				pmiy += 1;
 800137a:	4b3a      	ldr	r3, [pc, #232]	; (8001464 <invader+0x2c4>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	3301      	adds	r3, #1
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b38      	ldr	r3, [pc, #224]	; (8001464 <invader+0x2c4>)
 8001384:	701a      	strb	r2, [r3, #0]
				vt100_clear_screen();
 8001386:	f000 fcbf 	bl	8001d08 <vt100_clear_screen>
				// on garde l'affichage des vaisseaux joueur/invader pendant le tir
				player(pp, pmix, pmiy);
 800138a:	4b37      	ldr	r3, [pc, #220]	; (8001468 <invader+0x2c8>)
 800138c:	7819      	ldrb	r1, [r3, #0]
 800138e:	4b35      	ldr	r3, [pc, #212]	; (8001464 <invader+0x2c4>)
 8001390:	781a      	ldrb	r2, [r3, #0]
 8001392:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff fe82 	bl	80010a0 <player>
				vt100_move(c12->x+xi,c12->y+yi);
 800139c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139e:	781a      	ldrb	r2, [r3, #0]
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	4413      	add	r3, r2
 80013a4:	b2d8      	uxtb	r0, r3
 80013a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a8:	785a      	ldrb	r2, [r3, #1]
 80013aa:	79bb      	ldrb	r3, [r7, #6]
 80013ac:	4413      	add	r3, r2
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	4619      	mov	r1, r3
 80013b2:	f000 fc2d 	bl	8001c10 <vt100_move>
				serial_puts(ti_1);
 80013b6:	4825      	ldr	r0, [pc, #148]	; (800144c <invader+0x2ac>)
 80013b8:	f000 fa9a 	bl	80018f0 <serial_puts>

				vt100_move(c22->x+xi,c22->y+yi);
 80013bc:	6a3b      	ldr	r3, [r7, #32]
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	4413      	add	r3, r2
 80013c4:	b2d8      	uxtb	r0, r3
 80013c6:	6a3b      	ldr	r3, [r7, #32]
 80013c8:	785a      	ldrb	r2, [r3, #1]
 80013ca:	79bb      	ldrb	r3, [r7, #6]
 80013cc:	4413      	add	r3, r2
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	4619      	mov	r1, r3
 80013d2:	f000 fc1d 	bl	8001c10 <vt100_move>
				serial_puts(ti_2);
 80013d6:	481f      	ldr	r0, [pc, #124]	; (8001454 <invader+0x2b4>)
 80013d8:	f000 fa8a 	bl	80018f0 <serial_puts>

				vt100_move(c32->x+xi,c32->y+yi);
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	781a      	ldrb	r2, [r3, #0]
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	4413      	add	r3, r2
 80013e4:	b2d8      	uxtb	r0, r3
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	785a      	ldrb	r2, [r3, #1]
 80013ea:	79bb      	ldrb	r3, [r7, #6]
 80013ec:	4413      	add	r3, r2
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	4619      	mov	r1, r3
 80013f2:	f000 fc0d 	bl	8001c10 <vt100_move>
				serial_puts(ti_3);
 80013f6:	4818      	ldr	r0, [pc, #96]	; (8001458 <invader+0x2b8>)
 80013f8:	f000 fa7a 	bl	80018f0 <serial_puts>
				//bloc de commande du tir
				vt100_move(pmix, pmiy);
 80013fc:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <invader+0x2c8>)
 80013fe:	781a      	ldrb	r2, [r3, #0]
 8001400:	4b18      	ldr	r3, [pc, #96]	; (8001464 <invader+0x2c4>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	4619      	mov	r1, r3
 8001406:	4610      	mov	r0, r2
 8001408:	f000 fc02 	bl	8001c10 <vt100_move>
				serial_putchar('|');
 800140c:	207c      	movs	r0, #124	; 0x7c
 800140e:	f000 fa45 	bl	800189c <serial_putchar>
										//invader(pix,piy,pmx,pmy);

				time(200000);
 8001412:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800146c <invader+0x2cc>
 8001416:	f000 fbd5 	bl	8001bc4 <time>
				fire_compteur = 0;
 800141a:	4b11      	ldr	r3, [pc, #68]	; (8001460 <invader+0x2c0>)
 800141c:	2200      	movs	r2, #0
 800141e:	701a      	strb	r2, [r3, #0]
			while (pmiy != 24) {
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <invader+0x2c4>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b18      	cmp	r3, #24
 8001426:	d1a1      	bne.n	800136c <invader+0x1cc>

			}
		}
		if (invader_choose_fire == 2){
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	2b02      	cmp	r3, #2
 800142c:	d17e      	bne.n	800152c <invader+0x38c>
			pmiy = c22-> y+yi; // position en y du dpart du missile
 800142e:	6a3b      	ldr	r3, [r7, #32]
 8001430:	785a      	ldrb	r2, [r3, #1]
 8001432:	79bb      	ldrb	r3, [r7, #6]
 8001434:	4413      	add	r3, r2
 8001436:	b2da      	uxtb	r2, r3
 8001438:	4b0a      	ldr	r3, [pc, #40]	; (8001464 <invader+0x2c4>)
 800143a:	701a      	strb	r2, [r3, #0]
												// tant que la position en y n'est pas de 3 on incrmente sa postion
			while (pmiy != 24) {
 800143c:	e072      	b.n	8001524 <invader+0x384>
 800143e:	bf00      	nop
 8001440:	0800202c 	.word	0x0800202c
 8001444:	08002030 	.word	0x08002030
 8001448:	08002034 	.word	0x08002034
 800144c:	20000024 	.word	0x20000024
 8001450:	20000022 	.word	0x20000022
 8001454:	20000028 	.word	0x20000028
 8001458:	2000002c 	.word	0x2000002c
 800145c:	55555556 	.word	0x55555556
 8001460:	200000b0 	.word	0x200000b0
 8001464:	200000b2 	.word	0x200000b2
 8001468:	200000b1 	.word	0x200000b1
 800146c:	48435000 	.word	0x48435000
				pmix = c22->x+xi;
 8001470:	6a3b      	ldr	r3, [r7, #32]
 8001472:	781a      	ldrb	r2, [r3, #0]
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	4413      	add	r3, r2
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b64      	ldr	r3, [pc, #400]	; (800160c <invader+0x46c>)
 800147c:	701a      	strb	r2, [r3, #0]
				pmiy += 1;
 800147e:	4b64      	ldr	r3, [pc, #400]	; (8001610 <invader+0x470>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	3301      	adds	r3, #1
 8001484:	b2da      	uxtb	r2, r3
 8001486:	4b62      	ldr	r3, [pc, #392]	; (8001610 <invader+0x470>)
 8001488:	701a      	strb	r2, [r3, #0]
				vt100_clear_screen();
 800148a:	f000 fc3d 	bl	8001d08 <vt100_clear_screen>
				// on garde l'affichage des vaisseaux joueur/invader pendant le tir
				player(pp, pmix, pmiy);
 800148e:	4b5f      	ldr	r3, [pc, #380]	; (800160c <invader+0x46c>)
 8001490:	7819      	ldrb	r1, [r3, #0]
 8001492:	4b5f      	ldr	r3, [pc, #380]	; (8001610 <invader+0x470>)
 8001494:	781a      	ldrb	r2, [r3, #0]
 8001496:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff fe00 	bl	80010a0 <player>
				vt100_move(c12->x+xi,c12->y+yi);
 80014a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a2:	781a      	ldrb	r2, [r3, #0]
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	4413      	add	r3, r2
 80014a8:	b2d8      	uxtb	r0, r3
 80014aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ac:	785a      	ldrb	r2, [r3, #1]
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	4413      	add	r3, r2
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	4619      	mov	r1, r3
 80014b6:	f000 fbab 	bl	8001c10 <vt100_move>
				serial_puts(ti_1);
 80014ba:	4856      	ldr	r0, [pc, #344]	; (8001614 <invader+0x474>)
 80014bc:	f000 fa18 	bl	80018f0 <serial_puts>

				vt100_move(c22->x+xi,c22->y+yi);
 80014c0:	6a3b      	ldr	r3, [r7, #32]
 80014c2:	781a      	ldrb	r2, [r3, #0]
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	4413      	add	r3, r2
 80014c8:	b2d8      	uxtb	r0, r3
 80014ca:	6a3b      	ldr	r3, [r7, #32]
 80014cc:	785a      	ldrb	r2, [r3, #1]
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	4413      	add	r3, r2
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	4619      	mov	r1, r3
 80014d6:	f000 fb9b 	bl	8001c10 <vt100_move>
				serial_puts(ti_2);
 80014da:	484f      	ldr	r0, [pc, #316]	; (8001618 <invader+0x478>)
 80014dc:	f000 fa08 	bl	80018f0 <serial_puts>

				vt100_move(c32->x+xi,c32->y+yi);
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	781a      	ldrb	r2, [r3, #0]
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	4413      	add	r3, r2
 80014e8:	b2d8      	uxtb	r0, r3
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	785a      	ldrb	r2, [r3, #1]
 80014ee:	79bb      	ldrb	r3, [r7, #6]
 80014f0:	4413      	add	r3, r2
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	4619      	mov	r1, r3
 80014f6:	f000 fb8b 	bl	8001c10 <vt100_move>
				serial_puts(ti_3);
 80014fa:	4848      	ldr	r0, [pc, #288]	; (800161c <invader+0x47c>)
 80014fc:	f000 f9f8 	bl	80018f0 <serial_puts>
				//bloc de commande du tir
				vt100_move(pmix, pmiy);
 8001500:	4b42      	ldr	r3, [pc, #264]	; (800160c <invader+0x46c>)
 8001502:	781a      	ldrb	r2, [r3, #0]
 8001504:	4b42      	ldr	r3, [pc, #264]	; (8001610 <invader+0x470>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	4619      	mov	r1, r3
 800150a:	4610      	mov	r0, r2
 800150c:	f000 fb80 	bl	8001c10 <vt100_move>
				serial_putchar('|');
 8001510:	207c      	movs	r0, #124	; 0x7c
 8001512:	f000 f9c3 	bl	800189c <serial_putchar>
													//invader(pix,piy,pmx,pmy);

				time(200000);
 8001516:	ed9f 0a42 	vldr	s0, [pc, #264]	; 8001620 <invader+0x480>
 800151a:	f000 fb53 	bl	8001bc4 <time>
				fire_compteur = 0;
 800151e:	4b41      	ldr	r3, [pc, #260]	; (8001624 <invader+0x484>)
 8001520:	2200      	movs	r2, #0
 8001522:	701a      	strb	r2, [r3, #0]
			while (pmiy != 24) {
 8001524:	4b3a      	ldr	r3, [pc, #232]	; (8001610 <invader+0x470>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b18      	cmp	r3, #24
 800152a:	d1a1      	bne.n	8001470 <invader+0x2d0>

				}
		}
		if (invader_choose_fire == 3){
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	2b03      	cmp	r3, #3
 8001530:	d165      	bne.n	80015fe <invader+0x45e>
			pmiy = c32-> y+yi; // position en y du dpart du missile
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	785a      	ldrb	r2, [r3, #1]
 8001536:	79bb      	ldrb	r3, [r7, #6]
 8001538:	4413      	add	r3, r2
 800153a:	b2da      	uxtb	r2, r3
 800153c:	4b34      	ldr	r3, [pc, #208]	; (8001610 <invader+0x470>)
 800153e:	701a      	strb	r2, [r3, #0]
															// tant que la position en y n'est pas de 3 on incrmente sa postion
			while (pmiy != 24) {
 8001540:	e059      	b.n	80015f6 <invader+0x456>
				pmix = c32->x+xi;
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	781a      	ldrb	r2, [r3, #0]
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	4413      	add	r3, r2
 800154a:	b2da      	uxtb	r2, r3
 800154c:	4b2f      	ldr	r3, [pc, #188]	; (800160c <invader+0x46c>)
 800154e:	701a      	strb	r2, [r3, #0]
				pmiy += 1;
 8001550:	4b2f      	ldr	r3, [pc, #188]	; (8001610 <invader+0x470>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	3301      	adds	r3, #1
 8001556:	b2da      	uxtb	r2, r3
 8001558:	4b2d      	ldr	r3, [pc, #180]	; (8001610 <invader+0x470>)
 800155a:	701a      	strb	r2, [r3, #0]
				vt100_clear_screen();
 800155c:	f000 fbd4 	bl	8001d08 <vt100_clear_screen>
				// on garde l'affichage des vaisseaux joueur/invader pendant le tir
				player(pp, pmix, pmiy);
 8001560:	4b2a      	ldr	r3, [pc, #168]	; (800160c <invader+0x46c>)
 8001562:	7819      	ldrb	r1, [r3, #0]
 8001564:	4b2a      	ldr	r3, [pc, #168]	; (8001610 <invader+0x470>)
 8001566:	781a      	ldrb	r2, [r3, #0]
 8001568:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff fd97 	bl	80010a0 <player>
				vt100_move(c12->x+xi,c12->y+yi);
 8001572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001574:	781a      	ldrb	r2, [r3, #0]
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	4413      	add	r3, r2
 800157a:	b2d8      	uxtb	r0, r3
 800157c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157e:	785a      	ldrb	r2, [r3, #1]
 8001580:	79bb      	ldrb	r3, [r7, #6]
 8001582:	4413      	add	r3, r2
 8001584:	b2db      	uxtb	r3, r3
 8001586:	4619      	mov	r1, r3
 8001588:	f000 fb42 	bl	8001c10 <vt100_move>
				serial_puts(ti_1);
 800158c:	4821      	ldr	r0, [pc, #132]	; (8001614 <invader+0x474>)
 800158e:	f000 f9af 	bl	80018f0 <serial_puts>

				vt100_move(c22->x+xi,c22->y+yi);
 8001592:	6a3b      	ldr	r3, [r7, #32]
 8001594:	781a      	ldrb	r2, [r3, #0]
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	4413      	add	r3, r2
 800159a:	b2d8      	uxtb	r0, r3
 800159c:	6a3b      	ldr	r3, [r7, #32]
 800159e:	785a      	ldrb	r2, [r3, #1]
 80015a0:	79bb      	ldrb	r3, [r7, #6]
 80015a2:	4413      	add	r3, r2
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4619      	mov	r1, r3
 80015a8:	f000 fb32 	bl	8001c10 <vt100_move>
				serial_puts(ti_2);
 80015ac:	481a      	ldr	r0, [pc, #104]	; (8001618 <invader+0x478>)
 80015ae:	f000 f99f 	bl	80018f0 <serial_puts>

				vt100_move(c32->x+xi,c32->y+yi);
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	781a      	ldrb	r2, [r3, #0]
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	4413      	add	r3, r2
 80015ba:	b2d8      	uxtb	r0, r3
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	785a      	ldrb	r2, [r3, #1]
 80015c0:	79bb      	ldrb	r3, [r7, #6]
 80015c2:	4413      	add	r3, r2
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	4619      	mov	r1, r3
 80015c8:	f000 fb22 	bl	8001c10 <vt100_move>
				serial_puts(ti_3);
 80015cc:	4813      	ldr	r0, [pc, #76]	; (800161c <invader+0x47c>)
 80015ce:	f000 f98f 	bl	80018f0 <serial_puts>
				//bloc de commande du tir
				vt100_move(pmix, pmiy);
 80015d2:	4b0e      	ldr	r3, [pc, #56]	; (800160c <invader+0x46c>)
 80015d4:	781a      	ldrb	r2, [r3, #0]
 80015d6:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <invader+0x470>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	4619      	mov	r1, r3
 80015dc:	4610      	mov	r0, r2
 80015de:	f000 fb17 	bl	8001c10 <vt100_move>
				serial_putchar('|');
 80015e2:	207c      	movs	r0, #124	; 0x7c
 80015e4:	f000 f95a 	bl	800189c <serial_putchar>


				time(200000);
 80015e8:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8001620 <invader+0x480>
 80015ec:	f000 faea 	bl	8001bc4 <time>
				fire_compteur = 0; // on remet le compteur  0 une fois le tir effectuer
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <invader+0x484>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	701a      	strb	r2, [r3, #0]
			while (pmiy != 24) {
 80015f6:	4b06      	ldr	r3, [pc, #24]	; (8001610 <invader+0x470>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b18      	cmp	r3, #24
 80015fc:	d1a1      	bne.n	8001542 <invader+0x3a2>
				}
		}
	}
	return dead1; // retour du nombre de vaisseaux restant  la fonction principale jeu()
 80015fe:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <invader+0x488>)
 8001600:	781b      	ldrb	r3, [r3, #0]

}
 8001602:	4618      	mov	r0, r3
 8001604:	372c      	adds	r7, #44	; 0x2c
 8001606:	46bd      	mov	sp, r7
 8001608:	bd90      	pop	{r4, r7, pc}
 800160a:	bf00      	nop
 800160c:	200000b1 	.word	0x200000b1
 8001610:	200000b2 	.word	0x200000b2
 8001614:	20000024 	.word	0x20000024
 8001618:	20000028 	.word	0x20000028
 800161c:	2000002c 	.word	0x2000002c
 8001620:	48435000 	.word	0x48435000
 8001624:	200000b0 	.word	0x200000b0
 8001628:	20000022 	.word	0x20000022

0800162c <game_over>:


// fonction game_over pour une issue de partie
void game_over(){
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
	vt100_clear_screen();
 8001630:	f000 fb6a 	bl	8001d08 <vt100_clear_screen>
	vt100_move(40, 12);
 8001634:	210c      	movs	r1, #12
 8001636:	2028      	movs	r0, #40	; 0x28
 8001638:	f000 faea 	bl	8001c10 <vt100_move>
	serial_puts("GAME OVER !"); // affichage du premier GAME OVER au milieu de l'cran
 800163c:	4827      	ldr	r0, [pc, #156]	; (80016dc <game_over+0xb0>)
 800163e:	f000 f957 	bl	80018f0 <serial_puts>
	time(3000000);
 8001642:	ed9f 0a27 	vldr	s0, [pc, #156]	; 80016e0 <game_over+0xb4>
 8001646:	f000 fabd 	bl	8001bc4 <time>
	vt100_clear_screen();
 800164a:	f000 fb5d 	bl	8001d08 <vt100_clear_screen>
	time(3000000);
 800164e:	ed9f 0a24 	vldr	s0, [pc, #144]	; 80016e0 <game_over+0xb4>
 8001652:	f000 fab7 	bl	8001bc4 <time>
	vt100_move(40, 12);
 8001656:	210c      	movs	r1, #12
 8001658:	2028      	movs	r0, #40	; 0x28
 800165a:	f000 fad9 	bl	8001c10 <vt100_move>
	serial_puts("GAME OVER !");
 800165e:	481f      	ldr	r0, [pc, #124]	; (80016dc <game_over+0xb0>)
 8001660:	f000 f946 	bl	80018f0 <serial_puts>
	time(3000000);
 8001664:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80016e0 <game_over+0xb4>
 8001668:	f000 faac 	bl	8001bc4 <time>
	vt100_clear_screen();
 800166c:	f000 fb4c 	bl	8001d08 <vt100_clear_screen>
	// mouvement vers le bas du GAME_Over
	for(mc=12;mc<23;mc++){
 8001670:	4b1c      	ldr	r3, [pc, #112]	; (80016e4 <game_over+0xb8>)
 8001672:	220c      	movs	r2, #12
 8001674:	701a      	strb	r2, [r3, #0]
 8001676:	e014      	b.n	80016a2 <game_over+0x76>
		vt100_move(40,mc);
 8001678:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <game_over+0xb8>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	4619      	mov	r1, r3
 800167e:	2028      	movs	r0, #40	; 0x28
 8001680:	f000 fac6 	bl	8001c10 <vt100_move>
		serial_puts("GAME OVER !");
 8001684:	4815      	ldr	r0, [pc, #84]	; (80016dc <game_over+0xb0>)
 8001686:	f000 f933 	bl	80018f0 <serial_puts>
		time(300000);
 800168a:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80016e8 <game_over+0xbc>
 800168e:	f000 fa99 	bl	8001bc4 <time>
		vt100_clear_screen();
 8001692:	f000 fb39 	bl	8001d08 <vt100_clear_screen>
	for(mc=12;mc<23;mc++){
 8001696:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <game_over+0xb8>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	3301      	adds	r3, #1
 800169c:	b2da      	uxtb	r2, r3
 800169e:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <game_over+0xb8>)
 80016a0:	701a      	strb	r2, [r3, #0]
 80016a2:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <game_over+0xb8>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b16      	cmp	r3, #22
 80016a8:	d9e6      	bls.n	8001678 <game_over+0x4c>
	}
	//variable nb de vie et nb_invader restants
	nb_invader = 3;
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <game_over+0xc0>)
 80016ac:	2203      	movs	r2, #3
 80016ae:	701a      	strb	r2, [r3, #0]
	nb_vie = 3;
 80016b0:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <game_over+0xc4>)
 80016b2:	2203      	movs	r2, #3
 80016b4:	701a      	strb	r2, [r3, #0]

	//variable permettant le dplacement du GAME OVER


	dead1 = 3; // variable contenant le reste d'invader
 80016b6:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <game_over+0xc8>)
 80016b8:	2203      	movs	r2, #3
 80016ba:	701a      	strb	r2, [r3, #0]
	dead2 = 3; // variable contenant le reste de vie
 80016bc:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <game_over+0xcc>)
 80016be:	2203      	movs	r2, #3
 80016c0:	701a      	strb	r2, [r3, #0]
	fire_compteur = 0; // variable permettant de temporiser les tirs des invaders
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <game_over+0xd0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	701a      	strb	r2, [r3, #0]
	pmix = 0; // position du missile invader en x
 80016c8:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <game_over+0xd4>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
	pmiy = 0; // position du missile invader en y
 80016ce:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <game_over+0xd8>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	701a      	strb	r2, [r3, #0]



	menu(); // sortit du jeu vers le menu
 80016d4:	f7ff fc24 	bl	8000f20 <menu>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	08002038 	.word	0x08002038
 80016e0:	4a371b00 	.word	0x4a371b00
 80016e4:	20000140 	.word	0x20000140
 80016e8:	48927c00 	.word	0x48927c00
 80016ec:	20000020 	.word	0x20000020
 80016f0:	20000021 	.word	0x20000021
 80016f4:	20000022 	.word	0x20000022
 80016f8:	20000023 	.word	0x20000023
 80016fc:	200000b0 	.word	0x200000b0
 8001700:	200000b1 	.word	0x200000b1
 8001704:	200000b2 	.word	0x200000b2

08001708 <win>:

void win(){
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
	vt100_clear_screen();
 800170c:	f000 fafc 	bl	8001d08 <vt100_clear_screen>
	vt100_move(40, 12);
 8001710:	210c      	movs	r1, #12
 8001712:	2028      	movs	r0, #40	; 0x28
 8001714:	f000 fa7c 	bl	8001c10 <vt100_move>
	serial_puts("YOU WIN !");// affichage du premier WINau milieu de l'cran
 8001718:	4827      	ldr	r0, [pc, #156]	; (80017b8 <win+0xb0>)
 800171a:	f000 f8e9 	bl	80018f0 <serial_puts>
	time(3000000);
 800171e:	ed9f 0a27 	vldr	s0, [pc, #156]	; 80017bc <win+0xb4>
 8001722:	f000 fa4f 	bl	8001bc4 <time>
	vt100_clear_screen();
 8001726:	f000 faef 	bl	8001d08 <vt100_clear_screen>
	time(3000000);
 800172a:	ed9f 0a24 	vldr	s0, [pc, #144]	; 80017bc <win+0xb4>
 800172e:	f000 fa49 	bl	8001bc4 <time>
	vt100_move(40, 12);
 8001732:	210c      	movs	r1, #12
 8001734:	2028      	movs	r0, #40	; 0x28
 8001736:	f000 fa6b 	bl	8001c10 <vt100_move>
	serial_puts("YOU WIN !");
 800173a:	481f      	ldr	r0, [pc, #124]	; (80017b8 <win+0xb0>)
 800173c:	f000 f8d8 	bl	80018f0 <serial_puts>
	time(3000000);
 8001740:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80017bc <win+0xb4>
 8001744:	f000 fa3e 	bl	8001bc4 <time>
	vt100_clear_screen();
 8001748:	f000 fade 	bl	8001d08 <vt100_clear_screen>
	// mouvement vers le haut du WIN
	for(mc=12;mc>1;mc--){
 800174c:	4b1c      	ldr	r3, [pc, #112]	; (80017c0 <win+0xb8>)
 800174e:	220c      	movs	r2, #12
 8001750:	701a      	strb	r2, [r3, #0]
 8001752:	e014      	b.n	800177e <win+0x76>
		vt100_move(40,mc);
 8001754:	4b1a      	ldr	r3, [pc, #104]	; (80017c0 <win+0xb8>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	4619      	mov	r1, r3
 800175a:	2028      	movs	r0, #40	; 0x28
 800175c:	f000 fa58 	bl	8001c10 <vt100_move>
		serial_puts("YOU WIN !");
 8001760:	4815      	ldr	r0, [pc, #84]	; (80017b8 <win+0xb0>)
 8001762:	f000 f8c5 	bl	80018f0 <serial_puts>
		time(300000);
 8001766:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80017c4 <win+0xbc>
 800176a:	f000 fa2b 	bl	8001bc4 <time>
		vt100_clear_screen();
 800176e:	f000 facb 	bl	8001d08 <vt100_clear_screen>
	for(mc=12;mc>1;mc--){
 8001772:	4b13      	ldr	r3, [pc, #76]	; (80017c0 <win+0xb8>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	3b01      	subs	r3, #1
 8001778:	b2da      	uxtb	r2, r3
 800177a:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <win+0xb8>)
 800177c:	701a      	strb	r2, [r3, #0]
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <win+0xb8>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d8e6      	bhi.n	8001754 <win+0x4c>

	}
	//variable nb de vie et nb_invader restants
	nb_invader = 3;
 8001786:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <win+0xc0>)
 8001788:	2203      	movs	r2, #3
 800178a:	701a      	strb	r2, [r3, #0]
	nb_vie = 3;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <win+0xc4>)
 800178e:	2203      	movs	r2, #3
 8001790:	701a      	strb	r2, [r3, #0]
		//variable permettant le dplacement du GAME OVER

	dead1 = 3; // variable contenant le reste d'invader
 8001792:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <win+0xc8>)
 8001794:	2203      	movs	r2, #3
 8001796:	701a      	strb	r2, [r3, #0]
	dead2 = 3; // variable contenant le reste de vie
 8001798:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <win+0xcc>)
 800179a:	2203      	movs	r2, #3
 800179c:	701a      	strb	r2, [r3, #0]
	fire_compteur = 0; // variable permettant de temporiser les tirs des invaders
 800179e:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <win+0xd0>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	701a      	strb	r2, [r3, #0]
	pmix = 0; // position du missile invader en x
 80017a4:	4b0d      	ldr	r3, [pc, #52]	; (80017dc <win+0xd4>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
	pmiy = 0; // position du missile invader en y
 80017aa:	4b0d      	ldr	r3, [pc, #52]	; (80017e0 <win+0xd8>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	701a      	strb	r2, [r3, #0]

	menu(); // sortit du jeu vers le menu
 80017b0:	f7ff fbb6 	bl	8000f20 <menu>
}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	08002044 	.word	0x08002044
 80017bc:	4a371b00 	.word	0x4a371b00
 80017c0:	20000140 	.word	0x20000140
 80017c4:	48927c00 	.word	0x48927c00
 80017c8:	20000020 	.word	0x20000020
 80017cc:	20000021 	.word	0x20000021
 80017d0:	20000022 	.word	0x20000022
 80017d4:	20000023 	.word	0x20000023
 80017d8:	200000b0 	.word	0x200000b0
 80017dc:	200000b1 	.word	0x200000b1
 80017e0:	200000b2 	.word	0x200000b2

080017e4 <serial_init>:

static volatile unsigned char last_char_read = 1;
static volatile char last_char;

void serial_init(const uint32_t baudrate)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	; 0x28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
	NVIC_InitTypeDef NVIC_InitStructure;

	/* Use USART2 with PA2 and PA3 */

	/* Enable clock for GPIOA and USART */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80017ec:	2101      	movs	r1, #1
 80017ee:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017f2:	f7fe fffd 	bl	80007f0 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80017f6:	2101      	movs	r1, #1
 80017f8:	2001      	movs	r0, #1
 80017fa:	f7fe ffd9 	bl	80007b0 <RCC_AHB1PeriphClockCmd>

	/* Init GPIOA 2 and 3 as alternate functions */
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 80017fe:	230c      	movs	r3, #12
 8001800:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001802:	2302      	movs	r3, #2
 8001804:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001808:	2300      	movs	r3, #0
 800180a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800180e:	2301      	movs	r3, #1
 8001810:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001814:	2302      	movs	r3, #2
 8001816:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181a:	f107 0320 	add.w	r3, r7, #32
 800181e:	4619      	mov	r1, r3
 8001820:	481c      	ldr	r0, [pc, #112]	; (8001894 <serial_init+0xb0>)
 8001822:	f7fe fe45 	bl	80004b0 <GPIO_Init>

	/* Connect TX and RX pints to their alternate function pins */
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8001826:	2207      	movs	r2, #7
 8001828:	2102      	movs	r1, #2
 800182a:	481a      	ldr	r0, [pc, #104]	; (8001894 <serial_init+0xb0>)
 800182c:	f7fe fece 	bl	80005cc <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8001830:	2207      	movs	r2, #7
 8001832:	2103      	movs	r1, #3
 8001834:	4817      	ldr	r0, [pc, #92]	; (8001894 <serial_init+0xb0>)
 8001836:	f7fe fec9 	bl	80005cc <GPIO_PinAFConfig>

	/* Configure USART parameters */
	USART_InitStruct.USART_BaudRate = baudrate;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	613b      	str	r3, [r7, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800183e:	2300      	movs	r3, #0
 8001840:	83bb      	strh	r3, [r7, #28]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8001842:	230c      	movs	r3, #12
 8001844:	837b      	strh	r3, [r7, #26]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8001846:	2300      	movs	r3, #0
 8001848:	833b      	strh	r3, [r7, #24]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 800184a:	2300      	movs	r3, #0
 800184c:	82fb      	strh	r3, [r7, #22]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 800184e:	2300      	movs	r3, #0
 8001850:	82bb      	strh	r3, [r7, #20]
	USART_Init(USART2, &USART_InitStruct);
 8001852:	f107 0310 	add.w	r3, r7, #16
 8001856:	4619      	mov	r1, r3
 8001858:	480f      	ldr	r0, [pc, #60]	; (8001898 <serial_init+0xb4>)
 800185a:	f7ff f815 	bl	8000888 <USART_Init>

	/* Configure interruption */
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 800185e:	2201      	movs	r2, #1
 8001860:	f240 5125 	movw	r1, #1317	; 0x525
 8001864:	480c      	ldr	r0, [pc, #48]	; (8001898 <serial_init+0xb4>)
 8001866:	f7ff f8e9 	bl	8000a3c <USART_ITConfig>
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 800186a:	2326      	movs	r3, #38	; 0x26
 800186c:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001876:	2301      	movs	r3, #1
 8001878:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe fca2 	bl	80001c8 <NVIC_Init>

	USART_Cmd(USART2, ENABLE);
 8001884:	2101      	movs	r1, #1
 8001886:	4804      	ldr	r0, [pc, #16]	; (8001898 <serial_init+0xb4>)
 8001888:	f7ff f8b8 	bl	80009fc <USART_Cmd>
}
 800188c:	bf00      	nop
 800188e:	3728      	adds	r7, #40	; 0x28
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40020000 	.word	0x40020000
 8001898:	40004400 	.word	0x40004400

0800189c <serial_putchar>:

void serial_putchar(const volatile char c)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
	/* Check USART */
	if ((USART2->CR1 & USART_CR1_UE))
 80018a6:	4b11      	ldr	r3, [pc, #68]	; (80018ec <serial_putchar+0x50>)
 80018a8:	899b      	ldrh	r3, [r3, #12]
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d014      	beq.n	80018de <serial_putchar+0x42>
	{
		/* Wait to be ready, buffer empty */
		while (!(USART2->SR & USART_FLAG_TXE))
 80018b4:	bf00      	nop
 80018b6:	4b0d      	ldr	r3, [pc, #52]	; (80018ec <serial_putchar+0x50>)
 80018b8:	881b      	ldrh	r3, [r3, #0]
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d0f8      	beq.n	80018b6 <serial_putchar+0x1a>
			;
		/* Send data */
		USART2->DR = (uint16_t) (c & 0x01FF);
 80018c4:	4b09      	ldr	r3, [pc, #36]	; (80018ec <serial_putchar+0x50>)
 80018c6:	79fa      	ldrb	r2, [r7, #7]
 80018c8:	b2d2      	uxtb	r2, r2
 80018ca:	b292      	uxth	r2, r2
 80018cc:	809a      	strh	r2, [r3, #4]
		/* Wait to be ready, buffer empty */
		while (!(USART2->SR & USART_FLAG_TXE))
 80018ce:	bf00      	nop
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <serial_putchar+0x50>)
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0f8      	beq.n	80018d0 <serial_putchar+0x34>
			;
	}
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40004400 	.word	0x40004400

080018f0 <serial_puts>:

void serial_puts(const volatile char *s)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	while (*s)
 80018f8:	e007      	b.n	800190a <serial_puts+0x1a>
		serial_putchar(*s++);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	1c5a      	adds	r2, r3, #1
 80018fe:	607a      	str	r2, [r7, #4]
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	b2db      	uxtb	r3, r3
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ffc9 	bl	800189c <serial_putchar>
	while (*s)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1f2      	bne.n	80018fa <serial_puts+0xa>
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <serial_get_last_char>:

signed char serial_get_last_char(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
	if (last_char_read)
 8001920:	4b09      	ldr	r3, [pc, #36]	; (8001948 <serial_get_last_char+0x2c>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d002      	beq.n	8001930 <serial_get_last_char+0x14>
		return -1;
 800192a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800192e:	e006      	b.n	800193e <serial_get_last_char+0x22>
	else
	{
		last_char_read = 1;
 8001930:	4b05      	ldr	r3, [pc, #20]	; (8001948 <serial_get_last_char+0x2c>)
 8001932:	2201      	movs	r2, #1
 8001934:	701a      	strb	r2, [r3, #0]
		return last_char;
 8001936:	4b05      	ldr	r3, [pc, #20]	; (800194c <serial_get_last_char+0x30>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	b25b      	sxtb	r3, r3
	}
}
 800193e:	4618      	mov	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	2000002d 	.word	0x2000002d
 800194c:	200000b3 	.word	0x200000b3

08001950 <serial_input_not_empty>:

/* interruption management */

static int32_t serial_input_not_empty(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
	return USART_GetITStatus(USART2, USART_IT_RXNE);
 8001954:	f240 5125 	movw	r1, #1317	; 0x525
 8001958:	4802      	ldr	r0, [pc, #8]	; (8001964 <serial_input_not_empty+0x14>)
 800195a:	f7ff f8b7 	bl	8000acc <USART_GetITStatus>
 800195e:	4603      	mov	r3, r0
}
 8001960:	4618      	mov	r0, r3
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40004400 	.word	0x40004400

08001968 <serial_input_character>:

static char serial_input_character(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
	return USART2->DR;
 800196c:	4b04      	ldr	r3, [pc, #16]	; (8001980 <serial_input_character+0x18>)
 800196e:	889b      	ldrh	r3, [r3, #4]
 8001970:	b29b      	uxth	r3, r3
 8001972:	b2db      	uxtb	r3, r3
}
 8001974:	4618      	mov	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	40004400 	.word	0x40004400

08001984 <USART2_IRQHandler>:

#define serial_it_handler USART2_IRQHandler
void serial_it_handler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	if (serial_input_not_empty())
 8001988:	f7ff ffe2 	bl	8001950 <serial_input_not_empty>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d008      	beq.n	80019a4 <USART2_IRQHandler+0x20>
	{
		last_char = serial_input_character();
 8001992:	f7ff ffe9 	bl	8001968 <serial_input_character>
 8001996:	4603      	mov	r3, r0
 8001998:	461a      	mov	r2, r3
 800199a:	4b03      	ldr	r3, [pc, #12]	; (80019a8 <USART2_IRQHandler+0x24>)
 800199c:	701a      	strb	r2, [r3, #0]
		last_char_read = 0;
 800199e:	4b03      	ldr	r3, [pc, #12]	; (80019ac <USART2_IRQHandler+0x28>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	701a      	strb	r2, [r3, #0]
	}
}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	200000b3 	.word	0x200000b3
 80019ac:	2000002d 	.word	0x2000002d

080019b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80019b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80019b6:	e003      	b.n	80019c0 <LoopCopyDataInit>

080019b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80019b8:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80019ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80019bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80019be:	3104      	adds	r1, #4

080019c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80019c0:	480b      	ldr	r0, [pc, #44]	; (80019f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80019c2:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80019c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019c8:	d3f6      	bcc.n	80019b8 <CopyDataInit>
  ldr  r2, =_sbss
 80019ca:	4a0b      	ldr	r2, [pc, #44]	; (80019f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80019cc:	e002      	b.n	80019d4 <LoopFillZerobss>

080019ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80019ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80019d0:	f842 3b04 	str.w	r3, [r2], #4

080019d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80019d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80019d8:	d3f9      	bcc.n	80019ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019da:	f000 f841 	bl	8001a60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019de:	f000 f9b5 	bl	8001d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019e2:	f7ff fa6d 	bl	8000ec0 <main>
  bx  lr    
 80019e6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80019ec:	08002058 	.word	0x08002058
  ldr  r0, =_sdata
 80019f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80019f4:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 80019f8:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 80019fc:	20000148 	.word	0x20000148

08001a00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a00:	e7fe      	b.n	8001a00 <ADC_IRQHandler>

08001a02 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <HardFault_Handler+0x4>

08001a16 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001a1a:	e7fe      	b.n	8001a1a <MemManage_Handler+0x4>

08001a1c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <BusFault_Handler+0x4>

08001a22 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001a26:	e7fe      	b.n	8001a26 <UsageFault_Handler+0x4>

08001a28 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0
}
 8001a3a:	bf00      	nop
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a64:	4a16      	ldr	r2, [pc, #88]	; (8001ac0 <SystemInit+0x60>)
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <SystemInit+0x60>)
 8001a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001a74:	4a13      	ldr	r2, [pc, #76]	; (8001ac4 <SystemInit+0x64>)
 8001a76:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <SystemInit+0x64>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001a80:	4b10      	ldr	r3, [pc, #64]	; (8001ac4 <SystemInit+0x64>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001a86:	4a0f      	ldr	r2, [pc, #60]	; (8001ac4 <SystemInit+0x64>)
 8001a88:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <SystemInit+0x64>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001a90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a94:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001a96:	4b0b      	ldr	r3, [pc, #44]	; (8001ac4 <SystemInit+0x64>)
 8001a98:	4a0b      	ldr	r2, [pc, #44]	; (8001ac8 <SystemInit+0x68>)
 8001a9a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001a9c:	4a09      	ldr	r2, [pc, #36]	; (8001ac4 <SystemInit+0x64>)
 8001a9e:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <SystemInit+0x64>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aa6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <SystemInit+0x64>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001aae:	f000 f80d 	bl	8001acc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ab2:	4b03      	ldr	r3, [pc, #12]	; (8001ac0 <SystemInit+0x60>)
 8001ab4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ab8:	609a      	str	r2, [r3, #8]
#endif
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	e000ed00 	.word	0xe000ed00
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	24003010 	.word	0x24003010

08001acc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001ada:	4a36      	ldr	r2, [pc, #216]	; (8001bb4 <SetSysClock+0xe8>)
 8001adc:	4b35      	ldr	r3, [pc, #212]	; (8001bb4 <SetSysClock+0xe8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ae4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001ae6:	4b33      	ldr	r3, [pc, #204]	; (8001bb4 <SetSysClock+0xe8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aee:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3301      	adds	r3, #1
 8001af4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d103      	bne.n	8001b04 <SetSysClock+0x38>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001b02:	d1f0      	bne.n	8001ae6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001b04:	4b2b      	ldr	r3, [pc, #172]	; (8001bb4 <SetSysClock+0xe8>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d002      	beq.n	8001b16 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001b10:	2301      	movs	r3, #1
 8001b12:	603b      	str	r3, [r7, #0]
 8001b14:	e001      	b.n	8001b1a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001b16:	2300      	movs	r3, #0
 8001b18:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d142      	bne.n	8001ba6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001b20:	4a24      	ldr	r2, [pc, #144]	; (8001bb4 <SetSysClock+0xe8>)
 8001b22:	4b24      	ldr	r3, [pc, #144]	; (8001bb4 <SetSysClock+0xe8>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b2a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001b2c:	4a22      	ldr	r2, [pc, #136]	; (8001bb8 <SetSysClock+0xec>)
 8001b2e:	4b22      	ldr	r3, [pc, #136]	; (8001bb8 <SetSysClock+0xec>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b36:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001b38:	4a1e      	ldr	r2, [pc, #120]	; (8001bb4 <SetSysClock+0xe8>)
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	; (8001bb4 <SetSysClock+0xe8>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001b40:	4a1c      	ldr	r2, [pc, #112]	; (8001bb4 <SetSysClock+0xe8>)
 8001b42:	4b1c      	ldr	r3, [pc, #112]	; (8001bb4 <SetSysClock+0xe8>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b4a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001b4c:	4a19      	ldr	r2, [pc, #100]	; (8001bb4 <SetSysClock+0xe8>)
 8001b4e:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <SetSysClock+0xe8>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001b56:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001b58:	4b16      	ldr	r3, [pc, #88]	; (8001bb4 <SetSysClock+0xe8>)
 8001b5a:	4a18      	ldr	r2, [pc, #96]	; (8001bbc <SetSysClock+0xf0>)
 8001b5c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001b5e:	4a15      	ldr	r2, [pc, #84]	; (8001bb4 <SetSysClock+0xe8>)
 8001b60:	4b14      	ldr	r3, [pc, #80]	; (8001bb4 <SetSysClock+0xe8>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b68:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001b6a:	bf00      	nop
 8001b6c:	4b11      	ldr	r3, [pc, #68]	; (8001bb4 <SetSysClock+0xe8>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0f9      	beq.n	8001b6c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001b78:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <SetSysClock+0xf4>)
 8001b7a:	f240 6205 	movw	r2, #1541	; 0x605
 8001b7e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001b80:	4a0c      	ldr	r2, [pc, #48]	; (8001bb4 <SetSysClock+0xe8>)
 8001b82:	4b0c      	ldr	r3, [pc, #48]	; (8001bb4 <SetSysClock+0xe8>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f023 0303 	bic.w	r3, r3, #3
 8001b8a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001b8c:	4a09      	ldr	r2, [pc, #36]	; (8001bb4 <SetSysClock+0xe8>)
 8001b8e:	4b09      	ldr	r3, [pc, #36]	; (8001bb4 <SetSysClock+0xe8>)
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f043 0302 	orr.w	r3, r3, #2
 8001b96:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8001b98:	bf00      	nop
 8001b9a:	4b06      	ldr	r3, [pc, #24]	; (8001bb4 <SetSysClock+0xe8>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f003 030c 	and.w	r3, r3, #12
 8001ba2:	2b08      	cmp	r3, #8
 8001ba4:	d1f9      	bne.n	8001b9a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40007000 	.word	0x40007000
 8001bbc:	07405408 	.word	0x07405408
 8001bc0:	40023c00 	.word	0x40023c00

08001bc4 <time>:
 *  Created on: 10 mars 2020
 *      Author: cuisinier
 */
float c = 0;

void time(float x){
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	ed87 0a01 	vstr	s0, [r7, #4]
	for(c=0;c<x;c++);
 8001bce:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <time+0x48>)
 8001bd0:	f04f 0200 	mov.w	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	e009      	b.n	8001bec <time+0x28>
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <time+0x48>)
 8001bda:	edd3 7a00 	vldr	s15, [r3]
 8001bde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001be2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <time+0x48>)
 8001be8:	edc3 7a00 	vstr	s15, [r3]
 8001bec:	4b07      	ldr	r3, [pc, #28]	; (8001c0c <time+0x48>)
 8001bee:	ed93 7a00 	vldr	s14, [r3]
 8001bf2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bf6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfe:	d4eb      	bmi.n	8001bd8 <time+0x14>
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	200000b4 	.word	0x200000b4

08001c10 <vt100_move>:
#include "vt100.h"
#include "serial.h"

void vt100_move(uint8_t x, uint8_t y)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	460a      	mov	r2, r1
 8001c1a:	71fb      	strb	r3, [r7, #7]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	71bb      	strb	r3, [r7, #6]
	serial_putchar(VT100_ESC);
 8001c20:	201b      	movs	r0, #27
 8001c22:	f7ff fe3b 	bl	800189c <serial_putchar>
	serial_putchar('[');
 8001c26:	205b      	movs	r0, #91	; 0x5b
 8001c28:	f7ff fe38 	bl	800189c <serial_putchar>
	serial_putchar('0' + (y / 100));
 8001c2c:	79bb      	ldrb	r3, [r7, #6]
 8001c2e:	4a34      	ldr	r2, [pc, #208]	; (8001d00 <vt100_move+0xf0>)
 8001c30:	fba2 2303 	umull	r2, r3, r2, r3
 8001c34:	095b      	lsrs	r3, r3, #5
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	3330      	adds	r3, #48	; 0x30
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff fe2d 	bl	800189c <serial_putchar>
	serial_putchar('0' + ((y / 10) % 10));
 8001c42:	79bb      	ldrb	r3, [r7, #6]
 8001c44:	4a2f      	ldr	r2, [pc, #188]	; (8001d04 <vt100_move+0xf4>)
 8001c46:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4a:	08db      	lsrs	r3, r3, #3
 8001c4c:	b2da      	uxtb	r2, r3
 8001c4e:	4b2d      	ldr	r3, [pc, #180]	; (8001d04 <vt100_move+0xf4>)
 8001c50:	fba3 1302 	umull	r1, r3, r3, r2
 8001c54:	08d9      	lsrs	r1, r3, #3
 8001c56:	460b      	mov	r3, r1
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	440b      	add	r3, r1
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	3330      	adds	r3, #48	; 0x30
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fe18 	bl	800189c <serial_putchar>
	serial_putchar('0' + (y % 10));
 8001c6c:	79ba      	ldrb	r2, [r7, #6]
 8001c6e:	4b25      	ldr	r3, [pc, #148]	; (8001d04 <vt100_move+0xf4>)
 8001c70:	fba3 1302 	umull	r1, r3, r3, r2
 8001c74:	08d9      	lsrs	r1, r3, #3
 8001c76:	460b      	mov	r3, r1
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	440b      	add	r3, r1
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	3330      	adds	r3, #48	; 0x30
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff fe08 	bl	800189c <serial_putchar>
	serial_putchar(';');
 8001c8c:	203b      	movs	r0, #59	; 0x3b
 8001c8e:	f7ff fe05 	bl	800189c <serial_putchar>
	serial_putchar('0' + (x / 100));
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	4a1a      	ldr	r2, [pc, #104]	; (8001d00 <vt100_move+0xf0>)
 8001c96:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9a:	095b      	lsrs	r3, r3, #5
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	3330      	adds	r3, #48	; 0x30
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fdfa 	bl	800189c <serial_putchar>
	serial_putchar('0' + ((x / 10) % 10));
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	4a16      	ldr	r2, [pc, #88]	; (8001d04 <vt100_move+0xf4>)
 8001cac:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb0:	08db      	lsrs	r3, r3, #3
 8001cb2:	b2da      	uxtb	r2, r3
 8001cb4:	4b13      	ldr	r3, [pc, #76]	; (8001d04 <vt100_move+0xf4>)
 8001cb6:	fba3 1302 	umull	r1, r3, r3, r2
 8001cba:	08d9      	lsrs	r1, r3, #3
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	3330      	adds	r3, #48	; 0x30
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fde5 	bl	800189c <serial_putchar>
	serial_putchar('0' + (x % 10));
 8001cd2:	79fa      	ldrb	r2, [r7, #7]
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <vt100_move+0xf4>)
 8001cd6:	fba3 1302 	umull	r1, r3, r3, r2
 8001cda:	08d9      	lsrs	r1, r3, #3
 8001cdc:	460b      	mov	r3, r1
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	3330      	adds	r3, #48	; 0x30
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff fdd5 	bl	800189c <serial_putchar>
	serial_putchar('H');
 8001cf2:	2048      	movs	r0, #72	; 0x48
 8001cf4:	f7ff fdd2 	bl	800189c <serial_putchar>
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	51eb851f 	.word	0x51eb851f
 8001d04:	cccccccd 	.word	0xcccccccd

08001d08 <vt100_clear_screen>:

void vt100_clear_screen(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
	serial_putchar(VT100_ESC);
 8001d0c:	201b      	movs	r0, #27
 8001d0e:	f7ff fdc5 	bl	800189c <serial_putchar>
	serial_putchar('[');
 8001d12:	205b      	movs	r0, #91	; 0x5b
 8001d14:	f7ff fdc2 	bl	800189c <serial_putchar>
	serial_putchar('2');
 8001d18:	2032      	movs	r0, #50	; 0x32
 8001d1a:	f7ff fdbf 	bl	800189c <serial_putchar>
	serial_putchar('J');
 8001d1e:	204a      	movs	r0, #74	; 0x4a
 8001d20:	f7ff fdbc 	bl	800189c <serial_putchar>
	serial_putchar(VT100_ESC);
 8001d24:	201b      	movs	r0, #27
 8001d26:	f7ff fdb9 	bl	800189c <serial_putchar>
	serial_putchar('[');
 8001d2a:	205b      	movs	r0, #91	; 0x5b
 8001d2c:	f7ff fdb6 	bl	800189c <serial_putchar>
	serial_putchar('?');
 8001d30:	203f      	movs	r0, #63	; 0x3f
 8001d32:	f7ff fdb3 	bl	800189c <serial_putchar>
	serial_putchar('2');
 8001d36:	2032      	movs	r0, #50	; 0x32
 8001d38:	f7ff fdb0 	bl	800189c <serial_putchar>
	serial_putchar('5');
 8001d3c:	2035      	movs	r0, #53	; 0x35
 8001d3e:	f7ff fdad 	bl	800189c <serial_putchar>
	serial_putchar('l');
 8001d42:	206c      	movs	r0, #108	; 0x6c
 8001d44:	f7ff fdaa 	bl	800189c <serial_putchar>
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <__libc_init_array>:
 8001d4c:	b570      	push	{r4, r5, r6, lr}
 8001d4e:	4e0d      	ldr	r6, [pc, #52]	; (8001d84 <__libc_init_array+0x38>)
 8001d50:	4c0d      	ldr	r4, [pc, #52]	; (8001d88 <__libc_init_array+0x3c>)
 8001d52:	1ba4      	subs	r4, r4, r6
 8001d54:	10a4      	asrs	r4, r4, #2
 8001d56:	2500      	movs	r5, #0
 8001d58:	42a5      	cmp	r5, r4
 8001d5a:	d109      	bne.n	8001d70 <__libc_init_array+0x24>
 8001d5c:	4e0b      	ldr	r6, [pc, #44]	; (8001d8c <__libc_init_array+0x40>)
 8001d5e:	4c0c      	ldr	r4, [pc, #48]	; (8001d90 <__libc_init_array+0x44>)
 8001d60:	f000 f8d8 	bl	8001f14 <_init>
 8001d64:	1ba4      	subs	r4, r4, r6
 8001d66:	10a4      	asrs	r4, r4, #2
 8001d68:	2500      	movs	r5, #0
 8001d6a:	42a5      	cmp	r5, r4
 8001d6c:	d105      	bne.n	8001d7a <__libc_init_array+0x2e>
 8001d6e:	bd70      	pop	{r4, r5, r6, pc}
 8001d70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d74:	4798      	blx	r3
 8001d76:	3501      	adds	r5, #1
 8001d78:	e7ee      	b.n	8001d58 <__libc_init_array+0xc>
 8001d7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d7e:	4798      	blx	r3
 8001d80:	3501      	adds	r5, #1
 8001d82:	e7f2      	b.n	8001d6a <__libc_init_array+0x1e>
 8001d84:	08002050 	.word	0x08002050
 8001d88:	08002050 	.word	0x08002050
 8001d8c:	08002050 	.word	0x08002050
 8001d90:	08002054 	.word	0x08002054

08001d94 <rand>:
 8001d94:	4b19      	ldr	r3, [pc, #100]	; (8001dfc <rand+0x68>)
 8001d96:	b510      	push	{r4, lr}
 8001d98:	681c      	ldr	r4, [r3, #0]
 8001d9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d9c:	b9d3      	cbnz	r3, 8001dd4 <rand+0x40>
 8001d9e:	2018      	movs	r0, #24
 8001da0:	f000 f832 	bl	8001e08 <malloc>
 8001da4:	f243 330e 	movw	r3, #13070	; 0x330e
 8001da8:	63a0      	str	r0, [r4, #56]	; 0x38
 8001daa:	8003      	strh	r3, [r0, #0]
 8001dac:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8001db0:	8043      	strh	r3, [r0, #2]
 8001db2:	f241 2334 	movw	r3, #4660	; 0x1234
 8001db6:	8083      	strh	r3, [r0, #4]
 8001db8:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8001dbc:	80c3      	strh	r3, [r0, #6]
 8001dbe:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8001dc2:	8103      	strh	r3, [r0, #8]
 8001dc4:	2305      	movs	r3, #5
 8001dc6:	8143      	strh	r3, [r0, #10]
 8001dc8:	230b      	movs	r3, #11
 8001dca:	8183      	strh	r3, [r0, #12]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	2300      	movs	r3, #0
 8001dd0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8001dd4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001dd6:	480a      	ldr	r0, [pc, #40]	; (8001e00 <rand+0x6c>)
 8001dd8:	690a      	ldr	r2, [r1, #16]
 8001dda:	694b      	ldr	r3, [r1, #20]
 8001ddc:	4c09      	ldr	r4, [pc, #36]	; (8001e04 <rand+0x70>)
 8001dde:	4350      	muls	r0, r2
 8001de0:	fb04 0003 	mla	r0, r4, r3, r0
 8001de4:	fba2 2304 	umull	r2, r3, r2, r4
 8001de8:	3201      	adds	r2, #1
 8001dea:	4403      	add	r3, r0
 8001dec:	f143 0300 	adc.w	r3, r3, #0
 8001df0:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001df4:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8001df8:	bd10      	pop	{r4, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000030 	.word	0x20000030
 8001e00:	5851f42d 	.word	0x5851f42d
 8001e04:	4c957f2d 	.word	0x4c957f2d

08001e08 <malloc>:
 8001e08:	4b02      	ldr	r3, [pc, #8]	; (8001e14 <malloc+0xc>)
 8001e0a:	4601      	mov	r1, r0
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	f000 b803 	b.w	8001e18 <_malloc_r>
 8001e12:	bf00      	nop
 8001e14:	20000030 	.word	0x20000030

08001e18 <_malloc_r>:
 8001e18:	b570      	push	{r4, r5, r6, lr}
 8001e1a:	1ccd      	adds	r5, r1, #3
 8001e1c:	f025 0503 	bic.w	r5, r5, #3
 8001e20:	3508      	adds	r5, #8
 8001e22:	2d0c      	cmp	r5, #12
 8001e24:	bf38      	it	cc
 8001e26:	250c      	movcc	r5, #12
 8001e28:	2d00      	cmp	r5, #0
 8001e2a:	4606      	mov	r6, r0
 8001e2c:	db01      	blt.n	8001e32 <_malloc_r+0x1a>
 8001e2e:	42a9      	cmp	r1, r5
 8001e30:	d903      	bls.n	8001e3a <_malloc_r+0x22>
 8001e32:	230c      	movs	r3, #12
 8001e34:	6033      	str	r3, [r6, #0]
 8001e36:	2000      	movs	r0, #0
 8001e38:	bd70      	pop	{r4, r5, r6, pc}
 8001e3a:	f000 f85b 	bl	8001ef4 <__malloc_lock>
 8001e3e:	4a23      	ldr	r2, [pc, #140]	; (8001ecc <_malloc_r+0xb4>)
 8001e40:	6814      	ldr	r4, [r2, #0]
 8001e42:	4621      	mov	r1, r4
 8001e44:	b991      	cbnz	r1, 8001e6c <_malloc_r+0x54>
 8001e46:	4c22      	ldr	r4, [pc, #136]	; (8001ed0 <_malloc_r+0xb8>)
 8001e48:	6823      	ldr	r3, [r4, #0]
 8001e4a:	b91b      	cbnz	r3, 8001e54 <_malloc_r+0x3c>
 8001e4c:	4630      	mov	r0, r6
 8001e4e:	f000 f841 	bl	8001ed4 <_sbrk_r>
 8001e52:	6020      	str	r0, [r4, #0]
 8001e54:	4629      	mov	r1, r5
 8001e56:	4630      	mov	r0, r6
 8001e58:	f000 f83c 	bl	8001ed4 <_sbrk_r>
 8001e5c:	1c43      	adds	r3, r0, #1
 8001e5e:	d126      	bne.n	8001eae <_malloc_r+0x96>
 8001e60:	230c      	movs	r3, #12
 8001e62:	6033      	str	r3, [r6, #0]
 8001e64:	4630      	mov	r0, r6
 8001e66:	f000 f846 	bl	8001ef6 <__malloc_unlock>
 8001e6a:	e7e4      	b.n	8001e36 <_malloc_r+0x1e>
 8001e6c:	680b      	ldr	r3, [r1, #0]
 8001e6e:	1b5b      	subs	r3, r3, r5
 8001e70:	d41a      	bmi.n	8001ea8 <_malloc_r+0x90>
 8001e72:	2b0b      	cmp	r3, #11
 8001e74:	d90f      	bls.n	8001e96 <_malloc_r+0x7e>
 8001e76:	600b      	str	r3, [r1, #0]
 8001e78:	50cd      	str	r5, [r1, r3]
 8001e7a:	18cc      	adds	r4, r1, r3
 8001e7c:	4630      	mov	r0, r6
 8001e7e:	f000 f83a 	bl	8001ef6 <__malloc_unlock>
 8001e82:	f104 000b 	add.w	r0, r4, #11
 8001e86:	1d23      	adds	r3, r4, #4
 8001e88:	f020 0007 	bic.w	r0, r0, #7
 8001e8c:	1ac3      	subs	r3, r0, r3
 8001e8e:	d01b      	beq.n	8001ec8 <_malloc_r+0xb0>
 8001e90:	425a      	negs	r2, r3
 8001e92:	50e2      	str	r2, [r4, r3]
 8001e94:	bd70      	pop	{r4, r5, r6, pc}
 8001e96:	428c      	cmp	r4, r1
 8001e98:	bf0d      	iteet	eq
 8001e9a:	6863      	ldreq	r3, [r4, #4]
 8001e9c:	684b      	ldrne	r3, [r1, #4]
 8001e9e:	6063      	strne	r3, [r4, #4]
 8001ea0:	6013      	streq	r3, [r2, #0]
 8001ea2:	bf18      	it	ne
 8001ea4:	460c      	movne	r4, r1
 8001ea6:	e7e9      	b.n	8001e7c <_malloc_r+0x64>
 8001ea8:	460c      	mov	r4, r1
 8001eaa:	6849      	ldr	r1, [r1, #4]
 8001eac:	e7ca      	b.n	8001e44 <_malloc_r+0x2c>
 8001eae:	1cc4      	adds	r4, r0, #3
 8001eb0:	f024 0403 	bic.w	r4, r4, #3
 8001eb4:	42a0      	cmp	r0, r4
 8001eb6:	d005      	beq.n	8001ec4 <_malloc_r+0xac>
 8001eb8:	1a21      	subs	r1, r4, r0
 8001eba:	4630      	mov	r0, r6
 8001ebc:	f000 f80a 	bl	8001ed4 <_sbrk_r>
 8001ec0:	3001      	adds	r0, #1
 8001ec2:	d0cd      	beq.n	8001e60 <_malloc_r+0x48>
 8001ec4:	6025      	str	r5, [r4, #0]
 8001ec6:	e7d9      	b.n	8001e7c <_malloc_r+0x64>
 8001ec8:	bd70      	pop	{r4, r5, r6, pc}
 8001eca:	bf00      	nop
 8001ecc:	200000b8 	.word	0x200000b8
 8001ed0:	200000bc 	.word	0x200000bc

08001ed4 <_sbrk_r>:
 8001ed4:	b538      	push	{r3, r4, r5, lr}
 8001ed6:	4c06      	ldr	r4, [pc, #24]	; (8001ef0 <_sbrk_r+0x1c>)
 8001ed8:	2300      	movs	r3, #0
 8001eda:	4605      	mov	r5, r0
 8001edc:	4608      	mov	r0, r1
 8001ede:	6023      	str	r3, [r4, #0]
 8001ee0:	f000 f80a 	bl	8001ef8 <_sbrk>
 8001ee4:	1c43      	adds	r3, r0, #1
 8001ee6:	d102      	bne.n	8001eee <_sbrk_r+0x1a>
 8001ee8:	6823      	ldr	r3, [r4, #0]
 8001eea:	b103      	cbz	r3, 8001eee <_sbrk_r+0x1a>
 8001eec:	602b      	str	r3, [r5, #0]
 8001eee:	bd38      	pop	{r3, r4, r5, pc}
 8001ef0:	20000144 	.word	0x20000144

08001ef4 <__malloc_lock>:
 8001ef4:	4770      	bx	lr

08001ef6 <__malloc_unlock>:
 8001ef6:	4770      	bx	lr

08001ef8 <_sbrk>:
 8001ef8:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <_sbrk+0x14>)
 8001efa:	6819      	ldr	r1, [r3, #0]
 8001efc:	4602      	mov	r2, r0
 8001efe:	b909      	cbnz	r1, 8001f04 <_sbrk+0xc>
 8001f00:	4903      	ldr	r1, [pc, #12]	; (8001f10 <_sbrk+0x18>)
 8001f02:	6019      	str	r1, [r3, #0]
 8001f04:	6818      	ldr	r0, [r3, #0]
 8001f06:	4402      	add	r2, r0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	4770      	bx	lr
 8001f0c:	200000c0 	.word	0x200000c0
 8001f10:	20000148 	.word	0x20000148

08001f14 <_init>:
 8001f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f16:	bf00      	nop
 8001f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f1a:	bc08      	pop	{r3}
 8001f1c:	469e      	mov	lr, r3
 8001f1e:	4770      	bx	lr

08001f20 <_fini>:
 8001f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f22:	bf00      	nop
 8001f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f26:	bc08      	pop	{r3}
 8001f28:	469e      	mov	lr, r3
 8001f2a:	4770      	bx	lr
