
synthesis -f "test2_impl2_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 17 15:29:57 2017


Command Line:  synthesis -f test2_impl2_lattice.synproj -gui -msgset D:/graduate project/code/test2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/graduate project/code/test2 (searchpath added)
-p D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/graduate project/code/test2/impl2 (searchpath added)
-p D:/graduate project/code/test2 (searchpath added)
Verilog design file = D:/graduate project/code/test2/conversion.v
Verilog design file = D:/graduate project/code/test2/ds18b20.v
Verilog design file = D:/graduate project/code/test2/led_scan.v
Verilog design file = D:/graduate project/code/test2/clk10khz.v
Verilog design file = D:/graduate project/code/test2/temperature_main.v
NGD file = test2_impl2.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
    <postMsg mid="35001200" type="Warning" dynamic="1" navigation="0" arg0="main"  />
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/graduate project/code/test2/conversion.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/test2/ds18b20.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/test2/led_scan.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/test2/clk10khz.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/test2/temperature_main.v. VERI-1482
Analyzing Verilog file D:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): main
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/temperature_main.v(1): " arg1="main" arg2="d:/graduate project/code/test2/temperature_main.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/ds18b20.v(1): " arg1="DS18B20Z" arg2="d:/graduate project/code/test2/ds18b20.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/conversion.v(1): " arg1="conversion" arg2="d:/graduate project/code/test2/conversion.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/graduate project/code/test2/conversion.v(22): " arg1="32" arg2="4" arg3="d:/graduate project/code/test2/conversion.v" arg4="22"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/graduate project/code/test2/conversion.v(25): " arg1="32" arg2="4" arg3="d:/graduate project/code/test2/conversion.v" arg4="25"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(1): " arg1="led_scan" arg2="d:/graduate project/code/test2/led_scan.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/clk10khz.v(1): " arg1="counter(COUNTER_NUM=1200)" arg2="d:/graduate project/code/test2/clk10khz.v" arg3="1"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(54): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="54"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(55): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="55"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(56): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="56"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(57): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="57"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(61): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="61"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(62): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="62"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(63): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="63"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(64): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="64"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(68): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="68"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(69): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="69"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(70): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="70"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(71): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="71"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(72): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="72"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(73): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="73"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(74): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="74"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(75): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="75"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(76): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="76"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(77): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="77"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(78): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="78"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(79): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="79"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(85): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="85"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(86): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="86"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(87): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="87"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(88): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="88"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(89): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="89"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(90): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="90"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(91): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="91"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(92): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="92"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(93): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="93"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(94): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="94"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(95): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="95"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(96): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="96"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(97): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="97"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(98): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="98"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(99): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="99"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(100): " arg1="cache" arg2="d:/graduate project/code/test2/led_scan.v" arg3="100"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(11): " arg1="mem" arg2="d:/graduate project/code/test2/led_scan.v" arg3="11"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="d:/graduate project/code/test2/temperature_main.v(38): " arg1="16" arg2="5" arg3="data_out" arg4="d:/graduate project/code/test2/temperature_main.v" arg5="38"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/temperature_main.v(46): " arg1="seg" arg2="d:/graduate project/code/test2/temperature_main.v" arg3="46"  />
Last elaborated design is main()
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = main.
    <postMsg mid="35931038" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/temperature_main.v(46): " arg1="seg_original_ramnet" arg2="d:/graduate project/code/test2/temperature_main.v" arg3="46"  />
    <postMsg mid="35931038" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/led_scan.v(11): " arg1="mem_original_ramnet" arg2="d:/graduate project/code/test2/led_scan.v" arg3="11"  />



    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/ds18b20.v(243): " arg1="\u1/data_wr_i0_i0" arg2="d:/graduate project/code/test2/ds18b20.v" arg3="243"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/graduate project/code/test2/ds18b20.v(243): " arg1="\u1/data_wr_i0_i2" arg2="d:/graduate project/code/test2/ds18b20.v" arg3="243"  />
GSR instance connected to net rst_n_in_c.
Duplicate register/latch removal. \u1/num_delay_i0_i19 is a one-to-one match with \u1/num_delay_i0_i17.
Duplicate register/latch removal. \u1/num_delay_i0_i16 is a one-to-one match with \u1/num_delay_i0_i19.
Duplicate register/latch removal. \u1/num_delay_i0_i14 is a one-to-one match with \u1/num_delay_i0_i16.
Duplicate register/latch removal. \u1/num_delay_i0_i13 is a one-to-one match with \u1/num_delay_i0_i14.
Duplicate register/latch removal. \u1/num_delay_i0_i12 is a one-to-one match with \u1/num_delay_i0_i13.
Duplicate register/latch removal. \u1/num_delay_i0_i8 is a one-to-one match with \u1/num_delay_i0_i7.
Duplicate register/latch removal. \u1/data_wr_i0_i1 is a one-to-one match with \u1/data_wr_i0_i4.
Duplicate register/latch removal. \u1/data_wr_i0_i3 is a one-to-one match with \u1/data_wr_i0_i7.
Duplicate register/latch removal. \u1/data_wr_i0_i5 is a one-to-one match with \u1/data_wr_i0_i1.
Duplicate register/latch removal. \u1/data_wr_buffer_i0_i1 is a one-to-one match with \u1/data_wr_buffer_i0_i5.
Duplicate register/latch removal. \u1/data_wr_buffer_i0_i3 is a one-to-one match with \u1/data_wr_buffer_i0_i7.
Duplicate register/latch removal. \u1/data_wr_buffer_i0_i4 is a one-to-one match with \u1/data_wr_buffer_i0_i1.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    791 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file test2_impl2.ngd.

################### Begin Area Report (main)######################
Number of register bits => 149 of 4635 (3 % )
BB => 1
CCU2D => 60
FD1P3AX => 72
FD1P3IX => 30
FD1P3JX => 1
FD1S1A => 2
FD1S1J => 6
FD1S3AX => 3
FD1S3IX => 35
GSR => 1
IB => 2
LUT4 => 484
OB => 42
PFUMX => 49
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_in_c, loads : 139
  Net : u1/clk_1mhz, loads : 13
  Net : u3/line_7__N_375, loads : 8
Clock Enable Nets
Number of Clock Enables: 34
Top 10 highest fanout Clock Enables:
  Net : u1/clk_in_c_enable_67, loads : 20
  Net : u1/clk_in_c_enable_45, loads : 9
  Net : u1/clk_in_c_enable_83, loads : 6
  Net : u1/clk_in_c_enable_94, loads : 6
  Net : u1/clk_in_c_enable_76, loads : 5
  Net : u1/clk_in_c_enable_101, loads : 5
  Net : u1/clk_in_c_enable_96, loads : 4
  Net : u1/clk_in_c_enable_71, loads : 4
  Net : u1/clk_in_c_enable_36, loads : 3
  Net : u1/clk_in_c_enable_48, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u1/state_back_2_N_133_2, loads : 64
  Net : u1/state_0, loads : 48
  Net : u1/state_1, loads : 44
  Net : u2/n15301, loads : 35
  Net : u3/clk10KHz_uut/cnt_31__N_463, loads : 33
  Net : u2/n15295, loads : 33
  Net : u2/ones_0, loads : 32
  Net : u2/n15292, loads : 30
  Net : u2/n15291, loads : 29
  Net : u2/n15294, loads : 27
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u3/line_7__N_375]       |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \u1/clk_1mhz]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |    1.000 MHz|   85.455 MHz|    16  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 78.391  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.290  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Industrial   "test2_impl2.ngd" -o "test2_impl2_map.ncd" -pr "test2_impl2.prf" -mp "test2_impl2.mrp" -lpf "D:/graduate project/code/test2/impl2/test2_impl2.lpf" -lpf "D:/graduate project/code/test2/test2.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: test2_impl2.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    149 out of  4635 (3%)
      PFU registers:          149 out of  4320 (3%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       305 out of  2160 (14%)
      SLICEs as Logic/ROM:    305 out of  2160 (14%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         60 out of  2160 (3%)
   Number of LUT4s:        608 out of  4320 (14%)
      Number used as logic LUTs:        488
      Number used as distributed RAM:     0
      Number used as ripple logic:      120
      Number used as shift registers:     0
   Number of PIO sites used: 45 + 4(JTAG) out of 105 (47%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net clk_in_c: 86 loads, 86 rising, 0 falling (Driver: PIO clk_in )
     Net u3/line_7__N_375: 5 loads, 5 rising, 0 falling (Driver: u3/i8_4_lut )
     Net u1/clk_1mhz: 2 loads, 2 rising, 0 falling (Driver: u1/clk_1mhz_112 )
   Number of Clock Enables:  34
     Net clk_in_c_enable_92: 2 loads, 2 LSLICEs
     Net clk_in_c_enable_102: 8 loads, 8 LSLICEs
     Net u1/clk_in_c_enable_67: 10 loads, 10 LSLICEs
     Net u1/clk_in_c_enable_4: 1 loads, 1 LSLICEs
     Net u1/one_wire_N_290: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_10: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_11: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_12: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_20: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_21: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_22: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_23: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_24: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_25: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_26: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_27: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_28: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_30: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_31: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_94: 3 loads, 3 LSLICEs
     Net u1/clk_in_c_enable_83: 3 loads, 3 LSLICEs
     Net u1/clk_in_c_enable_36: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_45: 5 loads, 5 LSLICEs
     Net u1/clk_in_c_enable_48: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_71: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_76: 3 loads, 3 LSLICEs
     Net u1/clk_in_c_enable_77: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_78: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_96: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_85: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_101: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_91: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_98: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_97: 1 loads, 1 LSLICEs
   Number of LSRs:  8
     Net cnt_31__N_463: 17 loads, 17 LSLICEs
     Net n8859: 8 loads, 8 LSLICEs
     Net n12886: 2 loads, 2 LSLICEs
     Net u3/n4: 3 loads, 3 LSLICEs
     Net u1/n15372: 2 loads, 2 LSLICEs
     Net u1/n8882: 3 loads, 3 LSLICEs
     Net u1/n8880: 2 loads, 2 LSLICEs
     Net u1/n8875: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net state_back_2_N_133_2: 65 loads
     Net u1/state_0: 48 loads
     Net u1/state_1: 44 loads
     Net n15301: 36 loads
     Net n15295: 34 loads
     Net ones_0: 33 loads
     Net n15292: 31 loads
     Net n15291: 30 loads
     Net n15294: 28 loads
     Net u2/n2332: 27 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 51 MB

Dumping design to file test2_impl2_map.ncd.

ncd2vdb "test2_impl2_map.ncd" ".vdbs/test2_impl2_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.

mpartrce -p "test2_impl2.p2t" -f "test2_impl2.p3t" -tf "test2_impl2.pt" "test2_impl2_map.ncd" "test2_impl2.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "test2_impl2_map.ncd"
Wed May 17 15:30:05 2017

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "D:/graduate project/code/test2/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF test2_impl2_map.ncd test2_impl2.dir/5_1.ncd test2_impl2.prf
Preference file: test2_impl2.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file test2_impl2_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   45+4(JTAG)/280     18% used
                  45+4(JTAG)/105     47% bonded

   SLICE            305/2160         14% used

   GSR                1/1           100% used


Number of Signals: 719
Number of Connections: 2375

Pin Constraint Summary:
   45 out of 45 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_in_c (driver: clk_in, clk load #: 86)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_in_c" arg1="Primary" arg2="clk_in" arg3="C1" arg4="Primary"  />

The following 3 signals are selected to use the secondary clock routing resources:
    cnt_31__N_463 (driver: u3/clk10KHz_uut/SLICE_33, clk load #: 0, sr load #: 17, ce load #: 0)
    u3/line_7__N_375 (driver: u3/SLICE_239, clk load #: 5, sr load #: 0, ce load #: 0)
    u1/clk_in_c_enable_67 (driver: u1/SLICE_296, clk load #: 0, sr load #: 0, ce load #: 10)

Signal rst_n_in_c is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 129566.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  128913
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_in_c" from comp "clk_in" on PIO site "C1 (PL4A)", clk load = 86
  SECONDARY "cnt_31__N_463" from F1 on comp "u3/clk10KHz_uut/SLICE_33" on site "R13C17D", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "u3/line_7__N_375" from F0 on comp "u3/SLICE_239" on site "R12C17A", clk load = 5, ce load = 0, sr load = 0
  SECONDARY "u1/clk_in_c_enable_67" from F1 on comp "u1/SLICE_296" on site "R20C21A", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   45 + 4(JTAG) out of 280 (17.5%) PIO sites used.
   45 + 4(JTAG) out of 105 (46.7%) bonded PIO sites used.
   Number of PIO comps: 45; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 9 / 26 ( 34%)  | 2.5V       | -         |
| 1        | 11 / 26 ( 42%) | 2.5V       | -         |
| 2        | 7 / 28 ( 25%)  | 2.5V       | -         |
| 3        | 5 / 7 ( 71%)   | 2.5V       | -         |
| 4        | 8 / 8 (100%)   | 2.5V       | -         |
| 5        | 5 / 10 ( 50%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file test2_impl2.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 2375 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=u1/clk_1mhz loads=13 clock_loads=2"  />

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at 15:30:10 05/17/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:30:10 05/17/17

Start NBR section for initial routing at 15:30:10 05/17/17
Level 4, iteration 1
60(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:30:11 05/17/17
Level 4, iteration 1
30(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 2
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 

Start NBR section for re-routing at 15:30:11 05/17/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 

Start NBR section for post-routing at 15:30:11 05/17/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=u1/clk_1mhz loads=13 clock_loads=2"  />

Total CPU time 5 secs 
Total REAL time: 6 secs 
Completely routed.
End of route.  2375 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file test2_impl2.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 6 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "test2_impl2.t2b" -w "test2_impl2.ncd" "test2_impl2.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file test2_impl2.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from test2_impl2.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "test2_impl2.bit".

bitgen -f "test2_impl2.t2b" -w "test2_impl2.ncd" -jedec "test2_impl2.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file test2_impl2.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from test2_impl2.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "test2_impl2.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
