// Seed: 3708769937
`define pp_4 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_4(
      .id_0(id_2), .id_1(1), .id_2(1 + {id_2{id_2}})
  );
  logic id_2;
  logic id_3 = id_2;
endmodule
module module_1 (
    input id_0,
    input wor id_1,
    input id_2,
    output id_3
);
  assign id_3[1 : !1] = id_1;
  type_6 id_4 (
      .id_0(id_1),
      .id_1(1'd0),
      .id_2(id_0[""]),
      .id_3(id_0),
      .id_4(1),
      .id_5((id_3)),
      .id_6(id_2),
      .id_7(id_1[1])
  );
endmodule
`define pp_5 0
