 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips_16_core_top
Version: G-2012.06
Date   : Tue Jan 12 08:23:01 2016
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: MEM_stage_inst/pipeline_reg_out_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: reg_write_data[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  MEM_stage_inst/pipeline_reg_out_reg[0]/CK (DFFTRX1)     0.00       0.00 r
  MEM_stage_inst/pipeline_reg_out_reg[0]/Q (DFFTRX1)      0.63       0.63 f
  MEM_stage_inst/pipeline_reg_out[0] (MEM_stage)          0.00       0.63 f
  WB_stage_inst/pipeline_reg_in[0] (WB_stage)             0.00       0.63 f
  WB_stage_inst/U1/Y (INVXL)                              0.39       1.03 r
  WB_stage_inst/U18/Y (AO22X1)                            0.24       1.27 r
  WB_stage_inst/reg_write_data[15] (WB_stage)             0.00       1.27 r
  reg_write_data[15] (out)                                0.00       1.27 r
  data arrival time                                                  1.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
