

================================================================
== Vivado HLS Report for 'digitrec_update_knn'
================================================================
* Date:           Fri Jun 18 23:27:17 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        2-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 10.65ns
ST_1: train_inst_V_read [1/1] 1.48ns
branch3:0  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 1.48ns
branch3:1  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: train_inst_V_cast [1/1] 0.00ns
branch3:2  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: stg_5 [1/1] 0.00ns
branch3:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: r_V [1/1] 1.37ns
branch3:4  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: distance_V [1/1] 5.87ns
branch3:5  %distance_V = call fastcc i6 @digitrec_bitcount(i49 %r_V)

ST_1: min_distances_0_V_read [1/1] 1.48ns
branch3:6  %min_distances_0_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %min_distances_0_V)

ST_1: min_distances_1_V_read [1/1] 1.48ns
branch3:7  %min_distances_1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %min_distances_1_V)

ST_1: tmp_3_1 [1/1] 1.94ns
branch3:8  %tmp_3_1 = icmp ugt i6 %min_distances_1_V_read, %min_distances_0_V_read

ST_1: min_distances_V_load3_phi [1/1] 0.00ns (grouped into LUT with out node tmp_1)
branch3:9  %min_distances_V_load3_phi = select i1 %tmp_3_1, i6 %min_distances_1_V_read, i6 %min_distances_0_V_read

ST_1: tmp_1 [1/1] 1.94ns (out node of the LUT)
branch3:10  %tmp_1 = icmp ult i6 %distance_V, %min_distances_V_load3_phi

ST_1: stg_13 [1/1] 0.00ns
branch3:11  br i1 %tmp_1, label %branch0, label %._crit_edge54

ST_1: stg_14 [1/1] 0.00ns
branch0:0  br i1 %tmp_3_1, label %branch310, label %branch29

ST_1: stg_15 [1/1] 0.00ns
branch29:0  call void @_ssdm_op_Write.ap_auto.i6P(i6* %min_distances_0_V, i6 %distance_V)

ST_1: stg_16 [1/1] 0.00ns
branch29:1  br label %branch08

ST_1: stg_17 [1/1] 0.00ns
branch310:0  call void @_ssdm_op_Write.ap_auto.i6P(i6* %min_distances_1_V, i6 %distance_V)

ST_1: stg_18 [1/1] 0.00ns
branch310:1  br label %branch08

ST_1: stg_19 [1/1] 0.00ns
branch08:0  br label %._crit_edge54

ST_1: stg_20 [1/1] 0.00ns
._crit_edge54:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ min_distances_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
train_inst_V_read         (read        ) [ 00]
test_inst_V_read          (read        ) [ 00]
train_inst_V_cast         (zext        ) [ 00]
stg_5                     (specpipeline) [ 00]
r_V                       (xor         ) [ 00]
distance_V                (call        ) [ 00]
min_distances_0_V_read    (read        ) [ 00]
min_distances_1_V_read    (read        ) [ 00]
tmp_3_1                   (icmp        ) [ 01]
min_distances_V_load3_phi (select      ) [ 00]
tmp_1                     (icmp        ) [ 01]
stg_13                    (br          ) [ 00]
stg_14                    (br          ) [ 00]
stg_15                    (write       ) [ 00]
stg_16                    (br          ) [ 00]
stg_17                    (write       ) [ 00]
stg_18                    (br          ) [ 00]
stg_19                    (br          ) [ 00]
stg_20                    (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="min_distances_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_bitcount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="train_inst_V_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="48" slack="0"/>
<pin id="30" dir="0" index="1" bw="48" slack="0"/>
<pin id="31" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="test_inst_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="49" slack="0"/>
<pin id="36" dir="0" index="1" bw="49" slack="0"/>
<pin id="37" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="min_distances_0_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="6" slack="0"/>
<pin id="42" dir="0" index="1" bw="6" slack="0"/>
<pin id="43" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_0_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="min_distances_1_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="6" slack="0"/>
<pin id="48" dir="0" index="1" bw="6" slack="0"/>
<pin id="49" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_1_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="stg_15_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="6" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_15/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="stg_17_write_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="6" slack="0"/>
<pin id="62" dir="0" index="2" bw="6" slack="0"/>
<pin id="63" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_17/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="distance_V_digitrec_bitcount_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="49" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="distance_V/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="train_inst_V_cast_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="48" slack="0"/>
<pin id="75" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="r_V_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="48" slack="0"/>
<pin id="79" dir="0" index="1" bw="49" slack="0"/>
<pin id="80" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_3_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="min_distances_V_load3_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_distances_V_load3_phi/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="24" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="66" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="72"><net_src comp="66" pin="2"/><net_sink comp="59" pin=2"/></net>

<net id="76"><net_src comp="28" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="34" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="77" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="88"><net_src comp="46" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="40" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="46" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="40" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="66" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="90" pin="3"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_0_V | {1 }
	Port: min_distances_1_V | {1 }
 - Input state : 
	Port: digitrec_update_knn : test_inst_V | {1 }
	Port: digitrec_update_knn : train_inst_V | {1 }
	Port: digitrec_update_knn : min_distances_0_V | {1 }
	Port: digitrec_update_knn : min_distances_1_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		distance_V : 1
		min_distances_V_load3_phi : 1
		tmp_1 : 2
		stg_13 : 3
		stg_14 : 1
		stg_15 : 2
		stg_17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   call   | distance_V_digitrec_bitcount_fu_66 |    0    |    89   |
|----------|------------------------------------|---------|---------|
|    xor   |              r_V_fu_77             |    0    |    67   |
|----------|------------------------------------|---------|---------|
|   icmp   |            tmp_3_1_fu_84           |    0    |    3    |
|          |             tmp_1_fu_98            |    0    |    3    |
|----------|------------------------------------|---------|---------|
|  select  |   min_distances_V_load3_phi_fu_90  |    0    |    6    |
|----------|------------------------------------|---------|---------|
|          |    train_inst_V_read_read_fu_28    |    0    |    0    |
|   read   |     test_inst_V_read_read_fu_34    |    0    |    0    |
|          |  min_distances_0_V_read_read_fu_40 |    0    |    0    |
|          |  min_distances_1_V_read_read_fu_46 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |         stg_15_write_fu_52         |    0    |    0    |
|          |         stg_17_write_fu_59         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |       train_inst_V_cast_fu_73      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   168   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   168  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   168  |
+-----------+--------+--------+
