# do DecoderDemo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Dec 07,2021
# vcom -work work DecoderDemo.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity Dec4_16
# -- Compiling architecture structure of Dec4_16
# End time: 12:11:31 on Dec 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:31 on Dec 07,2021
# vcom -work work DecoderDemo3.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec4_16_vhd_vec_tst
# -- Compiling architecture Dec4_16_arch of Dec4_16_vhd_vec_tst
# End time: 12:11:31 on Dec 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.DecoderDemo3_vhd_vec_tst 
# Start time: 12:11:31 on Dec 07,2021
# ** Error: (vsim-3170) Could not find 'DecoderDemo3_vhd_vec_tst'.
#         Searched libraries:
#             c:/intelfpga_lite/20.1/modelsim_ase/altera/vhdl/cyclonev
#             c:/intelfpga_lite/20.1/modelsim_ase/altera/vhdl/altera
#             c:/intelfpga_lite/20.1/modelsim_ase/altera/vhdl/altera_mf
#             c:/intelfpga_lite/20.1/modelsim_ase/altera/vhdl/220model
#             c:/intelfpga_lite/20.1/modelsim_ase/altera/vhdl/sgate
#             c:/intelfpga_lite/20.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/Users/Asus/Documents/Disciplinas/ISD/Quartus/Prat/Guiao6/simulation/qsim/work
# Error loading design
# End time: 12:11:31 on Dec 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
