TimeQuest Timing Analyzer report for top
Tue Nov 22 01:11:50 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.38 MHz ; 52.38 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -9.835 ; -28975.770         ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.451 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.201 ; -6479.214                        ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.835 ; fmem_pages_loaded[22]                                      ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.115     ; 10.721     ;
; -9.835 ; fmem_pages_loaded[22]                                      ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.115     ; 10.721     ;
; -9.835 ; fmem_pages_loaded[22]                                      ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.115     ; 10.721     ;
; -9.835 ; fmem_pages_loaded[22]                                      ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.115     ; 10.721     ;
; -9.791 ; fmem_pages_loaded[22]                                      ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.121     ; 10.671     ;
; -9.791 ; fmem_pages_loaded[22]                                      ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.121     ; 10.671     ;
; -9.672 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1999]                                      ; CLK          ; CLK         ; 1.000        ; -0.138     ; 10.535     ;
; -9.672 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1995]                                      ; CLK          ; CLK         ; 1.000        ; -0.138     ; 10.535     ;
; -9.653 ; fmem_pages_loaded[22]                                      ; fmem_data_write[62]                                        ; CLK          ; CLK         ; 1.000        ; -0.116     ; 10.538     ;
; -9.653 ; fmem_pages_loaded[22]                                      ; fmem_data_write[60]                                        ; CLK          ; CLK         ; 1.000        ; -0.116     ; 10.538     ;
; -9.653 ; fmem_pages_loaded[22]                                      ; fmem_data_write[61]                                        ; CLK          ; CLK         ; 1.000        ; -0.116     ; 10.538     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.648 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.566     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.647 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.565     ;
; -9.633 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1824]                                      ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.512     ;
; -9.633 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1825]                                      ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.512     ;
; -9.633 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1831]                                      ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.512     ;
; -9.633 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1830]                                      ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.512     ;
; -9.633 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1826]                                      ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.512     ;
; -9.633 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1827]                                      ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.512     ;
; -9.633 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1828]                                      ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.512     ;
; -9.633 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1829]                                      ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.512     ;
; -9.588 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1230]                                      ; CLK          ; CLK         ; 1.000        ; -0.097     ; 10.492     ;
; -9.588 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1226]                                      ; CLK          ; CLK         ; 1.000        ; -0.097     ; 10.492     ;
; -9.588 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1228]                                      ; CLK          ; CLK         ; 1.000        ; -0.097     ; 10.492     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.583 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.501     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.582 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 10.500     ;
; -9.561 ; fmem_pages_loaded[22]                                      ; fmem_data_write[1620]                                      ; CLK          ; CLK         ; 1.000        ; -0.116     ; 10.446     ;
; -9.551 ; fmem_pages_loaded[22]                                      ; fmem_data_write[184]                                       ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.430     ;
; -9.551 ; fmem_pages_loaded[22]                                      ; fmem_data_write[185]                                       ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.430     ;
; -9.551 ; fmem_pages_loaded[22]                                      ; fmem_data_write[190]                                       ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.430     ;
; -9.551 ; fmem_pages_loaded[22]                                      ; fmem_data_write[188]                                       ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.430     ;
; -9.551 ; fmem_pages_loaded[22]                                      ; fmem_data_write[189]                                       ; CLK          ; CLK         ; 1.000        ; -0.122     ; 10.430     ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.549 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.967      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
; -9.548 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK          ; CLK         ; 1.000        ; -0.583     ; 9.966      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.451 ; leds[1]                                                             ; leds[1]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                     ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                                                                    ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall             ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall                                                            ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs               ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                                                              ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                  ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                                                                 ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]                                                           ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr   ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr                                                  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data   ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data                                                  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset         ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish                                                ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fmem_enable                                                         ; fmem_enable                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; state.s_control_wait                                                ; state.s_control_wait                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fsm_jumping                                                         ; fsm_jumping                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; returned                                                            ; returned                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; state.s_init_done                                                   ; state.s_init_done                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fmem_pages_loaded[0]                                                ; fmem_pages_loaded[0]                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fmem_reset                                                          ; fmem_reset                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                                                                ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; leds[2]                                                             ; leds[2]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; leds[0]                                                             ; leds[0]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; skipping                                                            ; skipping                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.457 ; rom_bytecount_ctr[1]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.192      ;
; 0.458 ; rom_bytecount_ctr[2]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.193      ;
; 0.463 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.758      ;
; 0.464 ; rom_bytecount_ctr[0]                                                ; rom_bytecount_ctr[0]                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.468 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.203      ;
; 0.471 ; rom_bytecount_ctr[0]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.474      ; 1.199      ;
; 0.476 ; rom_bytecount_ctr[5]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.211      ;
; 0.493 ; state.s_init_done                                                   ; fmem_reset                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.788      ;
; 0.498 ; fmem_address[18]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18]                                                            ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; fmem_data_write[1841]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1841]                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; fmem_data_write[1887]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1887]                                                     ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; fmem_data_write[1771]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1771]                                                     ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; fmem_data_write[1882]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1882]                                                     ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; fmem_data_write[1302]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1302]                                                     ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; fmem_data_write[107]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[107]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; fmem_data_write[111]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[111]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; fmem_address[14]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[14]                                                            ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; fmem_data_write[1889]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1889]                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fmem_data_write[1531]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1531]                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fmem_data_write[1770]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1770]                                                     ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; fmem_data_write[1878]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1878]                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fmem_data_write[922]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[922]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fmem_data_write[272]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[272]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fmem_data_write[576]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[576]                                                      ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; fmem_data_write[593]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[593]                                                      ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; fmem_address[10]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_address[21]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[21]                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_address[22]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[1477]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1477]                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[1264]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1264]                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[1804]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1804]                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fmem_data_write[1424]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1424]                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[1607]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1607]                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fmem_data_write[1210]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1210]                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[60]                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[60]                                                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[589]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[589]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[165]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[165]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[924]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[924]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[779]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[779]                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fmem_data_write[186]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[186]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[706]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[706]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[870]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[870]                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fmem_data_write[448]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[448]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fmem_data_write[105]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[105]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; fmem_address[13]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]                                                            ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.797      ;
; 0.502 ; fmem_data_write[1677]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1677]                                                     ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.797      ;
; 0.502 ; fmem_data_write[1076]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1076]                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fmem_data_write[394]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[394]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; fmem_data_write[838]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[838]                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fmem_data_write[577]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[577]                                                      ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.797      ;
; 0.502 ; fmem_data_write[920]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[920]                                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; fmem_data_write[1671]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1671]                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; fmem_data_write[1807]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1807]                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; rom_bytecount_ctr[4]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.238      ;
; 0.503 ; fmem_data_write[1094]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1094]                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.797      ;
; 0.507 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.242      ;
; 0.507 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.241      ;
; 0.508 ; rom_bytecount_ctr[3]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.243      ;
; 0.508 ; rom_bytecount_ctr[7]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.242      ;
; 0.513 ; rom_bytecount_ctr[7]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.248      ;
; 0.517 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.252      ;
; 0.523 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.258      ;
; 0.524 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.259      ;
; 0.531 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.266      ;
; 0.532 ; state.s_finish                                                      ; state.s_control_wait                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.827      ;
; 0.539 ; state.s_control_wait                                                ; fmem_enable                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.834      ;
; 0.549 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.284      ;
; 0.555 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.289      ;
; 0.563 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.297      ;
; 0.564 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control            ; FLASHMEM_Controller:FLASHMEM_Controller1|ready                                                                     ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.859      ;
; 0.568 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                                                              ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.863      ;
; 0.638 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]                                                         ; CLK          ; CLK         ; 0.000        ; 0.583      ; 1.433      ;
; 0.640 ; wait_next_state.s_erase_chip                                        ; state.s_erase_chip                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.935      ;
; 0.641 ; wait_next_state.s_init                                              ; state.s_init                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.936      ;
; 0.642 ; wait_next_state.s_write_page                                        ; state.s_write_page                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.083      ; 0.937      ;
; 0.645 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]                                                          ; CLK          ; CLK         ; 0.000        ; 0.583      ; 1.440      ;
; 0.656 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]                                                         ; CLK          ; CLK         ; 0.000        ; 0.583      ; 1.451      ;
; 0.669 ; fmem_data_write[1012]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1012]                                                     ; CLK          ; CLK         ; 0.000        ; 0.100      ; 0.981      ;
; 0.670 ; fmem_data_write[965]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[965]                                                      ; CLK          ; CLK         ; 0.000        ; 0.099      ; 0.981      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 55.11 MHz ; 55.11 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -9.191 ; -26768.382        ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.399 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.201 ; -6479.214                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.191 ; fmem_pages_loaded[22]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 10.088     ;
; -9.191 ; fmem_pages_loaded[22]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 10.088     ;
; -9.191 ; fmem_pages_loaded[22]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 10.088     ;
; -9.191 ; fmem_pages_loaded[22]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 10.088     ;
; -9.161 ; fmem_pages_loaded[22]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.111     ; 10.052     ;
; -9.161 ; fmem_pages_loaded[22]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.111     ; 10.052     ;
; -9.048 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1999]                                      ; CLK          ; CLK         ; 1.000        ; -0.126     ; 9.924      ;
; -9.048 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1995]                                      ; CLK          ; CLK         ; 1.000        ; -0.126     ; 9.924      ;
; -9.010 ; fmem_pages_loaded[22]                                     ; fmem_data_write[62]                                        ; CLK          ; CLK         ; 1.000        ; -0.107     ; 9.905      ;
; -9.010 ; fmem_pages_loaded[22]                                     ; fmem_data_write[60]                                        ; CLK          ; CLK         ; 1.000        ; -0.107     ; 9.905      ;
; -9.010 ; fmem_pages_loaded[22]                                     ; fmem_data_write[61]                                        ; CLK          ; CLK         ; 1.000        ; -0.107     ; 9.905      ;
; -8.979 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1824]                                      ; CLK          ; CLK         ; 1.000        ; -0.110     ; 9.871      ;
; -8.979 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1825]                                      ; CLK          ; CLK         ; 1.000        ; -0.110     ; 9.871      ;
; -8.979 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1831]                                      ; CLK          ; CLK         ; 1.000        ; -0.110     ; 9.871      ;
; -8.979 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1830]                                      ; CLK          ; CLK         ; 1.000        ; -0.110     ; 9.871      ;
; -8.979 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1826]                                      ; CLK          ; CLK         ; 1.000        ; -0.110     ; 9.871      ;
; -8.979 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1827]                                      ; CLK          ; CLK         ; 1.000        ; -0.110     ; 9.871      ;
; -8.979 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1828]                                      ; CLK          ; CLK         ; 1.000        ; -0.110     ; 9.871      ;
; -8.979 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1829]                                      ; CLK          ; CLK         ; 1.000        ; -0.110     ; 9.871      ;
; -8.947 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1230]                                      ; CLK          ; CLK         ; 1.000        ; -0.090     ; 9.859      ;
; -8.947 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1226]                                      ; CLK          ; CLK         ; 1.000        ; -0.090     ; 9.859      ;
; -8.947 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1228]                                      ; CLK          ; CLK         ; 1.000        ; -0.090     ; 9.859      ;
; -8.916 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1620]                                      ; CLK          ; CLK         ; 1.000        ; -0.108     ; 9.810      ;
; -8.912 ; fmem_pages_loaded[22]                                     ; fmem_data_write[184]                                       ; CLK          ; CLK         ; 1.000        ; -0.114     ; 9.800      ;
; -8.912 ; fmem_pages_loaded[22]                                     ; fmem_data_write[185]                                       ; CLK          ; CLK         ; 1.000        ; -0.114     ; 9.800      ;
; -8.912 ; fmem_pages_loaded[22]                                     ; fmem_data_write[190]                                       ; CLK          ; CLK         ; 1.000        ; -0.114     ; 9.800      ;
; -8.912 ; fmem_pages_loaded[22]                                     ; fmem_data_write[188]                                       ; CLK          ; CLK         ; 1.000        ; -0.114     ; 9.800      ;
; -8.912 ; fmem_pages_loaded[22]                                     ; fmem_data_write[189]                                       ; CLK          ; CLK         ; 1.000        ; -0.114     ; 9.800      ;
; -8.890 ; fmem_pages_loaded[20]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.787      ;
; -8.890 ; fmem_pages_loaded[20]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.787      ;
; -8.890 ; fmem_pages_loaded[20]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.787      ;
; -8.890 ; fmem_pages_loaded[20]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.787      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.888 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.816      ;
; -8.887 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1503]                                      ; CLK          ; CLK         ; 1.000        ; -0.100     ; 9.789      ;
; -8.887 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1502]                                      ; CLK          ; CLK         ; 1.000        ; -0.100     ; 9.789      ;
; -8.887 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1498]                                      ; CLK          ; CLK         ; 1.000        ; -0.100     ; 9.789      ;
; -8.887 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1499]                                      ; CLK          ; CLK         ; 1.000        ; -0.100     ; 9.789      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.881 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.809      ;
; -8.872 ; fmem_pages_loaded[26]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.769      ;
; -8.872 ; fmem_pages_loaded[26]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.769      ;
; -8.872 ; fmem_pages_loaded[26]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.769      ;
; -8.872 ; fmem_pages_loaded[26]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.769      ;
; -8.867 ; fmem_pages_loaded[22]                                     ; fmem_data_write[277]                                       ; CLK          ; CLK         ; 1.000        ; 0.315      ; 10.184     ;
; -8.860 ; fmem_pages_loaded[20]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.111     ; 9.751      ;
; -8.860 ; fmem_pages_loaded[20]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.111     ; 9.751      ;
; -8.847 ; fmem_pages_loaded[23]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.744      ;
; -8.847 ; fmem_pages_loaded[23]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.744      ;
; -8.847 ; fmem_pages_loaded[23]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.744      ;
; -8.847 ; fmem_pages_loaded[23]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.744      ;
; -8.843 ; fmem_pages_loaded[15]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.092     ; 9.753      ;
; -8.843 ; fmem_pages_loaded[15]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.092     ; 9.753      ;
; -8.843 ; fmem_pages_loaded[15]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.092     ; 9.753      ;
; -8.843 ; fmem_pages_loaded[15]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.092     ; 9.753      ;
; -8.842 ; fmem_pages_loaded[26]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.111     ; 9.733      ;
; -8.842 ; fmem_pages_loaded[26]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.111     ; 9.733      ;
; -8.837 ; fmem_pages_loaded[24]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.734      ;
; -8.837 ; fmem_pages_loaded[24]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.734      ;
; -8.837 ; fmem_pages_loaded[24]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.734      ;
; -8.837 ; fmem_pages_loaded[24]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.734      ;
; -8.825 ; fmem_pages_loaded[27]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.722      ;
; -8.825 ; fmem_pages_loaded[27]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.722      ;
; -8.825 ; fmem_pages_loaded[27]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.722      ;
; -8.825 ; fmem_pages_loaded[27]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.105     ; 9.722      ;
; -8.817 ; fmem_pages_loaded[23]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.111     ; 9.708      ;
; -8.817 ; fmem_pages_loaded[23]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.111     ; 9.708      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
; -8.817 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK          ; CLK         ; 1.000        ; -0.074     ; 9.745      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; fmem_enable                                                         ; fmem_enable                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; state.s_control_wait                                                ; state.s_control_wait                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; fsm_jumping                                                         ; fsm_jumping                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; returned                                                            ; returned                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; leds[1]                                                             ; leds[1]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                     ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                                                                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall             ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall                                                            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs               ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                  ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                                                                 ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]                                                           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr   ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr                                                  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data   ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data                                                  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset         ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish                                                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; state.s_init_done                                                   ; state.s_init_done                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fmem_pages_loaded[0]                                                ; fmem_pages_loaded[0]                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fmem_reset                                                          ; fmem_reset                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                                                                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; leds[2]                                                             ; leds[2]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; leds[0]                                                             ; leds[0]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; skipping                                                            ; skipping                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; rom_bytecount_ctr[0]                                                ; rom_bytecount_ctr[0]                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.431 ; rom_bytecount_ctr[1]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.087      ;
; 0.436 ; rom_bytecount_ctr[2]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.092      ;
; 0.446 ; rom_bytecount_ctr[0]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.419      ; 1.095      ;
; 0.446 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.102      ;
; 0.452 ; rom_bytecount_ctr[5]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.108      ;
; 0.457 ; state.s_init_done                                                   ; fmem_reset                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.726      ;
; 0.468 ; fmem_address[18]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18]                                                            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; fmem_data_write[1887]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1887]                                                     ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; fmem_data_write[1882]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1882]                                                     ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.738      ;
; 0.469 ; fmem_data_write[1841]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1841]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fmem_data_write[1531]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1531]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fmem_data_write[1771]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1771]                                                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; fmem_data_write[1302]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1302]                                                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; fmem_data_write[924]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[924]                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; fmem_data_write[922]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[922]                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; fmem_data_write[107]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[107]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fmem_data_write[111]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[111]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; fmem_address[10]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]                                                            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_address[14]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[14]                                                            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_address[21]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[21]                                                            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_address[22]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]                                                            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_data_write[1477]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1477]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[1889]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1889]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[1804]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1804]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[1424]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1424]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[1607]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1607]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[1210]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1210]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[1770]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1770]                                                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_data_write[1878]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1878]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[589]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[589]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[165]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[165]                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_data_write[186]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[186]                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_data_write[706]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[706]                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_data_write[272]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[272]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fmem_data_write[593]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[593]                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_data_write[920]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[920]                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fmem_data_write[105]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[105]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; fmem_data_write[1677]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1677]                                                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; fmem_data_write[1076]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1076]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fmem_data_write[1264]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1264]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fmem_data_write[60]                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[60]                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fmem_data_write[779]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[779]                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fmem_data_write[870]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[870]                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fmem_data_write[448]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[448]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fmem_data_write[576]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[576]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fmem_data_write[1671]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1671]                                                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fmem_data_write[1094]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1094]                                                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.740      ;
; 0.472 ; fmem_address[13]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]                                                            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; fmem_data_write[1807]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1807]                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; fmem_data_write[394]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[394]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; fmem_data_write[838]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[838]                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; fmem_data_write[577]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[577]                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.741      ;
; 0.476 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.131      ;
; 0.477 ; rom_bytecount_ctr[4]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.133      ;
; 0.477 ; rom_bytecount_ctr[7]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.134      ;
; 0.477 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.134      ;
; 0.485 ; rom_bytecount_ctr[7]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.141      ;
; 0.485 ; rom_bytecount_ctr[3]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.141      ;
; 0.488 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.144      ;
; 0.493 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.148      ;
; 0.494 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.150      ;
; 0.497 ; state.s_finish                                                      ; state.s_control_wait                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.767      ;
; 0.500 ; state.s_control_wait                                                ; fmem_enable                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.770      ;
; 0.501 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.426      ; 1.157      ;
; 0.515 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.170      ;
; 0.519 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.176      ;
; 0.525 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control            ; FLASHMEM_Controller:FLASHMEM_Controller1|ready                                                                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.794      ;
; 0.526 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.183      ;
; 0.529 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.798      ;
; 0.574 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]                                                          ; CLK          ; CLK         ; 0.000        ; 0.547      ; 1.316      ;
; 0.579 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]                                                         ; CLK          ; CLK         ; 0.000        ; 0.547      ; 1.321      ;
; 0.592 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]                                                         ; CLK          ; CLK         ; 0.000        ; 0.547      ; 1.334      ;
; 0.597 ; wait_next_state.s_erase_chip                                        ; state.s_erase_chip                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; fmem_data_write[1012]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1012]                                                     ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.879      ;
; 0.597 ; fmem_data_write[965]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[965]                                                      ; CLK          ; CLK         ; 0.000        ; 0.086      ; 0.878      ;
; 0.598 ; wait_next_state.s_init                                              ; state.s_init                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; wait_next_state.s_write_page                                        ; state.s_write_page                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.868      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -3.780 ; -10368.489        ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.157 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -4642.163                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.780 ; fmem_pages_loaded[22]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.709      ;
; -3.780 ; fmem_pages_loaded[22]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.709      ;
; -3.780 ; fmem_pages_loaded[22]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.709      ;
; -3.780 ; fmem_pages_loaded[22]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.709      ;
; -3.773 ; fmem_pages_loaded[22]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.698      ;
; -3.773 ; fmem_pages_loaded[22]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.698      ;
; -3.741 ; fmem_pages_loaded[22]                                     ; fmem_data_write[62]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.671      ;
; -3.741 ; fmem_pages_loaded[22]                                     ; fmem_data_write[60]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.671      ;
; -3.741 ; fmem_pages_loaded[22]                                     ; fmem_data_write[61]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.671      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1824]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.645      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1825]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.645      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1999]                                      ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.635      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1831]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.645      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1830]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.645      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1826]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.645      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1995]                                      ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.635      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1827]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.645      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1828]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.645      ;
; -3.716 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1829]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.645      ;
; -3.674 ; fmem_pages_loaded[22]                                     ; fmem_data_write[277]                                       ; CLK          ; CLK         ; 1.000        ; 0.129      ; 4.790      ;
; -3.654 ; fmem_pages_loaded[20]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.583      ;
; -3.654 ; fmem_pages_loaded[20]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.583      ;
; -3.654 ; fmem_pages_loaded[20]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.583      ;
; -3.654 ; fmem_pages_loaded[20]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.583      ;
; -3.652 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1230]                                      ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.590      ;
; -3.652 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1226]                                      ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.590      ;
; -3.652 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1228]                                      ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.590      ;
; -3.649 ; fmem_pages_loaded[22]                                     ; fmem_data_write[35]                                        ; CLK          ; CLK         ; 1.000        ; -0.052     ; 4.584      ;
; -3.649 ; fmem_pages_loaded[22]                                     ; fmem_data_write[36]                                        ; CLK          ; CLK         ; 1.000        ; -0.052     ; 4.584      ;
; -3.649 ; fmem_pages_loaded[22]                                     ; fmem_data_write[37]                                        ; CLK          ; CLK         ; 1.000        ; -0.052     ; 4.584      ;
; -3.649 ; fmem_pages_loaded[26]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.578      ;
; -3.649 ; fmem_pages_loaded[26]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.578      ;
; -3.649 ; fmem_pages_loaded[26]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.578      ;
; -3.649 ; fmem_pages_loaded[26]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.578      ;
; -3.648 ; fmem_pages_loaded[24]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.577      ;
; -3.648 ; fmem_pages_loaded[24]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.577      ;
; -3.648 ; fmem_pages_loaded[24]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.577      ;
; -3.648 ; fmem_pages_loaded[24]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.577      ;
; -3.647 ; fmem_pages_loaded[20]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.572      ;
; -3.647 ; fmem_pages_loaded[20]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.572      ;
; -3.646 ; fmem_pages_loaded[23]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.575      ;
; -3.646 ; fmem_pages_loaded[23]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.575      ;
; -3.646 ; fmem_pages_loaded[23]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.575      ;
; -3.646 ; fmem_pages_loaded[23]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.575      ;
; -3.642 ; fmem_pages_loaded[26]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.567      ;
; -3.642 ; fmem_pages_loaded[26]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.567      ;
; -3.641 ; fmem_pages_loaded[24]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.566      ;
; -3.641 ; fmem_pages_loaded[24]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.566      ;
; -3.639 ; fmem_pages_loaded[23]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.564      ;
; -3.639 ; fmem_pages_loaded[23]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.564      ;
; -3.638 ; fmem_pages_loaded[27]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.567      ;
; -3.638 ; fmem_pages_loaded[27]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.567      ;
; -3.638 ; fmem_pages_loaded[27]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.567      ;
; -3.638 ; fmem_pages_loaded[27]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.567      ;
; -3.631 ; fmem_pages_loaded[22]                                     ; fmem_data_write[184]                                       ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.557      ;
; -3.631 ; fmem_pages_loaded[22]                                     ; fmem_data_write[185]                                       ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.557      ;
; -3.631 ; fmem_pages_loaded[22]                                     ; fmem_data_write[190]                                       ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.557      ;
; -3.631 ; fmem_pages_loaded[22]                                     ; fmem_data_write[188]                                       ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.557      ;
; -3.631 ; fmem_pages_loaded[22]                                     ; fmem_data_write[189]                                       ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.557      ;
; -3.631 ; fmem_pages_loaded[27]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.556      ;
; -3.631 ; fmem_pages_loaded[27]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.556      ;
; -3.627 ; fmem_pages_loaded[5]                                      ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.563      ;
; -3.627 ; fmem_pages_loaded[5]                                      ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.563      ;
; -3.627 ; fmem_pages_loaded[5]                                      ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.563      ;
; -3.627 ; fmem_pages_loaded[5]                                      ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.563      ;
; -3.623 ; fmem_pages_loaded[15]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.559      ;
; -3.623 ; fmem_pages_loaded[15]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.559      ;
; -3.623 ; fmem_pages_loaded[15]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.559      ;
; -3.623 ; fmem_pages_loaded[15]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.559      ;
; -3.620 ; fmem_pages_loaded[5]                                      ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 4.552      ;
; -3.620 ; fmem_pages_loaded[5]                                      ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 4.552      ;
; -3.618 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1503]                                      ; CLK          ; CLK         ; 1.000        ; -0.053     ; 4.552      ;
; -3.618 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1502]                                      ; CLK          ; CLK         ; 1.000        ; -0.053     ; 4.552      ;
; -3.618 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1498]                                      ; CLK          ; CLK         ; 1.000        ; -0.053     ; 4.552      ;
; -3.618 ; fmem_pages_loaded[22]                                     ; fmem_data_write[1499]                                      ; CLK          ; CLK         ; 1.000        ; -0.053     ; 4.552      ;
; -3.617 ; fmem_pages_loaded[22]                                     ; fmem_data_write[273]                                       ; CLK          ; CLK         ; 1.000        ; -0.045     ; 4.559      ;
; -3.617 ; fmem_pages_loaded[22]                                     ; fmem_data_write[276]                                       ; CLK          ; CLK         ; 1.000        ; -0.045     ; 4.559      ;
; -3.617 ; fmem_pages_loaded[14]                                     ; fmem_data_write[2016]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.553      ;
; -3.617 ; fmem_pages_loaded[14]                                     ; fmem_data_write[2022]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.553      ;
; -3.617 ; fmem_pages_loaded[14]                                     ; fmem_data_write[2018]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.553      ;
; -3.617 ; fmem_pages_loaded[14]                                     ; fmem_data_write[2019]                                      ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.553      ;
; -3.616 ; fmem_pages_loaded[15]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 4.548      ;
; -3.616 ; fmem_pages_loaded[15]                                     ; fmem_data_write[275]                                       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 4.548      ;
; -3.615 ; fmem_pages_loaded[20]                                     ; fmem_data_write[62]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.545      ;
; -3.615 ; fmem_pages_loaded[20]                                     ; fmem_data_write[60]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.545      ;
; -3.615 ; fmem_pages_loaded[20]                                     ; fmem_data_write[61]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.545      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.613 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3] ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 4.563      ;
; -3.610 ; fmem_pages_loaded[26]                                     ; fmem_data_write[62]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.540      ;
; -3.610 ; fmem_pages_loaded[26]                                     ; fmem_data_write[60]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.540      ;
; -3.610 ; fmem_pages_loaded[26]                                     ; fmem_data_write[61]                                        ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.540      ;
; -3.610 ; fmem_pages_loaded[14]                                     ; fmem_data_write[274]                                       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 4.542      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; rom_bytecount_ctr[1]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.487      ;
; 0.161 ; rom_bytecount_ctr[2]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.491      ;
; 0.165 ; rom_bytecount_ctr[5]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.495      ;
; 0.173 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.502      ;
; 0.175 ; rom_bytecount_ctr[4]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.505      ;
; 0.177 ; rom_bytecount_ctr[0]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; rom_bytecount_ctr[7]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.506      ;
; 0.178 ; rom_bytecount_ctr[3]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.508      ;
; 0.179 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.508      ;
; 0.179 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.508      ;
; 0.185 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                     ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                                                                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall             ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall                                                            ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]                                                           ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rom_bytecount_ctr[7]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.512      ;
; 0.185 ; rom_bytecount_ctr[11]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.515      ;
; 0.186 ; leds[2]                                                             ; leds[2]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; leds[1]                                                             ; leds[1]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; leds[0]                                                             ; leds[0]                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs               ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                  ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr   ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data   ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_data                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset         ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmem_enable                                                         ; fmem_enable                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state.s_control_wait                                                ; state.s_control_wait                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fsm_jumping                                                         ; fsm_jumping                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; returned                                                            ; returned                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state.s_init_done                                                   ; state.s_init_done                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; skipping                                                            ; skipping                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmem_pages_loaded[0]                                                ; fmem_pages_loaded[0]                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fmem_reset                                                          ; fmem_reset                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.189 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.518      ;
; 0.191 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.518      ;
; 0.192 ; fmem_address[18]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18]                                                            ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; fmem_data_write[1841]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1841]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; fmem_data_write[706]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[706]                                                      ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; fmem_data_write[111]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[111]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; fmem_address[14]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[14]                                                            ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; fmem_data_write[1477]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1477]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1889]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1889]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1804]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1804]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1607]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1607]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1887]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1887]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1531]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1531]                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fmem_data_write[1771]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1771]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1882]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1882]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1878]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1878]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1302]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1302]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rom_bytecount_ctr[0]                                                ; rom_bytecount_ctr[0]                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[924]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[924]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[922]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[922]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[186]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[186]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[107]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[107]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[272]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[272]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[105]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[105]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fmem_data_write[1671]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1671]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; fmem_address[10]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10]                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_address[21]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[21]                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_data_write[1424]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1424]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_data_write[1210]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1210]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_data_write[1770]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1770]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_data_write[589]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[589]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_data_write[165]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[165]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_data_write[779]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[779]                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fmem_data_write[870]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[870]                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fmem_data_write[448]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[448]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_data_write[576]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[576]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fmem_data_write[593]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[593]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; fmem_address[13]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13]                                                            ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; fmem_address[22]                                                    ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22]                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; fmem_data_write[1076]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1076]                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fmem_data_write[1264]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1264]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; fmem_data_write[1807]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1807]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.522      ;
; 0.195 ; fmem_data_write[60]                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[60]                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; fmem_data_write[838]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[838]                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fmem_data_write[920]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[920]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; fmem_data_write[1094]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1094]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; fmem_data_write[1677]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1677]                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; rom_bytecount_ctr[8]                                                ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.525      ;
; 0.196 ; fmem_data_write[394]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[394]                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fmem_data_write[577]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[577]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.317      ;
; 0.200 ; rom_bytecount_ctr[12]                                               ; rom_8x8192:rom_inst|altsyncram:altsyncram_component|altsyncram_u7t3:auto_generated|ram_block1a5~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.529      ;
; 0.204 ; state.s_init_done                                                   ; fmem_reset                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.209 ; state.s_finish                                                      ; state.s_control_wait                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.330      ;
; 0.223 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control            ; FLASHMEM_Controller:FLASHMEM_Controller1|ready                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.344      ;
; 0.225 ; state.s_control_wait                                                ; fmem_enable                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.346      ;
; 0.227 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control            ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.348      ;
; 0.251 ; fmem_data_write[965]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[965]                                                      ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.380      ;
; 0.252 ; wait_next_state.s_erase_chip                                        ; state.s_erase_chip                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; wait_next_state.s_init                                              ; state.s_init                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; fmem_data_write[1012]                                               ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1012]                                                     ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.381      ;
; 0.254 ; wait_next_state.s_write_page                                        ; state.s_write_page                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.375      ;
; 0.258 ; fmem_address[9]                                                     ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[9]                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; fmem_data_write[69]                                                 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[69]                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; fmem_data_write[506]                                                ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[506]                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.379      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.835     ; 0.157 ; N/A      ; N/A     ; -3.201              ;
;  CLK             ; -9.835     ; 0.157 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -28975.77  ; 0.0   ; 0.0      ; 0.0     ; -6479.214           ;
;  CLK             ; -28975.770 ; 0.000 ; N/A      ; N/A     ; -6479.214           ;
+------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FLASH_CS      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_WP      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_DI      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FLASH_DO                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 182077   ; 0        ; 4148     ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 182077   ; 0        ; 4148     ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 22 01:11:39 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.835          -28975.770 CLK 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -6479.214 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.191          -26768.382 CLK 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -6479.214 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.780          -10368.489 CLK 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -4642.163 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Tue Nov 22 01:11:50 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


