vendor_name = ModelSim
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/segment7_mux.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/SevenSegment.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4.tcl
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Waveform.vwf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Waveform_Func_Sim_UpDownCounter.vwf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Grappler.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Extender.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain1.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain2.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain3.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain4.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain5.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Waveform1.vwf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain6.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain7.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain8.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain9.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain10.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain11.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain12.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain13.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain14.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain15.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain16.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain18.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain19.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain20.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain21.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/Chain22.cdf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Waveform1_Final.vwf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Waveform2_Final.vwf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Waveform3_Final.vwf
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/Waveform4_Final.vwf
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/software/altera/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/compx4.vhd
source_file = 1, C:/Users/v264pate/Downloads/Lab4/Lab4/compx1.vhd
design_name = LogicalStep_Lab4_top
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[1]~output\, seg7_data[1]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[5]~output\, seg7_data[5]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[6]~output\, seg7_data[6]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[0]~output\, leds[0]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[1]~output\, leds[1]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[2]~output\, leds[2]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[3]~output\, leds[3]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[4]~output\, leds[4]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[5]~output\, leds[5]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[6]~output\, leds[6]~output, LogicalStep_Lab4_top, 1
instance = comp, \leds[7]~output\, leds[7]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[0]~output\, seg7_data[0]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[2]~output\, seg7_data[2]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[3]~output\, seg7_data[3]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_data[4]~output\, seg7_data[4]~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_char1~output\, seg7_char1~output, LogicalStep_Lab4_top, 1
instance = comp, \seg7_char2~output\, seg7_char2~output, LogicalStep_Lab4_top, 1
instance = comp, \Clkin_50~input\, Clkin_50~input, LogicalStep_Lab4_top, 1
instance = comp, \Clkin_50~inputclkctrl\, Clkin_50~inputclkctrl, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[0]~0\, inst14|\clk_proc:COUNT[0]~0, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[0]\, inst14|\clk_proc:COUNT[0], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[1]~1\, Clock_Selector|\clk_divider:counter[1]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[1]\, Clock_Selector|\clk_divider:counter[1], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[2]~1\, Clock_Selector|\clk_divider:counter[2]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[2]\, Clock_Selector|\clk_divider:counter[2], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[3]~1\, Clock_Selector|\clk_divider:counter[3]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[3]\, Clock_Selector|\clk_divider:counter[3], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[4]~1\, Clock_Selector|\clk_divider:counter[4]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[4]\, Clock_Selector|\clk_divider:counter[4], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[5]~1\, Clock_Selector|\clk_divider:counter[5]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[5]\, Clock_Selector|\clk_divider:counter[5], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[6]~1\, Clock_Selector|\clk_divider:counter[6]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[6]\, Clock_Selector|\clk_divider:counter[6], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[7]~1\, Clock_Selector|\clk_divider:counter[7]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[7]\, Clock_Selector|\clk_divider:counter[7], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[8]~1\, Clock_Selector|\clk_divider:counter[8]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[8]\, Clock_Selector|\clk_divider:counter[8], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[9]~1\, Clock_Selector|\clk_divider:counter[9]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[9]\, Clock_Selector|\clk_divider:counter[9], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[10]~1\, Clock_Selector|\clk_divider:counter[10]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[10]\, Clock_Selector|\clk_divider:counter[10], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[11]~1\, Clock_Selector|\clk_divider:counter[11]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[11]\, Clock_Selector|\clk_divider:counter[11], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[12]~1\, Clock_Selector|\clk_divider:counter[12]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[12]\, Clock_Selector|\clk_divider:counter[12], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[13]~1\, Clock_Selector|\clk_divider:counter[13]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[13]\, Clock_Selector|\clk_divider:counter[13], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[14]~1\, Clock_Selector|\clk_divider:counter[14]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[14]\, Clock_Selector|\clk_divider:counter[14], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[15]~1\, Clock_Selector|\clk_divider:counter[15]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[15]\, Clock_Selector|\clk_divider:counter[15], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[16]~1\, Clock_Selector|\clk_divider:counter[16]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[16]\, Clock_Selector|\clk_divider:counter[16], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[17]~1\, Clock_Selector|\clk_divider:counter[17]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[17]\, Clock_Selector|\clk_divider:counter[17], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[18]~1\, Clock_Selector|\clk_divider:counter[18]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[18]\, Clock_Selector|\clk_divider:counter[18], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[19]~1\, Clock_Selector|\clk_divider:counter[19]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[19]\, Clock_Selector|\clk_divider:counter[19], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[20]~1\, Clock_Selector|\clk_divider:counter[20]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[20]\, Clock_Selector|\clk_divider:counter[20], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[21]~1\, Clock_Selector|\clk_divider:counter[21]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[21]\, Clock_Selector|\clk_divider:counter[21], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[22]~1\, Clock_Selector|\clk_divider:counter[22]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[22]\, Clock_Selector|\clk_divider:counter[22], LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[23]~1\, Clock_Selector|\clk_divider:counter[23]~1, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[23]\, Clock_Selector|\clk_divider:counter[23], LogicalStep_Lab4_top, 1
instance = comp, \sw[0]~input\, sw[0]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst6|reg[0]~feeder\, inst6|reg[0]~feeder, LogicalStep_Lab4_top, 1
instance = comp, \Clock_Selector|clk_divider:counter[23]~clkctrl\, Clock_Selector|\clk_divider:counter[23]~clkctrl, LogicalStep_Lab4_top, 1
instance = comp, \pb_n[3]~input\, pb_n[3]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb3[0]~0\, inst1|stages_pb3[0]~0, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb3[0]\, inst1|stages_pb3[0], LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb3[1]~feeder\, inst1|stages_pb3[1]~feeder, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb3[1]\, inst1|stages_pb3[1], LogicalStep_Lab4_top, 1
instance = comp, \pb_n[2]~input\, pb_n[2]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb2[0]~0\, inst1|stages_pb2[0]~0, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb2[0]\, inst1|stages_pb2[0], LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb2[1]\, inst1|stages_pb2[1], LogicalStep_Lab4_top, 1
instance = comp, \inst9|current_state.original_state~0\, inst9|current_state.original_state~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|current_state.original_state\, inst9|current_state.original_state, LogicalStep_Lab4_top, 1
instance = comp, \sw[2]~input\, sw[2]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst6|reg[2]~feeder\, inst6|reg[2]~feeder, LogicalStep_Lab4_top, 1
instance = comp, \inst6|reg[2]\, inst6|reg[2], LogicalStep_Lab4_top, 1
instance = comp, \sw[3]~input\, sw[3]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst6|reg[3]~feeder\, inst6|reg[3]~feeder, LogicalStep_Lab4_top, 1
instance = comp, \inst6|reg[3]\, inst6|reg[3], LogicalStep_Lab4_top, 1
instance = comp, \inst9|clk_en_Y~4\, inst9|clk_en_Y~4, LogicalStep_Lab4_top, 1
instance = comp, \sw[1]~input\, sw[1]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst6|reg[1]\, inst6|reg[1], LogicalStep_Lab4_top, 1
instance = comp, \inst8|AEQB~0\, inst8|AEQB~0, LogicalStep_Lab4_top, 1
instance = comp, \inst8|AEQB\, inst8|AEQB, LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[0]~3\, inst4|ud_bin_counter[0]~3, LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[0]\, inst4|ud_bin_counter[0], LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[1]~5\, inst4|ud_bin_counter[1]~5, LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[1]~6\, inst4|ud_bin_counter[1]~6, LogicalStep_Lab4_top, 1
instance = comp, \inst9|clk_en_Y~5\, inst9|clk_en_Y~5, LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[1]\, inst4|ud_bin_counter[1], LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[2]~8\, inst4|ud_bin_counter[2]~8, LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[2]\, inst4|ud_bin_counter[2], LogicalStep_Lab4_top, 1
instance = comp, \inst8|AGTB~0\, inst8|AGTB~0, LogicalStep_Lab4_top, 1
instance = comp, \inst8|ALTB~0\, inst8|ALTB~0, LogicalStep_Lab4_top, 1
instance = comp, \inst8|ALTB~1\, inst8|ALTB~1, LogicalStep_Lab4_top, 1
instance = comp, \inst9|extender_en~0\, inst9|extender_en~0, LogicalStep_Lab4_top, 1
instance = comp, \sw[7]~input\, sw[7]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst5|reg[3]~feeder\, inst5|reg[3]~feeder, LogicalStep_Lab4_top, 1
instance = comp, \inst5|reg[3]\, inst5|reg[3], LogicalStep_Lab4_top, 1
instance = comp, \sw[6]~input\, sw[6]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst5|reg[2]\, inst5|reg[2], LogicalStep_Lab4_top, 1
instance = comp, \sw[4]~input\, sw[4]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst5|reg[0]\, inst5|reg[0], LogicalStep_Lab4_top, 1
instance = comp, \sw[5]~input\, sw[5]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst5|reg[1]\, inst5|reg[1], LogicalStep_Lab4_top, 1
instance = comp, \inst7|AGTB~2\, inst7|AGTB~2, LogicalStep_Lab4_top, 1
instance = comp, \inst7|AGTB~1\, inst7|AGTB~1, LogicalStep_Lab4_top, 1
instance = comp, \inst7|AGTB~3\, inst7|AGTB~3, LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[0]~3\, inst3|ud_bin_counter[0]~3, LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[0]\, inst3|ud_bin_counter[0], LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[1]~5\, inst3|ud_bin_counter[1]~5, LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[1]~6\, inst3|ud_bin_counter[1]~6, LogicalStep_Lab4_top, 1
instance = comp, \inst9|clk_en_X~4\, inst9|clk_en_X~4, LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[1]\, inst3|ud_bin_counter[1], LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[2]~8\, inst3|ud_bin_counter[2]~8, LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[2]\, inst3|ud_bin_counter[2], LogicalStep_Lab4_top, 1
instance = comp, \inst7|AGTB~0\, inst7|AGTB~0, LogicalStep_Lab4_top, 1
instance = comp, \inst7|AEQB~0\, inst7|AEQB~0, LogicalStep_Lab4_top, 1
instance = comp, \inst7|AEQB\, inst7|AEQB, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Decoder_Section~1\, inst9|Decoder_Section~1, LogicalStep_Lab4_top, 1
instance = comp, \inst9|up_down_X~0\, inst9|up_down_X~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|up_down_X\, inst9|up_down_X, LogicalStep_Lab4_top, 1
instance = comp, \inst3|process_0~0\, inst3|process_0~0, LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[3]~10\, inst3|ud_bin_counter[3]~10, LogicalStep_Lab4_top, 1
instance = comp, \inst3|ud_bin_counter[3]\, inst3|ud_bin_counter[3], LogicalStep_Lab4_top, 1
instance = comp, \inst7|ALTB~0\, inst7|ALTB~0, LogicalStep_Lab4_top, 1
instance = comp, \inst7|ALTB~1\, inst7|ALTB~1, LogicalStep_Lab4_top, 1
instance = comp, \inst9|extender_en~1\, inst9|extender_en~1, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector4~0\, inst9|Selector4~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector4~1\, inst9|Selector4~1, LogicalStep_Lab4_top, 1
instance = comp, \inst9|extender_en\, inst9|extender_en, LogicalStep_Lab4_top, 1
instance = comp, \pb_n[1]~input\, pb_n[1]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb1[0]~0\, inst1|stages_pb1[0]~0, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb1[0]\, inst1|stages_pb1[0], LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb1[1]\, inst1|stages_pb1[1], LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector4~0\, inst10|Selector4~0, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector1~0\, inst10|Selector1~0, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector1~1\, inst10|Selector1~1, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector0~1\, inst10|Selector0~1, LogicalStep_Lab4_top, 1
instance = comp, \inst10|current_state.extend_state\, inst10|current_state.extend_state, LogicalStep_Lab4_top, 1
instance = comp, \inst2|sreg~3\, inst2|sreg~3, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector2~0\, inst10|Selector2~0, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector3~1\, inst10|Selector3~1, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector1~2\, inst10|Selector1~2, LogicalStep_Lab4_top, 1
instance = comp, \inst10|current_state.full_extend_state\, inst10|current_state.full_extend_state, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector5~0\, inst10|Selector5~0, LogicalStep_Lab4_top, 1
instance = comp, \inst10|current_state.push_retraction_state\, inst10|current_state.push_retraction_state, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector2~1\, inst10|Selector2~1, LogicalStep_Lab4_top, 1
instance = comp, \inst10|current_state.retract_state\, inst10|current_state.retract_state, LogicalStep_Lab4_top, 1
instance = comp, \inst10|clk_en\, inst10|clk_en, LogicalStep_Lab4_top, 1
instance = comp, \inst2|sreg[3]\, inst2|sreg[3], LogicalStep_Lab4_top, 1
instance = comp, \inst2|sreg~2\, inst2|sreg~2, LogicalStep_Lab4_top, 1
instance = comp, \inst2|sreg[2]\, inst2|sreg[2], LogicalStep_Lab4_top, 1
instance = comp, \inst2|sreg~1\, inst2|sreg~1, LogicalStep_Lab4_top, 1
instance = comp, \inst2|sreg[1]\, inst2|sreg[1], LogicalStep_Lab4_top, 1
instance = comp, \inst2|sreg~0\, inst2|sreg~0, LogicalStep_Lab4_top, 1
instance = comp, \inst2|sreg[0]\, inst2|sreg[0], LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector3~0\, inst10|Selector3~0, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector0~0\, inst10|Selector0~0, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector3~2\, inst10|Selector3~2, LogicalStep_Lab4_top, 1
instance = comp, \inst10|current_state.full_retract_state\, inst10|current_state.full_retract_state, LogicalStep_Lab4_top, 1
instance = comp, \inst10|Selector4~1\, inst10|Selector4~1, LogicalStep_Lab4_top, 1
instance = comp, \inst10|current_state.push_extension_state\, inst10|current_state.push_extension_state, LogicalStep_Lab4_top, 1
instance = comp, \inst10|extender_out~0\, inst10|extender_out~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|next_state.flashing_error_state~0\, inst9|next_state.flashing_error_state~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|current_state.flashing_error_state\, inst9|current_state.flashing_error_state, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector0~0\, inst9|Selector0~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector1~0\, inst9|Selector1~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector0~1\, inst9|Selector0~1, LogicalStep_Lab4_top, 1
instance = comp, \inst9|current_state.press_state\, inst9|current_state.press_state, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector2~2\, inst9|Selector2~2, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector2~3\, inst9|Selector2~3, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector2~4\, inst9|Selector2~4, LogicalStep_Lab4_top, 1
instance = comp, \inst9|current_state.error_state\, inst9|current_state.error_state, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Capture_XY~0\, inst9|Capture_XY~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector1~1\, inst9|Selector1~1, LogicalStep_Lab4_top, 1
instance = comp, \inst9|current_state.release_state\, inst9|current_state.release_state, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector3~0\, inst9|Selector3~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Selector3~1\, inst9|Selector3~1, LogicalStep_Lab4_top, 1
instance = comp, \inst6|reg[0]\, inst6|reg[0], LogicalStep_Lab4_top, 1
instance = comp, \inst8|AGTB~2\, inst8|AGTB~2, LogicalStep_Lab4_top, 1
instance = comp, \inst8|AGTB~1\, inst8|AGTB~1, LogicalStep_Lab4_top, 1
instance = comp, \inst8|AGTB~3\, inst8|AGTB~3, LogicalStep_Lab4_top, 1
instance = comp, \inst9|Decoder_Section~0\, inst9|Decoder_Section~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|up_down_Y~0\, inst9|up_down_Y~0, LogicalStep_Lab4_top, 1
instance = comp, \inst9|up_down_Y\, inst9|up_down_Y, LogicalStep_Lab4_top, 1
instance = comp, \inst4|process_0~0\, inst4|process_0~0, LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[3]~10\, inst4|ud_bin_counter[3]~10, LogicalStep_Lab4_top, 1
instance = comp, \inst4|ud_bin_counter[3]\, inst4|ud_bin_counter[3], LogicalStep_Lab4_top, 1
instance = comp, \inst13|Mux5~0\, inst13|Mux5~0, LogicalStep_Lab4_top, 1
instance = comp, \inst12|Mux5~0\, inst12|Mux5~0, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[1]~1\, inst14|\clk_proc:COUNT[1]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[1]\, inst14|\clk_proc:COUNT[1], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[2]~1\, inst14|\clk_proc:COUNT[2]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[2]\, inst14|\clk_proc:COUNT[2], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[3]~1\, inst14|\clk_proc:COUNT[3]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[3]\, inst14|\clk_proc:COUNT[3], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[4]~1\, inst14|\clk_proc:COUNT[4]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[4]\, inst14|\clk_proc:COUNT[4], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[5]~1\, inst14|\clk_proc:COUNT[5]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[5]\, inst14|\clk_proc:COUNT[5], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[6]~1\, inst14|\clk_proc:COUNT[6]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[6]\, inst14|\clk_proc:COUNT[6], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[7]~1\, inst14|\clk_proc:COUNT[7]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[7]\, inst14|\clk_proc:COUNT[7], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[8]~1\, inst14|\clk_proc:COUNT[8]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[8]\, inst14|\clk_proc:COUNT[8], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[9]~1\, inst14|\clk_proc:COUNT[9]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[9]\, inst14|\clk_proc:COUNT[9], LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[10]~1\, inst14|\clk_proc:COUNT[10]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst14|clk_proc:COUNT[10]\, inst14|\clk_proc:COUNT[10], LogicalStep_Lab4_top, 1
instance = comp, \inst14|DOUT_TEMP[1]~0\, inst14|DOUT_TEMP[1]~0, LogicalStep_Lab4_top, 1
instance = comp, \inst12|Mux1~0\, inst12|Mux1~0, LogicalStep_Lab4_top, 1
instance = comp, \inst13|Mux1~0\, inst13|Mux1~0, LogicalStep_Lab4_top, 1
instance = comp, \inst14|DOUT_TEMP[5]~1\, inst14|DOUT_TEMP[5]~1, LogicalStep_Lab4_top, 1
instance = comp, \inst12|Mux0~0\, inst12|Mux0~0, LogicalStep_Lab4_top, 1
instance = comp, \inst13|Mux0~0\, inst13|Mux0~0, LogicalStep_Lab4_top, 1
instance = comp, \inst14|DOUT_TEMP[6]~2\, inst14|DOUT_TEMP[6]~2, LogicalStep_Lab4_top, 1
instance = comp, \pb_n[0]~input\, pb_n[0]~input, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb0[0]~0\, inst1|stages_pb0[0]~0, LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb0[0]\, inst1|stages_pb0[0], LogicalStep_Lab4_top, 1
instance = comp, \inst1|stages_pb0[1]\, inst1|stages_pb0[1], LogicalStep_Lab4_top, 1
instance = comp, \inst11|Transition_Section~0\, inst11|Transition_Section~0, LogicalStep_Lab4_top, 1
instance = comp, \inst11|Transition_Section~1\, inst11|Transition_Section~1, LogicalStep_Lab4_top, 1
instance = comp, \inst11|Selector0~0\, inst11|Selector0~0, LogicalStep_Lab4_top, 1
instance = comp, \inst11|current_state.press_open_state\, inst11|current_state.press_open_state, LogicalStep_Lab4_top, 1
instance = comp, \inst11|Selector2~0\, inst11|Selector2~0, LogicalStep_Lab4_top, 1
instance = comp, \inst11|current_state.release_open_state\, inst11|current_state.release_open_state, LogicalStep_Lab4_top, 1
instance = comp, \inst11|Selector1~0\, inst11|Selector1~0, LogicalStep_Lab4_top, 1
instance = comp, \inst11|current_state.press_close_state\, inst11|current_state.press_close_state, LogicalStep_Lab4_top, 1
instance = comp, \inst11|Selector3~0\, inst11|Selector3~0, LogicalStep_Lab4_top, 1
instance = comp, \inst11|current_state.release_close_state\, inst11|current_state.release_close_state, LogicalStep_Lab4_top, 1
instance = comp, \inst11|grappler_on\, inst11|grappler_on, LogicalStep_Lab4_top, 1
instance = comp, \inst13|Mux6~0\, inst13|Mux6~0, LogicalStep_Lab4_top, 1
instance = comp, \inst12|Mux6~0\, inst12|Mux6~0, LogicalStep_Lab4_top, 1
instance = comp, \inst14|DOUT[0]~0\, inst14|DOUT[0]~0, LogicalStep_Lab4_top, 1
instance = comp, \inst13|Mux4~0\, inst13|Mux4~0, LogicalStep_Lab4_top, 1
instance = comp, \inst12|Mux4~0\, inst12|Mux4~0, LogicalStep_Lab4_top, 1
instance = comp, \inst14|DOUT[2]~2\, inst14|DOUT[2]~2, LogicalStep_Lab4_top, 1
instance = comp, \inst12|Mux3~0\, inst12|Mux3~0, LogicalStep_Lab4_top, 1
instance = comp, \inst13|Mux3~0\, inst13|Mux3~0, LogicalStep_Lab4_top, 1
instance = comp, \inst14|DOUT[3]~3\, inst14|DOUT[3]~3, LogicalStep_Lab4_top, 1
instance = comp, \inst12|Mux2~0\, inst12|Mux2~0, LogicalStep_Lab4_top, 1
instance = comp, \inst13|Mux2~0\, inst13|Mux2~0, LogicalStep_Lab4_top, 1
instance = comp, \inst14|DOUT[4]~4\, inst14|DOUT[4]~4, LogicalStep_Lab4_top, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, LogicalStep_Lab4_top, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, LogicalStep_Lab4_top, 1
