write_edif edif.edif
write_verilog synth.v
