 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LCD_CTRL
Version: Q-2019.12
Date   : Thu Feb 10 16:21:41 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: P0_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_reg[29][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  P0_reg[0]/CK (DFFSX2)                    0.00       0.50 r
  P0_reg[0]/Q (DFFSX2)                     0.48       0.98 f
  U4505/Y (INVXL)                          0.46       1.44 r
  U6103/Y (INVX1)                          0.36       1.80 f
  U10533/Y (XOR2X1)                        0.50       2.31 r
  U5198/Y (INVX1)                          0.20       2.50 f
  U9855/Y (NOR2X1)                         0.26       2.76 r
  U4717/Y (NAND2X1)                        0.10       2.86 f
  U3919/Y (INVX1)                          0.44       3.29 r
  U9967/Y (AOI22X1)                        0.18       3.47 f
  U9969/Y (NAND4X1)                        0.17       3.64 r
  U9970/Y (OAI21XL)                        0.12       3.76 f
  U3778/Y (AND4X2)                         0.26       4.02 f
  U4678/Y (INVX1)                          0.41       4.43 r
  U10604/Y (NAND2BX1)                      0.21       4.64 r
  U10605/Y (AND2X1)                        0.22       4.86 r
  U10606/Y (OAI221XL)                      0.15       5.01 f
  U10608/Y (AOI31X1)                       0.25       5.26 r
  U10613/Y (AOI211X1)                      0.12       5.38 f
  U10618/Y (NAND3BX1)                      0.24       5.62 f
  U10621/Y (AOI31X1)                       0.16       5.79 r
  U3714/Y (OR3X2)                          0.28       6.07 r
  U4301/Y (INVX2)                          0.05       6.12 f
  U4300/Y (AOI31X2)                        0.14       6.26 r
  U4525/Y (NOR2BX1)                        0.36       6.62 r
  U3731/Y (AOI22XL)                        0.12       6.74 f
  U5980/Y (OAI221XL)                       0.22       6.96 r
  U4331/Y (INVX2)                          0.06       7.02 f
  U8264/Y (AND2X1)                         0.28       7.30 f
  U4314/Y (NAND2XL)                        0.15       7.45 r
  U3716/Y (CLKINVX3)                       0.40       7.85 f
  U8348/Y (AOI22X1)                        0.29       8.14 r
  U8349/Y (NAND4X1)                        0.13       8.27 f
  U8350/Y (OAI21XL)                        0.22       8.49 r
  U8351/Y (NAND4X1)                        0.14       8.63 f
  U4041/Y (OAI2BB1X2)                      0.35       8.99 f
  U4606/Y (INVX1)                          0.48       9.47 r
  U8003/Y (OAI211X1)                       0.18       9.65 f
  U8002/Y (AOI22X1)                        0.21       9.86 r
  U8001/Y (OAI21XL)                        0.11       9.96 f
  data_reg[29][1]/D (DFFRHQX1)             0.00       9.96 f
  data arrival time                                   9.96

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  data_reg[29][1]/CK (DFFRHQX1)            0.00      10.40 r
  library setup time                      -0.41       9.99
  data required time                                  9.99
  -----------------------------------------------------------
  data required time                                  9.99
  data arrival time                                  -9.96
  -----------------------------------------------------------
  slack (MET)                                         0.03


1
