SCHM0106

HEADER
{
 FREEID 868
 VARIABLES
 {
  #ARCHITECTURE="testing"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"aluop_out\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"bus446\"><left=\"15\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF00000000000000108D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"data1_out\"><left=\"15\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"data2_out\"><left=\"15\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"instruction\"><left=\"15\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"memtoreg_out\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"pc\"><left=\"15\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"sign_extend_out\"><left=\"15\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="testing"
  #LANGUAGE="VHDL"
  AUTHOR="PARSA"
  COMPANY="IUST"
  CREATIONDATE="7/4/2023"
  PAGECOUNT="2"
  TITLE="No Title"
 }
 SYMBOL "#default" "Adder" "Adder"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688468291"
    #MODIFIED_USEC="844502"
    #NAME="Adder"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="213784ae-132a-4de2-9abd-19f29dd56d1f"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,149,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,149,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (177,28,275,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in1(15:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in2(15:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="result(15:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Controller" "Controller"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688460071"
    #MODIFIED_USEC="335256"
    #NAME="Controller"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="44012a61-d9a6-416f-855f-49af8becf3c1"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,360,580)
    FREEID 28
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,340,580)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,139,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (240,28,335,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (240,68,335,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (252,108,335,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (256,148,335,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (256,188,335,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (231,228,335,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (245,268,335,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (246,308,335,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (200,348,335,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (270,388,335,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (274,428,335,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (286,468,335,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="OpCode(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (360,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ReadReg1"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (360,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ReadReg2"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (360,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWrite"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (360,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUSrc1"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (360,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUSrc2"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (360,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUOp(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (360,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemRead"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (360,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemWrite"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (360,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemtoReg(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (360,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="StWrite"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (360,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Branch"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (360,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Jump"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ID_EXE_Reg" "ID_EXE_Reg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688467811"
    #MODIFIED_USEC="642199"
    #NAME="ID_EXE_Reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="91c0e2c7-7123-431a-a638-2b3c2ca497e2"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,400,680)
    FREEID 52
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,380,680)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,-12,50,12)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,185,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,133,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,140,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,139,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,129,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,129,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,154,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,68,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,69,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,149,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,149,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,205,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (203,-12,375,12)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (255,28,375,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (248,68,375,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (249,108,375,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (259,148,375,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (259,188,375,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (234,228,375,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (320,268,375,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (319,308,375,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (239,348,375,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (239,388,375,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (183,428,375,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    PIN  2, 0, 0
    {
     COORD (0,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemtoReg_in(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RegWrite_in"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemRead_in"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemWrite_in"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALUSrc1_in"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALUSrc2_in"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALUOp_in(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs_in"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rd_in"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data1_in(15:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data2_in(15:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sign_extend_in(15:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (400,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemtoReg_out(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (400,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWrite_out"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (400,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemRead_out"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (400,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemWrite_out"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (400,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUSrc1_out"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (400,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUSrc2_out"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (400,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUOp_out(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (400,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs_out"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (400,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd_out"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (400,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data1_out(15:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (400,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data2_out(15:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (400,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="sign_extend_out(15:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IF_ID_Reg" "IF_ID_Reg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688412640"
    #MODIFIED_USEC="988785"
    #NAME="IF_ID_Reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3c5a19ce-22c0-401b-81bb-aa0ae8ca1ebf"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,380,680)
    FREEID 32
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,360,680)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,248,50,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,288,105,312)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,328,67,352)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,368,113,392)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,408,108,432)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,448,107,472)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,488,179,512)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,528,171,552)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,568,239,592)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (255,248,355,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (260,288,355,312)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (261,328,355,352)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (189,368,355,392)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (197,408,355,432)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,448,355,472)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    PIN  2, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,300)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="reg_write"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="flush"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,380)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="op_in(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rd_in(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,460)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs_in(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,500)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="immediate_in(7:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,540)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="address_in(11:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,580)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="incremented_pc_in(15:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (380,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="op_out(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (380,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd_out(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (380,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs_out(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (380,380)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="immediate_out(7:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (380,420)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="address_out(11:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (380,460)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="incremented_pc_out(15:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Register_File" "Register_File"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688298665"
    #MODIFIED_USEC="461816"
    #NAME="Register_File"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0c905ca2-b431-4228-8fcc-2e846716e53a"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,340,280)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,154,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,154,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,105,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,144,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,163,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (167,28,315,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (167,68,315,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="read_reg1(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="read_reg2(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="reg_write"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="write_reg(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="write_data(15:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="read_data1(15:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (340,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="read_data2(15:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Sign_Extension_8" "Sign_Extension_8"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688455638"
    #MODIFIED_USEC="511149"
    #NAME="Sign_Extension_8"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="22f66b34-5ca1-4f7a-8680-25aaf80af653"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,127,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (150,28,275,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in(7:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data_out(15:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2400,2400)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  121, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Register_File"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="Register_File"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0c905ca2-b431-4228-8fcc-2e846716e53a"
   }
   COORD (1140,860)
   VERTEXES ( (4,576), (6,578), (14,583), (16,585) )
  }
  TEXT  122, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1140,824,1179,859)
   ALIGN 8
   MARGINS (1,1)
   PARENT 121
  }
  TEXT  123, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1140,1140,1315,1175)
   MARGINS (1,1)
   PARENT 121
  }
  INSTANCE  124, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_ID_Reg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="IF_ID_Reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3c5a19ce-22c0-401b-81bb-aa0ae8ca1ebf"
   }
   COORD (640,640)
   VERTEXES ( (4,616), (8,603), (10,604), (12,605), (14,607), (16,609), (18,611), (20,573), (22,575), (24,577), (26,579) )
  }
  TEXT  125, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (640,604,679,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 124
  }
  TEXT  126, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (640,1320,780,1355)
   MARGINS (1,1)
   PARENT 124
  }
  INSTANCE  127, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ID_EXE_Reg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="ID_EXE_Reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="91c0e2c7-7123-431a-a638-2b3c2ca497e2"
   }
   COORD (1680,640)
   VERTEXES ( (2,618), (4,600), (6,592), (8,596), (10,598), (12,588), (14,590), (16,594), (18,646), (20,644), (22,584), (24,586), (26,582), (28,620), (30,622), (32,624), (34,626), (36,628), (38,630), (40,632), (42,634), (44,636), (46,638), (48,640), (50,642) )
  }
  TEXT  128, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1680,604,1719,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 127
  }
  TEXT  129, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1680,1320,1852,1355)
   MARGINS (1,1)
   PARENT 127
  }
  INSTANCE  143, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Controller"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="Controller"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="44012a61-d9a6-416f-855f-49af8becf3c1"
   }
   COORD (1140,160)
   VERTEXES ( (2,574), (8,591), (10,587), (12,589), (14,593), (16,595), (18,597), (20,599) )
  }
  TEXT  144, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1140,124,1179,159)
   ALIGN 8
   MARGINS (1,1)
   PARENT 143
  }
  TEXT  145, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1140,740,1269,775)
   MARGINS (1,1)
   PARENT 143
  }
  NET BUS  148, 0, 0
  NET BUS  161, 0, 0
  NET BUS  165, 0, 0
  INSTANCE  167, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Sign_Extension_8"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="Sign_Extension_8"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="22f66b34-5ca1-4f7a-8680-25aaf80af653"
   }
   COORD (1160,1300)
   VERTEXES ( (2,580), (4,581) )
  }
  TEXT  168, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1160,1264,1199,1299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 167
  }
  TEXT  169, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1160,1380,1394,1415)
   MARGINS (1,1)
   PARENT 167
  }
  NET BUS  172, 0, 0
  NET BUS  180, 0, 0
  NET BUS  188, 0, 0
  NET BUS  201, 0, 0
  NET WIRE  221, 0, 0
  NET WIRE  229, 0, 0
  NET WIRE  237, 0, 0
  NET BUS  245, 0, 0
  NET WIRE  253, 0, 0
  NET WIRE  261, 0, 0
  NET BUS  269, 0, 0
  NET BUS  279, 0, 0
  {
   VARIABLES
   {
    #NAME="instruction(15:0)"
   }
  }
  TEXT  280, 0, 0
  {
   TEXT "$#NAME"
   RECT (213,991,388,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 779
  }
  TEXT  312, 0, 0
  {
   TEXT "$#NAME"
   RECT (476,990,664,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 712
  }
  NET BUS  313, 0, 0
  {
   VARIABLES
   {
    #NAME="instruction(15:12)"
   }
  }
  NET BUS  314, 0, 0
  {
   VARIABLES
   {
    #NAME="instruction(11:8)"
   }
  }
  TEXT  315, 0, 0
  {
   TEXT "$#NAME"
   RECT (483,1030,658,1059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 714
  }
  NET BUS  316, 0, 0
  {
   VARIABLES
   {
    #NAME="instruction(7:4)"
   }
  }
  TEXT  317, 0, 0
  {
   TEXT "$#NAME"
   RECT (489,1070,651,1099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 715
  }
  NET BUS  318, 0, 0
  {
   VARIABLES
   {
    #NAME="instruction(7:0)"
   }
  }
  TEXT  319, 0, 0
  {
   TEXT "$#NAME"
   RECT (489,1110,651,1139)
   ALIGN 9
   MARGINS (1,1)
   PARENT 717
  }
  NET BUS  320, 0, 0
  {
   VARIABLES
   {
    #NAME="instruction(11:0)"
   }
  }
  TEXT  321, 0, 0
  {
   TEXT "$#NAME"
   RECT (483,1150,658,1179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 720
  }
  INSTANCE  322, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Adder"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="Adder"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="213784ae-132a-4de2-9abd-19f29dd56d1f"
   }
   COORD (260,1240)
   VERTEXES ( (2,614), (4,612), (6,610) )
  }
  TEXT  323, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (260,1204,299,1239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 322
  }
  TEXT  324, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (260,1360,339,1395)
   MARGINS (1,1)
   PARENT 322
  }
  NET BUS  438, 0, 0
  NET BUS  446, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"0000000000000010\""
    #NAME="BUS446(15:0)"
   }
  }
  TEXT  448, 0, 0
  {
   TEXT "$#NAME"
   RECT (94,1290,246,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 727
  }
  NET BUS  455, 0, 0
  {
   VARIABLES
   {
    #NAME="PC(15:0)"
   }
  }
  TEXT  456, 0, 0
  {
   TEXT "$#NAME"
   RECT (82,1196,179,1225)
   ALIGN 4
   MARGINS (1,1)
   PARENT 730
  }
  INSTANCE  461, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #LIBRARY="#connectors"
    #REFERENCE="clk"
    #SYMBOL="Global"
   }
   COORD (440,900)
  }
  TEXT  462, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (455,883,493,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 461
  }
  NET WIRE  465, 0, 0
  NET WIRE  489, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  493, 0, 0
  {
   VARIABLES
   {
    #NAME="rs_in"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  497, 0, 0
  {
   VARIABLES
   {
    #NAME="rd_in"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  501, 0, 0
  {
   VARIABLES
   {
    #NAME="MemtoReg_out(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  505, 0, 0
  {
   VARIABLES
   {
    #NAME="RegWrite_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  509, 0, 0
  {
   VARIABLES
   {
    #NAME="MemRead_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  513, 0, 0
  {
   VARIABLES
   {
    #NAME="MemWrite_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  517, 0, 0
  {
   VARIABLES
   {
    #NAME="ALUSrc1_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  521, 0, 0
  {
   VARIABLES
   {
    #NAME="ALUSrc2_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  525, 0, 0
  {
   VARIABLES
   {
    #NAME="ALUOp_out(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  529, 0, 0
  {
   VARIABLES
   {
    #NAME="rs_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  533, 0, 0
  {
   VARIABLES
   {
    #NAME="rd_out"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  537, 0, 0
  {
   VARIABLES
   {
    #NAME="data1_out(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  541, 0, 0
  {
   VARIABLES
   {
    #NAME="data2_out(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  545, 0, 0
  {
   VARIABLES
   {
    #NAME="sign_extend_out(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  547, 0, 0
  {
   TEXT "$#NAME"
   RECT (1594,610,1626,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 732
  }
  TEXT  548, 0, 0
  {
   TEXT "$#NAME"
   RECT (1596,930,1650,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 746
  }
  TEXT  549, 0, 0
  {
   TEXT "$#NAME"
   RECT (1596,970,1652,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 745
  }
  TEXT  550, 0, 0
  {
   TEXT "$#NAME"
   RECT (2043,610,2257,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 733
  }
  TEXT  551, 0, 0
  {
   TEXT "$#NAME"
   RECT (2076,650,2225,679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 734
  }
  TEXT  552, 0, 0
  {
   TEXT "$#NAME"
   RECT (2071,690,2229,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 735
  }
  TEXT  553, 0, 0
  {
   TEXT "$#NAME"
   RECT (2072,730,2229,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 736
  }
  TEXT  554, 0, 0
  {
   TEXT "$#NAME"
   RECT (2079,770,2222,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 737
  }
  TEXT  555, 0, 0
  {
   TEXT "$#NAME"
   RECT (2079,810,2222,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 738
  }
  TEXT  556, 0, 0
  {
   TEXT "$#NAME"
   RECT (2062,850,2238,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 739
  }
  TEXT  557, 0, 0
  {
   TEXT "$#NAME"
   RECT (2116,890,2185,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 740
  }
  TEXT  558, 0, 0
  {
   TEXT "$#NAME"
   RECT (2115,930,2186,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 741
  }
  TEXT  559, 0, 0
  {
   TEXT "$#NAME"
   RECT (2065,970,2236,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 742
  }
  TEXT  560, 0, 0
  {
   TEXT "$#NAME"
   RECT (2065,1010,2236,1039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 743
  }
  TEXT  561, 0, 0
  {
   TEXT "$#NAME"
   RECT (2030,1050,2271,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 744
  }
  VTX  573, 0, 0
  {
   COORD (1020,900)
  }
  VTX  574, 0, 0
  {
   COORD (1140,200)
  }
  VTX  575, 0, 0
  {
   COORD (1020,940)
  }
  VTX  576, 0, 0
  {
   COORD (1140,940)
  }
  VTX  577, 0, 0
  {
   COORD (1020,980)
  }
  VTX  578, 0, 0
  {
   COORD (1140,980)
  }
  VTX  579, 0, 0
  {
   COORD (1020,1020)
  }
  VTX  580, 0, 0
  {
   COORD (1160,1340)
  }
  VTX  581, 0, 0
  {
   COORD (1460,1340)
  }
  VTX  582, 0, 0
  {
   COORD (1680,1120)
  }
  VTX  583, 0, 0
  {
   COORD (1480,900)
  }
  VTX  584, 0, 0
  {
   COORD (1680,1040)
  }
  VTX  585, 0, 0
  {
   COORD (1480,940)
  }
  VTX  586, 0, 0
  {
   COORD (1680,1080)
  }
  VTX  587, 0, 0
  {
   COORD (1500,320)
  }
  VTX  588, 0, 0
  {
   COORD (1680,840)
  }
  VTX  589, 0, 0
  {
   COORD (1500,360)
  }
  VTX  590, 0, 0
  {
   COORD (1680,880)
  }
  VTX  591, 0, 0
  {
   COORD (1500,280)
  }
  VTX  592, 0, 0
  {
   COORD (1680,720)
  }
  VTX  593, 0, 0
  {
   COORD (1500,400)
  }
  VTX  594, 0, 0
  {
   COORD (1680,920)
  }
  VTX  595, 0, 0
  {
   COORD (1500,440)
  }
  VTX  596, 0, 0
  {
   COORD (1680,760)
  }
  VTX  597, 0, 0
  {
   COORD (1500,480)
  }
  VTX  598, 0, 0
  {
   COORD (1680,800)
  }
  VTX  599, 0, 0
  {
   COORD (1500,520)
  }
  VTX  600, 0, 0
  {
   COORD (1680,680)
  }
  VTX  602, 0, 0
  {
   COORD (500,1060)
  }
  VTX  603, 0, 0
  {
   COORD (640,1020)
  }
  VTX  604, 0, 0
  {
   COORD (640,1060)
  }
  VTX  605, 0, 0
  {
   COORD (640,1100)
  }
  VTX  606, 0, 0
  {
   COORD (500,1100)
  }
  VTX  607, 0, 0
  {
   COORD (640,1140)
  }
  VTX  608, 0, 0
  {
   COORD (500,1140)
  }
  VTX  609, 0, 0
  {
   COORD (640,1180)
  }
  VTX  610, 0, 0
  {
   COORD (560,1280)
  }
  VTX  611, 0, 0
  {
   COORD (640,1220)
  }
  VTX  612, 0, 0
  {
   COORD (260,1320)
  }
  VTX  613, 0, 0
  {
   COORD (80,1320)
  }
  VTX  614, 0, 0
  {
   COORD (260,1280)
  }
  VTX  615, 0, 0
  {
   COORD (80,1140)
  }
  VTX  616, 0, 0
  {
   COORD (640,940)
  }
  VTX  617, 0, 0
  {
   COORD (520,940)
  }
  VTX  618, 0, 0
  {
   COORD (1680,640)
  }
  VTX  619, 0, 0
  {
   COORD (1540,640)
  }
  VTX  620, 0, 0
  {
   COORD (2080,640)
  }
  VTX  621, 0, 0
  {
   COORD (2220,640)
  }
  VTX  622, 0, 0
  {
   COORD (2080,680)
  }
  VTX  623, 0, 0
  {
   COORD (2220,680)
  }
  VTX  624, 0, 0
  {
   COORD (2080,720)
  }
  VTX  625, 0, 0
  {
   COORD (2220,720)
  }
  VTX  626, 0, 0
  {
   COORD (2080,760)
  }
  VTX  627, 0, 0
  {
   COORD (2220,760)
  }
  VTX  628, 0, 0
  {
   COORD (2080,800)
  }
  VTX  629, 0, 0
  {
   COORD (2220,800)
  }
  VTX  630, 0, 0
  {
   COORD (2080,840)
  }
  VTX  631, 0, 0
  {
   COORD (2220,840)
  }
  VTX  632, 0, 0
  {
   COORD (2080,880)
  }
  VTX  633, 0, 0
  {
   COORD (2220,880)
  }
  VTX  634, 0, 0
  {
   COORD (2080,920)
  }
  VTX  635, 0, 0
  {
   COORD (2220,920)
  }
  VTX  636, 0, 0
  {
   COORD (2080,960)
  }
  VTX  637, 0, 0
  {
   COORD (2220,960)
  }
  VTX  638, 0, 0
  {
   COORD (2080,1000)
  }
  VTX  639, 0, 0
  {
   COORD (2220,1000)
  }
  VTX  640, 0, 0
  {
   COORD (2080,1040)
  }
  VTX  641, 0, 0
  {
   COORD (2220,1040)
  }
  VTX  642, 0, 0
  {
   COORD (2080,1080)
  }
  VTX  643, 0, 0
  {
   COORD (2220,1080)
  }
  VTX  644, 0, 0
  {
   COORD (1680,1000)
  }
  VTX  645, 0, 0
  {
   COORD (1560,1000)
  }
  VTX  646, 0, 0
  {
   COORD (1680,960)
  }
  VTX  647, 0, 0
  {
   COORD (1560,960)
  }
  VTX  648, 0, 0
  {
   COORD (1060,900)
  }
  BUS  649, 0, 0
  {
   NET 148
   VTX 573, 648
  }
  VTX  650, 0, 0
  {
   COORD (1060,200)
  }
  BUS  651, 0, 0
  {
   NET 148
   VTX 648, 650
  }
  BUS  652, 0, 0
  {
   NET 148
   VTX 650, 574
  }
  BUS  653, 0, 0
  {
   NET 161
   VTX 575, 576
  }
  BUS  654, 0, 0
  {
   NET 165
   VTX 577, 578
  }
  VTX  655, 0, 0
  {
   COORD (1060,1020)
  }
  BUS  656, 0, 0
  {
   NET 172
   VTX 579, 655
  }
  VTX  657, 0, 0
  {
   COORD (1060,1340)
  }
  BUS  658, 0, 0
  {
   NET 172
   VTX 655, 657
  }
  BUS  659, 0, 0
  {
   NET 172
   VTX 657, 580
  }
  VTX  660, 0, 0
  {
   COORD (1660,1340)
  }
  BUS  661, 0, 0
  {
   NET 180
   VTX 581, 660
  }
  VTX  662, 0, 0
  {
   COORD (1660,1120)
  }
  BUS  663, 0, 0
  {
   NET 180
   VTX 660, 662
  }
  BUS  664, 0, 0
  {
   NET 180
   VTX 662, 582
  }
  VTX  665, 0, 0
  {
   COORD (1580,900)
  }
  BUS  666, 0, 0
  {
   NET 188
   VTX 583, 665
  }
  VTX  667, 0, 0
  {
   COORD (1580,1040)
  }
  BUS  668, 0, 0
  {
   NET 188
   VTX 665, 667
  }
  BUS  669, 0, 0
  {
   NET 188
   VTX 667, 584
  }
  VTX  670, 0, 0
  {
   COORD (1540,940)
  }
  BUS  671, 0, 0
  {
   NET 201
   VTX 585, 670
  }
  VTX  672, 0, 0
  {
   COORD (1540,1080)
  }
  BUS  673, 0, 0
  {
   NET 201
   VTX 670, 672
  }
  BUS  674, 0, 0
  {
   NET 201
   VTX 672, 586
  }
  VTX  675, 0, 0
  {
   COORD (1540,320)
  }
  WIRE  676, 0, 0
  {
   NET 221
   VTX 587, 675
  }
  VTX  677, 0, 0
  {
   COORD (1540,840)
  }
  WIRE  678, 0, 0
  {
   NET 221
   VTX 675, 677
  }
  WIRE  679, 0, 0
  {
   NET 221
   VTX 677, 588
  }
  VTX  680, 0, 0
  {
   COORD (1520,360)
  }
  WIRE  681, 0, 0
  {
   NET 229
   VTX 589, 680
  }
  VTX  682, 0, 0
  {
   COORD (1520,880)
  }
  WIRE  683, 0, 0
  {
   NET 229
   VTX 680, 682
  }
  WIRE  684, 0, 0
  {
   NET 229
   VTX 682, 590
  }
  VTX  685, 0, 0
  {
   COORD (1580,280)
  }
  WIRE  686, 0, 0
  {
   NET 237
   VTX 591, 685
  }
  VTX  687, 0, 0
  {
   COORD (1580,720)
  }
  WIRE  688, 0, 0
  {
   NET 237
   VTX 685, 687
  }
  WIRE  689, 0, 0
  {
   NET 237
   VTX 687, 592
  }
  VTX  690, 0, 0
  {
   COORD (1560,400)
  }
  BUS  691, 0, 0
  {
   NET 245
   VTX 593, 690
  }
  VTX  692, 0, 0
  {
   COORD (1560,920)
  }
  BUS  693, 0, 0
  {
   NET 245
   VTX 690, 692
  }
  BUS  694, 0, 0
  {
   NET 245
   VTX 692, 594
  }
  VTX  695, 0, 0
  {
   COORD (1660,440)
  }
  WIRE  696, 0, 0
  {
   NET 253
   VTX 595, 695
  }
  VTX  697, 0, 0
  {
   COORD (1660,760)
  }
  WIRE  698, 0, 0
  {
   NET 253
   VTX 695, 697
  }
  WIRE  699, 0, 0
  {
   NET 253
   VTX 697, 596
  }
  VTX  700, 0, 0
  {
   COORD (1640,480)
  }
  WIRE  701, 0, 0
  {
   NET 261
   VTX 597, 700
  }
  VTX  702, 0, 0
  {
   COORD (1640,800)
  }
  WIRE  703, 0, 0
  {
   NET 261
   VTX 700, 702
  }
  WIRE  704, 0, 0
  {
   NET 261
   VTX 702, 598
  }
  VTX  705, 0, 0
  {
   COORD (1620,520)
  }
  BUS  706, 0, 0
  {
   NET 269
   VTX 599, 705
  }
  VTX  707, 0, 0
  {
   COORD (1620,680)
  }
  BUS  708, 0, 0
  {
   NET 269
   VTX 705, 707
  }
  BUS  709, 0, 0
  {
   NET 269
   VTX 707, 600
  }
  VTX  711, 0, 0
  {
   COORD (500,1020)
  }
  BUS  712, 0, 0
  {
   NET 313
   VTX 603, 711
  }
  BUS  713, 0, 0
  {
   NET 313
   VTX 711, 602
  }
  BUS  714, 0, 0
  {
   NET 314
   VTX 604, 602
  }
  BUS  715, 0, 0
  {
   NET 316
   VTX 605, 606
  }
  BUS  716, 0, 0
  {
   NET 279
   VTX 606, 602
  }
  BUS  717, 0, 0
  {
   NET 318
   VTX 607, 608
  }
  BUS  718, 0, 0
  {
   NET 279
   VTX 608, 606
  }
  VTX  719, 0, 0
  {
   COORD (500,1180)
  }
  BUS  720, 0, 0
  {
   NET 320
   VTX 609, 719
  }
  BUS  721, 0, 0
  {
   NET 320
   VTX 719, 608
  }
  VTX  722, 0, 0
  {
   COORD (620,1280)
  }
  BUS  723, 0, 0
  {
   NET 438
   VTX 610, 722
  }
  VTX  724, 0, 0
  {
   COORD (620,1220)
  }
  BUS  725, 0, 0
  {
   NET 438
   VTX 722, 724
  }
  BUS  726, 0, 0
  {
   NET 438
   VTX 724, 611
  }
  BUS  727, 0, 0
  {
   NET 446
   VTX 612, 613
  }
  VTX  728, 0, 0
  {
   COORD (80,1280)
  }
  BUS  729, 0, 0
  {
   NET 455
   VTX 614, 728
  }
  BUS  730, 0, 0
  {
   NET 455
   VTX 728, 615
  }
  WIRE  731, 0, 0
  {
   NET 465
   VTX 616, 617
  }
  WIRE  732, 0, 0
  {
   NET 489
   VTX 618, 619
  }
  BUS  733, 0, 0
  {
   NET 501
   VTX 620, 621
  }
  WIRE  734, 0, 0
  {
   NET 505
   VTX 622, 623
  }
  WIRE  735, 0, 0
  {
   NET 509
   VTX 624, 625
  }
  WIRE  736, 0, 0
  {
   NET 513
   VTX 626, 627
  }
  WIRE  737, 0, 0
  {
   NET 517
   VTX 628, 629
  }
  WIRE  738, 0, 0
  {
   NET 521
   VTX 630, 631
  }
  BUS  739, 0, 0
  {
   NET 525
   VTX 632, 633
  }
  WIRE  740, 0, 0
  {
   NET 529
   VTX 634, 635
  }
  WIRE  741, 0, 0
  {
   NET 533
   VTX 636, 637
  }
  BUS  742, 0, 0
  {
   NET 537
   VTX 638, 639
  }
  BUS  743, 0, 0
  {
   NET 541
   VTX 640, 641
  }
  BUS  744, 0, 0
  {
   NET 545
   VTX 642, 643
  }
  WIRE  745, 0, 0
  {
   NET 497
   VTX 644, 645
  }
  WIRE  746, 0, 0
  {
   NET 493
   VTX 646, 647
  }
  PROCESS  764, 0, 0
  {
   LABEL "Process_1"
   TEXT 
"Process_1 :\n"+
"process\n"+
"-- Section above this comment may be overwritten according to\n"+
"-- \"Update sensitivity list automatically\" option status\n"+
"-- declarations\n"+
"begin\n"+
"\t\n"+
"\tclk <= '0';\n"+
"\tinstruction <= \"0010000100100000\";\n"+
"\tPC <= \"0000000000000000\";\n"+
"\twait for 100ns;\n"+
"\tclk <= '1';\n"+
"\twait for 100ns;\n"+
"\tclk <= '0';\n"+
"\tinstruction <= \"0110001000110000\";\n"+
"\tPC <= \"0000000000000010\";\n"+
"\twait for 100ns;\n"+
"\tclk <= '1';\n"+
"\twait;\n"+
"\t\n"+
"\t\n"+
"-- statements\n"+
"end process Process_1;\n"+
"\n"+
"\n"+
""
   RECT (400,1820,840,2220)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VARIABLES
   {
    #DIRECTION_LIST=""
   }
  }
  VTX  777, 0, 0
  {
   COORD (200,1040)
  }
  VTX  778, 0, 0
  {
   COORD (400,1060)
  }
  BUS  779, 0, 0
  {
   NET 279
   VTX 602, 778
  }
  VTX  780, 0, 0
  {
   COORD (400,1040)
  }
  BUS  781, 0, 0
  {
   NET 279
   VTX 778, 780
  }
  BUS  782, 0, 0
  {
   NET 279
   VTX 780, 777
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2400,2400)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1645037498"
   #MODIFIED_USEC="0"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  851, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1340,1966,1457,2019)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  852, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1514,1962,2184,2022)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  853, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1338,2026,1409,2079)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  854, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1511,2022,2181,2082)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  855, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1540,1840,1835,1941)
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   MULTILINE
  }
  TEXT  856, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1338,2144,1417,2197)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  857, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1510,2140,2180,2200)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  858, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (1336,2084,1464,2137)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  859, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (1510,2094,2170,2129)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  GROUP  860, 0, 0
  {
   PAGEALIGN 10
   RECT (1320,1820,2201,2201)
   FREEID 595
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  861, 0, 0
  {
   PAGEALIGN 10
   RECT (1320,2020,2201,2021)
   FREEID 579
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  862, 0, 0
  {
   PAGEALIGN 10
   RECT (1320,1960,2201,1961)
   FREEID 578
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  863, 0, 0
  {
   PAGEALIGN 10
   RECT (1320,2080,2201,2081)
   FREEID 584
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  864, 0, 0
  {
   PAGEALIGN 10
   RECT (1320,2140,2201,2141)
   FREEID 583
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  865, 0, 0
  {
   PAGEALIGN 10
   RECT (1500,1820,1501,1961)
   FREEID 582
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  866, 0, 0
  {
   PAGEALIGN 10
   RECT (1500,1960,1501,2201)
   FREEID 580
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  867, 0, 0
  {
   PAGEALIGN 10
   RECT (1340,1880,1479,1925)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

