
"C:/lscc/radiant/2024.2/tcltk/windows/bin/tclsh" "e155_lab3_impl_1_synthesize.tcl"

synthesis -f C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/impl_1/e155_lab3_impl_1_lattice.synproj -logfile e155_lab3_impl_1_lattice.srp
synthesis:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 21 17:02:19 2025


Command Line:  C:\lscc\radiant\2024.2\ispfpga\bin\nt64\synthesis.exe -f C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/impl_1/e155_lab3_impl_1_lattice.synproj -logfile e155_lab3_impl_1_lattice.srp -gui -msgset C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

The -top option is not used.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...


###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | 
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: e155_lab3_impl_1.vm
-path C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3 (searchpath added)
-path C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/impl_1 (searchpath added)
-path C:/lscc/radiant/2024.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
CRITICAL <35001476> - A top-level module has not been specified for the mixed language design.
Verilog design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/HSOC.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/seven_seg_dsiplay.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/hsoc.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/seven_seg_dsiplay.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
WARNING <35001200> - Setting top as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.
INFO <35921504> - The default VHDL library search path is now "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(1): compiling module top. VERI-1018
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/hsoc.sv(1): compiling module HSOC. VERI-1018
INFO <35901018> - C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv(1): compiling module clock_divider. VERI-1018
WARNING <35901084> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv(16): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv(21): counter should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv(21): P should be on the sensitivity list. VERI-1221
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(1): compiling module row_sweep. VERI-1018
WARNING <35901084> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(11): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(15): current_state should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(15): stop should be on the sensitivity list. VERI-1221
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(1): compiling module synchronizer. VERI-1018
WARNING <35901084> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(8): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(13): clamp should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(14): cmid should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(15): cin should be on the sensitivity list. VERI-1221
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(1): compiling module debounce. VERI-1018
WARNING <35901084> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(8): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(13): raw_data should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(14): pvalue should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(14): nvalue should be on the sensitivity list. VERI-1221
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(15): raw_data should be on the sensitivity list. VERI-1221
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp.sv(1): compiling module stop_clamp. VERI-1018
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(1): compiling module read_writer. VERI-1018
WARNING <35901084> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(13): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(18): next_state should be on the sensitivity list. VERI-1221
WARNING <35901899> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(83): behavior inside always_comb block does not represent combinational logic. VERI-1899
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(1): compiling module display_driver. VERI-1018
INFO <35901018> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/seven_seg_dsiplay.sv(8): compiling module seven_seg_display. VERI-1018
WARNING <35901330> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(55): actual bit length 1 differs from formal bit length 4 for port s2. VERI-1330
WARNING <35931002> - c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(55): net contrl2 does not have a driver. VDB-1002
[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): hf_osc]
	(Module: HSOSC)
		CLKHF_DIV                 "0b00"

[Parameter Setting Section End]
WARNING <35001771> - Initial value found on net counter[31] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[30] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[29] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[28] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[27] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[26] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[25] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[24] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[23] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[22] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[21] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[20] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[19] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[18] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[17] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[16] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[15] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[14] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[13] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[12] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[11] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[10] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net counter[0] will be ignored due to unrecognized driver type
######## Missing driver on net contrl2. Patching with GND.



WARNING <35935043> - Latch \read_write/next_state_i3 input is stuck at Zero. VDB-5043
Combinational loop due to latch found: 1

	Instance cols_c_0_I_0 

	Net \synchc0/cmid 

Combinational loop due to latch found: 2

	Instance cols_c_1_I_0 

	Net \synchc1/cmid 

Combinational loop due to latch found: 3

	Instance cols_c_2_I_0 

	Net \synchc2/cmid 

Combinational loop due to latch found: 4

	Instance cols_c_3_I_0 

	Net \synchc3/cmid 

Combinational loop found : 1

 Net gate1_c 

 Instance gate1_c_I_4 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 2

 Net \one_khz_clock/counter[30] 

 Instance gate1_c_I_9 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 3

 Net \one_khz_clock/counter[29] 

 Instance gate1_c_I_10 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 4

 Net \one_khz_clock/counter[28] 

 Instance gate1_c_I_11 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 5

 Net \one_khz_clock/counter[27] 

 Instance gate1_c_I_12 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 6

 Net \one_khz_clock/counter[26] 

 Instance gate1_c_I_13 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 7

 Net \one_khz_clock/counter[25] 

 Instance gate1_c_I_14 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 8

 Net \one_khz_clock/counter[24] 

 Instance gate1_c_I_15 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 9

 Net \one_khz_clock/counter[23] 

 Instance gate1_c_I_16 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 10

 Net \one_khz_clock/counter[22] 

 Instance gate1_c_I_17 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 11

 Net \one_khz_clock/counter[21] 

 Instance gate1_c_I_18 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 12

 Net \one_khz_clock/counter[20] 

 Instance gate1_c_I_19 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 13

 Net \one_khz_clock/counter[19] 

 Instance gate1_c_I_20 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 14

 Net \one_khz_clock/counter[18] 

 Instance gate1_c_I_21 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 15

 Net \one_khz_clock/counter[17] 

 Instance gate1_c_I_22 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 16

 Net \one_khz_clock/counter[16] 

 Instance gate1_c_I_23 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 17

 Net \one_khz_clock/counter[15] 

 Instance gate1_c_I_24 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 18

 Net \one_khz_clock/counter[14] 

 Instance gate1_c_I_25 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 19

 Net \one_khz_clock/counter[13] 

 Instance gate1_c_I_26 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 20

 Net \one_khz_clock/counter[12] 

 Instance gate1_c_I_27 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 21

 Net \one_khz_clock/counter[11] 

 Instance gate1_c_I_28 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 22

 Net \one_khz_clock/counter[10] 

 Instance gate1_c_I_29 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 23

 Net \one_khz_clock/counter[9] 

 Instance gate1_c_I_30 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 24

 Net \one_khz_clock/counter[8] 

 Instance gate1_c_I_31 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 25

 Net \one_khz_clock/counter[7] 

 Instance gate1_c_I_32 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[7] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 26

 Net \one_khz_clock/counter[6] 

 Instance gate1_c_I_33 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[7] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[6] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 27

 Net \one_khz_clock/counter[5] 

 Instance gate1_c_I_34 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[7] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[6] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[5] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 28

 Net \one_khz_clock/counter[4] 

 Instance gate1_c_I_35 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[7] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[6] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[5] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[4] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 29

 Net \one_khz_clock/counter[3] 

 Instance gate1_c_I_36 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[7] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[6] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[5] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[4] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[3] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 30

 Net \one_khz_clock/counter[2] 

 Instance gate1_c_I_37 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[7] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[6] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[5] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[4] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[3] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[2] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 31

 Net \one_khz_clock/counter[1] 

 Instance gate1_c_I_38 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[7] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[6] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[5] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[4] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[3] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[2] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[1] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop found : 32

 Net \one_khz_clock/counter[0] 

 Instance gate1_c_I_39 

 Net gate1_c_N_49[31] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[30] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[29] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[28] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[27] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[26] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[25] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[24] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[23] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[22] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[21] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[20] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[19] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[18] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[17] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[16] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[15] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[14] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[13] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[12] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[11] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[10] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[9] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[8] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[7] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[6] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[5] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[4] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[3] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[2] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[1] 

 Instance \one_khz_clock/add_3_add_5 

 Net gate1_c_N_49[0] 

 Instance \one_khz_clock/add_3_add_5 

Combinational loop due to latch found: 5

	Instance csynched_0__I_0 

	Net cdebounced[0] 

Combinational loop due to latch found: 6

	Instance csynched_1__I_0 

	Net cdebounced[1] 

Combinational loop due to latch found: 7

	Instance csynched_2__I_0 

	Net cdebounced[2] 

Combinational loop due to latch found: 8

	Instance csynched_3__I_0 

	Net cout[3] 

Combinational loop due to latch found: 9

	Instance d0_c_3_I_8 

	Net d0_c_0 

Combinational loop due to latch found: 10

	Instance \read_write/new_control_0__I_0 

	Net \read_write/new_control[0] 

Combinational loop due to latch found: 11

	Instance d0_c_0_I_0 

	Net d1_c_0 

Combinational loop due to latch found: 12

	Instance \read_write/next_state_0__I_3 

	Net \read_write/next_state[0] 

Combinational loop due to latch found: 13

	Instance d0_c_3_I_7 

	Net d0_c_1 

Combinational loop due to latch found: 14

	Instance d0_c_3_I_6 

	Net d0_c_2 

Combinational loop due to latch found: 15

	Instance d0_c_3_I_5 

	Net d0_c_3 

Combinational loop due to latch found: 16

	Instance \read_write/new_control_1__I_0 

	Net \read_write/new_control[1] 

Combinational loop due to latch found: 17

	Instance \read_write/new_control_2__I_0 

	Net \read_write/new_control[2] 

Combinational loop due to latch found: 18

	Instance \read_write/new_control_3__I_0 

	Net \read_write/new_control[3] 

Combinational loop due to latch found: 19

	Instance d0_c_1_I_0 

	Net d1_c_1 

Combinational loop due to latch found: 20

	Instance d0_c_2_I_0 

	Net d1_c_2 

Combinational loop due to latch found: 21

	Instance d0_c_3_I_0 

	Net d1_c_3 

Combinational loop due to latch found: 22

	Instance \read_write/next_state_1__I_2 

	Net \read_write/next_state[1] 

Combinational loop found : 33

 Net \row_sweeper/current_state[1] 

 Instance \row_sweeper/current_state_1__I_0_2 

 Net \row_sweeper/current_state_1__N_1[1] 

 Instance i964 

Combinational loop found : 34

 Net \row_sweeper/current_state[0] 

 Instance \row_sweeper/current_state_1__I_1 

 Net \row_sweeper/current_state_1__N_1[0] 

 Instance i956 

CRITICAL <35001783> - Mapping latch cols_c_0_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch cols_c_1_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch cols_c_2_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch cols_c_3_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch csynched_0__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch csynched_1__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch csynched_2__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch csynched_3__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch d0_c_3_I_8 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \read_write/new_control_0__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch d0_c_0_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \read_write/next_state_0__I_3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch d0_c_3_I_7 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch d0_c_3_I_6 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch d0_c_3_I_5 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \read_write/new_control_1__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \read_write/new_control_2__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \read_write/new_control_3__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch d0_c_1_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch d0_c_2_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch d0_c_3_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \read_write/next_state_1__I_2 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements

################### Begin Area Report (top)######################
Number of register bits => 4 of 5280 (0 % )
CCU2 => 17
FD1P3XZ => 4
IB => 5
INV => 1
LUT4 => 160
OB => 21
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 1

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : debounce3/gate2_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_c, loads : 51
  Net : debounce2/cdebounced[2], loads : 21
  Net : row_sweeper/current_state[0], loads : 21
  Net : current_state[1], loads : 20
  Net : one_khz_clock/gate1_c_N_49[31], loads : 18
  Net : one_khz_clock/n5603, loads : 18
  Net : one_khz_clock/gate1_c, loads : 17
  Net : one_khz_clock/gate1_c_N_49[29], loads : 17
  Net : one_khz_clock/gate1_c_N_49[30], loads : 17
  Net : one_khz_clock/n5601, loads : 17
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 101 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 12 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 1ea1144b92fe2ef1c3d81a21fe0de07885af7b34



postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o e155_lab3_impl_1_syn.udb e155_lab3_impl_1.vm
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2024.2.0.3.0
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o e155_lab3_impl_1_syn.udb -gui -msgset C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/promote.xml e155_lab3_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'e155_lab3_impl_1.vm' ...
CPU Time to convert: 0.0625
REAL Time to convert: 0
convert PEAK Memory Usage: 35 MB
convert CURRENT Memory Usage: 35 MB
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0
 
Writing output file 'e155_lab3_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 40 MB
Checksum -- postsyn: 40459f0b55ee7b8d3e77559980ea50923212aaf



pnmainc -log pnmain "e155_lab3_impl_1_map.tcl"
map:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i e155_lab3_impl_1_syn.udb -o e155_lab3_impl_1_map.udb -mp e155_lab3_impl_1.mrp -hierrpt -gui -msgset C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...




Design Summary:
   Number of slice registers:   4 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           194 out of  5280 (4%)
      Number of logic LUT4s:             158
      Number of replicated LUT4s:          2
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   26 out of 39 (67%)
      Number of IO sites used for general PIO: 26
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 26 out of 36 (72%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 26 out of 39 (67%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net gate1_c: 4 loads, 0 rising, 4 falling (Driver: Pin one_khz_clock.i3402_2_lut/Z)
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net reset_c: 59 loads
      Net cout[3]: 35 loads
      Net cdebounced[2]: 28 loads
      Net current_state[0]: 23 loads
      Net current_state[1]: 22 loads
      Net cdebounced[1]: 16 loads
      Net cdebounced[0]: 15 loads
      Net d0_c_1: 15 loads
      Net d0_c_2: 15 loads
      Net d0_c_0: 14 loads
Running physical design DRC...

 


   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 63 MB

Checksum -- map: b519e9ba549df0d1c66f5443fbbe90d842d816
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

pnmainc -log pnmain "e155_lab3_impl_1_par.tcl"

PAR: Place And Route Radiant Software (64-bit) 2024.2.0.3.0.
PARed on: Sun Sep 21 17:02:50 2025

Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	e155_lab3_impl_1_map.udb e155_lab3_impl_1_par.dir/5_1.udb 

Loading e155_lab3_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

Constraint Summary
   Total number of constraints: 0
   Total number of constraints dropped: 0

Number of Signals: 234
Number of Connections: 642
Device utilization summary:

   SLICE (est.)      99/2640          4% used
     LUT            194/5280          4% used
     REG              4/5280         <1% used
   PIO               26/56           46% used
                     26/36           72% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   0 out of 26 pins locked (0% locked).
.
............
Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 34171.

Device SLICE utilization summary after final SLICE packing:
   SLICE             99/2640          3% used

Finished Placer Phase 1. CPU time: 5 secs , REAL time: 5 secs 

Starting Placer Phase 2.
.

Placer score =  72976
Finished Placer Phase 2.  CPU time: 5 secs , REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clocks :

  PRIMARY  : 0 out of 8 (0%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   26 out of 56 (46.4%) I/O sites used.
   26 out of 36 (72.2%) bonded I/O sites used.
   Number of I/O components: 26; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 4 / 14 ( 28%)  | 3.3V       |            |            |
| 1        | 14 / 14 (100%) | 3.3V       |            |            |
| 2        | 8 / 8 (100%)   | 3.3V       |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 5 secs , REAL time: 5 secs 


Checksum -- place: 9ac24ecd4722b92032a57416216a898bbce81b2
Writing design to file e155_lab3_impl_1_par.dir/5_1.udb ...


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------


Start NBR router at 17:02:55 09/21/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
37 connections routed (of 641 total) (5.77%)
---------------------------------------------------------
Clock routing summary:
Other clocks:
    Signal "gate1_c"
       Clock   loads: 0     out of     3 routed (  0.00%)
       Data    loads: 0     out of    12 routed (  0.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment

Start NBR section for initial routing at 17:02:55 09/21/25
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 17:02:55 09/21/25
Level 4, iteration 1
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 2
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Start NBR section for post-routing at 17:02:56 09/21/25

End NBR router with 0 unrouted connection(s)

Checksum -- route: fb3344bab57dcf27a02e34258faf896184b890a2

Total CPU time 0 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  641 routed (100.00%); 0 unrouted.

Writing design to file e155_lab3_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold/<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 6 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 106.80 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /6 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "e155_lab3_impl_1.twr" "e155_lab3_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_lab3_impl_1.twr e155_lab3_impl_1.udb -gui -msgset C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.03 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  14  counted  626  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 100 MB

 0.633568s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (98.6%)


tmcheck -par "e155_lab3_impl_1.par"  

pnmainc -log pnmain "e155_lab3_impl_1_bit.tcl"
Loading e155_lab3_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

Constraint Summary
   Total number of constraints: 0
   Total number of constraints dropped: 0

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2024.2.0.3.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/impl_1/e155_lab3_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 116 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /6 secs 
