#[doc = "Register `peri` reader"]
pub type R = crate::R<PeriSpec>;
#[doc = "Register `peri` writer"]
pub type W = crate::W<PeriSpec>;
#[doc = "Field `timer0_pause` reader - "]
pub type Timer0PauseR = crate::BitReader;
#[doc = "Field `timer0_pause` writer - "]
pub type Timer0PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer1_pause` reader - "]
pub type Timer1PauseR = crate::BitReader;
#[doc = "Field `timer1_pause` writer - "]
pub type Timer1PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer2_pause` reader - "]
pub type Timer2PauseR = crate::BitReader;
#[doc = "Field `timer2_pause` writer - "]
pub type Timer2PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer3_pause` reader - "]
pub type Timer3PauseR = crate::BitReader;
#[doc = "Field `timer3_pause` writer - "]
pub type Timer3PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer4_pause` reader - "]
pub type Timer4PauseR = crate::BitReader;
#[doc = "Field `timer4_pause` writer - "]
pub type Timer4PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer5_pause` reader - "]
pub type Timer5PauseR = crate::BitReader;
#[doc = "Field `timer5_pause` writer - "]
pub type Timer5PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer6_pause` reader - "]
pub type Timer6PauseR = crate::BitReader;
#[doc = "Field `timer6_pause` writer - "]
pub type Timer6PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer7_pause` reader - "]
pub type Timer7PauseR = crate::BitReader;
#[doc = "Field `timer7_pause` writer - "]
pub type Timer7PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer8_pause` reader - "]
pub type Timer8PauseR = crate::BitReader;
#[doc = "Field `timer8_pause` writer - "]
pub type Timer8PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer9_pause` reader - "]
pub type Timer9PauseR = crate::BitReader;
#[doc = "Field `timer9_pause` writer - "]
pub type Timer9PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer10_pause` reader - "]
pub type Timer10PauseR = crate::BitReader;
#[doc = "Field `timer10_pause` writer - "]
pub type Timer10PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer11_pause` reader - "]
pub type Timer11PauseR = crate::BitReader;
#[doc = "Field `timer11_pause` writer - "]
pub type Timer11PauseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi0_xip_en` reader - "]
pub type Spi0XipEnR = crate::BitReader;
#[doc = "Field `spi0_xip_en` writer - "]
pub type Spi0XipEnW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi1_xip_en` reader - "]
pub type Spi1XipEnR = crate::BitReader;
#[doc = "Field `spi1_xip_en` writer - "]
pub type Spi1XipEnW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi2_xip_en` reader - "]
pub type Spi2XipEnR = crate::BitReader;
#[doc = "Field `spi2_xip_en` writer - "]
pub type Spi2XipEnW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi3_xip_en` reader - "]
pub type Spi3XipEnR = crate::BitReader;
#[doc = "Field `spi3_xip_en` writer - "]
pub type Spi3XipEnW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi0_clk_bypass` reader - "]
pub type Spi0ClkBypassR = crate::BitReader;
#[doc = "Field `spi0_clk_bypass` writer - "]
pub type Spi0ClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi1_clk_bypass` reader - "]
pub type Spi1ClkBypassR = crate::BitReader;
#[doc = "Field `spi1_clk_bypass` writer - "]
pub type Spi1ClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi2_clk_bypass` reader - "]
pub type Spi2ClkBypassR = crate::BitReader;
#[doc = "Field `spi2_clk_bypass` writer - "]
pub type Spi2ClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `i2s0_clk_bypass` reader - "]
pub type I2s0ClkBypassR = crate::BitReader;
#[doc = "Field `i2s0_clk_bypass` writer - "]
pub type I2s0ClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `i2s1_clk_bypass` reader - "]
pub type I2s1ClkBypassR = crate::BitReader;
#[doc = "Field `i2s1_clk_bypass` writer - "]
pub type I2s1ClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `i2s2_clk_bypass` reader - "]
pub type I2s2ClkBypassR = crate::BitReader;
#[doc = "Field `i2s2_clk_bypass` writer - "]
pub type I2s2ClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `jtag_clk_bypass` reader - "]
pub type JtagClkBypassR = crate::BitReader;
#[doc = "Field `jtag_clk_bypass` writer - "]
pub type JtagClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `dvp_clk_bypass` reader - "]
pub type DvpClkBypassR = crate::BitReader;
#[doc = "Field `dvp_clk_bypass` writer - "]
pub type DvpClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `debug_clk_bypass` reader - "]
pub type DebugClkBypassR = crate::BitReader;
#[doc = "Field `debug_clk_bypass` writer - "]
pub type DebugClkBypassW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn timer0_pause(&self) -> Timer0PauseR {
        Timer0PauseR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn timer1_pause(&self) -> Timer1PauseR {
        Timer1PauseR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn timer2_pause(&self) -> Timer2PauseR {
        Timer2PauseR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn timer3_pause(&self) -> Timer3PauseR {
        Timer3PauseR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn timer4_pause(&self) -> Timer4PauseR {
        Timer4PauseR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn timer5_pause(&self) -> Timer5PauseR {
        Timer5PauseR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn timer6_pause(&self) -> Timer6PauseR {
        Timer6PauseR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn timer7_pause(&self) -> Timer7PauseR {
        Timer7PauseR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn timer8_pause(&self) -> Timer8PauseR {
        Timer8PauseR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn timer9_pause(&self) -> Timer9PauseR {
        Timer9PauseR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn timer10_pause(&self) -> Timer10PauseR {
        Timer10PauseR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn timer11_pause(&self) -> Timer11PauseR {
        Timer11PauseR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn spi0_xip_en(&self) -> Spi0XipEnR {
        Spi0XipEnR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn spi1_xip_en(&self) -> Spi1XipEnR {
        Spi1XipEnR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn spi2_xip_en(&self) -> Spi2XipEnR {
        Spi2XipEnR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn spi3_xip_en(&self) -> Spi3XipEnR {
        Spi3XipEnR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn spi0_clk_bypass(&self) -> Spi0ClkBypassR {
        Spi0ClkBypassR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn spi1_clk_bypass(&self) -> Spi1ClkBypassR {
        Spi1ClkBypassR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    pub fn spi2_clk_bypass(&self) -> Spi2ClkBypassR {
        Spi2ClkBypassR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    pub fn i2s0_clk_bypass(&self) -> I2s0ClkBypassR {
        I2s0ClkBypassR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn i2s1_clk_bypass(&self) -> I2s1ClkBypassR {
        I2s1ClkBypassR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn i2s2_clk_bypass(&self) -> I2s2ClkBypassR {
        I2s2ClkBypassR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn jtag_clk_bypass(&self) -> JtagClkBypassR {
        JtagClkBypassR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn dvp_clk_bypass(&self) -> DvpClkBypassR {
        DvpClkBypassR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    pub fn debug_clk_bypass(&self) -> DebugClkBypassR {
        DebugClkBypassR::new(((self.bits >> 24) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn timer0_pause(&mut self) -> Timer0PauseW<PeriSpec> {
        Timer0PauseW::new(self, 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    #[must_use]
    pub fn timer1_pause(&mut self) -> Timer1PauseW<PeriSpec> {
        Timer1PauseW::new(self, 1)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn timer2_pause(&mut self) -> Timer2PauseW<PeriSpec> {
        Timer2PauseW::new(self, 2)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn timer3_pause(&mut self) -> Timer3PauseW<PeriSpec> {
        Timer3PauseW::new(self, 3)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn timer4_pause(&mut self) -> Timer4PauseW<PeriSpec> {
        Timer4PauseW::new(self, 4)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    #[must_use]
    pub fn timer5_pause(&mut self) -> Timer5PauseW<PeriSpec> {
        Timer5PauseW::new(self, 5)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn timer6_pause(&mut self) -> Timer6PauseW<PeriSpec> {
        Timer6PauseW::new(self, 6)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn timer7_pause(&mut self) -> Timer7PauseW<PeriSpec> {
        Timer7PauseW::new(self, 7)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn timer8_pause(&mut self) -> Timer8PauseW<PeriSpec> {
        Timer8PauseW::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn timer9_pause(&mut self) -> Timer9PauseW<PeriSpec> {
        Timer9PauseW::new(self, 9)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn timer10_pause(&mut self) -> Timer10PauseW<PeriSpec> {
        Timer10PauseW::new(self, 10)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn timer11_pause(&mut self) -> Timer11PauseW<PeriSpec> {
        Timer11PauseW::new(self, 11)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn spi0_xip_en(&mut self) -> Spi0XipEnW<PeriSpec> {
        Spi0XipEnW::new(self, 12)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn spi1_xip_en(&mut self) -> Spi1XipEnW<PeriSpec> {
        Spi1XipEnW::new(self, 13)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    #[must_use]
    pub fn spi2_xip_en(&mut self) -> Spi2XipEnW<PeriSpec> {
        Spi2XipEnW::new(self, 14)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn spi3_xip_en(&mut self) -> Spi3XipEnW<PeriSpec> {
        Spi3XipEnW::new(self, 15)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn spi0_clk_bypass(&mut self) -> Spi0ClkBypassW<PeriSpec> {
        Spi0ClkBypassW::new(self, 16)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn spi1_clk_bypass(&mut self) -> Spi1ClkBypassW<PeriSpec> {
        Spi1ClkBypassW::new(self, 17)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    #[must_use]
    pub fn spi2_clk_bypass(&mut self) -> Spi2ClkBypassW<PeriSpec> {
        Spi2ClkBypassW::new(self, 18)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    #[must_use]
    pub fn i2s0_clk_bypass(&mut self) -> I2s0ClkBypassW<PeriSpec> {
        I2s0ClkBypassW::new(self, 19)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    #[must_use]
    pub fn i2s1_clk_bypass(&mut self) -> I2s1ClkBypassW<PeriSpec> {
        I2s1ClkBypassW::new(self, 20)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn i2s2_clk_bypass(&mut self) -> I2s2ClkBypassW<PeriSpec> {
        I2s2ClkBypassW::new(self, 21)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    #[must_use]
    pub fn jtag_clk_bypass(&mut self) -> JtagClkBypassW<PeriSpec> {
        JtagClkBypassW::new(self, 22)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    #[must_use]
    pub fn dvp_clk_bypass(&mut self) -> DvpClkBypassW<PeriSpec> {
        DvpClkBypassW::new(self, 23)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    #[must_use]
    pub fn debug_clk_bypass(&mut self) -> DebugClkBypassW<PeriSpec> {
        DebugClkBypassW::new(self, 24)
    }
}
#[doc = "Peripheral controller\n\nYou can [`read`](crate::Reg::read) this register and get [`peri::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`peri::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PeriSpec;
impl crate::RegisterSpec for PeriSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`peri::R`](R) reader structure"]
impl crate::Readable for PeriSpec {}
#[doc = "`write(|w| ..)` method takes [`peri::W`](W) writer structure"]
impl crate::Writable for PeriSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets peri to value 0"]
impl crate::Resettable for PeriSpec {
    const RESET_VALUE: u32 = 0;
}
