Warning: you requested the nanomsg event logger, but bmv2 was compiled without -DBMELOG, and the event logger cannot be activated
Calling target program-options parser
[14:50:52.086] [bmv2] [D] [thread 9607] Set default default entry for table 'tbl_reflector63': reflector63 - 
Adding interface s1-eth1 as port 1
[14:50:52.089] [bmv2] [D] [thread 9607] Adding interface s1-eth1 as port 1
[14:50:52.122] [bmv2] [I] [thread 9607] Starting Thrift server on port 9090
[14:50:52.124] [bmv2] [I] [thread 9607] Thrift server was started
[14:50:52.315] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Processing packet received on port 1
[14:50:52.316] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Parser 'parser': start
[14:50:52.316] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[14:50:52.317] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Extracting header 'ethernet'
[14:50:52.317] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:50:52.318] [bmv2] [T] [thread 9613] [0.0] [cxt 0] Bytes parsed: 14
[14:50:52.319] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Parser 'parser': end
[14:50:52.319] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Pipeline 'ingress': start
[14:50:52.320] [bmv2] [T] [thread 9613] [0.0] [cxt 0] Applying table 'tbl_reflector63'
[14:50:52.320] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Looking up key:

[14:50:52.321] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Table 'tbl_reflector63': miss
[14:50:52.321] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Action entry is reflector63 - 
[14:50:52.322] [bmv2] [T] [thread 9613] [0.0] [cxt 0] Action reflector63
[14:50:52.322] [bmv2] [T] [thread 9613] [0.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:50:52.323] [bmv2] [T] [thread 9613] [0.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:50:52.323] [bmv2] [T] [thread 9613] [0.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:50:52.324] [bmv2] [T] [thread 9613] [0.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:50:52.324] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Pipeline 'ingress': end
[14:50:52.325] [bmv2] [D] [thread 9613] [0.0] [cxt 0] Egress port is 1
[14:50:52.326] [bmv2] [D] [thread 9615] [0.0] [cxt 0] Pipeline 'egress': start
[14:50:52.326] [bmv2] [D] [thread 9615] [0.0] [cxt 0] Pipeline 'egress': end
[14:50:52.327] [bmv2] [D] [thread 9615] [0.0] [cxt 0] Deparser 'deparser': start
[14:50:52.327] [bmv2] [D] [thread 9615] [0.0] [cxt 0] Deparsing header 'ethernet'
[14:50:52.327] [bmv2] [D] [thread 9615] [0.0] [cxt 0] Deparser 'deparser': end
[14:50:52.328] [bmv2] [D] [thread 9618] [0.0] [cxt 0] Transmitting packet of size 90 out of port 1
[14:50:52.412] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Processing packet received on port 1
[14:50:52.413] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Parser 'parser': start
[14:50:52.413] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[14:50:52.414] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Extracting header 'ethernet'
[14:50:52.414] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:50:52.415] [bmv2] [T] [thread 9613] [1.0] [cxt 0] Bytes parsed: 14
[14:50:52.415] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Parser 'parser': end
[14:50:52.416] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Pipeline 'ingress': start
[14:50:52.416] [bmv2] [T] [thread 9613] [1.0] [cxt 0] Applying table 'tbl_reflector63'
[14:50:52.417] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Looking up key:

[14:50:52.417] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Table 'tbl_reflector63': miss
[14:50:52.418] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Action entry is reflector63 - 
[14:50:52.419] [bmv2] [T] [thread 9613] [1.0] [cxt 0] Action reflector63
[14:50:52.420] [bmv2] [T] [thread 9613] [1.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:50:52.420] [bmv2] [T] [thread 9613] [1.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:50:52.421] [bmv2] [T] [thread 9613] [1.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:50:52.421] [bmv2] [T] [thread 9613] [1.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:50:52.422] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Pipeline 'ingress': end
[14:50:52.422] [bmv2] [D] [thread 9613] [1.0] [cxt 0] Egress port is 1
[14:50:52.423] [bmv2] [D] [thread 9615] [1.0] [cxt 0] Pipeline 'egress': start
[14:50:52.424] [bmv2] [D] [thread 9615] [1.0] [cxt 0] Pipeline 'egress': end
[14:50:52.424] [bmv2] [D] [thread 9615] [1.0] [cxt 0] Deparser 'deparser': start
[14:50:52.425] [bmv2] [D] [thread 9615] [1.0] [cxt 0] Deparsing header 'ethernet'
[14:50:52.426] [bmv2] [D] [thread 9615] [1.0] [cxt 0] Deparser 'deparser': end
[14:50:52.427] [bmv2] [D] [thread 9618] [1.0] [cxt 0] Transmitting packet of size 78 out of port 1
[14:51:40.704] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Processing packet received on port 1
[14:51:40.705] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Parser 'parser': start
[14:51:40.705] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[14:51:40.706] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Extracting header 'ethernet'
[14:51:40.706] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:51:40.706] [bmv2] [T] [thread 9613] [2.0] [cxt 0] Bytes parsed: 14
[14:51:40.707] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Parser 'parser': end
[14:51:40.707] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Pipeline 'ingress': start
[14:51:40.707] [bmv2] [T] [thread 9613] [2.0] [cxt 0] Applying table 'tbl_reflector63'
[14:51:40.708] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Looking up key:

[14:51:40.708] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Table 'tbl_reflector63': miss
[14:51:40.709] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Action entry is reflector63 - 
[14:51:40.710] [bmv2] [T] [thread 9613] [2.0] [cxt 0] Action reflector63
[14:51:40.711] [bmv2] [T] [thread 9613] [2.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:51:40.711] [bmv2] [T] [thread 9613] [2.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:51:40.712] [bmv2] [T] [thread 9613] [2.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:51:40.712] [bmv2] [T] [thread 9613] [2.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:51:40.713] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Pipeline 'ingress': end
[14:51:40.713] [bmv2] [D] [thread 9613] [2.0] [cxt 0] Egress port is 1
[14:51:40.714] [bmv2] [D] [thread 9615] [2.0] [cxt 0] Pipeline 'egress': start
[14:51:40.714] [bmv2] [D] [thread 9615] [2.0] [cxt 0] Pipeline 'egress': end
[14:51:40.714] [bmv2] [D] [thread 9615] [2.0] [cxt 0] Deparser 'deparser': start
[14:51:40.715] [bmv2] [D] [thread 9615] [2.0] [cxt 0] Deparsing header 'ethernet'
[14:51:40.715] [bmv2] [D] [thread 9615] [2.0] [cxt 0] Deparser 'deparser': end
[14:51:40.716] [bmv2] [D] [thread 9618] [2.0] [cxt 0] Transmitting packet of size 34 out of port 1
[14:51:48.859] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Processing packet received on port 1
[14:51:48.860] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Parser 'parser': start
[14:51:48.861] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[14:51:48.861] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Extracting header 'ethernet'
[14:51:48.861] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:51:48.862] [bmv2] [T] [thread 9613] [3.0] [cxt 0] Bytes parsed: 14
[14:51:48.862] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Parser 'parser': end
[14:51:48.863] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Pipeline 'ingress': start
[14:51:48.863] [bmv2] [T] [thread 9613] [3.0] [cxt 0] Applying table 'tbl_reflector63'
[14:51:48.864] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Looking up key:

[14:51:48.864] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Table 'tbl_reflector63': miss
[14:51:48.865] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Action entry is reflector63 - 
[14:51:48.865] [bmv2] [T] [thread 9613] [3.0] [cxt 0] Action reflector63
[14:51:48.867] [bmv2] [T] [thread 9613] [3.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:51:48.867] [bmv2] [T] [thread 9613] [3.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:51:48.868] [bmv2] [T] [thread 9613] [3.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:51:48.869] [bmv2] [T] [thread 9613] [3.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:51:48.870] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Pipeline 'ingress': end
[14:51:48.870] [bmv2] [D] [thread 9613] [3.0] [cxt 0] Egress port is 1
[14:51:48.871] [bmv2] [D] [thread 9615] [3.0] [cxt 0] Pipeline 'egress': start
[14:51:48.871] [bmv2] [D] [thread 9615] [3.0] [cxt 0] Pipeline 'egress': end
[14:51:48.872] [bmv2] [D] [thread 9615] [3.0] [cxt 0] Deparser 'deparser': start
[14:51:48.872] [bmv2] [D] [thread 9615] [3.0] [cxt 0] Deparsing header 'ethernet'
[14:51:48.873] [bmv2] [D] [thread 9615] [3.0] [cxt 0] Deparser 'deparser': end
[14:51:48.874] [bmv2] [D] [thread 9618] [3.0] [cxt 0] Transmitting packet of size 34 out of port 1
[14:51:54.339] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Processing packet received on port 1
[14:51:54.340] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Parser 'parser': start
[14:51:54.340] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[14:51:54.341] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Extracting header 'ethernet'
[14:51:54.342] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:51:54.343] [bmv2] [T] [thread 9613] [4.0] [cxt 0] Bytes parsed: 14
[14:51:54.343] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Parser 'parser': end
[14:51:54.344] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Pipeline 'ingress': start
[14:51:54.344] [bmv2] [T] [thread 9613] [4.0] [cxt 0] Applying table 'tbl_reflector63'
[14:51:54.345] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Looking up key:

[14:51:54.345] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Table 'tbl_reflector63': miss
[14:51:54.345] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Action entry is reflector63 - 
[14:51:54.346] [bmv2] [T] [thread 9613] [4.0] [cxt 0] Action reflector63
[14:51:54.346] [bmv2] [T] [thread 9613] [4.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:51:54.347] [bmv2] [T] [thread 9613] [4.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:51:54.347] [bmv2] [T] [thread 9613] [4.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:51:54.348] [bmv2] [T] [thread 9613] [4.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:51:54.348] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Pipeline 'ingress': end
[14:51:54.349] [bmv2] [D] [thread 9613] [4.0] [cxt 0] Egress port is 1
[14:51:54.350] [bmv2] [D] [thread 9615] [4.0] [cxt 0] Pipeline 'egress': start
[14:51:54.350] [bmv2] [D] [thread 9615] [4.0] [cxt 0] Pipeline 'egress': end
[14:51:54.351] [bmv2] [D] [thread 9615] [4.0] [cxt 0] Deparser 'deparser': start
[14:51:54.351] [bmv2] [D] [thread 9615] [4.0] [cxt 0] Deparsing header 'ethernet'
[14:51:54.352] [bmv2] [D] [thread 9615] [4.0] [cxt 0] Deparser 'deparser': end
[14:51:54.352] [bmv2] [D] [thread 9618] [4.0] [cxt 0] Transmitting packet of size 34 out of port 1
[14:51:57.043] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Processing packet received on port 1
[14:51:57.043] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Parser 'parser': start
[14:51:57.044] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[14:51:57.044] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Extracting header 'ethernet'
[14:51:57.045] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:51:57.045] [bmv2] [T] [thread 9613] [5.0] [cxt 0] Bytes parsed: 14
[14:51:57.045] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Parser 'parser': end
[14:51:57.046] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Pipeline 'ingress': start
[14:51:57.046] [bmv2] [T] [thread 9613] [5.0] [cxt 0] Applying table 'tbl_reflector63'
[14:51:57.047] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Looking up key:

[14:51:57.047] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Table 'tbl_reflector63': miss
[14:51:57.048] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Action entry is reflector63 - 
[14:51:57.048] [bmv2] [T] [thread 9613] [5.0] [cxt 0] Action reflector63
[14:51:57.048] [bmv2] [T] [thread 9613] [5.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:51:57.049] [bmv2] [T] [thread 9613] [5.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:51:57.049] [bmv2] [T] [thread 9613] [5.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:51:57.049] [bmv2] [T] [thread 9613] [5.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:51:57.050] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Pipeline 'ingress': end
[14:51:57.050] [bmv2] [D] [thread 9613] [5.0] [cxt 0] Egress port is 1
[14:51:57.051] [bmv2] [D] [thread 9615] [5.0] [cxt 0] Pipeline 'egress': start
[14:51:57.051] [bmv2] [D] [thread 9615] [5.0] [cxt 0] Pipeline 'egress': end
[14:51:57.051] [bmv2] [D] [thread 9615] [5.0] [cxt 0] Deparser 'deparser': start
[14:51:57.052] [bmv2] [D] [thread 9615] [5.0] [cxt 0] Deparsing header 'ethernet'
[14:51:57.052] [bmv2] [D] [thread 9615] [5.0] [cxt 0] Deparser 'deparser': end
[14:51:57.052] [bmv2] [D] [thread 9618] [5.0] [cxt 0] Transmitting packet of size 34 out of port 1
[14:51:58.416] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Processing packet received on port 1
[14:51:58.416] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Parser 'parser': start
[14:51:58.417] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[14:51:58.417] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Extracting header 'ethernet'
[14:51:58.418] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:51:58.419] [bmv2] [T] [thread 9613] [6.0] [cxt 0] Bytes parsed: 14
[14:51:58.420] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Parser 'parser': end
[14:51:58.421] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Pipeline 'ingress': start
[14:51:58.421] [bmv2] [T] [thread 9613] [6.0] [cxt 0] Applying table 'tbl_reflector63'
[14:51:58.422] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Looking up key:

[14:51:58.423] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Table 'tbl_reflector63': miss
[14:51:58.423] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Action entry is reflector63 - 
[14:51:58.424] [bmv2] [T] [thread 9613] [6.0] [cxt 0] Action reflector63
[14:51:58.425] [bmv2] [T] [thread 9613] [6.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:51:58.426] [bmv2] [T] [thread 9613] [6.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:51:58.426] [bmv2] [T] [thread 9613] [6.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:51:58.427] [bmv2] [T] [thread 9613] [6.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:51:58.428] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Pipeline 'ingress': end
[14:51:58.429] [bmv2] [D] [thread 9613] [6.0] [cxt 0] Egress port is 1
[14:51:58.430] [bmv2] [D] [thread 9615] [6.0] [cxt 0] Pipeline 'egress': start
[14:51:58.431] [bmv2] [D] [thread 9615] [6.0] [cxt 0] Pipeline 'egress': end
[14:51:58.431] [bmv2] [D] [thread 9615] [6.0] [cxt 0] Deparser 'deparser': start
[14:51:58.433] [bmv2] [D] [thread 9615] [6.0] [cxt 0] Deparsing header 'ethernet'
[14:51:58.433] [bmv2] [D] [thread 9615] [6.0] [cxt 0] Deparser 'deparser': end
[14:51:58.434] [bmv2] [D] [thread 9618] [6.0] [cxt 0] Transmitting packet of size 34 out of port 1
[14:51:58.944] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Processing packet received on port 1
[14:51:58.945] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Parser 'parser': start
[14:51:58.945] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[14:51:58.946] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Extracting header 'ethernet'
[14:51:58.947] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:51:58.947] [bmv2] [T] [thread 9613] [7.0] [cxt 0] Bytes parsed: 14
[14:51:58.948] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Parser 'parser': end
[14:51:58.948] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Pipeline 'ingress': start
[14:51:58.949] [bmv2] [T] [thread 9613] [7.0] [cxt 0] Applying table 'tbl_reflector63'
[14:51:58.949] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Looking up key:

[14:51:58.950] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Table 'tbl_reflector63': miss
[14:51:58.950] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Action entry is reflector63 - 
[14:51:58.951] [bmv2] [T] [thread 9613] [7.0] [cxt 0] Action reflector63
[14:51:58.952] [bmv2] [T] [thread 9613] [7.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:51:58.953] [bmv2] [T] [thread 9613] [7.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:51:58.954] [bmv2] [T] [thread 9613] [7.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:51:58.954] [bmv2] [T] [thread 9613] [7.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:51:58.955] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Pipeline 'ingress': end
[14:51:58.955] [bmv2] [D] [thread 9613] [7.0] [cxt 0] Egress port is 1
[14:51:58.956] [bmv2] [D] [thread 9615] [7.0] [cxt 0] Pipeline 'egress': start
[14:51:58.956] [bmv2] [D] [thread 9615] [7.0] [cxt 0] Pipeline 'egress': end
[14:51:58.957] [bmv2] [D] [thread 9615] [7.0] [cxt 0] Deparser 'deparser': start
[14:51:58.958] [bmv2] [D] [thread 9615] [7.0] [cxt 0] Deparsing header 'ethernet'
[14:51:58.958] [bmv2] [D] [thread 9615] [7.0] [cxt 0] Deparser 'deparser': end
[14:51:58.958] [bmv2] [D] [thread 9618] [7.0] [cxt 0] Transmitting packet of size 34 out of port 1
[14:52:00.113] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Processing packet received on port 1
[14:52:00.114] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Parser 'parser': start
[14:52:00.114] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[14:52:00.115] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Extracting header 'ethernet'
[14:52:00.115] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Parser state 'start' has no switch, going to default next state
[14:52:00.116] [bmv2] [T] [thread 9613] [8.0] [cxt 0] Bytes parsed: 14
[14:52:00.116] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Parser 'parser': end
[14:52:00.118] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Pipeline 'ingress': start
[14:52:00.120] [bmv2] [T] [thread 9613] [8.0] [cxt 0] Applying table 'tbl_reflector63'
[14:52:00.122] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Looking up key:

[14:52:00.122] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Table 'tbl_reflector63': miss
[14:52:00.123] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Action entry is reflector63 - 
[14:52:00.124] [bmv2] [T] [thread 9613] [8.0] [cxt 0] Action reflector63
[14:52:00.124] [bmv2] [T] [thread 9613] [8.0] [cxt 0] reflector.p4(63) Primitive tempMac = hdr.ethernet.srcAddr
[14:52:00.125] [bmv2] [T] [thread 9613] [8.0] [cxt 0] reflector.p4(64) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[14:52:00.125] [bmv2] [T] [thread 9613] [8.0] [cxt 0] reflector.p4(65) Primitive hdr.ethernet.dstAddr = tempMac
[14:52:00.126] [bmv2] [T] [thread 9613] [8.0] [cxt 0] reflector.p4(69) Primitive standard_metadata.egress_spec = standard_metadata.ingress_port
[14:52:00.126] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Pipeline 'ingress': end
[14:52:00.127] [bmv2] [D] [thread 9613] [8.0] [cxt 0] Egress port is 1
[14:52:00.127] [bmv2] [D] [thread 9615] [8.0] [cxt 0] Pipeline 'egress': start
[14:52:00.128] [bmv2] [D] [thread 9615] [8.0] [cxt 0] Pipeline 'egress': end
[14:52:00.129] [bmv2] [D] [thread 9615] [8.0] [cxt 0] Deparser 'deparser': start
[14:52:00.129] [bmv2] [D] [thread 9615] [8.0] [cxt 0] Deparsing header 'ethernet'
[14:52:00.130] [bmv2] [D] [thread 9615] [8.0] [cxt 0] Deparser 'deparser': end
[14:52:00.130] [bmv2] [D] [thread 9618] [8.0] [cxt 0] Transmitting packet of size 34 out of port 1
