{
    "CMSSW_7_4_DEVEL_X_2015-02-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-09-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-03-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-10-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-07-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-04-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-13-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-07-1400_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-10-0200_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-04-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-06-1400_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-13-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-10-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-12-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-06-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-10-1500_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-06-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-10-1500_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-14-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-16-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-12-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-08-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-02-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-05-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-05-0200_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-04-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-07-0200_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-02-13-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-03-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-11-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-12-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-10-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-14-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-04-0200_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-08-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-09-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-03-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-08-1400_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-09-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-05-0200_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-17-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-04-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-09-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-16-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-07-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-08-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-03-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-04-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-03-0200_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-03-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-06-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-02-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-03-0200_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-16-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-08-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-07-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-05-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-13-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-12-0200_EXCEPTIONS": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-06-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-05-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-06-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-11-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-02-12-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-02-11-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-02-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-03-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-05-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-03-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-08-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-02-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-03-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-16-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-06-0200_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-04-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-06-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-04-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-10-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-04-1400_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-05-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-09-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-03-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-09-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-11-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-09-1400_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-04-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-04-0200_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-14-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-09-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-04-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-11-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-07-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-10-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-04-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-06-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-13-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-09-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-15-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-03-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-04-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-09-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-07-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-03-1400_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-10-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-14-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-04-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-12-1200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-03-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-09-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-04-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-08-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-08-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-02-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-03-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-07-0200_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-16-1400_EXCEPTIONS": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2015-02-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-04-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-11-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-15-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-07-1400_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-06-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-09-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-07-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-07-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-06-1400_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-10-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-04-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-11-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-03-1400_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-10-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-08-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-02-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-13-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-04-1400_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-02-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-09-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-04-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-03-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-08-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-14-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-02-12-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-02-15-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2015-02-12-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-05-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-10-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-13-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-10-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-14-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-08-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-15-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-08-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-16-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-14-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-10-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-08-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-07-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-11-0200_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-06-0200_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-13-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-04-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-17-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-09-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-02-05-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-08-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-04-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-10-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-02-14-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-09-0200_INCOMPLETE": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-06-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-13-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-01-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-10-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-12-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-02-10-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-02-17-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-13-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-11-1400_EXCEPTIONS": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-02-17-1000_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-04-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-14-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-02-06-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-08-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-02-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-02-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-02-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-13-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-16-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-16-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-02-12-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-14-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-09-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-02-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-02-09-1400_INCOMPLETE": "slc6_amd64_gcc491"
}