module i( 
output reg [15:0] i_Out); 

assign i_out = 16'd1;
 
endmodule 