<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::TargetLoweringBase::AddrMode Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetLoweringBase.html">TargetLoweringBase</a></li><li class="navelem"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structllvm_1_1TargetLoweringBase_1_1AddrMode-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetLoweringBase::AddrMode Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null, there is no BaseGV.  
 <a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/CodeGen/TargetLowering.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::TargetLoweringBase::AddrMode:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1TargetLoweringBase_1_1AddrMode__coll__graph.png" border="0" usemap="#llvm_1_1TargetLoweringBase_1_1AddrMode_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad2478465e9b443e243e992d22f2e5db9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#ad2478465e9b443e243e992d22f2e5db9">AddrMode</a> ()=default</td></tr>
<tr class="separator:ad2478465e9b443e243e992d22f2e5db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a2d775e3fd8ebcd0941d1e12cbfccda3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a2d775e3fd8ebcd0941d1e12cbfccda3d">BaseGV</a> = nullptr</td></tr>
<tr class="separator:a2d775e3fd8ebcd0941d1e12cbfccda3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115ffe6d615735fbe8b1bf31877565ba"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> = 0</td></tr>
<tr class="separator:a115ffe6d615735fbe8b1bf31877565ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8868c35de6c36dc0d57e84f256c4ffde"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:a8868c35de6c36dc0d57e84f256c4ffde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea7d02f0e4b0c1d37d6986ec9f7f5c0"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> = 0</td></tr>
<tr class="separator:a8ea7d02f0e4b0c1d37d6986ec9f7f5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null, there is no BaseGV. </p>
<p>If BaseOffs is zero, there is no base offset. If HasBaseReg is false, there is no base register. If Scale is zero, there is no ScaleReg. Scale of 1 indicates a reg with no scale. </p>

<p class="definition">Definition at line <a class="el" href="TargetLowering_8h_source.html#l02595">2595</a> of file <a class="el" href="TargetLowering_8h_source.html">TargetLowering.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad2478465e9b443e243e992d22f2e5db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2478465e9b443e243e992d22f2e5db9">&#9670;&nbsp;</a></span>AddrMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetLoweringBase::AddrMode::AddrMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a2d775e3fd8ebcd0941d1e12cbfccda3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d775e3fd8ebcd0941d1e12cbfccda3d">&#9670;&nbsp;</a></span>BaseGV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a>* llvm::TargetLoweringBase::AddrMode::BaseGV = nullptr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetLowering_8h_source.html#l02596">2596</a> of file <a class="el" href="TargetLowering_8h_source.html">TargetLowering.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86TargetTransformInfo_8cpp_source.html#l06648">llvm::X86TTIImpl::getScalingFactorCost()</a>, <a class="el" href="ARMTargetTransformInfo_8cpp_source.html#l02428">llvm::ARMTTIImpl::getScalingFactorCost()</a>, <a class="el" href="BasicTTIImpl_8h_source.html#l00383">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::getScalingFactorCost()</a>, <a class="el" href="AArch64TargetTransformInfo_8cpp_source.html#l03393">llvm::AArch64TTIImpl::getScalingFactorCost()</a>, <a class="el" href="AMDGPUPerfHintAnalysis_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01031">llvm::AVRTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01874">llvm::XCoreTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l03145">llvm::LoongArchTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01306">llvm::SITargetLowering::isLegalAddressingMode()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03637">llvm::HexagonTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="BasicTTIImpl_8h_source.html#l00328">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::isLegalAddressingMode()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01136">llvm::RISCVTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00973">llvm::SystemZTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19456">llvm::ARMTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04530">llvm::NVPTXTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14859">llvm::AArch64TargetLowering::isLegalAddressingMode()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16477">llvm::PPCTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34941">llvm::X86TargetLowering::isLegalAddressingMode()</a>, and <a class="el" href="TargetLoweringBase_8cpp_source.html#l01916">llvm::TargetLoweringBase::isLegalAddressingMode()</a>.</p>

</div>
</div>
<a id="a115ffe6d615735fbe8b1bf31877565ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115ffe6d615735fbe8b1bf31877565ba">&#9670;&nbsp;</a></span>BaseOffs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t llvm::TargetLoweringBase::AddrMode::BaseOffs = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetLowering_8h_source.html#l02597">2597</a> of file <a class="el" href="TargetLowering_8h_source.html">TargetLowering.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86TargetTransformInfo_8cpp_source.html#l06648">llvm::X86TTIImpl::getScalingFactorCost()</a>, <a class="el" href="ARMTargetTransformInfo_8cpp_source.html#l02428">llvm::ARMTTIImpl::getScalingFactorCost()</a>, <a class="el" href="BasicTTIImpl_8h_source.html#l00383">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::getScalingFactorCost()</a>, <a class="el" href="AArch64TargetTransformInfo_8cpp_source.html#l03393">llvm::AArch64TTIImpl::getScalingFactorCost()</a>, <a class="el" href="AMDGPUPerfHintAnalysis_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01031">llvm::AVRTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01874">llvm::XCoreTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l03145">llvm::LoongArchTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01306">llvm::SITargetLowering::isLegalAddressingMode()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03637">llvm::HexagonTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="BasicTTIImpl_8h_source.html#l00328">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::isLegalAddressingMode()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01136">llvm::RISCVTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00973">llvm::SystemZTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19456">llvm::ARMTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04530">llvm::NVPTXTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14859">llvm::AArch64TargetLowering::isLegalAddressingMode()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16477">llvm::PPCTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34941">llvm::X86TargetLowering::isLegalAddressingMode()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01916">llvm::TargetLoweringBase::isLegalAddressingMode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01248">llvm::SITargetLowering::isLegalGlobalAddressingMode()</a>, and <a class="el" href="CombinerHelper_8cpp_source.html#l01350">llvm::CombinerHelper::matchPtrAddImmedChain()</a>.</p>

</div>
</div>
<a id="a8868c35de6c36dc0d57e84f256c4ffde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8868c35de6c36dc0d57e84f256c4ffde">&#9670;&nbsp;</a></span>HasBaseReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetLoweringBase::AddrMode::HasBaseReg = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetLowering_8h_source.html#l02598">2598</a> of file <a class="el" href="TargetLowering_8h_source.html">TargetLowering.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="DAGCombiner_8cpp_source.html#l02284">canFoldInAddressingMode()</a>, <a class="el" href="X86TargetTransformInfo_8cpp_source.html#l06648">llvm::X86TTIImpl::getScalingFactorCost()</a>, <a class="el" href="ARMTargetTransformInfo_8cpp_source.html#l02428">llvm::ARMTTIImpl::getScalingFactorCost()</a>, <a class="el" href="BasicTTIImpl_8h_source.html#l00383">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::getScalingFactorCost()</a>, <a class="el" href="AArch64TargetTransformInfo_8cpp_source.html#l03393">llvm::AArch64TTIImpl::getScalingFactorCost()</a>, <a class="el" href="AMDGPUPerfHintAnalysis_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01031">llvm::AVRTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01874">llvm::XCoreTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l03145">llvm::LoongArchTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01306">llvm::SITargetLowering::isLegalAddressingMode()</a>, <a class="el" href="BasicTTIImpl_8h_source.html#l00328">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::isLegalAddressingMode()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01136">llvm::RISCVTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19456">llvm::ARMTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04530">llvm::NVPTXTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14859">llvm::AArch64TargetLowering::isLegalAddressingMode()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16477">llvm::PPCTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34941">llvm::X86TargetLowering::isLegalAddressingMode()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01916">llvm::TargetLoweringBase::isLegalAddressingMode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19439">llvm::ARMTargetLowering::isLegalT1ScaledAddressingMode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19401">llvm::ARMTargetLowering::isLegalT2ScaledAddressingMode()</a>, and <a class="el" href="CombinerHelper_8cpp_source.html#l01350">llvm::CombinerHelper::matchPtrAddImmedChain()</a>.</p>

</div>
</div>
<a id="a8ea7d02f0e4b0c1d37d6986ec9f7f5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">&#9670;&nbsp;</a></span>Scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t llvm::TargetLoweringBase::AddrMode::Scale = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetLowering_8h_source.html#l02599">2599</a> of file <a class="el" href="TargetLowering_8h_source.html">TargetLowering.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86TargetTransformInfo_8cpp_source.html#l06648">llvm::X86TTIImpl::getScalingFactorCost()</a>, <a class="el" href="ARMTargetTransformInfo_8cpp_source.html#l02428">llvm::ARMTTIImpl::getScalingFactorCost()</a>, <a class="el" href="BasicTTIImpl_8h_source.html#l00383">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::getScalingFactorCost()</a>, <a class="el" href="AArch64TargetTransformInfo_8cpp_source.html#l03393">llvm::AArch64TTIImpl::getScalingFactorCost()</a>, <a class="el" href="ARCISelLowering_8cpp_source.html#l00734">llvm::ARCTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01031">llvm::AVRTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01874">llvm::XCoreTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l03145">llvm::LoongArchTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01306">llvm::SITargetLowering::isLegalAddressingMode()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03637">llvm::HexagonTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="BasicTTIImpl_8h_source.html#l00328">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::isLegalAddressingMode()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01136">llvm::RISCVTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00973">llvm::SystemZTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19456">llvm::ARMTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04530">llvm::NVPTXTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14859">llvm::AArch64TargetLowering::isLegalAddressingMode()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16477">llvm::PPCTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34941">llvm::X86TargetLowering::isLegalAddressingMode()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01916">llvm::TargetLoweringBase::isLegalAddressingMode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01248">llvm::SITargetLowering::isLegalGlobalAddressingMode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19439">llvm::ARMTargetLowering::isLegalT1ScaledAddressingMode()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l19401">llvm::ARMTargetLowering::isLegalT2ScaledAddressingMode()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/llvm/CodeGen/<a class="el" href="TargetLowering_8h_source.html">TargetLowering.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:52:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
