{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "89d0cc38",
   "metadata": {},
   "source": [
    "# CELLO Mk 3.0, EST. 2023-3-2\n",
    "\n",
    "\n",
    "## COMPONENT #1:\n",
    "## Hardware Description Language to Restricted Graph\n",
    "### (verilog to netlist)\n",
    "\n",
    "Converts Verilog / STL to a netlist graph representation, using only NOR or NAND gates."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "e26cb944",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/Users/jiweiqi/Work/Cello/_dev/notebooks\r\n"
     ]
    }
   ],
   "source": [
    "!pwd\n",
    "\n",
    "# Define the input and output paths\n",
    "in_path = \"../../IO/inputs\"\n",
    "out_path = \"../../IO/temp_folder\"\n",
    "\n",
    "# print(\"\\nTesting Folder Contents:\\n\")\n",
    "# !ls {out_path}\n",
    "\n",
    "# TOGGLE\n",
    "useExtVrlgs = True\n",
    "\n",
    "if useExtVrlgs:\n",
    "    in_path += \"/external_verilogs\"\n",
    "    \n",
    "# Define the verilog you want to test\n",
    "verilog = 'chat9'"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3c54ded",
   "metadata": {},
   "source": [
    "#### YOSYS COMMANDS:\n",
    "\n",
    "read_verilog /path/to/verilog  \n",
    "flatten  \n",
    "splitnets -ports  \n",
    "hierarchy -auto-top  \n",
    "proc  \n",
    "techmap  \n",
    "opt  \n",
    "abc -g NOR  \n",
    "opt  \n",
    "hierarchy -auto-top  \n",
    "opt-clean -purge  \n",
    "show -format pdf -prefix /path/to/output/verilog_yosys  \n",
    "write_edif /path/to/output/verilog.edif  \n",
    "write_json /path/to/output/verilog.json  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "f361c201",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\r\n",
      " /----------------------------------------------------------------------------\\\r\n",
      " |                                                                            |\r\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\r\n",
      " |                                                                            |\r\n",
      " |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\r\n",
      " |                                                                            |\r\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\r\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\r\n",
      " |  copyright notice and this permission notice appear in all copies.         |\r\n",
      " |                                                                            |\r\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\r\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\r\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\r\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\r\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\r\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\r\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\r\n",
      " |                                                                            |\r\n",
      " \\----------------------------------------------------------------------------/\r\n",
      "\r\n",
      " Yosys 0.25 (git sha1 e02b7f64bc7, clang 14.0.0 -fPIC -Os)\r\n",
      "\r\n",
      "\r\n",
      "-- Running command `read_verilog ../../IO/inputs/external_verilogs/CatchTheEgg.v;          flatten;          splitnets -ports;          hierarchy -auto-top;          proc;          techmap;          opt;          abc -g NOR;          opt;          hierarchy -auto-top;          opt_clean -purge;          show -format pdf -prefix ../../IO/temp_folder/CatchTheEgg_yosys;          write_edif ../../IO/temp_folder/CatchTheEgg.edif;          write_json ../../IO/temp_folder/CatchTheEgg.json' --\r\n",
      "\r\n",
      "1. Executing Verilog-2005 frontend: ../../IO/inputs/external_verilogs/CatchTheEgg.v\r\n",
      "Parsing Verilog input from `../../IO/inputs/external_verilogs/CatchTheEgg.v' to AST representation.\r\n",
      "Generating RTLIL representation for module `\\CatchTheEggFPGA'.\r\n",
      "Successfully finished Verilog frontend.\r\n",
      "\r\n",
      "2. Executing FLATTEN pass (flatten design).\r\n",
      "\r\n",
      "3. Executing SPLITNETS pass (splitting up multi-bit signals).\r\n",
      "Warning: Ignoring module CatchTheEggFPGA because it contains processes (run 'proc' command first).\r\n",
      "\r\n",
      "4. Executing HIERARCHY pass (managing design hierarchy).\r\n",
      "\r\n",
      "4.1. Finding top of design hierarchy..\r\n",
      "root of   0 design levels: CatchTheEggFPGA     \r\n",
      "Automatically selected CatchTheEggFPGA as design top module.\r\n",
      "\r\n",
      "4.2. Analyzing design hierarchy..\r\n",
      "Top module:  \\CatchTheEggFPGA\r\n",
      "\r\n",
      "4.3. Analyzing design hierarchy..\r\n",
      "Top module:  \\CatchTheEggFPGA\r\n",
      "Removed 0 unused modules.\r\n",
      "\r\n",
      "5. Executing PROC pass (convert processes to netlists).\r\n",
      "\r\n",
      "5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\r\n",
      "Cleaned up 0 empty switches.\r\n",
      "\r\n",
      "5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\r\n",
      "Marked 1 switch rules as full_case in process $proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:105$92 in module CatchTheEggFPGA.\r\n",
      "Marked 9 switch rules as full_case in process $proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12 in module CatchTheEggFPGA.\r\n",
      "Removed a total of 0 dead cases.\r\n",
      "\r\n",
      "5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\r\n",
      "Removed 2 redundant assignments.\r\n",
      "Promoted 19 assignments to connections.\r\n",
      "\r\n",
      "5.4. Executing PROC_INIT pass (extract init attributes).\r\n",
      "\r\n",
      "5.5. Executing PROC_ARST pass (detect async resets in processes).\r\n",
      "\r\n",
      "5.6. Executing PROC_ROM pass (convert switches to ROMs).\r\n",
      "Converted 0 switches.\r\n",
      "<suppressed ~12 debug messages>\r\n",
      "\r\n",
      "5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\r\n",
      "Creating decoders for process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:126$101'.\r\n",
      "Creating decoders for process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:105$92'.\r\n",
      "     1/2: $0\\LED_C[3:0]\r\n",
      "     2/2: $0\\LED_R[7:0]\r\n",
      "Creating decoders for process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "     1/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$91\r\n",
      "     2/46: $3$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$78\r\n",
      "     3/46: $3$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$77\r\n",
      "     4/46: $3$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_ADDR[1:0]$76\r\n",
      "     5/46: $3\\RND_INDEX[4:0]\r\n",
      "     6/46: $3\\EGG_POSITION_X[2:0]\r\n",
      "     7/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$71\r\n",
      "     8/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$70\r\n",
      "     9/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_ADDR[1:0]$69\r\n",
      "    10/46: $2\\RND_INDEX[4:0]\r\n",
      "    11/46: $2\\EGG_POSITION_X[2:0]\r\n",
      "    12/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:67$5_EN[7:0]$68\r\n",
      "    13/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:66$4_EN[7:0]$67\r\n",
      "    14/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$66\r\n",
      "    15/46: $3$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$61\r\n",
      "    16/46: $3$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$60\r\n",
      "    17/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$58\r\n",
      "    18/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$57\r\n",
      "    19/46: $3$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$51\r\n",
      "    20/46: $3$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$50\r\n",
      "    21/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$48\r\n",
      "    22/46: $2$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$47\r\n",
      "    23/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$37\r\n",
      "    24/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$36\r\n",
      "    25/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_ADDR[1:0]$35\r\n",
      "    26/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:67$5_EN[7:0]$34\r\n",
      "    27/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:66$4_EN[7:0]$33\r\n",
      "    28/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$32\r\n",
      "    29/46: $1\\RND_INDEX[4:0]\r\n",
      "    30/46: $1\\EGG_POSITION_X[2:0]\r\n",
      "    31/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$31\r\n",
      "    32/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$30\r\n",
      "    33/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$29\r\n",
      "    34/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$28\r\n",
      "    35/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$42\r\n",
      "    36/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:90$10_EN[7:0]$41\r\n",
      "    37/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:89$9_EN[7:0]$40\r\n",
      "    38/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:88$8_EN[7:0]$39\r\n",
      "    39/46: $1$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$38\r\n",
      "    40/46: $0\\RND[31:0]\r\n",
      "    41/46: $0\\EGG_POSITION_Y[1:0]\r\n",
      "    42/46: $0\\BUCKET_POSITION[7:0]\r\n",
      "    43/46: $0\\RESYNC_BTN_RST[3:0]\r\n",
      "    44/46: $0\\RESYNC_BTN2[3:0]\r\n",
      "    45/46: $0\\RESYNC_BTN1[3:0]\r\n",
      "    46/46: $0\\STOP[0:0]\r\n",
      "\r\n",
      "5.8. Executing PROC_DLATCH pass (convert process syncs to latches).\r\n",
      "\r\n",
      "5.9. Executing PROC_DFF pass (convert process syncs to FFs).\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\TICK_COUNTER' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:126$101'.\r\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  created $dff cell `$procdff$373' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\COUNTER' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:126$101'.\r\n",
      "  created $dff cell `$procdff$374' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\LED_R' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:105$92'.\r\n",
      "  created $dff cell `$procdff$375' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\LED_C' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:105$92'.\r\n",
      "  created $dff cell `$procdff$376' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\STOP' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$377' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\RESYNC_BTN1' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$378' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\RESYNC_BTN2' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$379' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\RESYNC_BTN_RST' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$380' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\BUCKET_POSITION' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$381' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\EGG_POSITION_X' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$382' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\EGG_POSITION_Y' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$383' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\RND' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$384' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.\\RND_INDEX' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$385' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$386' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$387' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$388' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$389' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$390' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:66$4_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$391' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:67$5_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$392' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_ADDR' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$393' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$394' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$395' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$396' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:88$8_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$397' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:89$9_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$398' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:90$10_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$399' with positive edge clock.\r\n",
      "Creating register for signal `\\CatchTheEggFPGA.$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN' using process `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "  created $dff cell `$procdff$400' with positive edge clock.\r\n",
      "\r\n",
      "5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\r\n",
      "\r\n",
      "5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\r\n",
      "Removing empty process `CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:126$101'.\r\n",
      "Found and cleaned up 1 empty switch in `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:105$92'.\r\n",
      "Removing empty process `CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:105$92'.\r\n",
      "Found and cleaned up 11 empty switches in `\\CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "Removing empty process `CatchTheEggFPGA.$proc$../../IO/inputs/external_verilogs/CatchTheEgg.v:42$12'.\r\n",
      "Cleaned up 12 empty switches.\r\n",
      "\r\n",
      "5.12. Executing OPT_EXPR pass (perform const folding).\r\n",
      "Optimizing module CatchTheEggFPGA.\r\n",
      "<suppressed ~10 debug messages>\r\n",
      "\r\n",
      "6. Executing TECHMAP pass (map to technology primitives).\r\n",
      "\r\n",
      "6.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\r\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\r\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\r\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\r\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\r\n",
      "Generating RTLIL representation for module `\\_90_fa'.\r\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\r\n",
      "Generating RTLIL representation for module `\\_90_alu'.\r\n",
      "Generating RTLIL representation for module `\\_90_macc'.\r\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\r\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\r\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\r\n",
      "Generating RTLIL representation for module `\\_90_div'.\r\n",
      "Generating RTLIL representation for module `\\_90_mod'.\r\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\r\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\r\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\r\n",
      "Generating RTLIL representation for module `\\_90_pow'.\r\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\r\n",
      "Generating RTLIL representation for module `\\_90_demux'.\r\n",
      "Generating RTLIL representation for module `\\_90_lut'.\r\n",
      "Successfully finished Verilog frontend.\r\n",
      "\r\n",
      "6.2. Continuing TECHMAP pass.\r\n",
      "Using extmapper simplemap for cells of type $not.\r\n",
      "Using extmapper simplemap for cells of type $and.\r\n",
      "Using extmapper simplemap for cells of type $ne.\r\n",
      "Running \"alumacc\" on wrapper $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using template $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Running \"alumacc\" on wrapper $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using template $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using extmapper simplemap for cells of type $logic_not.\r\n",
      "Using template $paramod$constmap:b93e485c7bd1cb41b51607478d53f82f37f0ea78$paramod$2cb406c2d0e4175f7bb808f6ebc0a13675963aec\\_90_shift_shiftx for cells of type $shiftx.\r\n",
      "Running \"alumacc\" on wrapper $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=5:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using template $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=5:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=5:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using template $paramod$constmap:a7528caee0dbe4f1c1842e4f332b23f5e4f5ca68$paramod$212328520de4193acfc9c53ea4f0cc4b0e4c2d9a\\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.\r\n",
      "Running \"alumacc\" on wrapper $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=2:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using template $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=2:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=2:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using extmapper simplemap for cells of type $eq.\r\n",
      "Using extmapper simplemap for cells of type $logic_and.\r\n",
      "Using template $paramod$constmap:a7528caee0dbe4f1c1842e4f332b23f5e4f5ca68$paramod$01f6ba4fd76872c2cb13c39a68b370db60296f63\\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.\r\n",
      "Running \"alumacc\" on wrapper $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=12:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using template $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=12:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=12:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Running \"alumacc\" on wrapper $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=23:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using template $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=23:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=23:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.\r\n",
      "Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\\_90_pmux for cells of type $pmux.\r\n",
      "Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\\_90_pmux for cells of type $pmux.\r\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Using extmapper simplemap for cells of type $dff.\n",
      "Using template $paramod$91f82ead1edc61e0a1452110f15ef747116b421b\\_90_alu for cells of type $alu.\n",
      "Using template $paramod$b0777dc865134c8525a4aa84de8cfa938974cad1\\_90_alu for cells of type $alu.\n",
      "Using template $paramod$9fe62a4b81638d72bc060d25c78265035b9c879a\\_90_alu for cells of type $alu.\n",
      "Using template $paramod$dc6f880019a6bd7fa92cb40fac86c31d8bbc92e4\\_90_alu for cells of type $alu.\n",
      "Using template $paramod$0ed36e5356dd00b0a2b97a2f79a94e5cb793820a\\_90_alu for cells of type $alu.\n",
      "Using extmapper simplemap for cells of type $reduce_or.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using template $paramod\\_90_lcu\\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.\n",
      "Using extmapper simplemap for cells of type $pos.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~2319 debug messages>\n",
      "\n",
      "7. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "7.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module CatchTheEggFPGA.\n",
      "<suppressed ~1887 debug messages>\n",
      "\n",
      "7.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\CatchTheEggFPGA'.\n",
      "<suppressed ~1152 debug messages>\n",
      "Removed a total of 384 cells.\n",
      "\n",
      "7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\CatchTheEggFPGA..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\CatchTheEggFPGA.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "7.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\CatchTheEggFPGA'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "7.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1944 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$371_Y, Q = \\STOP).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1948 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN1 [2], Q = \\RESYNC_BTN1 [3]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1952 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN2 [2], Q = \\RESYNC_BTN2 [3]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1956 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN_RST [2], Q = \\RESYNC_BTN_RST [3]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1964 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$352_Y [7], Q = \\BUCKET_POSITION [7]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1967 ($_DFF_P_) from module CatchTheEggFPGA (D = $2\\EGG_POSITION_X[2:0] [2], Q = \\EGG_POSITION_X [2]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1969 ($_DFF_P_) from module CatchTheEggFPGA (D = $add$../../IO/inputs/external_verilogs/CatchTheEgg.v:77$80_Y [1], Q = \\EGG_POSITION_Y [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$2001 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [31]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$2006 ($_DFF_P_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [4], Q = \\RND_INDEX [4]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1945 ($_DFF_P_) from module CatchTheEggFPGA (D = $eq$../../IO/inputs/external_verilogs/CatchTheEgg.v:44$43_Y, Q = \\RESYNC_BTN1 [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1946 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN1 [0], Q = \\RESYNC_BTN1 [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1947 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN1 [1], Q = \\RESYNC_BTN1 [2]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1949 ($_DFF_P_) from module CatchTheEggFPGA (D = $eq$../../IO/inputs/external_verilogs/CatchTheEgg.v:45$44_Y, Q = \\RESYNC_BTN2 [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1950 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN2 [0], Q = \\RESYNC_BTN2 [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1951 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN2 [1], Q = \\RESYNC_BTN2 [2]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1953 ($_DFF_P_) from module CatchTheEggFPGA (D = $eq$../../IO/inputs/external_verilogs/CatchTheEgg.v:93$88_Y, Q = \\RESYNC_BTN_RST [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1954 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN_RST [0], Q = \\RESYNC_BTN_RST [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1955 ($_DFF_P_) from module CatchTheEggFPGA (D = \\RESYNC_BTN_RST [1], Q = \\RESYNC_BTN_RST [2]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1957 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$352_Y [0], Q = \\BUCKET_POSITION [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1958 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$352_Y [1], Q = \\BUCKET_POSITION [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1959 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$352_Y [2], Q = \\BUCKET_POSITION [2]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1960 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$352_Y [3], Q = \\BUCKET_POSITION [3]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1961 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$352_Y [4], Q = \\BUCKET_POSITION [4]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1962 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$352_Y [5], Q = \\BUCKET_POSITION [5]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1963 ($_DFF_P_) from module CatchTheEggFPGA (D = $procmux$352_Y [6], Q = \\BUCKET_POSITION [6]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1965 ($_DFF_P_) from module CatchTheEggFPGA (D = $2\\EGG_POSITION_X[2:0] [0], Q = \\EGG_POSITION_X [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1966 ($_DFF_P_) from module CatchTheEggFPGA (D = $2\\EGG_POSITION_X[2:0] [1], Q = \\EGG_POSITION_X [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1968 ($_DFF_P_) from module CatchTheEggFPGA (D = $add$../../IO/inputs/external_verilogs/CatchTheEgg.v:77$80_Y [0], Q = \\EGG_POSITION_Y [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1970 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1971 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1972 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [2]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1973 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [3]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1974 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [4]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1975 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [5]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1976 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [6]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1977 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [7]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1978 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [8]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1979 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [9]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1980 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [10]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1981 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [11]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1982 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [12]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1983 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [13]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1984 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [14]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1985 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [15]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1986 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [16]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1987 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [17]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1988 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [18]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1989 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [19]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1990 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [20]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1991 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [21]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1992 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [22]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1993 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [23]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1994 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [24]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1995 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [25]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1996 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [26]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1997 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [27]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1998 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [28]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$1999 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'1, Q = \\RND [29]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$2000 ($_DFF_P_) from module CatchTheEggFPGA (D = 1'0, Q = \\RND [30]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$2002 ($_DFF_P_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [0], Q = \\RND_INDEX [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$2003 ($_DFF_P_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [1], Q = \\RND_INDEX [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$2004 ($_DFF_P_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [2], Q = \\RND_INDEX [2]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$2005 ($_DFF_P_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [3], Q = \\RND_INDEX [3]).\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4898 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4891 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4884 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4877 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4870 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4863 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4856 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4849 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4842 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4835 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4828 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4821 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4814 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4807 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4800 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4793 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4786 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4779 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4772 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4765 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4758 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4751 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4744 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4737 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4730 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4723 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4716 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4709 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4702 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4695 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4688 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4592 ($_DFFE_PP_) from module CatchTheEggFPGA.\n",
      "\n",
      "7.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\CatchTheEggFPGA..\n",
      "Removed 287 unused cells and 1274 unused wires.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<suppressed ~288 debug messages>\n",
      "\n",
      "7.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module CatchTheEggFPGA.\n",
      "<suppressed ~51 debug messages>\n",
      "\n",
      "7.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\CatchTheEggFPGA..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\CatchTheEggFPGA.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "7.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\CatchTheEggFPGA'.\n",
      "<suppressed ~102 debug messages>\n",
      "Removed a total of 34 cells.\n",
      "\n",
      "7.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$4908 ($_DFFE_PP_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [3], Q = \\RND_INDEX [3]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$4907 ($_DFFE_PP_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [2], Q = \\RND_INDEX [2]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$4906 ($_DFFE_PP_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [1], Q = \\RND_INDEX [1]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$4905 ($_DFFE_PP_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [0], Q = \\RND_INDEX [0]).\n",
      "Adding EN signal on $auto$ff.cc:266:slice$4599 ($_DFFE_PP_) from module CatchTheEggFPGA (D = $2\\RND_INDEX[4:0] [4], Q = \\RND_INDEX [4]).\n",
      "\n",
      "7.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\CatchTheEggFPGA..\n",
      "Removed 0 unused cells and 40 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "7.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module CatchTheEggFPGA.\n",
      "<suppressed ~26 debug messages>\n",
      "\n",
      "7.16. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\CatchTheEggFPGA..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\CatchTheEggFPGA.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "7.19. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\CatchTheEggFPGA'.\n",
      "<suppressed ~117 debug messages>\n",
      "Removed a total of 39 cells.\n",
      "\n",
      "7.20. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "7.21. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\CatchTheEggFPGA..\n",
      "Removed 0 unused cells and 49 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "7.22. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module CatchTheEggFPGA.\n",
      "\n",
      "7.23. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "7.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\CatchTheEggFPGA..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "7.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\CatchTheEggFPGA.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "7.26. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\CatchTheEggFPGA'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "7.27. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "7.28. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\CatchTheEggFPGA..\n",
      "\n",
      "7.29. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module CatchTheEggFPGA.\n",
      "\n",
      "7.30. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "8. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "8.1. Extracting gate netlist of module `\\CatchTheEggFPGA' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 661 gates and 759 wires to a netlist network with 95 inputs and 105 outputs.\n",
      "\n",
      "8.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 5 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &fraig -x \n",
      "ABC: + &put \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &dch -f \n",
      "ABC: + &nf \n",
      "ABC: + &put \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "8.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:      227\n",
      "ABC RESULTS:              ZERO cells:        2\n",
      "ABC RESULTS:               NOR cells:      412\n",
      "ABC RESULTS:        internal signals:      559\n",
      "ABC RESULTS:           input signals:       95\n",
      "ABC RESULTS:          output signals:      105\n",
      "Removing temp directory.\n",
      "\n",
      "9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module CatchTheEggFPGA.\n",
      "<suppressed ~9 debug messages>\n",
      "\n",
      "9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\CatchTheEggFPGA'.\n",
      "<suppressed ~6 debug messages>\n",
      "Removed a total of 2 cells.\n",
      "\n",
      "9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\CatchTheEggFPGA..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\CatchTheEggFPGA.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\CatchTheEggFPGA'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "9.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\CatchTheEggFPGA..\n",
      "Removed 2 unused cells and 343 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module CatchTheEggFPGA.\n",
      "\n",
      "9.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\CatchTheEggFPGA..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\CatchTheEggFPGA.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "9.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\CatchTheEggFPGA'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "9.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "9.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\CatchTheEggFPGA..\n",
      "\n",
      "9.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module CatchTheEggFPGA.\n",
      "\n",
      "9.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "10. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "10.1. Analyzing design hierarchy..\n",
      "Top module:  \\CatchTheEggFPGA\n",
      "\n",
      "10.2. Analyzing design hierarchy..\n",
      "Top module:  \\CatchTheEggFPGA\n",
      "Removed 0 unused modules.\n",
      "\n",
      "11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\CatchTheEggFPGA..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "12. Generating Graphviz representation of design.\n",
      "Writing dot description to `../../IO/temp_folder/CatchTheEgg_yosys.dot'.\n",
      "Dumping module CatchTheEggFPGA to page 1.\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_Y [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [0] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_Y [0] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:77$80.$auto$alumacc.cc:485:replace_alu$834.X [0] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [0] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [11] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [10] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [1] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [2] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [3] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [4] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [5] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [6] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [7] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [0] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.X [0] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [0] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.X [0] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [1] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [2] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [3] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [4] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [5] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [6] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [7] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [8] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [9] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [10] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [11] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [12] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [13] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [14] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [15] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [16] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [17] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [18] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [19] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [20] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [21] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [22] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_X [0] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_X [1] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_X [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [3] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [4] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [2] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [1] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [2] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [3] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [4] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [5] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [6] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [7] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [8] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [9] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [2] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [2] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [3] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [4] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [5] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [6] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [7] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [0] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [1] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [2] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [3] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [17] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [18] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [21] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [20] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [22] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [16] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [19] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [12] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [15] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [13] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [14] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [10] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [11] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [8] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [9] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [0] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [3] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [0] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [3] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [4] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_Y [1] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_Y [0] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [0] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [3] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [0] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [2] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [0] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [3] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [4] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [3] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [4] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_X [2] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [2] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [2] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [1] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [2] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:77$80.$auto$alumacc.cc:485:replace_alu$834.X [0] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [2] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [1] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [2] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [0] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [0] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [0] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [1] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [3] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [3] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [4] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [4] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$21 [0] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$21 [1] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$21 [2] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$21 [3] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$21 [4] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$21 [5] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$21 [6] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_DATA[7:0]$21 [7] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:77$80.$auto$alumacc.cc:485:replace_alu$834.X [0] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_ADDR[1:0]$20 [0] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_ADDR[1:0]$20 [1] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [3] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [4] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [5] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [6] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [7] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [1] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [2] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [3] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$15 [1] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$15 [2] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$15 [3] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$15 [4] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$15 [5] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$15 [6] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$15 [7] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [3] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$13 [0] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$13 [1] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$13 [2] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$13 [3] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$13 [4] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$13 [5] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$13 [6] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [0] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [0] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [0] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [1] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [1] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [2] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [0] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [1] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [2] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [2] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [3] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [3] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [4] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [4] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [4] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [5] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [5] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [6] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [6] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [6] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [7] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [7] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [11] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [11] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [10] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [10] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [4] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [5] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [6] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [7] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:77$80.$auto$alumacc.cc:485:replace_alu$834.Y [1] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.X [0] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [0] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [1] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [1] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [2] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [2] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [3] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [3] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [4] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [4] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [5] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [5] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [6] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [6] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [7] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [7] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [8] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [8] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [9] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [9] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [10] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [10] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [11] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [11] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.X [0] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [1] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [2] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [2] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [3] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [3] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [4] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [4] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [5] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [5] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [6] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [6] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [7] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [7] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [8] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [8] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [9] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [9] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [10] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [10] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [11] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [11] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [12] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [12] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [13] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [13] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [14] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [14] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [15] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [15] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [16] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [16] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [17] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [17] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [18] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [18] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [19] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [19] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [20] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [20] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [21] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [21] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [22] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [22] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.X [0] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [0] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [1] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [1] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [2] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [2] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [3] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [3] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [4] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [4] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [5] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [5] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [6] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [6] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [7] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [7] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [8] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [8] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [9] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [9] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [10] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [10] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [11] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [11] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [12] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [12] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [13] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [13] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [14] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [14] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [15] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [15] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [16] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [16] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [17] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [17] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [18] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [18] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [19] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [19] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [20] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [20] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [21] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [21] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:128$103.$auto$alumacc.cc:485:replace_alu$1196.Y [22] 1\n",
      "Warning: WIDTHLABEL \\TICK_COUNTER [22] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.X [0] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [0] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [1] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [1] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [2] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [2] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [3] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [3] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [4] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [4] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [5] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [5] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [6] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [6] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [7] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [7] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [8] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [8] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [9] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [9] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [10] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [10] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:127$102.$auto$alumacc.cc:485:replace_alu$1193.Y [11] 1\n",
      "Warning: WIDTHLABEL \\COUNTER [11] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [3] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [4] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [5] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [6] 1\n",
      "Warning: WIDTHLABEL $procmux$109.Y [7] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [0] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [1] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [2] 1\n",
      "Warning: WIDTHLABEL $procmux$104.Y [3] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [2] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [3] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [2] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [3] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [2] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [3] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [7] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [7] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [2] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_X [2] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:77$80.$auto$alumacc.cc:485:replace_alu$834.Y [1] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_Y [1] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [0] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [0] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [1] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [1] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN1 [2] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [0] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [0] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [1] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [1] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN2 [2] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [0] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [0] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [1] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [1] 1\n",
      "Warning: WIDTHLABEL \\RESYNC_BTN_RST [2] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [0] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [0] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [1] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [1] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [2] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [2] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [3] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [3] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [4] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [4] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [5] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [5] 1\n",
      "Warning: WIDTHLABEL $0\\BUCKET_POSITION[7:0] [6] 1\n",
      "Warning: WIDTHLABEL \\BUCKET_POSITION [6] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [0] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_X [0] 1\n",
      "Warning: WIDTHLABEL $shl$../../IO/inputs/external_verilogs/CatchTheEgg.v:82$85.B [1] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_X [1] 1\n",
      "Warning: WIDTHLABEL $techmap$add$../../IO/inputs/external_verilogs/CatchTheEgg.v:77$80.$auto$alumacc.cc:485:replace_alu$834.X [0] 1\n",
      "Warning: WIDTHLABEL $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] 1\n",
      "Warning: WIDTHLABEL \\EGG_POSITION_Y [0] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [3] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [3] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [2] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [2] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [1] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [1] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [0] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [0] 1\n",
      "Warning: WIDTHLABEL $2\\RND_INDEX[4:0] [4] 1\n",
      "Warning: WIDTHLABEL \\RND_INDEX [4] 1\n",
      "Warning: WIDTHLABEL { 1'0 $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_DATA[7:0]$13 [6:0] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:50$1_EN[7:0]$14 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_DATA[7:0]$15 [7:1] 1'0 } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:58$2_EN[7:0]$16 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:65$3_EN[7:0]$17 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:75$6_EN[7:0]$22 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:87$7_EN[7:0]$23 [7] } 8\n",
      "Warning: WIDTHLABEL { $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] $0$memwr$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:97$11_EN[7:0]$27 [7] } 8\n",
      "Warning: WIDTHLABEL { $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:108$93_DATA[7] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:108$93_DATA[6] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:108$93_DATA[5] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:108$93_DATA[4] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:108$93_DATA[3] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:108$93_DATA[2] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:108$93_DATA[1] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:108$93_DATA[0] } 8\n",
      "Warning: WIDTHLABEL { $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:112$95_DATA[7] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:112$95_DATA[6] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:112$95_DATA[5] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:112$95_DATA[4] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:112$95_DATA[3] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:112$95_DATA[2] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:112$95_DATA[1] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:112$95_DATA[0] } 8\n",
      "Warning: WIDTHLABEL { $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:116$97_DATA[7] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:116$97_DATA[6] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:116$97_DATA[5] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:116$97_DATA[4] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:116$97_DATA[3] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:116$97_DATA[2] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:116$97_DATA[1] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:116$97_DATA[0] } 8\n",
      "Warning: WIDTHLABEL { $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:120$99_DATA[7] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:120$99_DATA[6] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:120$99_DATA[5] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:120$99_DATA[4] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:120$99_DATA[3] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:120$99_DATA[2] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:120$99_DATA[1] $abc$5097$memrd$\\LED_MATRIX$../../IO/inputs/external_verilogs/CatchTheEgg.v:120$99_DATA[0] } 8\n",
      "Exec: dot -Tpdf '../../IO/temp_folder/CatchTheEgg_yosys.dot' > '../../IO/temp_folder/CatchTheEgg_yosys.pdf.new' && mv '../../IO/temp_folder/CatchTheEgg_yosys.pdf.new' '../../IO/temp_folder/CatchTheEgg_yosys.pdf'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\r\n",
      "13. Executing EDIF backend.\r\n",
      "ERROR: Found unmapped memories in module CatchTheEggFPGA: unmapped memories are not supported in EDIF backend!\r\n"
     ]
    }
   ],
   "source": [
    "! yosys \\\n",
    "    -p \"read_verilog {in_path}/{verilog}.v; \\\n",
    "        flatten; \\\n",
    "        splitnets -ports; \\\n",
    "        hierarchy -auto-top; \\\n",
    "        proc; \\\n",
    "        techmap; \\\n",
    "        opt; \\\n",
    "        abc -g NOR; \\\n",
    "        opt; \\\n",
    "        hierarchy -auto-top; \\\n",
    "        opt_clean -purge; \\\n",
    "        show -format pdf -prefix {out_path}/{verilog}_yosys; \\\n",
    "        write_edif {out_path}/{verilog}.edif; \\\n",
    "        write_json {out_path}/{verilog}.json\""
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "workenv",
   "language": "python",
   "name": "workenv"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
