Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ade7b96d57194f74b4651856d9c50761 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_serial_adder_behav xil_defaultlib.test_serial_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.serial_adder
Compiling module xil_defaultlib.test_serial_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_serial_adder_behav
