{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558384833184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558384833190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 21:40:33 2019 " "Processing started: Mon May 20 21:40:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558384833190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384833190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingCoffeeMachine -c VendingCoffeeMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off VendingCoffeeMachine -c VendingCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384833190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558384833611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558384833611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841953 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384841953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Shell " "Found design unit 1: control-Shell" {  } { { "control.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841956 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384841956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behav " "Found design unit 1: debouncer-Behav" {  } { { "debouncer.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841959 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384841959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behav " "Found design unit 1: BinToBCD-Behav" {  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841962 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384841962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behav " "Found design unit 1: Bin7SegDecoder-Behav" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384841964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bdf " "Found entity 1: bdf" {  } { { "bdf.bdf" "" { Schematic "D:/Programacao/Quartus/LSD/projetoFinal/bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558384841966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384841966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558384842016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer debouncer:key0 A:behav " "Elaborating entity \"debouncer\" using architecture \"A:behav\" for hierarchy \"debouncer:key0\"" {  } { { "control.vhd" "key0" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558384842018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "states states:data A:behav " "Elaborating entity \"states\" using architecture \"A:behav\" for hierarchy \"states:data\"" {  } { { "control.vhd" "data" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558384842021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(59) " "VHDL Process Statement warning at states.vhd(59): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842022 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(71) " "VHDL Process Statement warning at states.vhd(71): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842022 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_price states.vhd(73) " "VHDL Process Statement warning at states.vhd(73): signal \"s_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842022 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_price states.vhd(103) " "VHDL Process Statement warning at states.vhd(103): signal \"s_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842022 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(108) " "VHDL Process Statement warning at states.vhd(108): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842022 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(110) " "VHDL Process Statement warning at states.vhd(110): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842022 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(112) " "VHDL Process Statement warning at states.vhd(112): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842023 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(114) " "VHDL Process Statement warning at states.vhd(114): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842023 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_money states.vhd(117) " "VHDL Process Statement warning at states.vhd(117): signal \"s_money\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842023 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_price states.vhd(117) " "VHDL Process Statement warning at states.vhd(117): signal \"s_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842023 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(128) " "VHDL Process Statement warning at states.vhd(128): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842023 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count_switches states.vhd(142) " "VHDL Process Statement warning at states.vhd(142): signal \"s_count_switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842023 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk states.vhd(149) " "VHDL Process Statement warning at states.vhd(149): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842023 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_clock states.vhd(162) " "VHDL Process Statement warning at states.vhd(162): signal \"s_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842023 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_hex01 states.vhd(169) " "VHDL Process Statement warning at states.vhd(169): signal \"s_hex01\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_hex23 states.vhd(170) " "VHDL Process Statement warning at states.vhd(170): signal \"s_hex23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_hex_En states.vhd(171) " "VHDL Process Statement warning at states.vhd(171): signal \"s_hex_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_led_on states.vhd(172) " "VHDL Process Statement warning at states.vhd(172): signal \"s_led_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex_En states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_hex_En\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_price states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_price\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_money states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_money\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex01 states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_hex01\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex23 states.vhd(44) " "VHDL Process Statement warning at states.vhd(44): inferring latch(es) for signal or variable \"s_hex23\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558384842024 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[0\] states.vhd(149) " "Can't infer register for \"s_clock\[0\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[0\] states.vhd(44) " "Inferred latch for \"s_clock\[0\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[1\] states.vhd(149) " "Can't infer register for \"s_clock\[1\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[1\] states.vhd(44) " "Inferred latch for \"s_clock\[1\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[2\] states.vhd(149) " "Can't infer register for \"s_clock\[2\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[2\] states.vhd(44) " "Inferred latch for \"s_clock\[2\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[3\] states.vhd(149) " "Can't infer register for \"s_clock\[3\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[3\] states.vhd(44) " "Inferred latch for \"s_clock\[3\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[4\] states.vhd(149) " "Can't infer register for \"s_clock\[4\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[4\] states.vhd(44) " "Inferred latch for \"s_clock\[4\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[5\] states.vhd(149) " "Can't infer register for \"s_clock\[5\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842025 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[5\] states.vhd(44) " "Inferred latch for \"s_clock\[5\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[6\] states.vhd(149) " "Can't infer register for \"s_clock\[6\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[6\] states.vhd(44) " "Inferred latch for \"s_clock\[6\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[7\] states.vhd(149) " "Can't infer register for \"s_clock\[7\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[7\] states.vhd(44) " "Inferred latch for \"s_clock\[7\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[8\] states.vhd(149) " "Can't infer register for \"s_clock\[8\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[8\] states.vhd(44) " "Inferred latch for \"s_clock\[8\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[9\] states.vhd(149) " "Can't infer register for \"s_clock\[9\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[9\] states.vhd(44) " "Inferred latch for \"s_clock\[9\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[10\] states.vhd(149) " "Can't infer register for \"s_clock\[10\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[10\] states.vhd(44) " "Inferred latch for \"s_clock\[10\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[11\] states.vhd(149) " "Can't infer register for \"s_clock\[11\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[11\] states.vhd(44) " "Inferred latch for \"s_clock\[11\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[12\] states.vhd(149) " "Can't infer register for \"s_clock\[12\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[12\] states.vhd(44) " "Inferred latch for \"s_clock\[12\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[13\] states.vhd(149) " "Can't infer register for \"s_clock\[13\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[13\] states.vhd(44) " "Inferred latch for \"s_clock\[13\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[14\] states.vhd(149) " "Can't infer register for \"s_clock\[14\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[14\] states.vhd(44) " "Inferred latch for \"s_clock\[14\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[15\] states.vhd(149) " "Can't infer register for \"s_clock\[15\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[15\] states.vhd(44) " "Inferred latch for \"s_clock\[15\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[16\] states.vhd(149) " "Can't infer register for \"s_clock\[16\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842026 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[16\] states.vhd(44) " "Inferred latch for \"s_clock\[16\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842027 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[17\] states.vhd(149) " "Can't infer register for \"s_clock\[17\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842027 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[17\] states.vhd(44) " "Inferred latch for \"s_clock\[17\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842027 "|control|states:data"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "s_clock\[18\] states.vhd(149) " "Can't infer register for \"s_clock\[18\]\" at states.vhd(149) because it does not hold its value outside the clock edge" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 149 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1558384842027 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clock\[18\] states.vhd(44) " "Inferred latch for \"s_clock\[18\]\" at states.vhd(44)" {  } { { "states.vhd" "" { Text "D:/Programacao/Quartus/LSD/projetoFinal/states.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842027 "|control|states:data"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "states:data " "Can't elaborate user hierarchy \"states:data\"" {  } { { "control.vhd" "data" { Text "D:/Programacao/Quartus/LSD/projetoFinal/control.vhd" 44 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558384842030 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558384842141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 20 21:40:42 2019 " "Processing ended: Mon May 20 21:40:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558384842141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558384842141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558384842141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842141 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558384842774 ""}
