# Details

Date : 2023-04-03 14:53:34

Directory e:\\VivadoProjects\\cod\\Lab3\\Lab3.srcs\\sources_1\\new

Total : 12 files,  938 codes, 247 comments, 134 blanks, all 1319 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [ALU.v](/ALU.v) | Verilog | 97 | 21 | 16 | 134 |
| [Adder32.v](/Adder32.v) | Verilog | 39 | 20 | 8 | 67 |
| [Adder8.v](/Adder8.v) | Verilog | 33 | 19 | 7 | 59 |
| [CPU.v](/CPU.v) | Verilog | 167 | 21 | 23 | 211 |
| [Comparer.v](/Comparer.v) | Verilog | 40 | 19 | 11 | 70 |
| [Controller.v](/Controller.v) | Verilog | 372 | 31 | 30 | 433 |
| [EXTer.v](/EXTer.v) | Verilog | 17 | 19 | 4 | 40 |
| [ImmGen.v](/ImmGen.v) | Verilog | 20 | 19 | 6 | 45 |
| [PC_Controller.v](/PC_Controller.v) | Verilog | 57 | 19 | 12 | 88 |
| [RegisterFile.v](/RegisterFile.v) | Verilog | 16 | 20 | 5 | 41 |
| [Shifter.v](/Shifter.v) | Verilog | 65 | 20 | 6 | 91 |
| [Suber.v](/Suber.v) | Verilog | 15 | 19 | 6 | 40 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)