// Seed: 865705062
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input tri0 id_1,
    input id_2,
    input id_3,
    input id_4
);
  reg id_5 = 1;
  reg id_6;
  initial begin
    id_6 <= (1);
    repeat (1) id_6 = 1;
    id_0[1] <= id_3;
    if (1'b0) begin
      if (id_4) id_0 = id_1;
    end else begin
      id_5 <= {1{1}};
    end
    id_6 <= 1'h0;
  end
endmodule
