
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 15:38:24 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 46053 ; free virtual = 47478
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 46053 ; free virtual = 47478
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 435.047 ; gain = 0.094 ; free physical = 46020 ; free virtual = 47446
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 435.152 ; gain = 0.199 ; free physical = 45923 ; free virtual = 47349
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 562.953 ; gain = 128.000 ; free physical = 45871 ; free virtual = 47297
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:240:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:254:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:261:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 626.953 ; gain = 192.000 ; free physical = 45254 ; free virtual = 46680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35 seconds; current allocated memory: 284.660 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 285.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 285.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 286.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 286.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 286.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 287.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 287.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 288.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 288.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.55 seconds; current allocated memory: 306.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.84 seconds; current allocated memory: 328.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.6 seconds; current allocated memory: 329.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 330.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 332.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 335.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 338.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 340.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 343.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 4.14 seconds; current allocated memory: 388.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2', 'mat3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 14.86 seconds; current allocated memory: 571.782 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_60_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1082.953 ; gain = 648.000 ; free physical = 44292 ; free virtual = 45921
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 15:40:33 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.160 ; gain = 2.016 ; free physical = 45660 ; free virtual = 47206
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.160 ; gain = 0.000 ; free physical = 45514 ; free virtual = 47050
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.273 ; gain = 115.156 ; free physical = 45317 ; free virtual = 46858
[Wed Feb  5 15:41:06 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 15:41:06 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 15:41:06 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.898 ; gain = 0.000 ; free physical = 39566 ; free virtual = 40901
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4168503 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.676 ; gain = 81.000 ; free physical = 39360 ; free virtual = 40754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-4168055-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-4168055-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.426 ; gain = 133.750 ; free physical = 39367 ; free virtual = 40763
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.426 ; gain = 133.750 ; free physical = 39365 ; free virtual = 40761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.426 ; gain = 133.750 ; free physical = 39365 ; free virtual = 40761
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.145 ; gain = 0.000 ; free physical = 38506 ; free virtual = 39845
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.145 ; gain = 0.000 ; free physical = 38558 ; free virtual = 39897
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.145 ; gain = 0.000 ; free physical = 38659 ; free virtual = 39998
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.145 ; gain = 1110.469 ; free physical = 39288 ; free virtual = 40628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.145 ; gain = 1110.469 ; free physical = 39288 ; free virtual = 40628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.145 ; gain = 1110.469 ; free physical = 39290 ; free virtual = 40630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.145 ; gain = 1110.469 ; free physical = 39289 ; free virtual = 40630
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2524.145 ; gain = 1110.469 ; free physical = 39279 ; free virtual = 40621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 2813.645 ; gain = 1399.969 ; free physical = 38293 ; free virtual = 39625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 2813.645 ; gain = 1399.969 ; free physical = 38292 ; free virtual = 39624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 2822.660 ; gain = 1408.984 ; free physical = 38289 ; free virtual = 39621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.660 ; gain = 1408.984 ; free physical = 38230 ; free virtual = 39562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.660 ; gain = 1408.984 ; free physical = 38229 ; free virtual = 39561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.660 ; gain = 1408.984 ; free physical = 38229 ; free virtual = 39561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.660 ; gain = 1408.984 ; free physical = 38229 ; free virtual = 39561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.660 ; gain = 1408.984 ; free physical = 38228 ; free virtual = 39560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.660 ; gain = 1408.984 ; free physical = 38228 ; free virtual = 39560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.660 ; gain = 1408.984 ; free physical = 38228 ; free virtual = 39560
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2822.660 ; gain = 432.266 ; free physical = 38251 ; free virtual = 39583
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.668 ; gain = 1408.984 ; free physical = 38260 ; free virtual = 39592
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.574 ; gain = 0.000 ; free physical = 38563 ; free virtual = 39895
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:48 . Memory (MB): peak = 2887.574 ; gain = 1523.832 ; free physical = 38611 ; free virtual = 39943
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.574 ; gain = 0.000 ; free physical = 38611 ; free virtual = 39943
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 15:55:55 2020...
[Wed Feb  5 15:55:56 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:10:01 ; elapsed = 00:14:50 . Memory (MB): peak = 1614.273 ; gain = 4.000 ; free physical = 40294 ; free virtual = 41626
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3482 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2655.012 ; gain = 0.000 ; free physical = 39023 ; free virtual = 40355
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2256 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2244 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2655.012 ; gain = 1040.738 ; free physical = 39020 ; free virtual = 40351
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 15:56:47 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 23168 |     0 |   1182240 |  1.96 |
|   LUT as Logic             | 20790 |     0 |   1182240 |  1.76 |
|   LUT as Memory            |  2378 |     0 |    591840 |  0.40 |
|     LUT as Distributed RAM |  2244 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 15031 |     0 |   2364480 |  0.64 |
|   Register as Flip Flop    | 15031 |     0 |   2364480 |  0.64 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1215 |     0 |    147780 |  0.82 |
| F7 Muxes                   |    11 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 53    |          Yes |         Set |            - |
| 14978 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  499 |     0 |      2160 | 23.10 |
|   RAMB36/FIFO*    |  497 |     0 |      2160 | 23.01 |
|     RAMB36E2 only |  497 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14978 |            Register |
| LUT6     |  6225 |                 CLB |
| LUT4     |  5219 |                 CLB |
| LUT2     |  4957 |                 CLB |
| LUT5     |  3683 |                 CLB |
| LUT3     |  3070 |                 CLB |
| RAMS32   |  2244 |                 CLB |
| CARRY8   |  1215 |                 CLB |
| LUT1     |   693 |                 CLB |
| RAMB36E2 |   497 |           Block Ram |
| SRL16E   |   134 |                 CLB |
| FDSE     |    53 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| MUXF7    |    11 |                 CLB |
| RAMB18E2 |     4 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:50 ; elapsed = 00:02:01 . Memory (MB): peak = 4251.883 ; gain = 1596.871 ; free physical = 57808 ; free virtual = 59137
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 15:58:48 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.740     -619.087                   4194                54936        0.059        0.000                      0                54936        1.155        0.000                       0                 18095  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.740     -619.087                   4194                54936        0.059        0.000                      0                54936        1.155        0.000                       0                 18095  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         4194  Failing Endpoints,  Worst Slack       -0.740ns,  Total Violation     -619.087ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.425ns (38.998%)  route 2.229ns (61.002%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18149, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_2/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.134     1.040    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_2_n_108
                         LUT3 (Prop_LUT3_I0_O)        0.083     1.123 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_5/O
                         net (fo=1, unplaced)         0.187     1.310    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_5_n_9
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.342 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_2__0/O
                         net (fo=13, unplaced)        0.189     1.531    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_19
                         LUT4 (Prop_LUT4_I0_O)        0.090     1.621 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_210__1/O
                         net (fo=1, unplaced)         0.187     1.808    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_210__1_n_9
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.840 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_206__1/O
                         net (fo=3, unplaced)         0.156     1.996    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_206__1_n_9
                         LUT4 (Prop_LUT4_I0_O)        0.090     2.086 f  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_56/O
                         net (fo=2, unplaced)         0.187     2.273    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_15_0_0_i_33_0
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.305 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_200__1/O
                         net (fo=1, unplaced)         0.187     2.492    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_we0
                         LUT3 (Prop_LUT3_I0_O)        0.032     2.524 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196/O
                         net (fo=1, unplaced)         0.187     2.711    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.743 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_175/O
                         net (fo=1, unplaced)         0.187     2.930    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0
                         LUT2 (Prop_LUT2_I1_O)        0.032     2.962 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_106/O
                         net (fo=1, unplaced)         0.187     3.149    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_1
                         LUT6 (Prop_LUT6_I5_O)        0.032     3.181 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_54/O
                         net (fo=5, unplaced)         0.163     3.344    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_2
                         LUT6 (Prop_LUT6_I0_O)        0.032     3.376 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18/O
                         net (fo=128, unplaced)       0.278     3.654    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18149, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                 -0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18149, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/Q
                         net (fo=30, unplaced)        0.083     0.121    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/A2
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18149, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR2)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_60_ram_U/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1_31/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1_31/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1_31/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4251.883 ; gain = 0.000 ; free physical = 57790 ; free virtual = 59119
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4283.898 ; gain = 0.000 ; free physical = 57675 ; free virtual = 59034
[Wed Feb  5 15:59:06 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 4283.898 ; gain = 32.016 ; free physical = 56231 ; free virtual = 57579
[Wed Feb  5 15:59:06 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1372.156 ; gain = 0.000 ; free physical = 55917 ; free virtual = 57271
INFO: [Netlist 29-17] Analyzing 3482 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2743.188 ; gain = 0.000 ; free physical = 54021 ; free virtual = 55366
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2256 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2244 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2743.188 ; gain = 1371.031 ; free physical = 54019 ; free virtual = 55365
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2872.152 ; gain = 84.031 ; free physical = 53780 ; free virtual = 55141

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1644c65c6

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2872.152 ; gain = 0.000 ; free physical = 53768 ; free virtual = 55129

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2194 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 98ebcc98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2924.148 ; gain = 24.012 ; free physical = 53744 ; free virtual = 55105
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 30 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3a8d65dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2924.148 ; gain = 24.012 ; free physical = 53736 ; free virtual = 55097
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2b9c399d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2924.148 ; gain = 24.012 ; free physical = 53714 ; free virtual = 55074
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2b9c399d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2924.148 ; gain = 24.012 ; free physical = 53711 ; free virtual = 55071
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14e530675

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2924.148 ; gain = 24.012 ; free physical = 53679 ; free virtual = 55027
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14e530675

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2924.148 ; gain = 24.012 ; free physical = 53672 ; free virtual = 55020
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              30  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2924.148 ; gain = 0.000 ; free physical = 53667 ; free virtual = 55015
Ending Logic Optimization Task | Checksum: 14e530675

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2924.148 ; gain = 24.012 ; free physical = 53666 ; free virtual = 55014

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.740 | TNS=-618.837 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 501 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 1002
Ending PowerOpt Patch Enables Task | Checksum: efb6efba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51313 ; free virtual = 52655
Ending Power Optimization Task | Checksum: efb6efba

Time (s): cpu = 00:02:17 ; elapsed = 00:02:05 . Memory (MB): peak = 4809.367 ; gain = 1885.219 ; free physical = 51368 ; free virtual = 52711

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: efb6efba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51368 ; free virtual = 52711

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51368 ; free virtual = 52711
Ending Netlist Obfuscation Task | Checksum: 16cf86b1d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51368 ; free virtual = 52711
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:21 . Memory (MB): peak = 4809.367 ; gain = 2066.180 ; free physical = 51363 ; free virtual = 52706
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51356 ; free virtual = 52698
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51306 ; free virtual = 52676
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51391 ; free virtual = 52781
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 53105 ; free virtual = 54488
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 52999 ; free virtual = 54356
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dfab78d9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 52999 ; free virtual = 54355
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 52995 ; free virtual = 54351

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b82a38b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 52896 ; free virtual = 54252

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b2a94203

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 52567 ; free virtual = 53907

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b2a94203

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 52565 ; free virtual = 53905
Phase 1 Placer Initialization | Checksum: 1b2a94203

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 52564 ; free virtual = 53904

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ee14c288

Time (s): cpu = 00:02:45 ; elapsed = 00:01:21 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51460 ; free virtual = 52791

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_5[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_2[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_3[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_4[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_5[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_1[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_5[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_6[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_2[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_2[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_2[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_6[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_3[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_1[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_7[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_28_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_2[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_5[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_6[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_6[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_3[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_5[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_13_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_7[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_28_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_6[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_5[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_7[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_28_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_2[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_7[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_28_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_3[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_4[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_7[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_28_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_5[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_7[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_28_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_4[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_5[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_6[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_7[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_28_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_7[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_28_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_4[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_6[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[16] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_23_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_2[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_5[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[6] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_20_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_2[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_5[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_5[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_5[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_6[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_3[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_2[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_2[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_5[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_20_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_2[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_8_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_6[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_24_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_14_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_4_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_8_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_4[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_0_i_9 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51789 ; free virtual = 53119

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f400afdf

Time (s): cpu = 00:05:19 ; elapsed = 00:02:54 . Memory (MB): peak = 4809.367 ; gain = 0.000 ; free physical = 51753 ; free virtual = 53082
Phase 2 Global Placement | Checksum: 14eefee70

Time (s): cpu = 00:05:34 ; elapsed = 00:03:00 . Memory (MB): peak = 4833.379 ; gain = 24.012 ; free physical = 51669 ; free virtual = 52998

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14eefee70

Time (s): cpu = 00:05:35 ; elapsed = 00:03:01 . Memory (MB): peak = 4833.379 ; gain = 24.012 ; free physical = 51664 ; free virtual = 52993

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135f8a30a

Time (s): cpu = 00:05:48 ; elapsed = 00:03:07 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51576 ; free virtual = 52906

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2111e6d34

Time (s): cpu = 00:05:50 ; elapsed = 00:03:08 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51562 ; free virtual = 52891

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1455d6f65

Time (s): cpu = 00:05:51 ; elapsed = 00:03:09 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51557 ; free virtual = 52887

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1db0206c3

Time (s): cpu = 00:06:06 ; elapsed = 00:03:18 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51419 ; free virtual = 52749

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 161f04e39

Time (s): cpu = 00:06:12 ; elapsed = 00:03:24 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51353 ; free virtual = 52682

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1ff5ad535

Time (s): cpu = 00:06:14 ; elapsed = 00:03:25 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51353 ; free virtual = 52683

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 244561ab1

Time (s): cpu = 00:06:17 ; elapsed = 00:03:27 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51263 ; free virtual = 52593

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1a51e3971

Time (s): cpu = 00:06:27 ; elapsed = 00:03:31 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51319 ; free virtual = 52649

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1507d41fd

Time (s): cpu = 00:06:30 ; elapsed = 00:03:33 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51388 ; free virtual = 52718

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 19d567166

Time (s): cpu = 00:06:31 ; elapsed = 00:03:34 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 51403 ; free virtual = 52733

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 186656351

Time (s): cpu = 00:08:00 ; elapsed = 00:04:41 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 50342 ; free virtual = 51676
Phase 3 Detail Placement | Checksum: 186656351

Time (s): cpu = 00:08:01 ; elapsed = 00:04:42 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 50334 ; free virtual = 51668

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25386572f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 25386572f

Time (s): cpu = 00:08:41 ; elapsed = 00:04:54 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 50082 ; free virtual = 51416

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 25386572f

Time (s): cpu = 00:08:42 ; elapsed = 00:04:54 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 50073 ; free virtual = 51407
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.215. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-3.215. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 192e47b3a

Time (s): cpu = 00:11:43 ; elapsed = 00:07:59 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 47767 ; free virtual = 49096
Phase 4.1.1 Post Placement Optimization | Checksum: 192e47b3a

Time (s): cpu = 00:11:44 ; elapsed = 00:08:00 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 47725 ; free virtual = 49054
Phase 4.1 Post Commit Optimization | Checksum: 192e47b3a

Time (s): cpu = 00:11:44 ; elapsed = 00:08:00 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 47752 ; free virtual = 49081

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 192e47b3a

Time (s): cpu = 00:11:46 ; elapsed = 00:08:01 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 47820 ; free virtual = 49149

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 192e47b3a

Time (s): cpu = 00:12:17 ; elapsed = 00:08:32 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 47797 ; free virtual = 49127

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 47797 ; free virtual = 49127
Phase 4.4 Final Placement Cleanup | Checksum: 1062ef54c

Time (s): cpu = 00:12:17 ; elapsed = 00:08:32 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 47798 ; free virtual = 49127
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1062ef54c

Time (s): cpu = 00:12:17 ; elapsed = 00:08:33 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 47798 ; free virtual = 49127
Ending Placer Task | Checksum: 7917c56f

Time (s): cpu = 00:12:18 ; elapsed = 00:08:33 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 48060 ; free virtual = 49390
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:28 ; elapsed = 00:08:41 . Memory (MB): peak = 4897.410 ; gain = 88.043 ; free physical = 48060 ; free virtual = 49390
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 48061 ; free virtual = 49390
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 48040 ; free virtual = 49383
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 47992 ; free virtual = 49385
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 47990 ; free virtual = 49388
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 47939 ; free virtual = 49337
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 48043 ; free virtual = 49388
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 48037 ; free virtual = 49367

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.215 | TNS=-21100.825 |
Phase 1 Physical Synthesis Initialization | Checksum: 180e37c8d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 47938 ; free virtual = 49268
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.215 | TNS=-21100.825 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 26 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_4_0_i_3_n_9. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_3_0_i_3_n_9. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_1_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_2_0_i_3_n_9. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1_0_i_3_n_9. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1_0_i_1_n_9. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_3_0_i_1_n_9. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_1_n_9. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_2_0_i_1_n_9. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_1_n_9. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_4_0_i_1_n_9. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_1_n_9. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2_n_9. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_1_n_9. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_1_n_9. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_n_9. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_1_n_9. Replicated 7 times.
INFO: [Physopt 32-76] Pass 2. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_next_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/p_dmemi_link_next_address0[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_1_n_9. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/p_dmemi_link_next_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 3. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_next_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 18 nets. Created 107 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 18 nets or cells. Created 107 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.215 | TNS=-21015.361 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 46837 ; free virtual = 48169
Phase 2 Fanout Optimization | Checksum: 1a5d954b7

Time (s): cpu = 00:02:19 ; elapsed = 00:01:33 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 46836 ; free virtual = 48168

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/tmp_i3_43_reg_848_reg[0]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_51
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ap_CS_fsm_reg[36].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_next_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_254
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_next_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_197__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_237_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_237
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_28.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_264__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_next_address0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_mux_sel__62_i_1__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_10.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[16]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/grp_p_dst_alloc_free_dm_fu_445_p_dmemi_link_next_address0[1].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_mux_sel__62_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_mux_sel__62_i_6__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_mux_sel__62_i_6__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_CS_fsm_reg[4].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_240
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_18.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[4]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[16]_i_3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[16]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_19.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ap_CS_fsm_reg[7]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_54
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_206__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_206__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__0_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_56
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ap_CS_fsm_reg[36]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_106
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_200__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_175
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_210__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_210__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_4_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_mux_sel__62_i_4_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_mux_sel__62_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_mux_sel__62_i_9_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_mux_sel__62_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_120__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_120__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_189_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_189
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/grp_p_dst_alloc_free_dm_fu_8727_p_dmemi_link_next_we0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_238
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/prev_reg_843_reg[16]_0[11].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__62_i_10__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__62_i_12__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__62_i_12__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/prev_1_reg_682_reg[16]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/ram_mux_sel__62_i_5__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_21.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_14_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_205__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_205__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/ram_mux_sel__62_i_11__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/ram_mux_sel__62_i_11__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_209__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_209__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[18]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_261__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_261__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_268__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_268__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_29.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_263__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[18]_i_2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[18]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_next_q0[0].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4_i_17__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_13.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22_i_5_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_address0[2].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_mux_sel__30_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_11.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17_i_4_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ap_CS_fsm_reg[8]_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__30_i_22__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__30_i_28__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__30_i_28__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/ap_CS_fsm_reg[7]_15.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/ram_mux_sel__30_i_8__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_3_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_11.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[17]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_next_q0[5].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_9_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29_i_2__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29_i_4_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[17]_i_2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[17]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_16.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[5]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_17.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[6]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_15.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[20]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_2_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_d0[2].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_2_i_6__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/q0_reg[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_2_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[6]_i_3_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[6]_i_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/p_dmemi_link_next_address0[1]_repN.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__30_i_2__0_replica
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__30_i_7__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__30_i_7__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__30_i_15__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_mux_sel__30_i_15__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4_i_20_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4_i_20
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[5].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_12_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_5.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[26]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/prev_reg_843_reg[5]_0.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_38__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_267__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_267__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/prev_reg_843_reg[16]_0[3].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_168__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_232__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_232__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/prev_1_reg_682_reg[5]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/ram_reg_0_0_i_86__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[26]_i_3_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[26]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/D[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[8]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[5].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_8_i_16
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_d0[8].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_8_i_21__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/q0_reg[8].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_8_i_20
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[8]_i_2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[8]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_4[4].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_16_i_11__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/prev_reg_843_reg[4]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_40__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/grp_p_dst_alloc_malloc_s_fu_419_p_dmemi_link_next_address0[1].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_87__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_170__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_170__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[18]_i_3_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[18]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_22.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[3]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/D[1].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[9]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/D[3].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[11]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_119__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_119__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_191_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_191
INFO: [Physopt 32-661] Optimized 31 nets.  Re-placed 31 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 31 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.215 | TNS=-20949.381 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 46843 ; free virtual = 48176
Phase 3 Placement Based Optimization | Checksum: 22becfaaa

Time (s): cpu = 00:03:02 ; elapsed = 00:02:04 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 46843 ; free virtual = 48175

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 28 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_next_we0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_210__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_19 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_206__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_189_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_268__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_13 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_3 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_173__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_3 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_193__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_266__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_207__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_4 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_208__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_167__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_209__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_205__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_191_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/D[3] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_199_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_15 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_198_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_7 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_169__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_171_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_13 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_195_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_176_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_4 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_107_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_176_n_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_194_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_190_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_177_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_13 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_108_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_177_n_9 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-77] Pass 2. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_207__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 14 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 14 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 46789 ; free virtual = 48121
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.215 | TNS=-20954.236 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 46789 ; free virtual = 48121
Phase 4 Rewire | Checksum: 1e1df9517

Time (s): cpu = 00:03:09 ; elapsed = 00:02:09 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 46789 ; free virtual = 48121

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23. Replicated 9 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/tmp_i3_43_reg_848_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_18. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_10. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_120__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_189_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_8. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_261__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_16. Replicated 12 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_19. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ap_CS_fsm_reg[7]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_206__1_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_15. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_22. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/D[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_259__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_11. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_5. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_267__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_9. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_12. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_14. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_193__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_26. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_3. Replicated 5 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_201_n_9. Net driver bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_201_rewire was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_7. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_next_q0[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_18. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_address0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_110_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_i_5_n_9. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_167__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_21. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_205__1_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_n_9_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_16. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/D[3]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ap_CS_fsm_reg[8]_11. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_address0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_10. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16_i_20_n_9. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_7. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_207__1_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_2. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ap_CS_fsm_reg[8]_13. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_17. Replicated 11 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_15. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_22. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_109__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_4. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__0_n_9_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/prev_reg_843_reg[4]_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_173__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ADDRARDADDR[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_2[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_next_q0[3]. Replicated 5 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ap_CS_fsm_reg[8]_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[14]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_119__0_n_9. Net driver bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_119__0_rewire was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_6. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_17. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_13. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_3[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_20. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_i_4_n_9. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_5. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_next_q0[5]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/p_dmemi_link_prev_d0[6]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_169__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_5[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ap_CS_fsm_reg[8]_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_24. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_next_q0[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_13. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_191_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_195_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_27. Replicated 9 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_3[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_next_q0[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/grp_p_dst_alloc_free_dm_fu_445_p_dmemi_link_next_we0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_1[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/prev_reg_843_reg[11]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/prev_1_reg_682_reg[14]_0[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_25. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/prev_reg_843_reg[14]_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[7]_3[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 76 nets. Created 248 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 76 nets or cells. Created 248 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.156 | TNS=-20559.497 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52908 ; free virtual = 54254
Phase 5 Critical Cell Optimization | Checksum: 17c4c9d0d

Time (s): cpu = 00:10:49 ; elapsed = 00:06:16 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52908 ; free virtual = 54253

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 17c4c9d0d

Time (s): cpu = 00:10:49 ; elapsed = 00:06:16 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52908 ; free virtual = 54253

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 17c4c9d0d

Time (s): cpu = 00:10:49 ; elapsed = 00:06:16 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52905 ; free virtual = 54251

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 17c4c9d0d

Time (s): cpu = 00:10:49 ; elapsed = 00:06:16 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52904 ; free virtual = 54250

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 17c4c9d0d

Time (s): cpu = 00:10:49 ; elapsed = 00:06:17 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52903 ; free virtual = 54249

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 36 nets.  Swapped 830 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 830 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.122 | TNS=-20506.652 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52965 ; free virtual = 54311
Phase 10 Critical Pin Optimization | Checksum: 17c4c9d0d

Time (s): cpu = 00:10:57 ; elapsed = 00:06:33 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52963 ; free virtual = 54309

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 17c4c9d0d

Time (s): cpu = 00:10:58 ; elapsed = 00:06:34 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52954 ; free virtual = 54300

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 17c4c9d0d

Time (s): cpu = 00:10:58 ; elapsed = 00:06:34 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52949 ; free virtual = 54296
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52950 ; free virtual = 54297
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.122 | TNS=-20506.652 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         85.463  |          107  |              0  |                    18  |           0  |           1  |  00:01:22  |
|  Placement Based    |          0.000  |         65.980  |            0  |              0  |                    31  |           0  |           1  |  00:00:31  |
|  Rewire             |          0.000  |         -4.855  |            3  |              0  |                    14  |           0  |           1  |  00:00:05  |
|  Critical Cell      |          0.059  |        394.739  |          248  |              0  |                    76  |           0  |           1  |  00:04:06  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.034  |         52.845  |            0  |              0  |                    36  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total              |          0.093  |        594.173  |          358  |              0  |                   175  |           0  |          11  |  00:06:21  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52950 ; free virtual = 54296
Ending Physical Synthesis Task | Checksum: 1882beed1

Time (s): cpu = 00:10:59 ; elapsed = 00:06:35 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52948 ; free virtual = 54295
INFO: [Common 17-83] Releasing license: Implementation
597 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:11:26 ; elapsed = 00:06:42 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 53044 ; free virtual = 54391
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 53044 ; free virtual = 54391
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 53023 ; free virtual = 54386
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52970 ; free virtual = 54381
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4897.410 ; gain = 0.000 ; free physical = 52791 ; free virtual = 54208
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7098dbb9 ConstDB: 0 ShapeSum: f12961ea RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 18a00eb28

Time (s): cpu = 00:03:58 ; elapsed = 00:02:46 . Memory (MB): peak = 5768.859 ; gain = 871.449 ; free physical = 52113 ; free virtual = 53507
Post Restoration Checksum: NetGraph: c992ea90 NumContArr: c06e0098 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18a00eb28

Time (s): cpu = 00:03:59 ; elapsed = 00:02:47 . Memory (MB): peak = 5768.859 ; gain = 871.449 ; free physical = 52109 ; free virtual = 53503

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18a00eb28

Time (s): cpu = 00:03:59 ; elapsed = 00:02:47 . Memory (MB): peak = 5768.859 ; gain = 871.449 ; free physical = 51972 ; free virtual = 53366

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18a00eb28

Time (s): cpu = 00:04:00 ; elapsed = 00:02:48 . Memory (MB): peak = 5768.859 ; gain = 871.449 ; free physical = 51969 ; free virtual = 53364

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 18a00eb28

Time (s): cpu = 00:04:06 ; elapsed = 00:02:55 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 51856 ; free virtual = 53236

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2003e1ee3

Time (s): cpu = 00:04:34 ; elapsed = 00:03:03 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 51812 ; free virtual = 53191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.980 | TNS=-18431.695| WHS=0.011  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1d7e6309e

Time (s): cpu = 00:04:49 ; elapsed = 00:03:09 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 51652 ; free virtual = 53034

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b0f4c1a7

Time (s): cpu = 00:09:02 ; elapsed = 00:04:40 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 50423 ; free virtual = 51805

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.01|     4x4|      0.05|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.27|   32x32|      0.66|     8x8|      0.11|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.01|     2x2|      0.04|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.01|     4x4|      0.05|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X47Y154->INT_X54Y193 (CLEM_X47Y154->CLEL_R_X54Y193)
	INT_X48Y180->INT_X55Y187 (CLEM_X48Y180->CLEL_R_X55Y187)
	INT_X48Y172->INT_X55Y179 (CLEM_X48Y172->CLEL_R_X55Y179)
	INT_X48Y164->INT_X55Y171 (CLEM_X48Y164->CLEL_R_X55Y171)
	INT_X48Y179->INT_X55Y186 (CLEM_X48Y179->CLEL_R_X55Y186)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X44Y135->INT_X59Y190 (CLEM_X44Y135->DSP_X59Y190)
	INT_X48Y164->INT_X63Y179 (CLEM_X48Y164->CLEL_R_X63Y179)
	INT_X48Y163->INT_X63Y178 (CLEM_X48Y163->CLEL_R_X63Y178)
	INT_X48Y162->INT_X63Y177 (CLEM_X48Y162->CLEL_R_X63Y177)
	INT_X48Y161->INT_X63Y176 (CLEM_X48Y161->CLEL_R_X63Y176)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5969
 Number of Nodes with overlaps = 510
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.653 | TNS=-27171.605| WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1ca41cb15

Time (s): cpu = 00:12:10 ; elapsed = 00:06:16 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 50659 ; free virtual = 52036

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.549 | TNS=-27152.629| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ade16616

Time (s): cpu = 00:12:22 ; elapsed = 00:06:27 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 50607 ; free virtual = 51984

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.525 | TNS=-27143.596| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 6c262667

Time (s): cpu = 00:12:32 ; elapsed = 00:06:38 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 50367 ; free virtual = 51745

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.494 | TNS=-27127.344| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2028014b8

Time (s): cpu = 00:12:48 ; elapsed = 00:06:54 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 49919 ; free virtual = 51303

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.570 | TNS=-27120.713| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1832d4a9e

Time (s): cpu = 00:12:57 ; elapsed = 00:07:03 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 49893 ; free virtual = 51291
Phase 4 Rip-up And Reroute | Checksum: 1832d4a9e

Time (s): cpu = 00:12:57 ; elapsed = 00:07:03 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 49891 ; free virtual = 51289

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18f9d9aad

Time (s): cpu = 00:13:08 ; elapsed = 00:07:08 . Memory (MB): peak = 5875.355 ; gain = 977.945 ; free physical = 49877 ; free virtual = 51264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.494 | TNS=-27127.344| WHS=0.019  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 254c2d993

Time (s): cpu = 00:13:54 ; elapsed = 00:07:16 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49684 ; free virtual = 51073

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 254c2d993

Time (s): cpu = 00:13:54 ; elapsed = 00:07:17 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49683 ; free virtual = 51071
Phase 5 Delay and Skew Optimization | Checksum: 254c2d993

Time (s): cpu = 00:13:54 ; elapsed = 00:07:17 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49685 ; free virtual = 51073

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae7c7061

Time (s): cpu = 00:14:02 ; elapsed = 00:07:20 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49633 ; free virtual = 51021
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.494 | TNS=-27051.170| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ae7c7061

Time (s): cpu = 00:14:03 ; elapsed = 00:07:21 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49627 ; free virtual = 51015
Phase 6 Post Hold Fix | Checksum: 1ae7c7061

Time (s): cpu = 00:14:03 ; elapsed = 00:07:21 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49611 ; free virtual = 50999

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41776 %
  Global Horizontal Routing Utilization  = 1.08221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.4836%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 94.7867%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X50Y187 -> INT_X50Y187
   INT_X47Y186 -> INT_X47Y186
   INT_X48Y186 -> INT_X48Y186
   INT_X50Y186 -> INT_X50Y186
   INT_X48Y185 -> INT_X48Y185
East Dir 1x1 Area, Max Cong = 64.4231%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.833333 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d6e0451d

Time (s): cpu = 00:14:08 ; elapsed = 00:07:23 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49572 ; free virtual = 50960

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d6e0451d

Time (s): cpu = 00:14:08 ; elapsed = 00:07:23 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49572 ; free virtual = 50960

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d6e0451d

Time (s): cpu = 00:14:11 ; elapsed = 00:07:27 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49504 ; free virtual = 50892

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.494 | TNS=-27051.170| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d6e0451d

Time (s): cpu = 00:14:12 ; elapsed = 00:07:27 . Memory (MB): peak = 5936.137 ; gain = 1038.727 ; free physical = 49511 ; free virtual = 50898
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.5e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.453 | TNS=-26409.107 | WHS=0.025 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 1d6e0451d

Time (s): cpu = 00:15:05 ; elapsed = 00:07:58 . Memory (MB): peak = 6659.316 ; gain = 1761.906 ; free physical = 48559 ; free virtual = 49973
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.453 | TNS=-26409.107 | WHS=0.025 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2_n_108.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2_n_9.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.453 | TNS=-26409.107 | WHS=0.025 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 8f4b42f0

Time (s): cpu = 00:15:19 ; elapsed = 00:08:06 . Memory (MB): peak = 6810.527 ; gain = 1913.117 ; free physical = 48441 ; free virtual = 49828
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6810.527 ; gain = 0.000 ; free physical = 48443 ; free virtual = 49830
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-3.453 | TNS=-26409.107 | WHS=0.025 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 174b52d1d

Time (s): cpu = 00:15:21 ; elapsed = 00:08:07 . Memory (MB): peak = 6810.527 ; gain = 1913.117 ; free physical = 48505 ; free virtual = 49892
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:21 ; elapsed = 00:08:07 . Memory (MB): peak = 6810.527 ; gain = 1913.117 ; free physical = 48763 ; free virtual = 50151
INFO: [Common 17-83] Releasing license: Implementation
627 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:34 ; elapsed = 00:08:17 . Memory (MB): peak = 6810.527 ; gain = 1913.117 ; free physical = 48763 ; free virtual = 50151
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6810.527 ; gain = 0.000 ; free physical = 48763 ; free virtual = 50151
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6810.527 ; gain = 0.000 ; free physical = 48740 ; free virtual = 50142
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6810.527 ; gain = 0.000 ; free physical = 48562 ; free virtual = 50033
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 6810.527 ; gain = 0.000 ; free physical = 48524 ; free virtual = 50017
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 6898.570 ; gain = 88.043 ; free physical = 48281 ; free virtual = 49687
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 6898.570 ; gain = 0.000 ; free physical = 48011 ; free virtual = 49419
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
639 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 6898.570 ; gain = 0.000 ; free physical = 47820 ; free virtual = 49234
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6898.570 ; gain = 0.000 ; free physical = 47779 ; free virtual = 49197
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 16:28:26 2020...
[Wed Feb  5 16:28:31 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:29:25 . Memory (MB): peak = 4283.898 ; gain = 0.000 ; free physical = 51535 ; free virtual = 52953
INFO: [Netlist 29-17] Analyzing 3482 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4534.867 ; gain = 49.961 ; free physical = 50475 ; free virtual = 51894
Restored from archive | CPU: 3.360000 secs | Memory: 61.138702 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4534.867 ; gain = 49.961 ; free physical = 50474 ; free virtual = 51893
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4534.867 ; gain = 0.000 ; free physical = 50432 ; free virtual = 51850
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2256 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2244 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 4534.867 ; gain = 250.969 ; free physical = 50431 ; free virtual = 51849
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       60283 :
       # of nets not needing routing.......... :       23920 :
           # of internally routed nets........ :       22177 :
           # of nets with no loads............ :        1576 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       36363 :
           # of fully routed nets............. :       36363 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 4651.832 ; gain = 0.000 ; free physical = 50368 ; free virtual = 51783
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 16:29:02 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.598ns (25.098%)  route 4.769ns (74.902%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X11Y15        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/DOUTADOUT[0]
                         net (fo=1, routed)           1.328     2.234    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_n_108
    SLICE_X113Y118       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3/O
                         net (fo=10, routed)          0.476     2.741    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3_n_9
    SLICE_X111Y114       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     2.822 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_1_replica/O
                         net (fo=2, routed)           0.084     2.906    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23_repN
    SLICE_X111Y113       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     2.994 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0/O
                         net (fo=2, routed)           0.133     3.127    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0_n_9
    SLICE_X111Y109       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     3.208 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258/O
                         net (fo=1, routed)           0.207     3.415    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258_n_9
    SLICE_X106Y109       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     3.496 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_240/O
                         net (fo=1, routed)           0.084     3.580    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115_1
    SLICE_X106Y108       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.114     3.694 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_197__0/O
                         net (fo=1, routed)           0.306     4.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_next_we0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     4.049 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115/O
                         net (fo=1, routed)           0.039     4.088    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_4
    SLICE_X103Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.031     4.119 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_51/O
                         net (fo=5, routed)           0.228     4.347    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_0
    SLICE_X100Y99        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.136     4.483 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2/O
                         net (fo=128, routed)         1.884     6.367    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2_n_9
    RAMB36_X2Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X2Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                 -3.453    

Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_30/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 1.598ns (25.613%)  route 4.641ns (74.387%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X11Y15        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/DOUTADOUT[0]
                         net (fo=1, routed)           1.328     2.234    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_n_108
    SLICE_X113Y118       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3/O
                         net (fo=10, routed)          0.476     2.741    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3_n_9
    SLICE_X111Y114       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     2.822 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_1_replica/O
                         net (fo=2, routed)           0.084     2.906    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23_repN
    SLICE_X111Y113       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     2.994 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0/O
                         net (fo=2, routed)           0.133     3.127    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0_n_9
    SLICE_X111Y109       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     3.208 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258/O
                         net (fo=1, routed)           0.207     3.415    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258_n_9
    SLICE_X106Y109       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     3.496 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_240/O
                         net (fo=1, routed)           0.084     3.580    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115_1
    SLICE_X106Y108       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.114     3.694 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_197__0/O
                         net (fo=1, routed)           0.306     4.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_next_we0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     4.049 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115/O
                         net (fo=1, routed)           0.039     4.088    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_4
    SLICE_X103Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.031     4.119 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_51/O
                         net (fo=5, routed)           0.231     4.350    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_0
    SLICE_X100Y99        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     4.486 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2/O
                         net (fo=128, routed)         1.753     6.239    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2_n_9
    RAMB36_X3Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_30/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_30/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_30
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_8/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.390ns (22.333%)  route 4.834ns (77.667%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/DOUTADOUT[0]
                         net (fo=1, routed)           1.439     2.345    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_n_108
    SLICE_X82Y81         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     2.376 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5/O
                         net (fo=3, routed)           0.091     2.467    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5_n_9
    SLICE_X82Y82         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.555 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_2__0_replica_1/O
                         net (fo=1, routed)           0.145     2.700    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_9_repN_1
    SLICE_X82Y81         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.114     2.814 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_rewire_rewire/O
                         net (fo=1, routed)           0.291     3.105    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_n_9
    SLICE_X86Y83         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.047     3.152 f  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_56_rewire_rewire/O
                         net (fo=2, routed)           0.042     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_15_0_0_i_33_0
    SLICE_X86Y83         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     3.225 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_200__1/O
                         net (fo=1, routed)           0.315     3.540    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_we0
    SLICE_X97Y83         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     3.571 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196/O
                         net (fo=1, routed)           0.152     3.723    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196_n_9
    SLICE_X97Y89         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.755 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_175/O
                         net (fo=1, routed)           0.284     4.039    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0
    SLICE_X100Y96        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     4.071 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_106/O
                         net (fo=1, routed)           0.041     4.112    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_1
    SLICE_X100Y96        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     4.143 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_54/O
                         net (fo=11, routed)          0.050     4.193    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_2
    SLICE_X100Y96        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.047     4.240 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2/O
                         net (fo=128, routed)         1.984     6.224    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9
    RAMB36_X11Y30        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_8/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X11Y30        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_8/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X11Y30        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_8
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 -3.310    

Slack (VIOLATED) :        -3.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_14/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.509ns (24.253%)  route 4.713ns (75.747%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X11Y15        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/DOUTADOUT[0]
                         net (fo=1, routed)           1.328     2.234    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_n_108
    SLICE_X113Y118       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3/O
                         net (fo=10, routed)          0.476     2.741    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3_n_9
    SLICE_X111Y114       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     2.822 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_1_replica/O
                         net (fo=2, routed)           0.084     2.906    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23_repN
    SLICE_X111Y113       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     2.994 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0/O
                         net (fo=2, routed)           0.133     3.127    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0_n_9
    SLICE_X111Y109       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     3.208 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258/O
                         net (fo=1, routed)           0.207     3.415    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258_n_9
    SLICE_X106Y109       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     3.496 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_240/O
                         net (fo=1, routed)           0.084     3.580    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115_1
    SLICE_X106Y108       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.114     3.694 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_197__0/O
                         net (fo=1, routed)           0.306     4.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_next_we0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     4.049 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115/O
                         net (fo=1, routed)           0.039     4.088    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_4
    SLICE_X103Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.031     4.119 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_51/O
                         net (fo=5, routed)           0.205     4.324    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_0
    SLICE_X101Y99        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047     4.371 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2/O
                         net (fo=128, routed)         1.851     6.222    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_0_i_2_n_9
    RAMB36_X3Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_14/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_14/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_14
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 -3.308    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.543ns (24.807%)  route 4.677ns (75.193%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X11Y15        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/DOUTADOUT[0]
                         net (fo=1, routed)           1.328     2.234    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_n_108
    SLICE_X113Y118       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3/O
                         net (fo=10, routed)          0.476     2.741    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3_n_9
    SLICE_X111Y114       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     2.822 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_1_replica/O
                         net (fo=2, routed)           0.084     2.906    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23_repN
    SLICE_X111Y113       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     2.994 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0/O
                         net (fo=2, routed)           0.133     3.127    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0_n_9
    SLICE_X111Y109       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     3.208 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258/O
                         net (fo=1, routed)           0.207     3.415    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258_n_9
    SLICE_X106Y109       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     3.496 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_240/O
                         net (fo=1, routed)           0.084     3.580    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115_1
    SLICE_X106Y108       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.114     3.694 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_197__0/O
                         net (fo=1, routed)           0.306     4.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_next_we0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     4.049 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115/O
                         net (fo=1, routed)           0.039     4.088    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_4
    SLICE_X103Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.031     4.119 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_51/O
                         net (fo=5, routed)           0.260     4.379    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_0
    SLICE_X99Y97         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.081     4.460 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18/O
                         net (fo=128, routed)         1.760     6.220    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_18_n_9
    RAMB36_X3Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                 -3.306    

Slack (VIOLATED) :        -3.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_6/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 1.431ns (23.058%)  route 4.775ns (76.942%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/DOUTADOUT[0]
                         net (fo=1, routed)           1.439     2.345    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_n_108
    SLICE_X82Y81         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     2.376 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5/O
                         net (fo=3, routed)           0.091     2.467    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5_n_9
    SLICE_X82Y82         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.555 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_2__0_replica_1/O
                         net (fo=1, routed)           0.145     2.700    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_9_repN_1
    SLICE_X82Y81         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.114     2.814 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_rewire_rewire/O
                         net (fo=1, routed)           0.291     3.105    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_n_9
    SLICE_X86Y83         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.047     3.152 f  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_56_rewire_rewire/O
                         net (fo=2, routed)           0.042     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_15_0_0_i_33_0
    SLICE_X86Y83         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     3.225 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_200__1/O
                         net (fo=1, routed)           0.315     3.540    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_we0
    SLICE_X97Y83         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     3.571 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196/O
                         net (fo=1, routed)           0.152     3.723    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196_n_9
    SLICE_X97Y89         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.755 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_175/O
                         net (fo=1, routed)           0.284     4.039    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0
    SLICE_X100Y96        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     4.071 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_106/O
                         net (fo=1, routed)           0.041     4.112    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_1
    SLICE_X100Y96        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     4.143 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_54/O
                         net (fo=11, routed)          0.303     4.446    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_2
    SLICE_X107Y96        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.534 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2/O
                         net (fo=128, routed)         1.672     6.206    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2_n_9
    RAMB36_X9Y1          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X9Y1          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 -3.292    

Slack (VIOLATED) :        -3.277ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_9/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.390ns (22.452%)  route 4.801ns (77.548%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/DOUTADOUT[0]
                         net (fo=1, routed)           1.439     2.345    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_n_108
    SLICE_X82Y81         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     2.376 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5/O
                         net (fo=3, routed)           0.091     2.467    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5_n_9
    SLICE_X82Y82         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.555 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_2__0_replica_1/O
                         net (fo=1, routed)           0.145     2.700    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_9_repN_1
    SLICE_X82Y81         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.114     2.814 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_rewire_rewire/O
                         net (fo=1, routed)           0.291     3.105    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_n_9
    SLICE_X86Y83         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.047     3.152 f  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_56_rewire_rewire/O
                         net (fo=2, routed)           0.042     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_15_0_0_i_33_0
    SLICE_X86Y83         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     3.225 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_200__1/O
                         net (fo=1, routed)           0.315     3.540    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_we0
    SLICE_X97Y83         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     3.571 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196/O
                         net (fo=1, routed)           0.152     3.723    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196_n_9
    SLICE_X97Y89         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.755 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_175/O
                         net (fo=1, routed)           0.284     4.039    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0
    SLICE_X100Y96        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     4.071 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_106/O
                         net (fo=1, routed)           0.041     4.112    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_1
    SLICE_X100Y96        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     4.143 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_54/O
                         net (fo=11, routed)          0.050     4.193    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_2
    SLICE_X100Y96        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.047     4.240 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2/O
                         net (fo=128, routed)         1.951     6.191    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9
    RAMB36_X11Y29        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_9/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X11Y29        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_9/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X11Y29        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_9
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.277    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_28/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.431ns (23.137%)  route 4.754ns (76.863%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/DOUTADOUT[0]
                         net (fo=1, routed)           1.439     2.345    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_n_108
    SLICE_X82Y81         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     2.376 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5/O
                         net (fo=3, routed)           0.091     2.467    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5_n_9
    SLICE_X82Y82         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.555 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_2__0_replica_1/O
                         net (fo=1, routed)           0.145     2.700    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_9_repN_1
    SLICE_X82Y81         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.114     2.814 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_rewire_rewire/O
                         net (fo=1, routed)           0.291     3.105    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_n_9
    SLICE_X86Y83         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.047     3.152 f  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_56_rewire_rewire/O
                         net (fo=2, routed)           0.042     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_15_0_0_i_33_0
    SLICE_X86Y83         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     3.225 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_200__1/O
                         net (fo=1, routed)           0.315     3.540    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_we0
    SLICE_X97Y83         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     3.571 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196/O
                         net (fo=1, routed)           0.152     3.723    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196_n_9
    SLICE_X97Y89         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.755 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_175/O
                         net (fo=1, routed)           0.284     4.039    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0
    SLICE_X100Y96        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     4.071 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_106/O
                         net (fo=1, routed)           0.041     4.112    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_1
    SLICE_X100Y96        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     4.143 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_54/O
                         net (fo=11, routed)          0.303     4.446    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_2
    SLICE_X107Y96        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.534 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2/O
                         net (fo=128, routed)         1.651     6.185    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0_i_2_n_9
    RAMB36_X9Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_28/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X9Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_28/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_28
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.390ns (22.485%)  route 4.792ns (77.515%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19/DOUTADOUT[0]
                         net (fo=1, routed)           1.439     2.345    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_n_108
    SLICE_X82Y81         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     2.376 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5/O
                         net (fo=3, routed)           0.091     2.467    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_5_n_9
    SLICE_X82Y82         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.555 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19_i_2__0_replica_1/O
                         net (fo=1, routed)           0.145     2.700    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_9_repN_1
    SLICE_X82Y81         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.114     2.814 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_rewire_rewire/O
                         net (fo=1, routed)           0.291     3.105    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__1_n_9
    SLICE_X86Y83         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.047     3.152 f  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_56_rewire_rewire/O
                         net (fo=2, routed)           0.042     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_15_0_0_i_33_0
    SLICE_X86Y83         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     3.225 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_200__1/O
                         net (fo=1, routed)           0.315     3.540    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemi_link_prev_we0
    SLICE_X97Y83         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     3.571 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196/O
                         net (fo=1, routed)           0.152     3.723    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_196_n_9
    SLICE_X97Y89         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.755 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_175/O
                         net (fo=1, routed)           0.284     4.039    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_prev_we0
    SLICE_X100Y96        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     4.071 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_106/O
                         net (fo=1, routed)           0.041     4.112    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_1
    SLICE_X100Y96        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     4.143 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_54/O
                         net (fo=11, routed)          0.050     4.193    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_2
    SLICE_X100Y96        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.047     4.240 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2/O
                         net (fo=128, routed)         1.942     6.182    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9
    RAMB36_X10Y33        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X10Y33        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y33        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 -3.268    

Slack (VIOLATED) :        -3.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.576ns (25.522%)  route 4.599ns (74.478%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X11Y15        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/DOUTADOUT[0]
                         net (fo=1, routed)           1.328     2.234    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_n_108
    SLICE_X113Y118       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3/O
                         net (fo=10, routed)          0.476     2.741    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3_n_9
    SLICE_X111Y114       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     2.822 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_1_replica/O
                         net (fo=2, routed)           0.084     2.906    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23_repN
    SLICE_X111Y113       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     2.994 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0/O
                         net (fo=2, routed)           0.133     3.127    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0_n_9
    SLICE_X111Y109       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     3.208 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258/O
                         net (fo=1, routed)           0.207     3.415    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258_n_9
    SLICE_X106Y109       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     3.496 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_240/O
                         net (fo=1, routed)           0.084     3.580    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115_1
    SLICE_X106Y108       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.114     3.694 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_197__0/O
                         net (fo=1, routed)           0.306     4.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_next_we0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     4.049 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115/O
                         net (fo=1, routed)           0.039     4.088    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_4
    SLICE_X103Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.031     4.119 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_51/O
                         net (fo=5, routed)           0.165     4.284    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_0
    SLICE_X101Y99        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     4.398 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2/O
                         net (fo=128, routed)         1.777     6.175    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0_i_2_n_9
    RAMB36_X3Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X3Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 -3.261    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 16:29:05 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 21802 |     0 |   1182240 |  1.84 |
|   LUT as Logic             | 20602 |     0 |   1182240 |  1.74 |
|   LUT as Memory            |  1200 |     0 |    591840 |  0.20 |
|     LUT as Distributed RAM |  1126 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 15040 |     0 |   2364480 |  0.64 |
|   Register as Flip Flop    | 15040 |     0 |   2364480 |  0.64 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1215 |     0 |    147780 |  0.82 |
| F7 Muxes                   |    11 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 53    |          Yes |         Set |            - |
| 14987 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5221 |     0 |    147780 |  3.53 |
|   CLBL                                     |  2644 |     0 |           |       |
|   CLBM                                     |  2577 |     0 |           |       |
| LUT as Logic                               | 20602 |     0 |   1182240 |  1.74 |
|   using O5 output only                     |   112 |       |           |       |
|   using O6 output only                     | 16926 |       |           |       |
|   using O5 and O6                          |  3564 |       |           |       |
| LUT as Memory                              |  1200 |     0 |    591840 |  0.20 |
|   LUT as Distributed RAM                   |  1126 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     8 |       |           |       |
|     using O5 and O6                        |  1118 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 15040 |     0 |   2364480 |  0.64 |
|   Register driven from within the CLB      |  7101 |       |           |       |
|   Register driven from outside the CLB     |  7939 |       |           |       |
|     LUT in front of the register is unused |  4952 |       |           |       |
|     LUT in front of the register is used   |  2987 |       |           |       |
| Unique Control Sets                        |   608 |       |    295560 |  0.21 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  499 |     0 |      2160 | 23.10 |
|   RAMB36/FIFO*    |  497 |     0 |      2160 | 23.01 |
|     RAMB36E2 only |  497 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14987 |            Register |
| LUT6     |  6468 |                 CLB |
| LUT4     |  5295 |                 CLB |
| LUT2     |  4957 |                 CLB |
| LUT5     |  3691 |                 CLB |
| LUT3     |  3092 |                 CLB |
| RAMS32   |  2244 |                 CLB |
| CARRY8   |  1215 |                 CLB |
| LUT1     |   663 |                 CLB |
| RAMB36E2 |   497 |           Block Ram |
| SRL16E   |   134 |                 CLB |
| FDSE     |    53 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| MUXF7    |    11 |                 CLB |
| RAMB18E2 |     4 |           Block Ram |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  5221 |    0 |    0 |  10.60 |   0.00 |   0.00 |
|   CLBL                     |  2644 |    0 |    0 |  10.75 |   0.00 |   0.00 |
|   CLBM                     |  2577 |    0 |    0 |  10.45 |   0.00 |   0.00 |
| CLB LUTs                   | 21802 |    0 |    0 |   5.53 |   0.00 |   0.00 |
|   LUT as Logic             | 20602 |    0 |    0 |   5.23 |   0.00 |   0.00 |
|   LUT as Memory            |  1200 |    0 |    0 |   0.61 |   0.00 |   0.00 |
|     LUT as Distributed RAM |  1126 |    0 |    0 |   0.57 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 15040 |    0 |    0 |   1.91 |   0.00 |   0.00 |
| CARRY8                     |  1215 |    0 |    0 |   2.47 |   0.00 |   0.00 |
| F7 Muxes                   |    11 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   499 |    0 |    0 |  69.31 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   497 |    0 |    0 |  69.03 |   0.00 |   0.00 |
|   RAMB18                   |     4 |    0 |    0 |   0.28 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   608 |    0 |    0 |   0.62 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 16:29:06 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.453   -26409.107                  16511                54950        0.025        0.000                      0                54950        1.155        0.000                       0                 18104  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -3.453   -26409.107                  16511                54950        0.025        0.000                      0                54950        1.155        0.000                       0                 18104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        16511  Failing Endpoints,  Worst Slack       -3.453ns,  Total Violation   -26409.107ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.598ns (25.098%)  route 4.769ns (74.902%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X11Y15        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2/DOUTADOUT[0]
                         net (fo=1, routed)           1.328     2.234    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_n_108
    SLICE_X113Y118       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     2.265 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3/O
                         net (fo=10, routed)          0.476     2.741    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_3_n_9
    SLICE_X111Y114       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.081     2.822 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_601[2]_i_1_replica/O
                         net (fo=2, routed)           0.084     2.906    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__190_23_repN
    SLICE_X111Y113       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     2.994 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0/O
                         net (fo=2, routed)           0.133     3.127    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_265__0_n_9
    SLICE_X111Y109       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     3.208 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258/O
                         net (fo=1, routed)           0.207     3.415    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_258_n_9
    SLICE_X106Y109       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     3.496 r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_240/O
                         net (fo=1, routed)           0.084     3.580    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115_1
    SLICE_X106Y108       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.114     3.694 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_197__0/O
                         net (fo=1, routed)           0.306     4.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_Strassen_fu_388_p_dmemi_link_next_we0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     4.049 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/ram_reg_0_0_i_115/O
                         net (fo=1, routed)           0.039     4.088    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_4_31_4
    SLICE_X103Y101       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.031     4.119 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_419/ram_reg_0_0_i_51/O
                         net (fo=5, routed)           0.228     4.347    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4_31_0
    SLICE_X100Y99        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.136     4.483 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2/O
                         net (fo=128, routed)         1.884     6.367    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_0_i_2_n_9
    RAMB36_X2Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X2Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                 -3.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fallback1_reg_922_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y85        FDRE                                         r  bd_0_i/hls_inst/inst/fallback1_reg_922_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/fallback1_reg_922_reg[14]/Q
                         net (fo=1, routed)           0.033     0.072    bd_0_i/hls_inst/inst/fallback1_reg_922[14]
    SLICE_X105Y85        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18158, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y85        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[14]/C
                         clock pessimism              0.000     0.000    
    SLICE_X105Y85        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X9Y39  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1_31/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X9Y39  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1_31/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X9Y39  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1_31/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-3.453355, worst hold slack (WHS)=0.025000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-3.453355) is less than 0
HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (497 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 21802 15040 12 998 0 74 5221 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 16:29:07 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           5221
LUT:          21802
FF:           15040
DSP:             12
BRAM:           998
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    4.040
CP achieved post-implementation:    6.753
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 16:29:07 2020...
INFO: [HLS 200-112] Total elapsed time: 3045.51 seconds; peak allocated memory: 571.782 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 16:29:09 2020...
