// Seed: 565061075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_2.id_1 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
module module_2 #(
    parameter id_13 = 32'd19,
    parameter id_4  = 32'd84
) (
    output logic id_0,
    input supply1 id_1,
    output logic id_2,
    input tri1 id_3,
    input tri0 _id_4
    , id_11,
    input tri id_5,
    output tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    output uwire id_9
);
  always_comb @(*) id_2 = "" == -1;
  wire  id_12;
  logic _id_13;
  always @(*) id_0 = -1;
  assign id_0 = -1;
  assign id_9 = 1;
  parameter id_14 = 1;
  logic id_15;
  assign id_15[id_13] = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_14,
      id_14
  );
  assign id_11 = id_8;
  assign id_11 = 1;
  logic id_16;
  ;
  supply0 id_17 = id_16 == id_13 < id_1#(.id_5(-1 != id_14));
  wire [-1 : id_4  >  id_4] id_18;
endmodule
