module bus_check(input logic clk, valid, ready, done);

  // intersect: both valid and ready must hold for exactly the same 4 cycles
  property p_transfer;
    @(posedge clk)
      // TODO 1: valid |-> (valid[*4]) intersect (ready[*4]);
      ;
  endproperty

  // and: after valid, ready must arrive within 4 cycles AND done within 8 â€”
  //      the two conditions are checked independently and may complete at different times
  property p_complete;
    @(posedge clk)
      // TODO 2: valid |-> (##[1:4] ready) and (##[1:8] done);
      ;
  endproperty

  transfer_a: assert property (p_transfer);
  complete_a: assert property (p_complete);

endmodule
