#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb  3 14:23:49 2025
# Process ID: 2078506
# Current directory: /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/vivado.log
# Journal file: /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/vivado.jou
# Running On        :chips-server
# Platform          :Ubuntu
# Operating System  :Ubuntu 21.04
# Processor Detail  :11th Gen Intel(R) Core(TM) i9-11900K @ 3.50GHz
# CPU Frequency     :3500.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :134797 MB
# Swap memory       :21474 MB
# Total Virtual     :156271 MB
# Available Virtual :141666 MB
#-----------------------------------------------------------
source run_vivado.tcl
# source ./settings.tcl
## set top_module filter_dut
## set language verilog
## set family virtexuplus
## set device xcvu9p
## set package -flga2104
## set speed -2-i
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:filter_dut:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project filter_dut
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "filter_dut"
# dict set report_options funcmodules {filter_dut_broadcast_Pipeline_VITIS_LOOP_88_1 filter_dut_broadcast filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1 filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4 filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5 filter_dut_parse_filter_config_4_32_s filter_dut_var_const_cmp_32_s filter_dut_var_var_cmp_32_s filter_dut_compare_ops_32_Pipeline_FILTER_MAIN_LOOP filter_dut_compare_ops_32_s filter_dut_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 filter_dut_true_table_4_Pipeline_TRUE_TABLE_READ filter_dut_true_table_4_s filter_dut_pred_pass_32_Pipeline_FILTER_PRED_PASS filter_dut_pred_pass_32_s filter_dut_dynamicFilter_32_32_s}
# dict set report_options bindmodules {filter_dut_flow_control_loop_pipe_sequential_init filter_dut_sparsemux_17_7_1_1_1 filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W filter_dut_fifo_w1_d8_S filter_dut_fifo_w1_d32_S filter_dut_fifo_w72_d2_S filter_dut_fifo_w4_d2_S filter_dut_fifo_w32_d2_S filter_dut_fifo_w10_d8_S filter_dut_start_for_compare_ops_32_U0 filter_dut_start_for_pred_pass_32_U0 filter_dut_start_for_true_table_4_U0}
# dict set report_options max_module_depth 9
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1793.453 ; gain = 353.805 ; free physical = 75894 ; free virtual = 134395
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chips/Storage/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-02-03 14:24:13 IST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Feb  3 14:24:13 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Feb  3 14:24:13 2025] Launched synth_1...
Run output will be captured here: /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/project.runs/synth_1/runme.log
[Mon Feb  3 14:24:13 2025] Waiting for synth_1 to finish...
[Mon Feb  3 14:24:39 2025] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'bd_0_hls_inst_0_synth_1'
 'bd_0_hls_inst_0_synth_1' run failed with below errors.
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xcvu9p'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Note: Vivado 2021.1 and later versions require upgrading your license server tools to the Flex 11.17.2.0 versions. Please confirm with your license admin that the correct version of the license server tools are installed.

wait_on_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2189.336 ; gain = 0.000 ; free physical = 75465 ; free virtual = 133968
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    invoked from within
"if { $has_synth || $has_impl } {
  # synth properties setting
  set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context..."
    (file "run_vivado.tcl" line 132)
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 14:24:39 2025...
