Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Sun Oct  9 18:33:15 2022
| Host         : RDS-Vivado running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -unique_pins -quiet -name timing_4 -file {Z:/Documents/david/GrayDecoder/Datos de Informe/timing_report.txt}
| Design       : Full_GrayDecoder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Modulo3/com1/clk_out_reg/Q (HIGH)

Modulo3/com5/state_reg/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

Modulo3/com5/state_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

inSwitch[0]
inSwitch[1]
inSwitch[2]
inSwitch[3]
read

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

Digito_decena
Digito_unidad
LED1
LED2
LED4
LED8
cSeg7[0]
cSeg7[1]
cSeg7[2]
cSeg7[3]
cSeg7[4]
cSeg7[5]
cSeg7[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.198        0.000                      0                   64        0.177        0.000                      0                   64        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_1               6.198        0.000                      0                   64        0.177        0.000                      0                   64        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_1                       
(none)                      clk_1         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_1
  To Clock:  clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.345%)  route 2.594ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.661     8.109    Modulo3/com1/clk_out_0
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[10]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.345%)  route 2.594ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.661     8.109    Modulo3/com1/clk_out_0
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[11]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.345%)  route 2.594ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.661     8.109    Modulo3/com1/clk_out_0
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[12]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.345%)  route 2.594ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.661     8.109    Modulo3/com1/clk_out_0
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[9]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.902%)  route 2.510ns (78.098%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.577     8.025    Modulo3/com1/clk_out_0
    SLICE_X3Y95          FDRE                                         r  Modulo3/com1/ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  Modulo3/com1/ctr_reg[17]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.704ns (22.065%)  route 2.487ns (77.935%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.554     8.001    Modulo3/com1/clk_out_0
    SLICE_X3Y94          FDRE                                         r  Modulo3/com1/ctr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  Modulo3/com1/ctr_reg[13]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.704ns (22.065%)  route 2.487ns (77.935%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.554     8.001    Modulo3/com1/clk_out_0
    SLICE_X3Y94          FDRE                                         r  Modulo3/com1/ctr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  Modulo3/com1/ctr_reg[14]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.704ns (22.065%)  route 2.487ns (77.935%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.554     8.001    Modulo3/com1/clk_out_0
    SLICE_X3Y94          FDRE                                         r  Modulo3/com1/ctr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  Modulo3/com1/ctr_reg[15]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.704ns (22.065%)  route 2.487ns (77.935%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 14.450 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.554     8.001    Modulo3/com1/clk_out_0
    SLICE_X3Y94          FDRE                                         r  Modulo3/com1/ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605    14.450    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  Modulo3/com1/ctr_reg[16]/C
                         clock pessimism              0.322    14.772    
                         clock uncertainty           -0.035    14.736    
    SLICE_X3Y94          FDRE (Setup_fdre_C_R)       -0.429    14.307    Modulo3/com1/ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 Modulo3/com1/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_1 rise@10.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.704ns (22.180%)  route 2.470ns (77.820%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 14.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     4.811    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Modulo3/com1/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     5.267 r  Modulo3/com1/ctr_reg[0]/Q
                         net (fo=3, routed)           1.130     6.396    Modulo3/com1/ctr[0]
    SLICE_X2Y94                                                       r  Modulo3/com1/ctr[17]_i_4/I5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     6.520 f  Modulo3/com1/ctr[17]_i_4/O
                         net (fo=2, routed)           0.803     7.323    Modulo3/com1/ctr[17]_i_4_n_0
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_1/I2
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  Modulo3/com1/ctr[17]_i_1/O
                         net (fo=17, routed)          0.537     7.985    Modulo3/com1/clk_out_0
    SLICE_X3Y91          FDRE                                         r  Modulo3/com1/ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604    14.449    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  Modulo3/com1/ctr_reg[1]/C
                         clock pessimism              0.322    14.771    
                         clock uncertainty           -0.035    14.735    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429    14.306    Modulo3/com1/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  6.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Modulo1/sub2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo1/sub1/Dgray_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.604     1.469    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Modulo1/sub2/q_reg[1]/Q
                         net (fo=1, routed)           0.119     1.729    Modulo1/sub1/Dgray_in_reg[3]_0[1]
    SLICE_X1Y93          FDRE                                         r  Modulo1/sub1/Dgray_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo1/sub1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  Modulo1/sub1/Dgray_in_reg[1]/C
                         clock pessimism             -0.506     1.482    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.070     1.552    Modulo1/sub1/Dgray_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Modulo1/sub2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo1/sub1/Dgray_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.604     1.469    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Modulo1/sub2/q_reg[0]/Q
                         net (fo=1, routed)           0.119     1.729    Modulo1/sub1/Dgray_in_reg[3]_0[0]
    SLICE_X1Y93          FDRE                                         r  Modulo1/sub1/Dgray_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo1/sub1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  Modulo1/sub1/Dgray_in_reg[0]/C
                         clock pessimism             -0.506     1.482    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.066     1.548    Modulo1/sub1/Dgray_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Modulo1/sub1/dbin_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo2/copy_binNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo1/sub1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Modulo1/sub1/dbin_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Modulo1/sub1/dbin_out_reg[2]/Q
                         net (fo=3, routed)           0.112     1.721    Modulo2/D[2]
    SLICE_X2Y91          FDRE                                         r  Modulo2/copy_binNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.876     1.988    Modulo2/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  Modulo2/copy_binNum_reg[2]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.053     1.537    Modulo2/copy_binNum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Modulo1/sub2/n1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo1/sub2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.604     1.469    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Modulo1/sub2/n1_reg[0]/Q
                         net (fo=1, routed)           0.114     1.724    Modulo1/sub2/n1[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/q_reg[0]/C
                         clock pessimism             -0.519     1.469    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.070     1.539    Modulo1/sub2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Modulo1/sub1/Dgray_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo1/sub1/dbin_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo1/sub1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Modulo1/sub1/Dgray_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Modulo1/sub1/Dgray_in_reg[2]/Q
                         net (fo=3, routed)           0.070     1.666    Modulo1/sub1/Dgray_in[2]
    SLICE_X1Y91                                                       r  Modulo1/sub1/dbin_out[2]_i_1/I1
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.099     1.765 r  Modulo1/sub1/dbin_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    Modulo1/sub1/Dbin[2]
    SLICE_X1Y91          FDRE                                         r  Modulo1/sub1/dbin_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.876     1.988    Modulo1/sub1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Modulo1/sub1/dbin_out_reg[2]/C
                         clock pessimism             -0.519     1.468    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091     1.559    Modulo1/sub1/dbin_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Modulo2/copy_binNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com2/cSegU_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.408%)  route 0.137ns (39.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Modulo2/copy_binNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Modulo2/copy_binNum_reg[3]/Q
                         net (fo=8, routed)           0.137     1.769    Modulo3/com2/cSegU_out_reg[6]_0[3]
    SLICE_X2Y91                                                       r  Modulo3/com2/cSegU_out[6]_i_1/I0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  Modulo3/com2/cSegU_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Modulo3/com2/cSegU[6]
    SLICE_X2Y91          FDRE                                         r  Modulo3/com2/cSegU_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.876     1.988    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  Modulo3/com2/cSegU_out_reg[6]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     1.605    Modulo3/com2/cSegU_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Modulo1/sub1/dbin_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo2/copy_binNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.785%)  route 0.114ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.604     1.469    Modulo1/sub1/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  Modulo1/sub1/dbin_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  Modulo1/sub1/dbin_out_reg[1]/Q
                         net (fo=3, routed)           0.114     1.712    Modulo2/D[1]
    SLICE_X2Y93          FDRE                                         r  Modulo2/copy_binNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo2/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  Modulo2/copy_binNum_reg[1]/C
                         clock pessimism             -0.503     1.485    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.006     1.491    Modulo2/copy_binNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Modulo3/com1/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.604     1.469    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  Modulo3/com1/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Modulo3/com1/ctr_reg[10]/Q
                         net (fo=2, routed)           0.066     1.677    Modulo3/com1/ctr[10]
    SLICE_X2Y93                                                       f  Modulo3/com1/ctr[17]_i_3/I0
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.045     1.722 r  Modulo3/com1/ctr[17]_i_3/O
                         net (fo=2, routed)           0.067     1.788    Modulo3/com1/ctr[17]_i_3_n_0
    SLICE_X2Y93                                                       r  Modulo3/com1/clk_out_i_1/I1
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.833 r  Modulo3/com1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.833    Modulo3/com1/clk_out_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  Modulo3/com1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo3/com1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  Modulo3/com1/clk_out_reg/C
                         clock pessimism             -0.506     1.482    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.602    Modulo3/com1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Modulo1/sub2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo1/sub1/Dgray_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.626%)  route 0.175ns (55.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.602     1.467    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Modulo1/sub2/q_reg[3]/Q
                         net (fo=1, routed)           0.175     1.783    Modulo1/sub1/Dgray_in_reg[3]_0[3]
    SLICE_X1Y91          FDRE                                         r  Modulo1/sub1/Dgray_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.876     1.988    Modulo1/sub1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Modulo1/sub1/Dgray_in_reg[3]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.066     1.550    Modulo1/sub1/Dgray_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Modulo1/sub2/n1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo1/sub2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.602     1.467    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Modulo1/sub2/n1_reg[3]/Q
                         net (fo=1, routed)           0.172     1.780    Modulo1/sub2/n1[3]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.875     1.987    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/q_reg[3]/C
                         clock pessimism             -0.519     1.467    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.070     1.537    Modulo1/sub2/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     Modulo1/sub1/dbin_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     Modulo1/sub1/dbin_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     Modulo1/sub1/dbin_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     Modulo1/sub1/dbin_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     Modulo1/sub2/n1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/dbin_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/dbin_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/Dgray_in_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     Modulo1/sub1/Dgray_in_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/dbin_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     Modulo1/sub1/dbin_out_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.777ns  (logic 3.520ns (45.265%)  route 4.257ns (54.735%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          1.127     1.645    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[1]_inst_i_1/I1
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.152     1.797 r  Modulo3/com6/cSeg7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.130     4.927    cSeg7_OBUF[1]
    R10                                                               r  cSeg7_OBUF[1]_inst/I
    R10                  OBUF (Prop_obuf_I_O)         2.850     7.777 r  cSeg7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.777    cSeg7[1]
    R10                                                               r  cSeg7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 3.296ns (47.168%)  route 3.691ns (52.832%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          1.129     1.647    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[5]_inst_i_1/I0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     1.771 r  Modulo3/com6/cSeg7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.562     4.333    cSeg7_OBUF[5]
    T11                                                               r  cSeg7_OBUF[5]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.654     6.987 r  cSeg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.987    cSeg7[5]
    T11                                                               r  cSeg7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.886ns  (logic 3.312ns (48.099%)  route 3.574ns (51.901%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.600     1.118    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[0]_inst_i_1/I0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     1.242 r  Modulo3/com6/cSeg7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.974     4.216    cSeg7_OBUF[0]
    T10                                                               r  cSeg7_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         2.670     6.886 r  cSeg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.886    cSeg7[0]
    T10                                                               r  cSeg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.832ns  (logic 3.521ns (51.538%)  route 3.311ns (48.462%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.848     1.366    Modulo3/com6/cSeg7[0]
    SLICE_X2Y92                                                       r  Modulo3/com6/cSeg7_OBUF[3]_inst_i_1/I0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.153     1.519 r  Modulo3/com6/cSeg7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.463     3.982    cSeg7_OBUF[3]
    K13                                                               r  cSeg7_OBUF[3]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         2.850     6.832 r  cSeg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.832    cSeg7[3]
    K13                                                               r  cSeg7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.421ns  (logic 3.269ns (50.904%)  route 3.152ns (49.096%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.848     1.366    Modulo3/com6/cSeg7[0]
    SLICE_X2Y92                                                       r  Modulo3/com6/cSeg7_OBUF[4]_inst_i_1/I0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     1.490 r  Modulo3/com6/cSeg7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.305     3.794    cSeg7_OBUF[4]
    P15                                                               r  cSeg7_OBUF[4]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.627     6.421 r  cSeg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.421    cSeg7[4]
    P15                                                               r  cSeg7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 3.508ns (55.610%)  route 2.801ns (44.390%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          1.129     1.647    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[6]_inst_i_1/I0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.152     1.799 r  Modulo3/com6/cSeg7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.471    cSeg7_OBUF[6]
    L18                                                               r  cSeg7_OBUF[6]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         2.838     6.309 r  cSeg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.309    cSeg7[6]
    L18                                                               r  cSeg7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 3.228ns (51.530%)  route 3.036ns (48.470%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          1.127     1.645    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[2]_inst_i_1/I1
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.124     1.769 r  Modulo3/com6/cSeg7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910     3.678    cSeg7_OBUF[2]
    K16                                                               r  cSeg7_OBUF[2]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         2.586     6.264 r  cSeg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.264    cSeg7[2]
    K16                                                               r  cSeg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Digito_decena
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.595ns  (logic 3.271ns (58.456%)  route 2.324ns (41.544%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.796     1.314    Modulo3/com5/state_reg_0
    SLICE_X0Y103                                                      f  Modulo3/com5/Digito_decena_OBUF_inst_i_1/I0
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     1.438 r  Modulo3/com5/Digito_decena_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     2.966    Digito_decena_OBUF
    J18                                                               r  Digito_decena_OBUF_inst/I
    J18                  OBUF (Prop_obuf_I_O)         2.629     5.595 r  Digito_decena_OBUF_inst/O
                         net (fo=0)                   0.000     5.595    Digito_decena
    J18                                                               r  Digito_decena (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Digito_unidad
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.334ns  (logic 3.147ns (58.994%)  route 2.187ns (41.006%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          2.187     2.705    Digito_unidad_OBUF
    J17                                                               r  Digito_unidad_OBUF_inst/I
    J17                  OBUF (Prop_obuf_I_O)         2.629     5.334 r  Digito_unidad_OBUF_inst/O
                         net (fo=0)                   0.000     5.334    Digito_unidad
    J17                                                               r  Digito_unidad (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Modulo3/com5/state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.188ns  (logic 0.642ns (54.063%)  route 0.546ns (45.937%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.546     1.064    Modulo1/sub1/Digito_unidad_OBUF
    SLICE_X2Y94                                                       f  Modulo1/sub1/state_i_1/I3
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     1.188 r  Modulo1/sub1/state_i_1/O
                         net (fo=1, routed)           0.000     1.188    Modulo3/com5/state_reg_1
    SLICE_X2Y94          FDRE                                         r  Modulo3/com5/state_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Modulo3/com5/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.188     0.352    Modulo1/sub1/Digito_unidad_OBUF
    SLICE_X2Y94                                                       f  Modulo1/sub1/state_i_1/I3
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.045     0.397 r  Modulo1/sub1/state_i_1/O
                         net (fo=1, routed)           0.000     0.397    Modulo3/com5/state_reg_1
    SLICE_X2Y94          FDRE                                         r  Modulo3/com5/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Digito_unidad
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.309ns (70.833%)  route 0.539ns (29.167%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.539     0.703    Digito_unidad_OBUF
    J17                                                               r  Digito_unidad_OBUF_inst/I
    J17                  OBUF (Prop_obuf_I_O)         1.145     1.848 r  Digito_unidad_OBUF_inst/O
                         net (fo=0)                   0.000     1.848    Digito_unidad
    J17                                                               r  Digito_unidad (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Digito_decena
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.354ns (69.323%)  route 0.599ns (30.677%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.318     0.482    Modulo3/com5/state_reg_0
    SLICE_X0Y103                                                      f  Modulo3/com5/Digito_decena_OBUF_inst_i_1/I0
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.045     0.527 r  Modulo3/com5/Digito_decena_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     0.808    Digito_decena_OBUF
    J18                                                               r  Digito_decena_OBUF_inst/I
    J18                  OBUF (Prop_obuf_I_O)         1.145     1.954 r  Digito_decena_OBUF_inst/O
                         net (fo=0)                   0.000     1.954    Digito_decena
    J18                                                               r  Digito_decena (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.312ns (60.095%)  route 0.871ns (39.905%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.430     0.594    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[2]_inst_i_1/I1
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.639 r  Modulo3/com6/cSeg7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.080    cSeg7_OBUF[2]
    K16                                                               r  cSeg7_OBUF[2]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         1.103     2.184 r  cSeg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.184    cSeg7[2]
    K16                                                               r  cSeg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.421ns (64.843%)  route 0.771ns (35.157%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.433     0.597    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[6]_inst_i_1/I0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.043     0.640 r  Modulo3/com6/cSeg7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.978    cSeg7_OBUF[6]
    L18                                                               r  cSeg7_OBUF[6]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         1.214     2.192 r  cSeg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.192    cSeg7[6]
    L18                                                               r  cSeg7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.352ns (59.137%)  route 0.934ns (40.863%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.319     0.483    Modulo3/com6/cSeg7[0]
    SLICE_X2Y92                                                       r  Modulo3/com6/cSeg7_OBUF[4]_inst_i_1/I0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.528 r  Modulo3/com6/cSeg7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.616     1.143    cSeg7_OBUF[4]
    P15                                                               r  cSeg7_OBUF[4]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.143     2.287 r  cSeg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.287    cSeg7[4]
    P15                                                               r  cSeg7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.436ns (58.922%)  route 1.001ns (41.078%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.319     0.483    Modulo3/com6/cSeg7[0]
    SLICE_X2Y92                                                       r  Modulo3/com6/cSeg7_OBUF[3]_inst_i_1/I0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.044     0.527 r  Modulo3/com6/cSeg7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.682     1.209    cSeg7_OBUF[3]
    K13                                                               r  cSeg7_OBUF[3]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         1.228     2.437 r  cSeg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.437    cSeg7[3]
    K13                                                               r  cSeg7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.379ns (54.245%)  route 1.163ns (45.755%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.433     0.597    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[5]_inst_i_1/I0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.642 r  Modulo3/com6/cSeg7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.730     1.372    cSeg7_OBUF[5]
    T11                                                               r  cSeg7_OBUF[5]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         1.170     2.543 r  cSeg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.543    cSeg7[5]
    T11                                                               r  cSeg7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.395ns (54.803%)  route 1.151ns (45.197%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.245     0.409    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[0]_inst_i_1/I0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.454 r  Modulo3/com6/cSeg7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.906     1.360    cSeg7_OBUF[0]
    T10                                                               r  cSeg7_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         1.186     2.546 r  cSeg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.546    cSeg7[0]
    T10                                                               r  cSeg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com5/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cSeg7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.435ns (50.584%)  route 1.402ns (49.416%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Modulo3/com5/state_reg/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Modulo3/com5/state_reg/Q
                         net (fo=10, routed)          0.430     0.594    Modulo3/com6/cSeg7[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[1]_inst_i_1/I1
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.044     0.638 r  Modulo3/com6/cSeg7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.972     1.610    cSeg7_OBUF[1]
    R10                                                               r  cSeg7_OBUF[1]_inst/I
    R10                  OBUF (Prop_obuf_I_O)         1.227     2.837 r  cSeg7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.837    cSeg7[1]
    R10                                                               r  cSeg7[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_1
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.592ns  (logic 3.651ns (48.093%)  route 3.941ns (51.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.724     4.812    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  Modulo3/com2/cSegU_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.478     5.290 r  Modulo3/com2/cSegU_out_reg[1]/Q
                         net (fo=1, routed)           0.811     6.101    Modulo3/com6/Q[1]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[1]_inst_i_1/I2
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.323     6.424 r  Modulo3/com6/cSeg7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.130     9.554    cSeg7_OBUF[1]
    R10                                                               r  cSeg7_OBUF[1]_inst/I
    R10                  OBUF (Prop_obuf_I_O)         2.850    12.404 r  cSeg7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.404    cSeg7[1]
    R10                                                               r  cSeg7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.224ns  (logic 3.312ns (45.848%)  route 3.912ns (54.152%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.724     4.812    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  Modulo3/com2/cSegU_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.330 r  Modulo3/com2/cSegU_out_reg[0]/Q
                         net (fo=1, routed)           0.938     6.268    Modulo3/com6/Q[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[0]_inst_i_1/I1
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  Modulo3/com6/cSeg7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.974     9.366    cSeg7_OBUF[0]
    T10                                                               r  cSeg7_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         2.670    12.036 r  cSeg7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.036    cSeg7[0]
    T10                                                               r  cSeg7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.813ns  (logic 3.433ns (50.384%)  route 3.380ns (49.616%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.724     4.812    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Modulo3/com2/cSegU_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.290 r  Modulo3/com2/cSegU_out_reg[5]/Q
                         net (fo=1, routed)           0.818     6.108    Modulo3/com6/Q[5]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[5]_inst_i_1/I1
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.301     6.409 r  Modulo3/com6/cSeg7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.562     8.971    cSeg7_OBUF[5]
    T11                                                               r  cSeg7_OBUF[5]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.654    11.625 r  cSeg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.625    cSeg7[5]
    T11                                                               r  cSeg7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 3.652ns (55.608%)  route 2.916ns (44.392%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.724     4.812    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Modulo3/com2/cSegU_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.290 r  Modulo3/com2/cSegU_out_reg[3]/Q
                         net (fo=1, routed)           0.452     5.742    Modulo3/com6/Q[3]
    SLICE_X2Y92                                                       r  Modulo3/com6/cSeg7_OBUF[3]_inst_i_1/I1
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.324     6.066 r  Modulo3/com6/cSeg7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.463     8.529    cSeg7_OBUF[3]
    K13                                                               r  cSeg7_OBUF[3]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         2.850    11.380 r  cSeg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.380    cSeg7[3]
    K13                                                               r  cSeg7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 3.269ns (52.050%)  route 3.011ns (47.950%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.724     4.812    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Modulo3/com2/cSegU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.330 r  Modulo3/com2/cSegU_out_reg[4]/Q
                         net (fo=1, routed)           0.706     6.036    Modulo3/com6/Q[4]
    SLICE_X2Y92                                                       r  Modulo3/com6/cSeg7_OBUF[4]_inst_i_1/I1
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.160 r  Modulo3/com6/cSeg7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.305     8.465    cSeg7_OBUF[4]
    P15                                                               r  cSeg7_OBUF[4]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.627    11.091 r  cSeg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.091    cSeg7[4]
    P15                                                               r  cSeg7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 3.508ns (60.379%)  route 2.302ns (39.621%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.724     4.812    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  Modulo3/com2/cSegU_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.330 r  Modulo3/com2/cSegU_out_reg[6]/Q
                         net (fo=1, routed)           0.631     5.961    Modulo3/com6/Q[6]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[6]_inst_i_1/I1
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.152     6.113 r  Modulo3/com6/cSeg7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     7.784    cSeg7_OBUF[6]
    L18                                                               r  cSeg7_OBUF[6]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         2.838    10.622 r  cSeg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.622    cSeg7[6]
    L18                                                               r  cSeg7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 3.228ns (55.742%)  route 2.563ns (44.258%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.724     4.812    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Modulo3/com2/cSegU_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.330 r  Modulo3/com2/cSegU_out_reg[2]/Q
                         net (fo=1, routed)           0.653     5.983    Modulo3/com6/Q[2]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[2]_inst_i_1/I2
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.124     6.107 r  Modulo3/com6/cSeg7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910     8.017    cSeg7_OBUF[2]
    K16                                                               r  cSeg7_OBUF[2]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         2.586    10.603 r  cSeg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.603    cSeg7[2]
    K16                                                               r  cSeg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo2/copy_binNum_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.369ns  (logic 3.102ns (57.764%)  route 2.268ns (42.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.726     4.814    Modulo2/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Modulo2/copy_binNum_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.270 r  Modulo2/copy_binNum_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.268     7.538    lopt_2
    J13                                                               r  LED4_OBUF_inst/I
    J13                  OBUF (Prop_obuf_I_O)         2.646    10.183 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    10.183    LED4
    J13                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo2/copy_binNum_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.319ns  (logic 3.069ns (57.704%)  route 2.250ns (42.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.726     4.814    Modulo2/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Modulo2/copy_binNum_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.270 r  Modulo2/copy_binNum_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.250     7.520    lopt
    H17                                                               r  LED1_OBUF_inst/I
    H17                  OBUF (Prop_obuf_I_O)         2.613    10.133 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    10.133    LED1
    H17                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo2/copy_binNum_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.812ns  (logic 3.084ns (64.099%)  route 1.727ns (35.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.991    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.726     4.814    Modulo2/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Modulo2/copy_binNum_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.270 r  Modulo2/copy_binNum_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.727     6.997    lopt_1
    K15                                                               r  LED2_OBUF_inst/I
    K15                  OBUF (Prop_obuf_I_O)         2.628     9.625 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     9.625    LED2
    K15                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Modulo1/sub1/dbin_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Modulo3/com5/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.824%)  route 0.293ns (61.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo1/sub1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  Modulo1/sub1/dbin_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Modulo1/sub1/dbin_out_reg[3]/Q
                         net (fo=3, routed)           0.293     1.902    Modulo1/sub1/Q[3]
    SLICE_X2Y94                                                       r  Modulo1/sub1/state_i_1/I0
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.045     1.947 r  Modulo1/sub1/state_i_1/O
                         net (fo=1, routed)           0.000     1.947    Modulo3/com5/state_reg_1
    SLICE_X2Y94          FDRE                                         r  Modulo3/com5/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo2/copy_binNum_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.641ns  (logic 1.286ns (78.394%)  route 0.354ns (21.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.605     1.470    Modulo2/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Modulo2/copy_binNum_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Modulo2/copy_binNum_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.354     1.966    lopt_1
    K15                                                               r  LED2_OBUF_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.145     3.111 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     3.111    LED2
    K15                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo2/copy_binNum_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 1.301ns (78.983%)  route 0.346ns (21.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.600     1.465    Modulo2/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  Modulo2/copy_binNum_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Modulo2/copy_binNum_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.346     1.953    lopt_3
    N14                                                               r  LED8_OBUF_inst/I
    N14                  OBUF (Prop_obuf_I_O)         1.160     3.113 r  LED8_OBUF_inst/O
                         net (fo=0)                   0.000     3.113    LED8
    N14                                                               r  LED8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo2/copy_binNum_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.271ns (68.678%)  route 0.580ns (31.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.605     1.470    Modulo2/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Modulo2/copy_binNum_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Modulo2/copy_binNum_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.580     2.191    lopt
    H17                                                               r  LED1_OBUF_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.130     3.322 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     3.322    LED1
    H17                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo2/copy_binNum_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.303ns (68.953%)  route 0.587ns (31.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.605     1.470    Modulo2/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Modulo2/copy_binNum_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Modulo2/copy_binNum_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.587     2.198    lopt_2
    J13                                                               r  LED4_OBUF_inst/I
    J13                  OBUF (Prop_obuf_I_O)         1.162     3.360 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000     3.360    LED4
    J13                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com3/cSegD_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.312ns (67.499%)  route 0.632ns (32.501%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo3/com3/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  Modulo3/com3/cSegD_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Modulo3/com3/cSegD_out_reg[2]/Q
                         net (fo=2, routed)           0.190     1.823    Modulo3/com6/decenaImprimir[0]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[2]_inst_i_1/I0
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  Modulo3/com6/cSeg7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.309    cSeg7_OBUF[2]
    K16                                                               r  cSeg7_OBUF[2]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         1.103     3.413 r  cSeg7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.413    cSeg7[2]
    K16                                                               r  cSeg7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.421ns (72.494%)  route 0.539ns (27.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  Modulo3/com2/cSegU_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Modulo3/com2/cSegU_out_reg[6]/Q
                         net (fo=1, routed)           0.202     1.835    Modulo3/com6/Q[6]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[6]_inst_i_1/I1
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.043     1.878 r  Modulo3/com6/cSeg7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.215    cSeg7_OBUF[6]
    L18                                                               r  cSeg7_OBUF[6]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         1.214     3.429 r  cSeg7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.429    cSeg7[6]
    L18                                                               r  cSeg7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.352ns (61.740%)  route 0.838ns (38.260%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Modulo3/com2/cSegU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Modulo3/com2/cSegU_out_reg[4]/Q
                         net (fo=1, routed)           0.222     1.855    Modulo3/com6/Q[4]
    SLICE_X2Y92                                                       r  Modulo3/com6/cSeg7_OBUF[4]_inst_i_1/I1
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  Modulo3/com6/cSeg7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.616     2.515    cSeg7_OBUF[4]
    P15                                                               r  cSeg7_OBUF[4]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.143     3.659 r  cSeg7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.659    cSeg7[4]
    P15                                                               r  cSeg7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.478ns (64.216%)  route 0.824ns (35.784%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Modulo3/com2/cSegU_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  Modulo3/com2/cSegU_out_reg[3]/Q
                         net (fo=1, routed)           0.141     1.758    Modulo3/com6/Q[3]
    SLICE_X2Y92                                                       r  Modulo3/com6/cSeg7_OBUF[3]_inst_i_1/I1
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.102     1.860 r  Modulo3/com6/cSeg7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.542    cSeg7_OBUF[3]
    K13                                                               r  cSeg7_OBUF[3]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         1.228     3.770 r  cSeg7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.770    cSeg7[3]
    K13                                                               r  cSeg7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Modulo3/com2/cSegU_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cSeg7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.417ns (58.695%)  route 0.997ns (41.305%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.840    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.603     1.468    Modulo3/com2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Modulo3/com2/cSegU_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  Modulo3/com2/cSegU_out_reg[5]/Q
                         net (fo=1, routed)           0.267     1.884    Modulo3/com6/Q[5]
    SLICE_X0Y91                                                       r  Modulo3/com6/cSeg7_OBUF[5]_inst_i_1/I1
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.099     1.983 r  Modulo3/com6/cSeg7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.713    cSeg7_OBUF[5]
    T11                                                               r  cSeg7_OBUF[5]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         1.170     3.883 r  cSeg7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.883    cSeg7[5]
    T11                                                               r  cSeg7[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.500ns  (logic 0.962ns (38.470%)  route 1.538ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  read_IBUF_inst/O
                         net (fo=8, routed)           1.538     2.500    Modulo1/sub2/E[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605     4.450    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.500ns  (logic 0.962ns (38.470%)  route 1.538ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  read_IBUF_inst/O
                         net (fo=8, routed)           1.538     2.500    Modulo1/sub2/E[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605     4.450    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[1]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.500ns  (logic 0.962ns (38.470%)  route 1.538ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  read_IBUF_inst/O
                         net (fo=8, routed)           1.538     2.500    Modulo1/sub2/E[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605     4.450    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/q_reg[0]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.500ns  (logic 0.962ns (38.470%)  route 1.538ns (61.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  read_IBUF_inst/O
                         net (fo=8, routed)           1.538     2.500    Modulo1/sub2/E[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605     4.450    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/q_reg[1]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.358ns  (logic 0.962ns (40.788%)  route 1.396ns (59.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  read_IBUF_inst/O
                         net (fo=8, routed)           1.396     2.358    Modulo1/sub2/E[0]
    SLICE_X0Y91          FDRE                                         r  Modulo1/sub2/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604     4.449    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  Modulo1/sub2/q_reg[2]/C

Slack:                    inf
  Source:                 inSwitch[3]
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.331ns  (logic 0.962ns (41.284%)  route 1.368ns (58.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  inSwitch[3] (IN)
                         net (fo=0)                   0.000     0.000    inSwitch[3]
    R15                                                               r  inSwitch_IBUF[3]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  inSwitch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.368     2.331    Modulo1/sub2/D[3]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.602     4.447    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.962ns (45.485%)  route 1.152ns (54.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  read_IBUF_inst/O
                         net (fo=8, routed)           1.152     2.114    Modulo1/sub2/E[0]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.602     4.447    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[2]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.962ns (45.485%)  route 1.152ns (54.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  read_IBUF_inst/O
                         net (fo=8, routed)           1.152     2.114    Modulo1/sub2/E[0]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.602     4.447    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.114ns  (logic 0.962ns (45.485%)  route 1.152ns (54.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  read_IBUF_inst/O
                         net (fo=8, routed)           1.152     2.114    Modulo1/sub2/E[0]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.602     4.447    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/q_reg[3]/C

Slack:                    inf
  Source:                 inSwitch[0]
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.073ns  (logic 0.963ns (46.427%)  route 1.111ns (53.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  inSwitch[0] (IN)
                         net (fo=0)                   0.000     0.000    inSwitch[0]
    J15                                                               r  inSwitch_IBUF[0]_inst/I
    J15                  IBUF (Prop_ibuf_I_O)         0.963     0.963 r  inSwitch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.111     2.073    Modulo1/sub2/D[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.753    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.605     4.450    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inSwitch[1]
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.193ns (35.979%)  route 0.344ns (64.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  inSwitch[1] (IN)
                         net (fo=0)                   0.000     0.000    inSwitch[1]
    L16                                                               r  inSwitch_IBUF[1]_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  inSwitch_IBUF[1]_inst/O
                         net (fo=1, routed)           0.344     0.538    Modulo1/sub2/D[1]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[1]/C

Slack:                    inf
  Source:                 inSwitch[2]
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.199ns (35.857%)  route 0.356ns (64.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  inSwitch[2] (IN)
                         net (fo=0)                   0.000     0.000    inSwitch[2]
    M13                                                               r  inSwitch_IBUF[2]_inst/I
    M13                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  inSwitch_IBUF[2]_inst/O
                         net (fo=1, routed)           0.356     0.555    Modulo1/sub2/D[2]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.875     1.987    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[2]/C

Slack:                    inf
  Source:                 inSwitch[0]
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.191ns (29.951%)  route 0.448ns (70.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  inSwitch[0] (IN)
                         net (fo=0)                   0.000     0.000    inSwitch[0]
    J15                                                               r  inSwitch_IBUF[0]_inst/I
    J15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  inSwitch_IBUF[0]_inst/O
                         net (fo=1, routed)           0.448     0.639    Modulo1/sub2/D[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.190ns (29.716%)  route 0.450ns (70.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  read_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.641    Modulo1/sub2/E[0]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.875     1.987    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[2]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.190ns (29.716%)  route 0.450ns (70.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  read_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.641    Modulo1/sub2/E[0]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.875     1.987    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.190ns (29.716%)  route 0.450ns (70.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  read_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.641    Modulo1/sub2/E[0]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.875     1.987    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/q_reg[3]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.190ns (25.146%)  route 0.567ns (74.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  read_IBUF_inst/O
                         net (fo=8, routed)           0.567     0.757    Modulo1/sub2/E[0]
    SLICE_X0Y91          FDRE                                         r  Modulo1/sub2/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.876     1.988    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  Modulo1/sub2/q_reg[2]/C

Slack:                    inf
  Source:                 inSwitch[3]
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.191ns (25.055%)  route 0.571ns (74.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  inSwitch[3] (IN)
                         net (fo=0)                   0.000     0.000    inSwitch[3]
    R15                                                               r  inSwitch_IBUF[3]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  inSwitch_IBUF[3]_inst/O
                         net (fo=1, routed)           0.571     0.762    Modulo1/sub2/D[3]
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.875     1.987    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Modulo1/sub2/n1_reg[3]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.190ns (23.328%)  route 0.626ns (76.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  read_IBUF_inst/O
                         net (fo=8, routed)           0.626     0.816    Modulo1/sub2/E[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[0]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            Modulo1/sub2/n1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.190ns (23.328%)  route 0.626ns (76.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    N17                                                               r  read_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  read_IBUF_inst/O
                         net (fo=8, routed)           0.626     0.816    Modulo1/sub2/E[0]
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.877     1.989    Modulo1/sub2/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Modulo1/sub2/n1_reg[1]/C





