# cache-memory-hierarchy-simulator
 Implemention of a flexible cache and memory hierarchy simulator. The cache module also implements the functionality of stream buffers. The caches use Write-Back Write-Allocate (WBWA) write policy and Least-Recently-Used (LRU) replacement policy.
