//==========================================================================
//Project     : QUYUAN2
//File Name   : tb_reg_define.sv
//Date        : Wed 13 Apr 2022 07:13:39 PM CST
//Email       : MT_QY2_DV_GRP@mthreads.com
//Descriptions: N/A
//==========================================================================
#ifndef __TB_REG_DEFINE_SV__
#define __TB_REG_DEFINE_SV__

// ---- Register Definition Principles ----
// 1. base address of each module (XXX_BASE) should have been defined in tb_comm_define.sv
// 2. please do not define register base address in this file
// 3. each register macro name should start with REG_XXX
// 4. each register macro name should be uppercase


// --------------------------------------------------------------------
// BIF (for test)
// --------------------------------------------------------------------
#define REG_INT_EN_CLEAR            (BIF_CFG_BASE + 0x0104)
#define REG_INT_STATE               (BIF_CFG_BASE + 0x0108)

//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The HSIO Subsystem Register Defines Declare Begin                       |//
//|---------------------------------------------------------------------------------------------------------------|//
//--PCIE
#define PCIE_SS_CFG_MSI_TABLE_BASE    (PCIE_SS_CFG_BASE+ 0)
#define PCIE_PHY_CFG_APP_REG_BASE     (PCIE_PHY_CFG_BASE + 0x80000)
#define PCIE_SS_APP_CORE_INIT_RST_REG (PCIE_SS_CFG_BASE  + 0x0014 )
#define PCIE_SS_INT_ENABLE_0_REG      (PCIE_SS_CFG_BASE + 0x1050) 
#define PCIE_SS_INT_STATUS_0_REG      (PCIE_SS_CFG_BASE + 0x1054) 
#define PCIE_SS_INT_ENABLE_1_REG      (PCIE_SS_CFG_BASE + 0x1058) 
#define PCIE_SS_INT_STATUS_1_REG      (PCIE_SS_CFG_BASE + 0x105c) 

//--MTLINK
//#define LINK_SRD_0_CFG_BASE                      (REG_BASE + 0x01900000)
//#define LINK_ITR_0_CFG_BASE                      (REG_BASE + 0x01910000)
//#define LINK_TZC_0_CFG_BASE                      (REG_BASE + 0x01911000)
//#define LINK_AMT_0_CFG_BASE                      (REG_BASE + 0x01912000)
//#define LINK_WRAP_0_CFG_BASE                     (REG_BASE + 0x01913000)
//#define LINK_NOC_0_CFG_BASE                      (REG_BASE + 0x01914000)

#define REG_LINK_SLE_TX_LANE(i)                  (LINK_ITR_CFG_BASE(i) + 0x00000010)
#define REG_LINK_SLE_TX_LANE2(i)                 (LINK_ITR_CFG_BASE(i) + 0x00000014)
#define REG_LINK_SLE_TX_CFG(i)                   (LINK_ITR_CFG_BASE(i) + 0x00000018)
#define REG_LINK_SLE_TX_SEGMENT_ENABLE(i)        (LINK_ITR_CFG_BASE(i) + 0x0000001C)
#define REG_LINK_SLE_TX_PIPE_ENABLE(i)           (LINK_ITR_CFG_BASE(i) + 0x00000020)
#define REG_LINK_SLE_TX_CTL(i)                   (LINK_ITR_CFG_BASE(i) + 0x00000024)
#define REG_LINK_SLE_TX_BURST(i)                 (LINK_ITR_CFG_BASE(i) + 0x00000038)
#define REG_LINK_SLE_TX_METAFRAME(i)             (LINK_ITR_CFG_BASE(i) + 0x0000003C)
#define REG_LINK_SLE_TX_RETRANSMIT_CONFIG(i)     (LINK_ITR_CFG_BASE(i) + 0x0000004C)
#define REG_LINK_SLE_TX_ERRINS0(i)               (LINK_ITR_CFG_BASE(i) + 0x00000060)
#define REG_LINK_SLE_TX_ERRINS1(i)               (LINK_ITR_CFG_BASE(i) + 0x00000064)
#define REG_LINK_SLE_TX_ERRINS2(i)               (LINK_ITR_CFG_BASE(i) + 0x00000068)
#define REG_LINK_SLE_TX_ERRINS3(i)               (LINK_ITR_CFG_BASE(i) + 0x0000006C)
#define REG_LINK_SLE_TX_CAL_INBAND(i)            (LINK_ITR_CFG_BASE(i) + 0x000000D0)
#define REG_LINK_SLE_TX_INT(i)                   (LINK_ITR_CFG_BASE(i) + 0x0000018C)
#define REG_LINK_SLE_TX_INT_MASK(i)              (LINK_ITR_CFG_BASE(i) + 0x00000190)
#define REG_LINK_SLE_TX_INT2(i)                  (LINK_ITR_CFG_BASE(i) + 0x00000194)
#define REG_LINK_SLE_TX_INT2_MASK(i)             (LINK_ITR_CFG_BASE(i) + 0x00000198)
#define REG_LINK_FEC_ENC_PER_CFG(i)              (LINK_ITR_CFG_BASE(i) + 0x00000300)
#define REG_LINK_SLE_RX_LANE(i)                  (LINK_ITR_CFG_BASE(i) + 0x00000410)
#define REG_LINK_SLE_RX_LANE2(i)                 (LINK_ITR_CFG_BASE(i) + 0x00000414)
#define REG_LINK_SLE_RX_CFG(i)                   (LINK_ITR_CFG_BASE(i) + 0x00000418)
#define REG_LINK_SLE_RX_SEGMENT_ENABLE(i)        (LINK_ITR_CFG_BASE(i) + 0x0000041C)
#define REG_LINK_SLE_RX_PIPE_ENABLE(i)           (LINK_ITR_CFG_BASE(i) + 0x00000420)
#define REG_LINK_SLE_RX_BURST(i)                 (LINK_ITR_CFG_BASE(i) + 0x00000438)
#define REG_LINK_SLE_RX_METAFRAME(i)             (LINK_ITR_CFG_BASE(i) + 0x0000043C)
#define REG_LINK_SLE_RX_RETRANSMIT_CONFIG(i)     (LINK_ITR_CFG_BASE(i) + 0x0000044C)
#define REG_LINK_SLE_RX_RETRANSMIT_TIME_CFG(i)   (LINK_ITR_CFG_BASE(i) + 0x00000450)
#define REG_LINK_SLE_RX_RETRANSMIT_TIME_CFG2(i)  (LINK_ITR_CFG_BASE(i) + 0x00000458)
#define REG_LINK_SLE_RX_CAL_INBAND(i)            (LINK_ITR_CFG_BASE(i) + 0x000004D0)
#define REG_LINK_SLE_RX_INT(i)                   (LINK_ITR_CFG_BASE(i) + 0x0000058C)
#define REG_LINK_SLE_RX_INT_MASK(i)              (LINK_ITR_CFG_BASE(i) + 0x00000590)
#define REG_LINK_SLE_RX_INT2(i)                  (LINK_ITR_CFG_BASE(i) + 0x00000594)
#define REG_LINK_SLE_RX_INT2_MASK(i)             (LINK_ITR_CFG_BASE(i) + 0x00000598)
#define REG_LINK_SLE_RX_EXT_INT(i)               (LINK_ITR_CFG_BASE(i) + 0x000005A0)
#define REG_LINK_SLE_RX_EXT_INT_MASK(i)          (LINK_ITR_CFG_BASE(i) + 0x000005A4)
#define REG_LINK_SLE_RX_EXT_INT2(i)              (LINK_ITR_CFG_BASE(i) + 0x000005A8)
#define REG_LINK_SLE_RX_EXT_INT2_MASK(i)         (LINK_ITR_CFG_BASE(i) + 0x000005AC)
#define REG_LINK_SLE_RX_WRD_SYNC_CHG(i)          (LINK_ITR_CFG_BASE(i) + 0x000005DC)
#define REG_LINK_SLE_RX_ALIGN(i)                 (LINK_ITR_CFG_BASE(i) + 0x000005E4)
#define REG_LINK_FEC_DEC_PER_CFG(i)              (LINK_ITR_CFG_BASE(i) + 0x00000700)
#define REG_LINK_ILKN_CONFIG1_REG(i)             (LINK_ITR_CFG_BASE(i) + 0x00000800)
#define REG_LINK_AXI_BRIDGE_CONFIG1_REG(i)       (LINK_ITR_CFG_BASE(i) + 0x00000804)
#define REG_LINK_D2D_INTR_SUMMARY(i)             (LINK_ITR_CFG_BASE(i) + 0x00000808)
#define REG_LINK_D2D_INTR2_SUMMARY(i)            (LINK_ITR_CFG_BASE(i) + 0x0000080C)
#define REG_LINK_D2D_INTR_SUMMARY_MASK(i)        (LINK_ITR_CFG_BASE(i) + 0x00000810)
#define REG_LINK_D2D_INTR2_SUMMARY_MASK(i)       (LINK_ITR_CFG_BASE(i) + 0x00000814)
#define REG_LINK_TX_AFIFO_WATER_MARK(i)          (LINK_ITR_CFG_BASE(i) + 0x00000818)
#define REG_LINK_D2D_COMMON_INTR(i)              (LINK_ITR_CFG_BASE(i) + 0x00000820)
#define REG_LINK_D2D_COMMON_INTR_MASK(i)         (LINK_ITR_CFG_BASE(i) + 0x00000824)
#define REG_LINK_D2D_COMMON_INTR2(i)             (LINK_ITR_CFG_BASE(i) + 0x00000828)
#define REG_LINK_D2D_COMMON_INTR2_MASK(i)        (LINK_ITR_CFG_BASE(i) + 0x0000082C)
#define REG_LINK_AXI_FC_RX_CONTROL1(i)           (LINK_ITR_CFG_BASE(i) + 0x00000A18)
#define REG_LINK_AXI_FC_RX_CONTROL2(i)           (LINK_ITR_CFG_BASE(i) + 0x00000A1C)
#define REG_LINK_AXI_FC_RX_CONTROL3(i)           (LINK_ITR_CFG_BASE(i) + 0x00000A20)
#define REG_LINK_REG_AXI_TX_INTERRUPT(i)         (LINK_ITR_CFG_BASE(i) + 0x00000A48)
#define REG_LINK_REG_AXI_TX_INTERRUPT_MASK(i)    (LINK_ITR_CFG_BASE(i) + 0x00000A4C)
#define REG_LINK_REG_AXI_RX_INTERRUPT(i)         (LINK_ITR_CFG_BASE(i) + 0x00000A50)
#define REG_LINK_REG_AXI_RX_INTERRUPT_MASK(i)    (LINK_ITR_CFG_BASE(i) + 0x00000A54)
#define REG_LINK_REG_AXI_RX_INTERRUPT2(i)        (LINK_ITR_CFG_BASE(i) + 0x00000A50)
#define REG_LINK_REG_AXI_RX_INTERRUPT2_MASK(i)   (LINK_ITR_CFG_BASE(i) + 0x00000A64)
#define REG_LINK_CTRL_WRAP_INTSTATUS(i)          (LINK_WRAP_H_CFG_BASE(i) + 0x0000001C)                  
#define REG_LINK_CTRL_WRAP_INTMASK(i)            (LINK_WRAP_H_CFG_BASE(i) + 0x00000020)                  
#define REG_LINK_TESTPTN_0(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000024)                  
#define REG_LINK_TESTPTN_1(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000028)                  
#define REG_LINK_TESTPTN_2(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x0000002C)                  
#define REG_LINK_TESTPTN_3(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000030)                  
#define REG_LINK_TESTPTN_4(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000034)                  
#define REG_LINK_TESTPTN_5(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000038)                  
#define REG_LINK_TESTPTN_6(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x0000003C)                  
#define REG_LINK_TESTPTN_7(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000040)                  
#define REG_LINK_TESTPTN_8(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000044)                  
#define REG_LINK_TESTPTN_9(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000048)                  
#define REG_LINK_LKDN_PROT(i)                    (LINK_WRAP_H_CFG_BASE(i) + 0x00000078)                  
#define REG_LINK_ILKN_AXI_DOMAIN_INT_MASK(i)     (LINK_WRAP_H_CFG_BASE(i) + 0x0000008C)                  
#define REG_LINK_SRD_INTR_MASK(i)                (LINK_WRAP_CFG_BASE(i) + 0x0000000C)
#define REG_LINK_SRD_INTR(i)                     (LINK_WRAP_CFG_BASE(i) + 0x00000010)
#define REG_LINK_SRD_INTR_CLR(i)                 (LINK_WRAP_CFG_BASE(i) + 0x00000014)
#define REG_LINK_SRD_SWRST(i)                    (LINK_SRD_CFG_BASE(i) + 0x00013018)

//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The DISPLAY Subsystem Register Defines Declare Begin                    |//
//|---------------------------------------------------------------------------------------------------------------|//
//--DSC
#define REG_DSC_PPS0(i)                     (DSC_CFG_BASE(i) + 0x00 )
#define REG_DSC_PPS4(i)                     (DSC_CFG_BASE(i) + 0x04 )
#define REG_DSC_PPS8(i)                     (DSC_CFG_BASE(i) + 0x08 )
#define REG_DSC_PPS12(i)                    (DSC_CFG_BASE(i) + 0x0c )
#define REG_DSC_PPS16(i)                    (DSC_CFG_BASE(i) + 0x10 )
#define REG_DSC_PPS20(i)                    (DSC_CFG_BASE(i) + 0x14 )
#define REG_DSC_PPS24(i)                    (DSC_CFG_BASE(i) + 0x18 )
#define REG_DSC_PPS28(i)                    (DSC_CFG_BASE(i) + 0x1c )
#define REG_DSC_PPS32(i)                    (DSC_CFG_BASE(i) + 0x20 )
#define REG_DSC_PPS36(i)                    (DSC_CFG_BASE(i) + 0x24 )
#define REG_DSC_PPS40(i)                    (DSC_CFG_BASE(i) + 0x28 )
#define REG_DSC_PPS44(i)                    (DSC_CFG_BASE(i) + 0x2c )
#define REG_DSC_PPS48(i)                    (DSC_CFG_BASE(i) + 0x30 )
#define REG_DSC_PPS52(i)                    (DSC_CFG_BASE(i) + 0x34 )
#define REG_DSC_PPS56(i)                    (DSC_CFG_BASE(i) + 0x38 )
#define REG_DSC_PPS60(i)                    (DSC_CFG_BASE(i) + 0x3c )
#define REG_DSC_PPS64(i)                    (DSC_CFG_BASE(i) + 0x40 )
#define REG_DSC_PPS68(i)                    (DSC_CFG_BASE(i) + 0x44 )
#define REG_DSC_PPS72(i)                    (DSC_CFG_BASE(i) + 0x48 )
#define REG_DSC_PPS76(i)                    (DSC_CFG_BASE(i) + 0x4c )
#define REG_DSC_PPS80(i)                    (DSC_CFG_BASE(i) + 0x50 )
#define REG_DSC_PPS84(i)                    (DSC_CFG_BASE(i) + 0x54 )
#define REG_DSC_PPS88(i)                    (DSC_CFG_BASE(i) + 0x58 )
#define REG_DSC_PPS92(i)                    (DSC_CFG_BASE(i) + 0x5c )
#define REG_DSC_VERSION(i)                  (DSC_CFG_BASE(i) + 0x80 + 0x0)
#define REG_DSC_CFG_REG0(i)                 (DSC_CFG_BASE(i) + 0x80 + 0x4)
#define REG_DSC_CFG_REG1(i)                 (DSC_CFG_BASE(i) + 0x80 + 0x8)
#define REG_DSC_CFG_REG2(i)                 (DSC_CFG_BASE(i) + 0x80 + 0xc)
#define REG_DSC_CFG_REG3(i)                 (DSC_CFG_BASE(i) + 0x80 + 0x10)
#define REG_DSC_CTRL0(i)                    (DSC_CFG_BASE(i) + 0x80 + 0x20)
#define REG_DSC_CTRL1(i)                    (DSC_CFG_BASE(i) + 0x80 + 0x24)
#define REG_DSC_STS0(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x28)
#define REG_DSC_STS1(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x2c)
#define REG_DSC_STS2(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x30)
#define REG_DSC_STS3(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x34)
#define REG_DSC_STS4(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x38)
#define REG_DSC_STS5(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x3c)
#define REG_DSC_SPM(i)                      (DSC_CFG_BASE(i) + 0x80 + 0x40)
#define REG_DSC_ERS(i)                      (DSC_CFG_BASE(i) + 0x80 + 0x44)
#define REG_DSC_NMEM(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x48)
#define REG_DSC_BLK0(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x50)
#define REG_DSC_BLK1(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x54)
#define REG_DSC_BLK2(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x58)
#define REG_DSC_STS6(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x60)
#define REG_DSC_STS7(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x64)
#define REG_DSC_STS8(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x68)
#define REG_DSC_STS9(i)                     (DSC_CFG_BASE(i) + 0x80 + 0x6c)
#define REG_DSC_STS10(i)                    (DSC_CFG_BASE(i) + 0x80 + 0x70)
#define REG_DSC_STS11(i)                    (DSC_CFG_BASE(i) + 0x80 + 0x74)
//#define REG_DSC_CLK_CNT_DEBUG(i)            (DSC_CFG_BASE(i) + 0xcc)
#define REG_DSC_CLK_CNT_GATE(i)             (DSC_CFG_BASE(i) + 0xdc)
//#define REG_DSC_MAX_INTR(i)                 (DSC_CFG_BASE(i) + 0xf8)
//#define REG_DSC_MAX_FRAC(i)                 (DSC_CFG_BASE(i) + 0xfc)

//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The VIDEO Subsystem Register Defines Declare Begin                      |//
//|---------------------------------------------------------------------------------------------------------------|//
//boda955
#define REG_VID_TOP_BODA955_VIR_AXUSER      (VID_SS_CFG_BASE+0x100)
#define REG_VID_TOP_WAVE517_0_VIR_AXUSER    (VID_SS_CFG_BASE+0x104)
#define REG_VID_TOP_WAVE517_1_VIR_AXUSER    (VID_SS_CFG_BASE+0x108)
#define REG_VID_TOP_WAVE517_2_VIR_AXUSER    (VID_SS_CFG_BASE+0x10c)
#define REG_VID_TOP_WAVE517_3_VIR_AXUSER    (VID_SS_CFG_BASE+0x110)
#define REG_VID_TOP_WAVE517_4_VIR_AXUSER    (VID_SS_CFG_BASE+0x114)
#define REG_VID_TOP_WAVE517_5_VIR_AXUSER    (VID_SS_CFG_BASE+0x118)
#define REG_VID_TOP_VE1_0_VIR_AXUSER        (VID_SS_CFG_BASE+0x11c)
#define REG_VID_TOP_VE1_1_VIR_AXUSER        (VID_SS_CFG_BASE+0x120)
#define REG_VID_TOP_WAVE627_2_VIR_AXUSER    (VID_SS_CFG_BASE+0x124)
#define REG_VID_TOP_WAVE627_3_VIR_AXUSER    (VID_SS_CFG_BASE+0x128)
#define REG_VID_TOP_JPEG_0_VIR_AXUSER       (VID_SS_CFG_BASE+0x12c)
#define REG_VID_TOP_JPEG_1_VIR_AXUSER       (VID_SS_CFG_BASE+0x130)
#define REG_VID_TOP_JPEG_2_VIR_AXUSER       (VID_SS_CFG_BASE+0x134)
#define REG_VID_TOP_JPEG_3_VIR_AXUSER       (VID_SS_CFG_BASE+0x138)
//--WAVE517

//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The DDR Subsystem Register Defines Declare Begin                        |//
//|---------------------------------------------------------------------------------------------------------------|//
//--MISC
//-----DDR_SS--------------------
#ifdef DDRC_TB_RAMBUS_CTRL
   #define  REG_DDRC_TB_SV_C_SYNC_REG_ADDR 0x8014
#else
   #define  REG_DDRC_TB_SV_C_SYNC_REG_ADDR 0x800
   #define  REG_DDR_MT_SCHSTAT_ADDR(i) (0x10fc+0x07f02000000+i*0x400000)
#endif

//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The NoC Subsystem Register Defines Declare Begin                        |//
//|---------------------------------------------------------------------------------------------------------------|//
//--PCIE SUB NOC
//--SM   SUB NOC
#define SM_AMT_BASE                      (REG_BASE + 0x00094000                     )//OK
#define FE_AMT_BASE                      (REG_BASE + 0x0002c000                     )//OK
#define PCIE_AMT_BASE                    (REG_BASE + 0x007ff000                     )//OK
#define DISP_AMT_BASE                    (REG_BASE + 0x0018a000                     )//OK,changed
#define VID_AMT_BASE(i)                  (REG_BASE + 0x00a38000 + 0x0000008000*i)//OK,changed 0~2
#define AMT_MC_BASE(i)                   (REG_BASE + 0x00b00000 + 0x0000008000*i)//OK,0~7
#define MTLINK_AMT_BASE(i)               (REG_BASE + 0x01916000 + 0x0000020000*i)//OK,add 0~5


#define REG_PADC_FLASH_SHADOW_EN         (PADC_CFG_BASE + 0x64)
#define REG_PADC_SMCFG_NS_DIS            (PADC_CFG_BASE + 0x300)

#define REG_PADC_BIF_AUSER               (PADC_CFG_BASE + 0x150)
#define REG_PADC_DMAC_AUSER              (PADC_CFG_BASE + 0x154)
#define REG_PADC_SMC_AUSER               (PADC_CFG_BASE + 0x15c)
#define REG_PADC_UART_AUSER              (PADC_CFG_BASE + 0x160)
//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The GPU Subsystem Register Defines Declare Begin                        |//
//|---------------------------------------------------------------------------------------------------------------|//
//--GPU         
// --------------------------------------------------------------------
// GPU_MC_CFG
// --------------------------------------------------------------------
#define REG_GPU_MC_CFG_GPU_TIMER_VALUE(i)             (MC_CFG_BASE(i) + 0xE0)
#define REG_GPU_MC_CFG_USC_TIMER_VALUE(i)             (MC_CFG_BASE(i) + 0x46C8)
#define REG_GPU_MC_CFG_USC_TIMER_CNT(i)               (MC_CFG_BASE(i) + 0x46D0)
#define REG_GPU_MC_CFG_IRQ_OS0_EVENT_CLEAR(i)         (MC_CFG_BASE(i) + 0xBE0)
#define REG_GPU_MC_CFG_CLK_CTRL2(i)                   (MC_CFG_BASE(i) + 0x90)
#define REG_GPU_MC_CFG_CLK_STATUS2(i)                 (MC_CFG_BASE(i) + 0x98)
#define REG_GPU_MC_CFG_USC_IDLE(i)                    (MC_CFG_BASE(i) + 0x45D8)
#define REG_GPU_MC_CFG_USC_FP64_CTRL(i)               (MC_CFG_BASE(i) + 0x4048)

// --------------------------------------------------------------------
// GPU_APB_NS
// --------------------------------------------------------------------
#define REG_GPU_APB_NS_TIMER_ENABLE                   (GPU_SS_NS_BASE + 0x0)
#define REG_GPU_APB_NS_TIMER_USC_ENABLE               (GPU_SS_NS_BASE + 0x4)
#define REG_GPU_APB_NS_GPU_IRQ_STATUS(i)              (GPU_SS_NS_BASE + 0x8 + i*0x4)
#define REG_GPU_APB_NS_GPU_IRQ_ENABLE(i)              (GPU_SS_NS_BASE + 0x28 + i*0x4)
#define REG_GPU_APB_NS_GPU_SRAM_RME                   (GPU_SS_NS_BASE + 0x48)
#define REG_GPU_APB_NS_GPU_SRAM_RM                    (GPU_SS_NS_BASE + 0x4C)
#define REG_GPU_APB_NS_GPU_SRAM_WA                    (GPU_SS_NS_BASE + 0x50)
#define REG_GPU_APB_NS_GPU_SRAM_WPULSE                (GPU_SS_NS_BASE + 0x54)
#define REG_GPU_APB_NS_GPU_SRAM_RA                    (GPU_SS_NS_BASE + 0x58)
#define REG_GPU_APB_NS_GPU_SRAM_SDP2_RA               (GPU_SS_NS_BASE + 0x5C)

// --------------------------------------------------------------------
// GPU_APB_S
// --------------------------------------------------------------------
#define REG_GPU_APB_S_PRIMARY_CORE_ID                 (GPU_SS_S_BASE + 0x00)
#define REG_GPU_APB_S_LOGICAL_CORE_ID                 (GPU_SS_S_BASE + 0x04)
#define REG_GPU_APB_S_CORE_COUNT                      (GPU_SS_S_BASE + 0x08)
#define REG_GPU_APB_S_ACTUAL_CORE_COUNT               (GPU_SS_S_BASE + 0x0C)
#define REG_GPU_APB_S_EATA_CORE_ID                    (GPU_SS_S_BASE + 0x10)


//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The LLC Subsystem Register Defines Declare Begin                        |//
//|---------------------------------------------------------------------------------------------------------------|//
//--LLC
#define REG_LLC_IDLE(i)                               (LLC_CFG_BASE(i) + 0x0000)
#define REG_LLC_CACHE_BYPASS_CTRL(i)                  (LLC_CFG_BASE(i) + 0x0004)
#define REG_LLC_CACHE_BASE_ADDR(i)                    (LLC_CFG_BASE(i) + 0x0008)
#define REG_LLC_BUFFER_MODE_EN(i)                     (LLC_CFG_BASE(i) + 0x000c)
#define REG_LLC_BUFFER_START_ADDR(i)                  (LLC_CFG_BASE(i) + 0x0010)
#define REG_LLC_AXCACHE_OVERRIDE(i)                   (LLC_CFG_BASE(i) + 0x0018)
#define REG_LLC_CACHE_MAINTENANCE_CTRL(i)             (LLC_CFG_BASE(i) + 0x001c)
#define REG_LLC_INTR_STATUS(i)                        (LLC_CFG_BASE(i) + 0x0020)
#define REG_LLC_INTR_MASK(i)                          (LLC_CFG_BASE(i) + 0x0024)
#define REG_LLC_EVICT_ERR_ADDR(i)                     (LLC_CFG_BASE(i) + 0x0028)
#define REG_LLC_DPIPE_ARB_MODE(i)                     (LLC_CFG_BASE(i) + 0x0030)
#define REG_LLC_AXIM_RD_OSD_MAX_ADDR(i)               (LLC_CFG_BASE(i) + 0x0034)
#define REG_LLC_AXIM_WR_OSD_MAX_ADDR(i)               (LLC_CFG_BASE(i) + 0x0038)
#define REG_LLC_CACHE_SIZE_ADDR(i)                    (LLC_CFG_BASE(i) + 0x0040)
#define REG_LLC_RESIDENCY_CTRL_ADDR(i)                (LLC_CFG_BASE(i) + 0x0044)
#define REG_LLC_QOS_BOUNDARY_ADDR(i)                  (LLC_CFG_BASE(i) + 0x0048)
#define REG_LLC_WRSCH_MAX_ENTRY_ADDR(i)               (LLC_CFG_BASE(i) + 0x004C)
#define REG_LLC_PERF_TRIG(i)                          (LLC_CFG_BASE(i) + 0x0100)
#define REG_LLC_PERF_CLR(i)                           (LLC_CFG_BASE(i) + 0x0104)
#define REG_LLC_PERF_DURATION(i)                      (LLC_CFG_BASE(i) + 0x0108)
#define REG_LLC_PERF_CNT_DURATION(i)                  (LLC_CFG_BASE(i) + 0x010c)
#define REG_LLC_PERF_CACHE_WCMD_LEVEL(i)              (LLC_CFG_BASE(i) + 0x0110)
#define REG_LLC_PERF_CACHE_RCMD_LEVEL(i)              (LLC_CFG_BASE(i) + 0x0114)
#define REG_LLC_PERF_CNT_CACHE_AXI_HITWR(i)           (LLC_CFG_BASE(i) + 0x0118)
#define REG_LLC_PERF_CNT_CACHE_AXI_HITRD(i)           (LLC_CFG_BASE(i) + 0x011c)
#define REG_LLC_PERF_CNT_CACHE_AXI_MISSWR(i)          (LLC_CFG_BASE(i) + 0x0120)
#define REG_LLC_PERF_CNT_CACHE_AXI_MISSRD(i)          (LLC_CFG_BASE(i) + 0x0124)
#define REG_LLC_PERF_CNT_CACHE_EVICT(i)               (LLC_CFG_BASE(i) + 0x0128)
#define REG_LLC_PERF_CNT_CACHE_FILL(i)                (LLC_CFG_BASE(i) + 0x012C)
#define REG_LLC_PERF_CNT_CACHE_DPIPE_BANK_WR(i,j)     (LLC_CFG_BASE(i) + 0x0130 + 0x0004*j)
#define REG_LLC_PERF_CNT_CACHE_DPIPE_BANK_RD(i,j)     (LLC_CFG_BASE(i) + 0x0150 + 0x0004*j)
#define REG_LLC_PERF_CNT_CACHE_TAGMEM_CONF(i)         (LLC_CFG_BASE(i) + 0x0170)
#define REG_LLC_PERF_CNT_CACHE_TPIPE_RS(i)            (LLC_CFG_BASE(i) + 0x0174)
#define REG_LLC_PERF_CNT_ENTRY_RCMD_NUM(i)            (LLC_CFG_BASE(i) + 0x0178)
#define REG_LLC_PERF_CNT_ENTRY_WCMD_NUM(i)            (LLC_CFG_BASE(i) + 0x017C)
#define REG_LLC_PERF_CNT_ENTRY_RCMD_BKP(i)            (LLC_CFG_BASE(i) + 0x0180)
#define REG_LLC_PERF_CNT_ENTRY_RDAT_BKP(i)            (LLC_CFG_BASE(i) + 0x0184)
#define REG_LLC_PERF_CNT_ENTRY_WCMD_BKP(i)            (LLC_CFG_BASE(i) + 0x0188)
#define REG_LLC_PERF_CNT_ENTRY_WTT_BKP(i)             (LLC_CFG_BASE(i) + 0x018C)
#define REG_LLC_PERF_CNT_DMC_WR_FLIT(i)               (LLC_CFG_BASE(i) + 0x0190)
#define REG_LLC_PERF_CNT_DMC_RD_FLIT(i)               (LLC_CFG_BASE(i) + 0x0194)
#define REG_LLC_PERF_CNT_DMC_WR_BUST(i)               (LLC_CFG_BASE(i) + 0x0198)
#define REG_LLC_PERF_CNT_DMC_RD_BUST(i)               (LLC_CFG_BASE(i) + 0x019C)
#define REG_LLC_PERF_CNT_DMC_AW_BKP(i)                (LLC_CFG_BASE(i) + 0x01A0)
#define REG_LLC_PERF_CNT_DMC_AR_BKP(i)                (LLC_CFG_BASE(i) + 0x01A4)
#define REG_LLC_PERF_CNT_DMC_W_BKP(i)                 (LLC_CFG_BASE(i) + 0x01A8)
#define REG_LLC_PERF_CNT_DMC_WR_LATENCY(i)            (LLC_CFG_BASE(i) + 0x01AC)
#define REG_LLC_PERF_CNT_DMC_RD_LATENCY(i)            (LLC_CFG_BASE(i) + 0x01B0)
#define REG_LLC_PERF_CNT_UPSTREAM_WR_FLIT_ADDR(i)     (LLC_CFG_BASE(i) + 0x01B4)
#define REG_LLC_PERF_CNT_UPSTREAM_RD_FLIT_ADDR(i)     (LLC_CFG_BASE(i) + 0x01B8)

#define REG_MSS_INTR_STATUS(i)                        (LLC_CFG_BASE(i) + 0x0700)
#define REG_MSS_INTR_ENABLE(i)                        (LLC_CFG_BASE(i) + 0x0704)

#define REG_LLC_SETBYPASS(i)                          (SIDE_NOC_CFG_BASE + 0x100*i + 0x050)
#define REG_LLC_CLRBYPASS(i)                          (SIDE_NOC_CFG_BASE + 0x100*i + 0x054)
#define REG_LLC_BYPASS_STS(i)                         (SIDE_NOC_CFG_BASE + 0x100*i + 0x058)

//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The SM&FE TOP Subsystem Register Defines Declare Begin                  |//
//|---------------------------------------------------------------------------------------------------------------|//
//--EFUSE
#define REG_EFUSE_MEM_VAL(i)                        (EFUSE_CFG_BASE + 0x0000 + 0x4*i)   //i = 0-128
#define REG_EFUSE_MREG_EFUSE_LOCK_CTRL              (EFUSE_CFG_BASE + 0x0500)
#define REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN0      (EFUSE_CFG_BASE + 0x0504)
#define REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN1      (EFUSE_CFG_BASE + 0x0508)
#define REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN2      (EFUSE_CFG_BASE + 0x050C)
#define REG_EFUSE_MREG_EFUSE_CHIP_FUNC_CTRL         (EFUSE_CFG_BASE + 0x0510)
#define REG_EFUSE_MREG_EFUSE_CONTENT_MIRR5          (EFUSE_CFG_BASE + 0x0514)
#define REG_EFUSE_MREG_EFUSE_CONTENT_MIRR6          (EFUSE_CFG_BASE + 0x0518)
#define REG_EFUSE_MREG_EFUSE_CHIP_ID0               (EFUSE_CFG_BASE + 0x051C)
#define REG_EFUSE_MREG_EFUSE_CHIP_ID1               (EFUSE_CFG_BASE + 0x0520)
#define REG_EFUSE_MREG_EFUSE_CHIP_CFG               (EFUSE_CFG_BASE + 0x0524)
#define REG_EFUSE_MREG_EFUSE_CHIP_CAL_CFG           (EFUSE_CFG_BASE + 0x0528)
#define REG_EFUSE_MREG_EFUSE_CHIP_FS_CFG            (EFUSE_CFG_BASE + 0x052C)
#define REG_EFUSE_MREG_EFUSE_PROCESS_VALUE_0        (EFUSE_CFG_BASE + 0x0530)
#define REG_EFUSE_MREG_EFUSE_PROCESS_VALUE_1        (EFUSE_CFG_BASE + 0x0534)
#define REG_EFUSE_MREG_DEVICE_INFO                  (EFUSE_CFG_BASE + 0x0538)
#define REG_EFUSE_MREG_EFUSE_CHIP_CFG_2             (EFUSE_CFG_BASE + 0x053C)


#define REG_EFUSE_CTRL_SW_EFUSE_REPAIR_CTRL         (EFUSE_CFG_BASE + 0x0600)
#define REG_EFUSE_CTRL_SW_PWR_DOMGRP0EN             (EFUSE_CFG_BASE + 0x0604)
#define REG_EFUSE_CTRL_SW_PWR_DOMGRP1EN             (EFUSE_CFG_BASE + 0x0608)
#define REG_EFUSE_CTRL_SW_PWR_DOMGRP2EN             (EFUSE_CFG_BASE + 0x060C)
#define REG_EFUSE_CTRL_REGRW_EFUSE_RDATA            (EFUSE_CFG_BASE + 0x0610)
#define REG_EFUSE_CTRL_REGRW_EFUSE_STATE            (EFUSE_CFG_BASE + 0x0614)
#define REG_EFUSE_CTRL_REGRW_EFUSE_OPERATION        (EFUSE_CFG_BASE + 0x0618)
#define REG_EFUSE_CTRL_REPAIR_DONE_GRP0             (EFUSE_CFG_BASE + 0x061C)
#define REG_EFUSE_CTRL_REPAIR_DONE_GRP1             (EFUSE_CFG_BASE + 0x0620)
#define REG_EFUSE_CTRL_REPAIR_DONE_GRP2             (EFUSE_CFG_BASE + 0x0624)
#define REG_EFUSE_CTRL_REPAIR_BUSY_GRP0             (EFUSE_CFG_BASE + 0x0628)
#define REG_EFUSE_CTRL_REPAIR_BUSY_GRP1             (EFUSE_CFG_BASE + 0x062C)
#define REG_EFUSE_CTRL_REPAIR_BUSY_GRP2             (EFUSE_CFG_BASE + 0x0630)
#define REG_EFUSE_CTRL_REPAIR_STATE                 (EFUSE_CFG_BASE + 0x0634)
#define REG_EFUSE_CTRL_NAON_DELAY_TIME              (EFUSE_CFG_BASE + 0x0638)
#define REG_EFUSE_CTRL_NOT_UES0                     (EFUSE_CFG_BASE + 0x063C)
#define REG_EFUSE_CTRL_NOT_UES1                     (EFUSE_CFG_BASE + 0x0640)

//// --------------------------------------------------------------------

//--UART
#define REG_UART_RDR(i)                 (BASE_ADDR_UART(i) + 0x000)
#define REG_UART_TDR(i)                 (BASE_ADDR_UART(i) + 0x004)
#define REG_UART_LCR(i)                 (BASE_ADDR_UART(i) + 0x008)
#define REG_UART_ENR(i)                 (BASE_ADDR_UART(i) + 0x00C)
#define REG_UART_BCR(i)                 (BASE_ADDR_UART(i) + 0x010)
#define REG_UART_MCR(i)                 (BASE_ADDR_UART(i) + 0x014)
#define REG_UART_TCR(i)                 (BASE_ADDR_UART(i) + 0x018)
#define REG_UART_FCR(i)                 (BASE_ADDR_UART(i) + 0x01C)
#define REG_UART_LSR(i)                 (BASE_ADDR_UART(i) + 0x020)
#define REG_UART_MSR(i)                 (BASE_ADDR_UART(i) + 0x024)
#define REG_UART_RXADDR(i)              (BASE_ADDR_UART(i) + 0x028)
#define REG_UART_RXSIZE(i)              (BASE_ADDR_UART(i) + 0x02C)
#define REG_UART_RXDMA(i)               (BASE_ADDR_UART(i) + 0x030)
#define REG_UART_TXADDR(i)              (BASE_ADDR_UART(i) + 0x034)
#define REG_UART_TXSIZE(i)              (BASE_ADDR_UART(i) + 0x038)
#define REG_UART_TXDMA(i)               (BASE_ADDR_UART(i) + 0x03C)
#define REG_UART_SRC_PND(i)             (BASE_ADDR_UART(i) + 0x040)
#define REG_UART_INT_MASK(i)            (BASE_ADDR_UART(i) + 0x044)
#define REG_UART_INT_SETMASK(i)         (BASE_ADDR_UART(i) + 0x048)
#define REG_UART_INT_UNMASK(i)          (BASE_ADDR_UART(i) + 0x04C)
#define REG_CLK_RST_UART_BIAS           (PADC_CFG_BASE + 0x005C)
#define REG_FEC_UART_ADDR_OFFSET        (FE_UART_CFG_LIMIT + 0x0400)

//// --------------------------------------------------------------------
// I2C_MST
// --------------------------------------------------------------------
#define REG_I2C_MST_CONFIGURE(i)        (I2C_MST_CFG_BASE(i) + 0x00)
#define REG_I2C_MST_SLAVEADDR(i)        (I2C_MST_CFG_BASE(i) + 0x04)
#define REG_I2C_MST_DCOUNT(i)           (I2C_MST_CFG_BASE(i) + 0x08)
#define REG_I2C_MST_CONTROL(i)          (I2C_MST_CFG_BASE(i) + 0x0C)
#define REG_I2C_MST_TX_DATA(i)          (I2C_MST_CFG_BASE(i) + 0x10)
#define REG_I2C_MST_RX_DATA(i)          (I2C_MST_CFG_BASE(i) + 0x14)
#define REG_I2C_MST_STATUS(i)           (I2C_MST_CFG_BASE(i) + 0x18)
#define REG_I2C_MST_TO_COUNT(i)         (I2C_MST_CFG_BASE(i) + 0x1C)
#define REG_I2C_MST_SRCPND(i)           (I2C_MST_CFG_BASE(i) + 0x20)
#define REG_I2C_MST_INTMASK(i)          (I2C_MST_CFG_BASE(i) + 0x24)
#define REG_I2C_MST_INTSETMASK(i)       (I2C_MST_CFG_BASE(i) + 0x28)
#define REG_I2C_MST_INTUNMASK(i)        (I2C_MST_CFG_BASE(i) + 0x2C)
#define REG_I2C_MST_PMU_DELAY(i)        (I2C_MST_CFG_BASE(i) + 0x30)
#define REG_I2C_MST_FIFO_CTRL(i)        (I2C_MST_CFG_BASE(i) + 0x34)

// --------------------------------------------------------------------
// QSPI
// --------------------------------------------------------------------
//#define REG_SPI_ID_REV(i)               (QSPI_CFG_BASE + 0x00)
//#define REG_SPI_TRANS_FMT(i)            (QSPI_CFG_BASE + 0x10)
//#define REG_SPI_DIRECT_IO(i)            (QSPI_CFG_BASE + 0x14)
//#define REG_SPI_TRANS_CTRL(i)           (QSPI_CFG_BASE + 0x20)
//#define REG_SPI_CMD(i)                  (QSPI_CFG_BASE + 0x24)
//#define REG_SPI_ADDR(i)                 (QSPI_CFG_BASE + 0x28)
//#define REG_SPI_DATA(i)                 (QSPI_CFG_BASE + 0x2C)
//#define REG_SPI_CTRL(i)                 (QSPI_CFG_BASE + 0x30)
//#define REG_SPI_STATUS(i)               (QSPI_CFG_BASE + 0x34)
//#define REG_SPI_INTR_EN(i)              (QSPI_CFG_BASE + 0x38)
//#define REG_SPI_INTR_ST(i)              (QSPI_CFG_BASE + 0x3C)
//#define REG_SPI_TIMING(i)               (QSPI_CFG_BASE + 0x40)
//#define REG_SPI_MEM_CTRL(i)             (QSPI_CFG_BASE + 0x50)
//#define REG_SPI_SLV_ST(i)               (QSPI_CFG_BASE + 0x60)
//#define REG_SPI_SLV_DATA_CNT(i)         (QSPI_CFG_BASE + 0x64)
//#define REG_SPI_CONFIG(i)               (QSPI_CFG_BASE + 0x7C)
#define REG_SPI_TX_DAT(i)               (QSPI_CFG_BASE + 0x00)
#define REG_SPI_RX_DAT(i)               (QSPI_CFG_BASE + 0x00)
#define REG_SPI_SCLK_CON(i)             (QSPI_CFG_BASE + 0x04)
#define REG_SPI_CTRL1(i)                (QSPI_CFG_BASE + 0x08)
#define REG_SPI_CTRL2(i)                (QSPI_CFG_BASE + 0x0C)
#define REG_SPI_CTRL3(i)                (QSPI_CFG_BASE + 0x10)
#define REG_SPI_DEVICE_CS(i)            (QSPI_CFG_BASE + 0x14)
#define REG_SPI_STATUS(i)               (QSPI_CFG_BASE + 0x18)
#define REG_SPI_STATUS2(i)              (QSPI_CFG_BASE + 0x1C)
#define REG_SPI_BATCH_CNT_RX(i)         (QSPI_CFG_BASE + 0x20)
#define REG_SPI_BATCH_CNT_TX(i)         (QSPI_CFG_BASE + 0x24)
#define REG_SPI_FIFO_RXTRIG_LVL(i)      (QSPI_CFG_BASE + 0x28)
#define REG_SPI_FIFO_TXTRIG_LVL(i)      (QSPI_CFG_BASE + 0x2C)
#define REG_SPI_DUAL_QUAD_MODE(i)       (QSPI_CFG_BASE + 0x30)
#define REG_SPI_XIP_CFG(i)              (QSPI_CFG_BASE + 0x34)

#define REG_XIP_SPI_TX_DAT(i)               (QSPI_XIP_CFG_BASE + 0x00)
#define REG_XIP_SPI_RX_DAT(i)               (QSPI_XIP_CFG_BASE + 0x00)
#define REG_XIP_SPI_SCLK_CON(i)             (QSPI_XIP_CFG_BASE + 0x04)
#define REG_XIP_SPI_CTRL1(i)                (QSPI_XIP_CFG_BASE + 0x08)
#define REG_XIP_SPI_CTRL2(i)                (QSPI_XIP_CFG_BASE + 0x0C)
#define REG_XIP_SPI_CTRL3(i)                (QSPI_XIP_CFG_BASE + 0x10)
#define REG_XIP_SPI_DEVICE_CS(i)            (QSPI_XIP_CFG_BASE + 0x14)
#define REG_XIP_SPI_STATUS(i)               (QSPI_XIP_CFG_BASE + 0x18)
#define REG_XIP_SPI_STATUS2(i)              (QSPI_XIP_CFG_BASE + 0x1C)
#define REG_XIP_SPI_BATCH_CNT_RX(i)         (QSPI_XIP_CFG_BASE + 0x20)
#define REG_XIP_SPI_BATCH_CNT_TX(i)         (QSPI_XIP_CFG_BASE + 0x24)
#define REG_XIP_SPI_FIFO_RXTRIG_LVL(i)      (QSPI_XIP_CFG_BASE + 0x28)
#define REG_XIP_SPI_FIFO_TXTRIG_LVL(i)      (QSPI_XIP_CFG_BASE + 0x2C)
#define REG_XIP_SPI_DUAL_QUAD_MODE(i)       (QSPI_XIP_CFG_BASE + 0x30)
#define REG_XIP_SPI_XIP_CFG(i)              (QSPI_XIP_CFG_BASE + 0x34)

// --------------------------------------------------------------------
// MTDMA
// --------------------------------------------------------------------
    #define MT_DMA_COM_BASE(i)     PCIE_DMAC_CFG_BASE
    #define MT_DMA_RCH_BASE(i, j)     (PCIE_DMAC_CFG_BASE + 0x2000 + 0x1000*(j))
    #define MT_DMA_WCH_BASE(i, j)     (PCIE_DMAC_CFG_BASE + 0x2000 + 0x1000*(j) + 0x800)

    /* Common Reg Addr */
    #define REG_MT_DMA_CFG_DMA_BASIC_PARAM(i)        (MT_DMA_COM_BASE(i) + 0x000)
    #define REG_MT_DMA_CFG_DMA_COMM_ENABLE(i)        (MT_DMA_COM_BASE(i) + 0x010)
    #define REG_MT_DMA_CFG_DMA_OSID_SUPER(i)         (MT_DMA_COM_BASE(i) + 0x014)
    #define REG_MT_DMA_CFG_DMA_CH_OSID(i,j)          (MT_DMA_COM_BASE(i) + 0x020 + 4*j)
    #define REG_MT_DMA_CFG_DMA_CH_NUM(i)             (MT_DMA_COM_BASE(i) + 0x400)
    #define REG_MT_DMA_CFG_DMA_RCH_PF(i)             (MT_DMA_COM_BASE(i) + 0x404)
    #define REG_MT_DMA_CFG_DMA_MST0_BLEN(i)          (MT_DMA_COM_BASE(i) + 0x408)
    #define REG_MT_DMA_CFG_DMA_MST0_CACHE(i)         (MT_DMA_COM_BASE(i) + 0x420)
    #define REG_MT_DMA_CFG_DMA_MST0_PROT(i)          (MT_DMA_COM_BASE(i) + 0x424)
    #define REG_MT_DMA_CFG_DMA_WCH_PF(i)             (MT_DMA_COM_BASE(i) + 0x604)
    #define REG_MT_DMA_CFG_DMA_MST1_BLEN(i)          (MT_DMA_COM_BASE(i) + 0x608)
    #define REG_MT_DMA_CFG_DMA_MST1_CACHE(i)         (MT_DMA_COM_BASE(i) + 0x620)
    #define REG_MT_DMA_CFG_DMA_MST1_PROT(i)          (MT_DMA_COM_BASE(i) + 0x624)
    #define REG_MT_DMA_CFG_DMA_COMM_ALARM_IMSK(i)    (MT_DMA_COM_BASE(i) + 0xC00)
    #define REG_MT_DMA_CFG_DMA_COMM_ALARM_RAW(i)     (MT_DMA_COM_BASE(i) + 0xC04)
    #define REG_MT_DMA_CFG_DMA_COMM_ALARM_STATUS(i)  (MT_DMA_COM_BASE(i) + 0xC08)
    #define REG_MT_DMA_CFG_DMA_RD_MRG_PF0_IMSK_L(i)  (MT_DMA_COM_BASE(i) + 0xC20)
    #define REG_MT_DMA_CFG_DMA_RD_MRG_PF0_IMSK_H(i)  (MT_DMA_COM_BASE(i) + 0xC24)
    #define REG_MT_DMA_CFG_DMA_RD_MRG_PF0_STS_L(i)   (MT_DMA_COM_BASE(i) + 0xC28)
    #define REG_MT_DMA_CFG_DMA_RD_MRG_PF0_STS_H(i)   (MT_DMA_COM_BASE(i) + 0xC2C)
    #define REG_MT_DMA_CFG_DMA_WR_MRG_PF0_IMSK_L(i)  (MT_DMA_COM_BASE(i) + 0xC30)
    #define REG_MT_DMA_CFG_DMA_WR_MRG_PF0_IMSK_H(i)  (MT_DMA_COM_BASE(i) + 0xC34)
    #define REG_MT_DMA_CFG_DMA_WR_MRG_PF0_STS_L(i)   (MT_DMA_COM_BASE(i) + 0xC38)
    #define REG_MT_DMA_CFG_DMA_WR_MRG_PF0_STS_H(i)   (MT_DMA_COM_BASE(i) + 0xC3C)
    #define REG_MT_DMA_CFG_DMA_MRG_PF0_STS(i)        (MT_DMA_COM_BASE(i) + 0xC40)
    #define REG_MT_DMA_CFG_DMA_RD_MRG_PF1_IMSK_L(i)  (MT_DMA_COM_BASE(i) + 0xC50)
    #define REG_MT_DMA_CFG_DMA_RD_MRG_PF1_IMSK_H(i)  (MT_DMA_COM_BASE(i) + 0xC54)
    #define REG_MT_DMA_CFG_DMA_RD_MRG_PF1_STS_L(i)   (MT_DMA_COM_BASE(i) + 0xC58)
    #define REG_MT_DMA_CFG_DMA_RD_MRG_PF1_STS_H(i)   (MT_DMA_COM_BASE(i) + 0xC5C)
    #define REG_MT_DMA_CFG_DMA_WR_MRG_PF1_IMSK_L(i)  (MT_DMA_COM_BASE(i) + 0xC60)
    #define REG_MT_DMA_CFG_DMA_WR_MRG_PF1_IMSK_H(i)  (MT_DMA_COM_BASE(i) + 0xC64)
    #define REG_MT_DMA_CFG_DMA_WR_MRG_PF1_STS_L(i)   (MT_DMA_COM_BASE(i) + 0xC68)
    #define REG_MT_DMA_CFG_DMA_WR_MRG_PF1_STS_H(i)   (MT_DMA_COM_BASE(i) + 0xC6C)
    #define REG_MT_DMA_CFG_DMA_MRG_PF1_STS(i)        (MT_DMA_COM_BASE(i) + 0xC70)
    #define REG_MT_DMA_CFG_DMA_WORK_STS(i)           (MT_DMA_COM_BASE(i) + 0xE00)
    /* Rch Reg Addr */
    #define REG_MT_DMA_CFG_DMA_RCH_ENABLE(i,j)      (MT_DMA_RCH_BASE(i, j) + 0x000)
    #define REG_MT_DMA_CFG_DMA_RCH_FC(i,j)          (MT_DMA_RCH_BASE(i, j) + 0x020)
    #define REG_MT_DMA_CFG_DMA_RCH_INTR_IMSK(i,j)   (MT_DMA_RCH_BASE(i, j) + 0x0C4)
    #define REG_MT_DMA_CFG_DMA_RCH_INTR_RAW(i,j)    (MT_DMA_RCH_BASE(i, j) + 0x0C8)
    #define REG_MT_DMA_CFG_DMA_RCH_INTR_STATUS(i,j) (MT_DMA_RCH_BASE(i, j) + 0x0CC)
    #define REG_MT_DMA_CFG_DMA_RCH_STATUS(i,j)      (MT_DMA_RCH_BASE(i, j) + 0x0D0)
    #define REG_MT_DMA_CFG_DMA_RCH_DESC_OPT(i,j)    (MT_DMA_RCH_BASE(i, j) + 0x400)
    #define REG_MT_DMA_CFG_DMA_RCH_ACNT(i,j)        (MT_DMA_RCH_BASE(i, j) + 0x404)
    #define REG_MT_DMA_CFG_DMA_RCH_SAR_L(i,j)       (MT_DMA_RCH_BASE(i, j) + 0x408)
    #define REG_MT_DMA_CFG_DMA_RCH_SAR_H(i,j)       (MT_DMA_RCH_BASE(i, j) + 0x40C)
    #define REG_MT_DMA_CFG_DMA_RCH_DAR_L(i,j)       (MT_DMA_RCH_BASE(i, j) + 0x410)
    #define REG_MT_DMA_CFG_DMA_RCH_DAR_H(i,j)       (MT_DMA_RCH_BASE(i, j) + 0x414)
    #define REG_MT_DMA_CFG_DMA_RCH_LAR_L(i,j)       (MT_DMA_RCH_BASE(i, j) + 0x418)
    #define REG_MT_DMA_CFG_DMA_RCH_LAR_H(i,j)       (MT_DMA_RCH_BASE(i, j) + 0x41C)
    /* Wch Reg Addr */
    #define REG_MT_DMA_CFG_DMA_WCH_ENABLE(i,j)      (MT_DMA_WCH_BASE(i, j) + 0x000)
    #define REG_MT_DMA_CFG_DMA_WCH_FC(i,j)          (MT_DMA_WCH_BASE(i, j) + 0x020)
    #define REG_MT_DMA_CFG_DMA_WCH_USER(i,j)        (MT_DMA_WCH_BASE(i, j) + 0x024)
    #define REG_MT_DMA_CFG_DMA_WCH_INTR_IMSK(i,j)   (MT_DMA_WCH_BASE(i, j) + 0x0C4)
    #define REG_MT_DMA_CFG_DMA_WCH_INTR_RAW(i,j)    (MT_DMA_WCH_BASE(i, j) + 0x0C8)
    #define REG_MT_DMA_CFG_DMA_WCH_INTR_STATUS(i,j) (MT_DMA_WCH_BASE(i, j) + 0x0CC)
    #define REG_MT_DMA_CFG_DMA_WCH_STATUS(i,j)      (MT_DMA_WCH_BASE(i, j) + 0x0D0)
    #define REG_MT_DMA_CFG_DMA_WCH_DESC_OPT(i,j)    (MT_DMA_WCH_BASE(i, j) + 0x400)
    #define REG_MT_DMA_CFG_DMA_WCH_ACNT(i,j)        (MT_DMA_WCH_BASE(i, j) + 0x404)
    #define REG_MT_DMA_CFG_DMA_WCH_SAR_L(i,j)       (MT_DMA_WCH_BASE(i, j) + 0x408)
    #define REG_MT_DMA_CFG_DMA_WCH_SAR_H(i,j)       (MT_DMA_WCH_BASE(i, j) + 0x40C)
    #define REG_MT_DMA_CFG_DMA_WCH_DAR_L(i,j)       (MT_DMA_WCH_BASE(i, j) + 0x410)
    #define REG_MT_DMA_CFG_DMA_WCH_DAR_H(i,j)       (MT_DMA_WCH_BASE(i, j) + 0x414)
    #define REG_MT_DMA_CFG_DMA_WCH_LAR_L(i,j)       (MT_DMA_WCH_BASE(i, j) + 0x418)
    #define REG_MT_DMA_CFG_DMA_WCH_LAR_H(i,j)       (MT_DMA_WCH_BASE(i, j) + 0x41C)
    

//|---------------------------------------------------------------------------------------------------------------|//
//|                                   All The CHIP TOP Subsystem Register Defines Declare Begin                   |//
//|---------------------------------------------------------------------------------------------------------------|//
//--CRG
// --------------------------------------------------------------------
// SOC_SM_CRG_CFG
// --------------------------------------------------------------------
#define REG_SOC_SM_CRG_REG_SMPLL_DIV                                   (SM_CRG_CFG_BASE + 0x0000)
#define REG_SOC_SM_CRG_REG_SMPLL_POSTDIV01                             (SM_CRG_CFG_BASE + 0x0004)
#define REG_SOC_SM_CRG_REG_SMPLL_POSTDIV2345                           (SM_CRG_CFG_BASE + 0x0008)
#define REG_SOC_SM_CRG_REG_SMPLL_FRAC                                  (SM_CRG_CFG_BASE + 0x000c)
#define REG_SOC_SM_CRG_REG_SMPLL_GLBCTRL                               (SM_CRG_CFG_BASE + 0x0010)
#define REG_SOC_SM_CRG_REG_SMPLL_STS                                   (SM_CRG_CFG_BASE + 0x0014)
#define REG_SOC_SM_CRG_REG_SMPLL_RSVCTRL                               (SM_CRG_CFG_BASE + 0x0018)
#define REG_SOC_SM_CRG_REG_SMPLL_CAL_CTRL                              (SM_CRG_CFG_BASE + 0x001c)
#define REG_SOC_SM_CRG_REG_SMPLL_CAL_STS                               (SM_CRG_CFG_BASE + 0x0020)
#define REG_SOC_SM_CRG_REG_SMPLL_SEL                                   (SM_CRG_CFG_BASE + 0x0200)
#define REG_SOC_SM_CRG_REG_SMPLL_PDIV                                  (SM_CRG_CFG_BASE + 0x0204)
#define REG_SOC_SM_CRG_REG_SMPLL_AXI_CGEN                              (SM_CRG_CFG_BASE + 0x0208)
#define REG_SOC_SM_CRG_REG_SMPLL_FUNC_CGEN                             (SM_CRG_CFG_BASE + 0x020c)
#define REG_SOC_SM_CRG_REG_SMPLL_PERI_CGEN                             (SM_CRG_CFG_BASE + 0x0210)
#define REG_SOC_SM_CRG_REG_SMPLL_AXI_RST                               (SM_CRG_CFG_BASE + 0x0214)
#define REG_SOC_SM_CRG_REG_SMPLL_FUNC_RST                              (SM_CRG_CFG_BASE + 0x0218)
#define REG_SOC_SM_CRG_REG_SMPLL_PERI_RST                              (SM_CRG_CFG_BASE + 0x021c)
#define REG_SOC_SM_CRG_REG_PCIE_LINK_DOWN                              (SM_CRG_CFG_BASE + 0x0220)
#define REG_SOC_SM_CRG_REG_PCIE_LINK_CNT                               (SM_CRG_CFG_BASE + 0x0224)
#define REG_SOC_SM_CRG_REG_SM_TOP_RST                                  (SM_CRG_CFG_BASE + 0x0228)
#define REG_SOC_SM_CRG_REG_SM_BLK_RST                                  (SM_CRG_CFG_BASE + 0x022c)
#define REG_SOC_SM_CRG_REG_PLL_POS_INT_MSK                             (SM_CRG_CFG_BASE + 0x0230)
#define REG_SOC_SM_CRG_REG_PLL_NEG_INT_MSK                             (SM_CRG_CFG_BASE + 0x0234)
#define REG_SOC_SM_CRG_REG_PLL_POS_INT_STS                             (SM_CRG_CFG_BASE + 0x0238)
#define REG_SOC_SM_CRG_REG_PLL_NEG_INT_STS                             (SM_CRG_CFG_BASE + 0x023c)
#define REG_SOC_SM_CRG_REG_PLL_POS_INT_CLR                             (SM_CRG_CFG_BASE + 0x0240)
#define REG_SOC_SM_CRG_REG_PLL_NEG_INT_CLR                             (SM_CRG_CFG_BASE + 0x0244)
#define REG_SOC_SM_CRG_REG_SM_RSV                                      (SM_CRG_CFG_BASE + 0x0248)
#define REG_SOC_SM_CRG_REG_SM_CRGREG_CGEN                              (SM_CRG_CFG_BASE + 0x024c)
#define REG_SOC_SM_CRG_REG_SM_CRGREG_PRST                              (SM_CRG_CFG_BASE + 0x0250)
#define REG_SOC_SM_CRG_REG_SM_NOC_SIDE_CGEN                            (SM_CRG_CFG_BASE + 0x0254)
#define REG_SOC_SM_CRG_REG_SM_NOC_SIDE_RST                             (SM_CRG_CFG_BASE + 0x0258)
#define REG_SOC_SM_CRG_REG_SM_PCIE_DM_RST                              (SM_CRG_CFG_BASE + 0x025c)
//
//// --------------------------------------------------------------------
//// SOC_FE_CRG_REG 
//// -------------------------------------------------------------------- 
#define REG_SOC_FE_CRG_REG_FEPLL_DIV                                 (FE_CRG_CFG_BASE + 0x0000)
#define REG_SOC_FE_CRG_REG_FEPLL_POSTDIV01                           (FE_CRG_CFG_BASE + 0x0004)
#define REG_SOC_FE_CRG_REG_FEPLL_POSTDIV2345                         (FE_CRG_CFG_BASE + 0x0008)
#define REG_SOC_FE_CRG_REG_FEPLL_FRAC                                (FE_CRG_CFG_BASE + 0x000c)
#define REG_SOC_FE_CRG_REG_FEPLL_GLBCTRL                             (FE_CRG_CFG_BASE + 0x0010)
#define REG_SOC_FE_CRG_REG_FEPLL_STS                                 (FE_CRG_CFG_BASE + 0x0014)
#define REG_SOC_FE_CRG_REG_FEPLL_RSVCTRL                             (FE_CRG_CFG_BASE + 0x0018)
#define REG_SOC_FE_CRG_REG_FEPLL_CAL_CTRL                            (FE_CRG_CFG_BASE + 0x001c)
#define REG_SOC_FE_CRG_REG_FEPLL_CAL_STS                             (FE_CRG_CFG_BASE + 0x0020)
#define REG_SOC_FE_CRG_REG_NOCPLL_DIV                                (FE_CRG_CFG_BASE + 0x0030)
#define REG_SOC_FE_CRG_REG_NOCPLL_POSTDIV01                          (FE_CRG_CFG_BASE + 0x0034)
#define REG_SOC_FE_CRG_REG_NOCPLL_POSTDIV2345                        (FE_CRG_CFG_BASE + 0x0038)
#define REG_SOC_FE_CRG_REG_NOCPLL_FRAC                               (FE_CRG_CFG_BASE + 0x003c)
#define REG_SOC_FE_CRG_REG_NOCPLL_GLBCTRL                            (FE_CRG_CFG_BASE + 0x0040)
#define REG_SOC_FE_CRG_REG_NOCPLL_STS                                (FE_CRG_CFG_BASE + 0x0044)
#define REG_SOC_FE_CRG_REG_NOCPLL_RSVCTRL                            (FE_CRG_CFG_BASE + 0x0048)
#define REG_SOC_FE_CRG_REG_NOCPLL_CAL_CTRL                           (FE_CRG_CFG_BASE + 0x004c)
#define REG_SOC_FE_CRG_REG_NOCPLL_CAL_STS                            (FE_CRG_CFG_BASE + 0x0050)
#define REG_SOC_FE_CRG_REG_FE_CGEN                                   (FE_CRG_CFG_BASE + 0x0200)
#define REG_SOC_FE_CRG_REG_FE_SWRST                                  (FE_CRG_CFG_BASE + 0x0204)
#define REG_SOC_FE_CRG_REG_FE_SWRST2                                 (FE_CRG_CFG_BASE + 0x0208)
#define REG_SOC_FE_CRG_REG_FE_CACHE                                  (FE_CRG_CFG_BASE + 0x020c)
#define REG_SOC_FE_CRG_REG_NOC_CGEN                                  (FE_CRG_CFG_BASE + 0x0210)
#define REG_SOC_FE_CRG_REG_NOC_SWRST                                 (FE_CRG_CFG_BASE + 0x0214)
#define REG_SOC_FE_CRG_REG_FE_RSV                                    (FE_CRG_CFG_BASE + 0x0218)

//

//// --------------------------------------------------------------------
//// NOC_CRG_REGS
//// -------------------------------------------------------------------- 
#define REG_NOC_CRG_REGS_MAINPLL_DIV                                 (NOC_CRG_CFG_BASE + 0x0000)
#define REG_NOC_CRG_REGS_MAINPLL_POSTDIV01                           (NOC_CRG_CFG_BASE + 0x0004)
#define REG_NOC_CRG_REGS_MAINPLL_POSTDIV2345                         (NOC_CRG_CFG_BASE + 0x0008)
#define REG_NOC_CRG_REGS_MAINPLL_FRAC                                (NOC_CRG_CFG_BASE + 0x000c)
#define REG_NOC_CRG_REGS_MAINPLL_GLBCTRL                             (NOC_CRG_CFG_BASE + 0x0010)
#define REG_NOC_CRG_REGS_MAINPLL_STS                                 (NOC_CRG_CFG_BASE + 0x0014)
#define REG_NOC_CRG_REGS_MAINPLL_RSVCTRL                             (NOC_CRG_CFG_BASE + 0x0018)
#define REG_NOC_CRG_REGS_MAINPLL_CAL_CTRL                            (NOC_CRG_CFG_BASE + 0x001c)
#define REG_NOC_CRG_REGS_MAINPLL_CAL_STS                             (NOC_CRG_CFG_BASE + 0x0020)
#define REG_NOC_CRG_REGS_MAIN_CGEN                                   (NOC_CRG_CFG_BASE + 0x0200)
#define REG_NOC_CRG_REGS_MAIN_SWRST                                  (NOC_CRG_CFG_BASE + 0x0204)
#define REG_NOC_CRG_REGS_NOC_RSV                                     (NOC_CRG_CFG_BASE + 0x0210)
#define REG_NOC_CRG_REGS_CRGREG_CGEN                                 (NOC_CRG_CFG_BASE + 0x0214)
#define REG_NOC_CRG_REGS_CRGREG_SWRST                                (NOC_CRG_CFG_BASE + 0x0218)
#define REG_NOC_CRG_REGS_CRG_SWRST                                   (NOC_CRG_CFG_BASE + 0x021c)
//
//// --------------------------------------------------------------------
//// PCIE_CRG_CLK_RST 
//// --------------------------------------------------------------------
//#define REG_CLK_RST_PCIEPLL_DIV                                 (PCIE_CLKRST_BASE + 0x0000)
//#define REG_CLK_RST_PCIEPLL_POSTDIV01                           (PCIE_CLKRST_BASE + 0x0004)
//#define REG_CLK_RST_PCIEPLL_POSTDIV2345                         (PCIE_CLKRST_BASE + 0x0008)
//#define REG_CLK_RST_PCIEPLL_FRAC                                (PCIE_CLKRST_BASE + 0x000c)
//#define REG_CLK_RST_PCIEPLL_GLBCTRL                             (PCIE_CLKRST_BASE + 0x0010)
//#define REG_CLK_RST_PCIEPLL_STS                                 (PCIE_CLKRST_BASE + 0x0014)
//#define REG_CLK_RST_PCIEPLL_RSVCTRL                             (PCIE_CLKRST_BASE + 0x0018)
//#define REG_CLK_RST_PCIEPLL_CAL_CTRL                            (PCIE_CLKRST_BASE + 0x001c)
//#define REG_CLK_RST_PCIEPLL_CAL_STS                             (PCIE_CLKRST_BASE + 0x0020)
//
//#define REG_CLK_RST_PCIE_CGEN                                   (PCIE_CLKRST_BASE + 0x0200)
//#define REG_CLK_RST_PCIE_SWRST                                  (PCIE_CLKRST_BASE + 0x0204)
//#define REG_CLK_RST_CORESIGHT_CGEN                              (PCIE_CLKRST_BASE + 0x0208)
//#define REG_CLK_RST_CORESIGHT_SWRST                             (PCIE_CLKRST_BASE + 0x020c)
//#define REG_CLK_RST_PCIE_RSV                                    (PCIE_CLKRST_BASE + 0x0210)
//
//// --------------------------------------------------------------------
//// AUD_CRG_CLK_RST 
//// --------------------------------------------------------------------
//#define REG_CLK_RST_AUDPLL_DIV                                 (AUD_CLKRST_BASE + 0x0000)
//#define REG_CLK_RST_AUDPLL_POSTDIV01                           (AUD_CLKRST_BASE + 0x0004)
//#define REG_CLK_RST_AUDPLL_POSTDIV2345                         (AUD_CLKRST_BASE + 0x0008)
//#define REG_CLK_RST_AUDPLL_FRAC                                (AUD_CLKRST_BASE + 0x000c)
//#define REG_CLK_RST_AUDPLL_GLBCTRL                             (AUD_CLKRST_BASE + 0x0010)
//#define REG_CLK_RST_AUDPLL_STS                                 (AUD_CLKRST_BASE + 0x0014)
//#define REG_CLK_RST_AUDPLL_RSVCTRL                             (AUD_CLKRST_BASE + 0x0018)
//#define REG_CLK_RST_AUDPLL_CAL_CTRL                            (AUD_CLKRST_BASE + 0x001c)
//#define REG_CLK_RST_AUDPLL_CAL_STS                             (AUD_CLKRST_BASE + 0x0020)
//
//#define REG_CLK_RST_AUD_CLKDIV                                 (AUD_CLKRST_BASE + 0x0200)
//#define REG_CLK_RST_AUD_CGEN                                   (AUD_CLKRST_BASE + 0x0204)
//#define REG_CLK_RST_AUD_SWRST                                  (AUD_CLKRST_BASE + 0x0208)
//#define REG_CLK_RST_AUD_CORESIGHT_SWRST                        (AUD_CLKRST_BASE + 0x020c)
//#define REG_CLK_RST_AUD_RSV                                    (AUD_CLKRST_BASE + 0x0210)
//
// --------------------------------------------------------------------
// DISP_CRG_REG
// -------------------------------------------------------------------- 
#define REG_DISP_CRG_REGS_DISPPLL_DIV                           (DISP_CRG_CFG_BASE + 0x0000)
#define REG_DISP_CRG_REGS_DISPPLL_POSTDIV01                     (DISP_CRG_CFG_BASE + 0x0004)
#define REG_DISP_CRG_REGS_DISPPLL_POSTDIV2345                   (DISP_CRG_CFG_BASE + 0x0008)
#define REG_DISP_CRG_REGS_DISPPLL_FRAC                          (DISP_CRG_CFG_BASE + 0x000c)
#define REG_DISP_CRG_REGS_DISPPLL_GLBCTRL                       (DISP_CRG_CFG_BASE + 0x0010)
#define REG_DISP_CRG_REGS_DISPPLL_STS                           (DISP_CRG_CFG_BASE + 0x0014)
#define REG_DISP_CRG_REGS_DISPPLL_RSVCTRL                       (DISP_CRG_CFG_BASE + 0x0018)
#define REG_DISP_CRG_REGS_DISPPLL_CAL_CTRL                      (DISP_CRG_CFG_BASE + 0x001c)
#define REG_DISP_CRG_REGS_DISPPLL_CAL_STS                       (DISP_CRG_CFG_BASE + 0x0020)
#define REG_DISP_CRG_REGS_PIX0PLL_DIV                           (DISP_CRG_CFG_BASE + 0x0030)
#define REG_DISP_CRG_REGS_PIX0PLL_POSTDIV01                     (DISP_CRG_CFG_BASE + 0x0034)
#define REG_DISP_CRG_REGS_PIX0PLL_POSTDIV2345                   (DISP_CRG_CFG_BASE + 0x0038)
#define REG_DISP_CRG_REGS_PIX0PLL_FRAC                          (DISP_CRG_CFG_BASE + 0x003c)
#define REG_DISP_CRG_REGS_PIX0PLL_GLBCTRL                       (DISP_CRG_CFG_BASE + 0x0040)
#define REG_DISP_CRG_REGS_PIX0PLL_STS                           (DISP_CRG_CFG_BASE + 0x0044)
#define REG_DISP_CRG_REGS_PIX0PLL_RSVCTRL                       (DISP_CRG_CFG_BASE + 0x0048)
#define REG_DISP_CRG_REGS_PIX0PLL_CAL_CTRL                      (DISP_CRG_CFG_BASE + 0x004c)
#define REG_DISP_CRG_REGS_PIX0PLL_CAL_STS                       (DISP_CRG_CFG_BASE + 0x0050)

#define REG_DISP_CRG_REGS_PIX1PLL_DIV                           (DISP_CRG_CFG_BASE + 0x0060)
#define REG_DISP_CRG_REGS_PIX1PLL_POSTDIV01                     (DISP_CRG_CFG_BASE + 0x0064)
#define REG_DISP_CRG_REGS_PIX1PLL_POSTDIV2345                   (DISP_CRG_CFG_BASE + 0x0068)
#define REG_DISP_CRG_REGS_PIX1PLL_FRAC                          (DISP_CRG_CFG_BASE + 0x006c)
#define REG_DISP_CRG_REGS_PIX1PLL_GLBCTRL                       (DISP_CRG_CFG_BASE + 0x0070)
#define REG_DISP_CRG_REGS_PIX1PLL_STS                           (DISP_CRG_CFG_BASE + 0x0074)
#define REG_DISP_CRG_REGS_PIX1PLL_RSVCTRL                       (DISP_CRG_CFG_BASE + 0x0078)
#define REG_DISP_CRG_REGS_PIX1PLL_CAL_CTRL                      (DISP_CRG_CFG_BASE + 0x007c)
#define REG_DISP_CRG_REGS_PIX1PLL_CAL_STS                       (DISP_CRG_CFG_BASE + 0x0080)

#define REG_DISP_CRG_REGS_PIX2PLL_DIV                           (DISP_CRG_CFG_BASE + 0x0090)
#define REG_DISP_CRG_REGS_PIX2PLL_POSTDIV01                     (DISP_CRG_CFG_BASE + 0x0094)
#define REG_DISP_CRG_REGS_PIX2PLL_POSTDIV2345                   (DISP_CRG_CFG_BASE + 0x0098)
#define REG_DISP_CRG_REGS_PIX2PLL_FRAC                          (DISP_CRG_CFG_BASE + 0x009c)
#define REG_DISP_CRG_REGS_PIX2PLL_GLBCTRL                       (DISP_CRG_CFG_BASE + 0x00a0)
#define REG_DISP_CRG_REGS_PIX2PLL_STS                           (DISP_CRG_CFG_BASE + 0x00a4)
#define REG_DISP_CRG_REGS_PIX2PLL_RSVCTRL                       (DISP_CRG_CFG_BASE + 0x00a8)
#define REG_DISP_CRG_REGS_PIX2PLL_CAL_CTRL                      (DISP_CRG_CFG_BASE + 0x00ac)
#define REG_DISP_CRG_REGS_PIX2PLL_CAL_STS                       (DISP_CRG_CFG_BASE + 0x00b0)

#define REG_DISP_CRG_REGS_PIX3PLL_DIV                           (DISP_CRG_CFG_BASE + 0x00c0)
#define REG_DISP_CRG_REGS_PIX3PLL_POSTDIV01                     (DISP_CRG_CFG_BASE + 0x00c4)
#define REG_DISP_CRG_REGS_PIX3PLL_POSTDIV2345                   (DISP_CRG_CFG_BASE + 0x00c8)
#define REG_DISP_CRG_REGS_PIX3PLL_FRAC                          (DISP_CRG_CFG_BASE + 0x00cc)
#define REG_DISP_CRG_REGS_PIX3PLL_GLBCTRL                       (DISP_CRG_CFG_BASE + 0x00d0)
#define REG_DISP_CRG_REGS_PIX3PLL_STS                           (DISP_CRG_CFG_BASE + 0x00d4)
#define REG_DISP_CRG_REGS_PIX3PLL_RSVCTRL                       (DISP_CRG_CFG_BASE + 0x00d8)
#define REG_DISP_CRG_REGS_PIX3PLL_CAL_CTRL                      (DISP_CRG_CFG_BASE + 0x00dc)
#define REG_DISP_CRG_REGS_PIX3PLL_CAL_STS                       (DISP_CRG_CFG_BASE + 0x00e0)

#define REG_DISP_CRG_REGS_PROCPLL_DIV                           (DISP_CRG_CFG_BASE + 0x00f0)
#define REG_DISP_CRG_REGS_PROCPLL_POSTDIV01                     (DISP_CRG_CFG_BASE + 0x00f4)
#define REG_DISP_CRG_REGS_PROCPLL_POSTDIV2345                   (DISP_CRG_CFG_BASE + 0x00f8)
#define REG_DISP_CRG_REGS_PROCPLL_FRAC                          (DISP_CRG_CFG_BASE + 0x00fc)
#define REG_DISP_CRG_REGS_PROCPLL_GLBCTRL                       (DISP_CRG_CFG_BASE + 0x0100)
#define REG_DISP_CRG_REGS_PROCPLL_STS                           (DISP_CRG_CFG_BASE + 0x0104)
#define REG_DISP_CRG_REGS_PROCPLL_RSVCTRL                       (DISP_CRG_CFG_BASE + 0x0108)
#define REG_DISP_CRG_REGS_PROCPLL_CAL_CTRL                      (DISP_CRG_CFG_BASE + 0x010c)
#define REG_DISP_CRG_REGS_PROCPLL_CAL_STS                       (DISP_CRG_CFG_BASE + 0x0110)

#define REG_DISP_CRG_REGS_I2S0PLL_DIV                           (DISP_CRG_CFG_BASE + 0x0120)
#define REG_DISP_CRG_REGS_I2S0PLL_POSTDIV01                     (DISP_CRG_CFG_BASE + 0x0124)
#define REG_DISP_CRG_REGS_I2S0PLL_POSTDIV2345                   (DISP_CRG_CFG_BASE + 0x0128)
#define REG_DISP_CRG_REGS_I2S0PLL_FRAC                          (DISP_CRG_CFG_BASE + 0x012c)
#define REG_DISP_CRG_REGS_I2S0PLL_GLBCTRL                       (DISP_CRG_CFG_BASE + 0x0130)
#define REG_DISP_CRG_REGS_I2S0PLL_STS                           (DISP_CRG_CFG_BASE + 0x0134)
#define REG_DISP_CRG_REGS_I2S0PLL_RSVCTRL                       (DISP_CRG_CFG_BASE + 0x0138)
#define REG_DISP_CRG_REGS_I2S0PLL_CAL_CTRL                      (DISP_CRG_CFG_BASE + 0x013c)
#define REG_DISP_CRG_REGS_I2S0PLL_CAL_STS                       (DISP_CRG_CFG_BASE + 0x0140)

#define REG_DISP_CRG_REGS_I2S1PLL_DIV                           (DISP_CRG_CFG_BASE + 0x0150)
#define REG_DISP_CRG_REGS_I2S1PLL_POSTDIV01                     (DISP_CRG_CFG_BASE + 0x0154)
#define REG_DISP_CRG_REGS_I2S1PLL_POSTDIV2345                   (DISP_CRG_CFG_BASE + 0x0158)
#define REG_DISP_CRG_REGS_I2S1PLL_FRAC                          (DISP_CRG_CFG_BASE + 0x015c)
#define REG_DISP_CRG_REGS_I2S1PLL_GLBCTRL                       (DISP_CRG_CFG_BASE + 0x0160)
#define REG_DISP_CRG_REGS_I2S1PLL_STS                           (DISP_CRG_CFG_BASE + 0x0164)
#define REG_DISP_CRG_REGS_I2S1PLL_RSVCTRL                       (DISP_CRG_CFG_BASE + 0x0168)
#define REG_DISP_CRG_REGS_I2S1PLL_CAL_CTRL                      (DISP_CRG_CFG_BASE + 0x016c)
#define REG_DISP_CRG_REGS_I2S1PLL_CAL_STS                       (DISP_CRG_CFG_BASE + 0x0170)

#define REG_DISP_CRG_REGS_DISP_CGEN                             (DISP_CRG_CFG_BASE + 0x0200)
#define REG_DISP_CRG_REGS_DISP_SWRST                            (DISP_CRG_CFG_BASE + 0x0204)
#define REG_DISP_CRG_REGS_DISP_RSV                              (DISP_CRG_CFG_BASE + 0x0208)
#define REG_DISP_CRG_REGS_DISP_I2S0                             (DISP_CRG_CFG_BASE + 0x020c)
#define REG_DISP_CRG_REGS_DISP_I2S1                             (DISP_CRG_CFG_BASE + 0x0210)
#define REG_DISP_CRG_REGS_DISP_CLKMUX                           (DISP_CRG_CFG_BASE + 0x0214)
#define REG_DISP_CRG_REGS_DISP_UNCMP0                           (DISP_CRG_CFG_BASE + 0x0218)
#define REG_DISP_CRG_REGS_DISP_UNCMP1                           (DISP_CRG_CFG_BASE + 0x021c)
#define REG_DISP_CRG_REGS_DISP_UNCMP2                           (DISP_CRG_CFG_BASE + 0x0220)
#define REG_DISP_CRG_REGS_DISP_UNCMP3                           (DISP_CRG_CFG_BASE + 0x0224)
#define REG_DISP_CRG_REGS_DISP_CMP0                             (DISP_CRG_CFG_BASE + 0x0228)
#define REG_DISP_CRG_REGS_DISP_CMP1                             (DISP_CRG_CFG_BASE + 0x022c)
#define REG_DISP_CRG_REGS_DISP_CMP2                             (DISP_CRG_CFG_BASE + 0x0230)
#define REG_DISP_CRG_REGS_DISP_CMP3                             (DISP_CRG_CFG_BASE + 0x0234)
#define REG_DISP_CRG_REGS_DISP_CLKSEL                           (DISP_CRG_CFG_BASE + 0x0238)

//// --------------------------------------------------------------------
//// DP_CRG 
//// --------------------------------------------------------------------
#define REG_DP_CRG_DPPLL_DIV                              (DP_CRG_CFG_BASE + 0x0000)
#define REG_DP_CRG_DPPLL_POSTDIV01                        (DP_CRG_CFG_BASE + 0x0004)
#define REG_DP_CRG_DPPLL_POSTDIV2345                      (DP_CRG_CFG_BASE + 0x0008)
#define REG_DP_CRG_DPPLL_FRAC                             (DP_CRG_CFG_BASE + 0x000c)
#define REG_DP_CRG_DPPLL_GLBCTRL                          (DP_CRG_CFG_BASE + 0x0010)
#define REG_DP_CRG_DPPLL_STS                              (DP_CRG_CFG_BASE + 0x0014)
#define REG_DP_CRG_DPPLL_RSVCTRL                          (DP_CRG_CFG_BASE + 0x0018)
#define REG_DP_CRG_DPPLL_CAL_CTRL                         (DP_CRG_CFG_BASE + 0x001c)
#define REG_DP_CRG_DPPLL_CAL_STS                          (DP_CRG_CFG_BASE + 0x0020)
#define REG_DP_CRG_DP_SWRST                               (DP_CRG_CFG_BASE + 0x0200)
#define REG_DP_CRG_DP_RSV                                 (DP_CRG_CFG_BASE + 0x0204)
//
//// --------------------------------------------------------------------
//// VID_CRG_CLK_RST
//// --------------------------------------------------------------------
#define REG_VID_CRG_REGS_VIDPLL_DIV                                 (VID_CRG_CFG_BASE + 0x0000)
#define REG_VID_CRG_REGS_VIDPLL_POSTDIV01                           (VID_CRG_CFG_BASE + 0x0004)
#define REG_VID_CRG_REGS_VIDPLL_POSTDIV2345                         (VID_CRG_CFG_BASE + 0x0008)
#define REG_VID_CRG_REGS_VIDPLL_FRAC                                (VID_CRG_CFG_BASE + 0x000c)
#define REG_VID_CRG_REGS_VIDPLL_GLBCTRL                             (VID_CRG_CFG_BASE + 0x0010)
#define REG_VID_CRG_REGS_VIDPLL_STS                                 (VID_CRG_CFG_BASE + 0x0014)
#define REG_VID_CRG_REGS_VIDPLL_RSVCTRL                             (VID_CRG_CFG_BASE + 0x0018)
#define REG_VID_CRG_REGS_VIDPLL_CAL_CTRL                            (VID_CRG_CFG_BASE + 0x001c)
#define REG_VID_CRG_REGS_VIDPLL_CAL_STS                             (VID_CRG_CFG_BASE + 0x0020)
#define REG_VID_CRG_REGS_VIDBPLL_DIV                                (VID_CRG_CFG_BASE + 0x0030)
#define REG_VID_CRG_REGS_VIDBPLL_POSTDIV01                          (VID_CRG_CFG_BASE + 0x0034)
#define REG_VID_CRG_REGS_VIDBPLL_POSTDIV2345                        (VID_CRG_CFG_BASE + 0x0038)
#define REG_VID_CRG_REGS_VIDBPLL_FRAC                               (VID_CRG_CFG_BASE + 0x003c)
#define REG_VID_CRG_REGS_VIDBPLL_GLBCTRL                            (VID_CRG_CFG_BASE + 0x0040)
#define REG_VID_CRG_REGS_VIDBPLL_STS                                (VID_CRG_CFG_BASE + 0x0044)
#define REG_VID_CRG_REGS_VIDBPLL_RSVCTRL                            (VID_CRG_CFG_BASE + 0x0048)
#define REG_VID_CRG_REGS_VIDBPLL_CAL_CTRL                           (VID_CRG_CFG_BASE + 0x004c)
#define REG_VID_CRG_REGS_VIDBPLL_CAL_STS                            (VID_CRG_CFG_BASE + 0x0050)
#define REG_VID_CRG_REGS_VID_CGEN                                   (VID_CRG_CFG_BASE + 0x0200)
#define REG_VID_CRG_REGS_VID_SWRST                                  (VID_CRG_CFG_BASE + 0x0204)
#define REG_VID_CRG_REGS_VID_PERIRST                                (VID_CRG_CFG_BASE + 0x0208)
#define REG_VID_CRG_REGS_VID_CTRL                                   (VID_CRG_CFG_BASE + 0x020c)
#define REG_VID_CRG_REGS_VID_RSV                                    (VID_CRG_CFG_BASE + 0x0210)
//
//// --------------------------------------------------------------------
//// GPU_CRG_REGS
//// --------------------------------------------------------------------
#define REG_GPU_CRG_REGS_GPU0PLL_DIV(i)                             (GPU_CRG_CFG_BASE(i) + 0x0000)
#define REG_GPU_CRG_REGS_GPU0PLL_POSTDIV01(i)                       (GPU_CRG_CFG_BASE(i) + 0x0004)
#define REG_GPU_CRG_REGS_GPU0PLL_POSTDIV2345(i)                     (GPU_CRG_CFG_BASE(i) + 0x0008)
#define REG_GPU_CRG_REGS_GPU0PLL_FRAC(i)                            (GPU_CRG_CFG_BASE(i) + 0x000c)
#define REG_GPU_CRG_REGS_GPU0PLL_GLBCTRL(i)                         (GPU_CRG_CFG_BASE(i) + 0x0010)
#define REG_GPU_CRG_REGS_GPU0PLL_STS(i)                             (GPU_CRG_CFG_BASE(i) + 0x0014)
#define REG_GPU_CRG_REGS_GPU0PLL_RSVCTRL(i)                         (GPU_CRG_CFG_BASE(i) + 0x0018)
#define REG_GPU_CRG_REGS_GPU0PLL_CAL_CTRL(i)                        (GPU_CRG_CFG_BASE(i) + 0x001c)
#define REG_GPU_CRG_REGS_GPU0PLL_CAL_STS(i)                         (GPU_CRG_CFG_BASE(i) + 0x0020)

#define REG_GPU_CRG_REGS_GPU_CGEN(i)                                (GPU_CRG_CFG_BASE(i) + 0x0200)
#define REG_GPU_CRG_REGS_GPU_SWRST(i)                               (GPU_CRG_CFG_BASE(i) + 0x0204)
#define REG_GPU_CRG_REGS_GPU_PHS(i)                                 (GPU_CRG_CFG_BASE(i) + 0x0208)
#define REG_GPU_CRG_REGS_GPU0_SSMOD(i)                              (GPU_CRG_CFG_BASE(i) + 0x020c)
#define REG_GPU_CRG_REGS_GPU_RSV(i)                                 (GPU_CRG_CFG_BASE(i) + 0x0210)
#define REG_GPU_CRG_REGS_GPU_DIV(i)                                 (GPU_CRG_CFG_BASE(i) + 0x0214)
#define REG_GPU_CRG_REGS_PGD_CFG(i)                                 (GPU_CRG_CFG_BASE(i) + 0x0220)
#define REG_GPU_CRG_REGS_AGD_CFG(i)                                 (GPU_CRG_CFG_BASE(i) + 0x0224)
#define REG_GPU_CRG_REGS_VGD_CTRL(i)                                (GPU_CRG_CFG_BASE(i) + 0x0228)
//#define REG_GPU_CRG_REGS_GPU_PHS(i)                                 (GPU_CRG_CFG_BASE(i) + 0x0218)
//
//// --------------------------------------------------------------------
//// DDR_CRG
//// -------------------------------------------------------------------- DDR_CRG_CFG_BASE
#define REG_DDR_CRG_REGS_DDRPLL_DIV(i)                         (DDR_CRG_CFG_BASE(i) + 0x0000)
#define REG_DDR_CRG_REGS_DDRPLL_POSTDIV01(i)                   (DDR_CRG_CFG_BASE(i) + 0x0004)
#define REG_DDR_CRG_REGS_DDRPLL_POSTDIV2345(i)                 (DDR_CRG_CFG_BASE(i) + 0x0008)
#define REG_DDR_CRG_REGS_DDRPLL_FRAC(i)                        (DDR_CRG_CFG_BASE(i) + 0x000c)
#define REG_DDR_CRG_REGS_DDRPLL_GLBCTRL(i)                     (DDR_CRG_CFG_BASE(i) + 0x0010)
#define REG_DDR_CRG_REGS_DDRPLL_STS(i)                         (DDR_CRG_CFG_BASE(i) + 0x0014)
#define REG_DDR_CRG_REGS_DDRPLL_RSVCTRL(i)                     (DDR_CRG_CFG_BASE(i) + 0x0018)
#define REG_DDR_CRG_REGS_DDRPLL_CAL_CTRL(i)                    (DDR_CRG_CFG_BASE(i) + 0x001C)
#define REG_DDR_CRG_REGS_DDRPLL_CAL_STS(i)                     (DDR_CRG_CFG_BASE(i) + 0x0020)
#define REG_DDR_CRG_REGS_DDR_CGEN(i)                           (DDR_CRG_CFG_BASE(i) + 0x0200)
#define REG_DDR_CRG_REGS_DDR_SWRST(i)                          (DDR_CRG_CFG_BASE(i) + 0x0204)
#define REG_DDR_CRG_REGS_LLC_CGEN(i)                           (DDR_CRG_CFG_BASE(i) + 0x0208)
#define REG_DDR_CRG_REGS_LLC_SWRST(i)                          (DDR_CRG_CFG_BASE(i) + 0x020c)
#define REG_DDR_CRG_REGS_DDR_SSMOD(i)                          (DDR_CRG_CFG_BASE(i) + 0x0210)
#define REG_DDR_CRG_REGS_DDR_RSV(i)                            (DDR_CRG_CFG_BASE(i) + 0x0214)

//
//// --------------------------------------------------------------------
//// FE TZC
//// --------------------------------------------------------------------
#define REG_FE_TZC_ACTION                                      (FE_TZC_CFG_BASE + 0x004)  
#define REG_FE_TZC_KEEPER                                      (FE_TZC_CFG_BASE + 0x008)
#define REG_FE_TZC_SPEC_CTRL                                   (FE_TZC_CFG_BASE + 0x00C)
#define REG_FE_TZC_INT_STATUS                                  (FE_TZC_CFG_BASE + 0x010)
#define REG_FE_TZC_INT_CLEAR                                   (FE_TZC_CFG_BASE + 0x014)
#define REG_FE_TZC_REGION_TOP_LOW_0                            (FE_TZC_CFG_BASE + 0x108)
#define REG_FE_TZC_REGION_TOP_HIGH_0                           (FE_TZC_CFG_BASE + 0x10C)
#define REG_FE_TZC_REGION_ATTRIBUTES_0                         (FE_TZC_CFG_BASE + 0x110)
//#define REG_FE_TZC_REGION_ID_ACCESS_0                           (FE_TZC_CFG_BASE + 0x114)
#define REG_FE_TZC_REGION_WR_LOW_ID_ACCESS_0                   (FE_TZC_CFG_BASE + 0x114)
#define REG_FE_TZC_REGION_WR_TOP_ID_ACCESS_0                   (FE_TZC_CFG_BASE + 0x118)
#define REG_FE_TZC_REGION_RD_LOW_ID_ACCESS_0                   (FE_TZC_CFG_BASE + 0x11c)
#define REG_FE_TZC_REGION_RD_TOP_ID_ACCESS_0                   (FE_TZC_CFG_BASE + 0x120)

#define REG_FE_TZC_REGION_BASE_LOW(i)                          (FE_TZC_CFG_BASE + 0x100 + 0x040*i)
#define REG_FE_TZC_REGION_BASE_HIGH(i)                         (FE_TZC_CFG_BASE + 0x104 + 0x040*i)
#define REG_FE_TZC_REGION_TOP_LOW(i)                           (FE_TZC_CFG_BASE + 0x108 + 0x040*i)
#define REG_FE_TZC_REGION_TOP_HIGH(i)                          (FE_TZC_CFG_BASE + 0x10C + 0x040*i)
#define REG_FE_TZC_REGION_ATTRIBUTES(i)                        (FE_TZC_CFG_BASE + 0x110 + 0x040*i)
//#define REG_FE_TZC_REGION_ID_ACCESS(i)                          (FE_TZC_CFG_BASE + 0x114 + 0x018*i)
#define REG_FE_TZC_REGION_WR_LOW_ID_ACCESS(i)                  (FE_TZC_CFG_BASE + 0x114 + 0x040*i)
#define REG_FE_TZC_REGION_WR_TOP_ID_ACCESS(i)                  (FE_TZC_CFG_BASE + 0x118 + 0x040*i)
#define REG_FE_TZC_REGION_RD_LOW_ID_ACCESS(i)                  (FE_TZC_CFG_BASE + 0x11c + 0x040*i)
#define REG_FE_TZC_REGION_RD_TOP_ID_ACCESS(i)                  (FE_TZC_CFG_BASE + 0x120 + 0x040*i)

//
//// --------------------------------------------------------------------
//// FE AMT
//// --------------------------------------------------------------------
#define REG_FE_AMT_ADDR_MODE_CTRL                              (FE_AMT_CFG_BASE + 0x000)
#define REG_FE_AMT_ADDR_LINK_ENABLE                            (FE_AMT_CFG_BASE + 0x050)
#define REG_FE_AMT_ROUTING_TABLE_SYNC                          (FE_AMT_CFG_BASE + 0x0A0)
#define REG_FE_AMT_ROUTING_TABLE_0                             (FE_AMT_CFG_BASE + 0x090)
#define REG_FE_AMT_ROUTING_TABLE_1                             (FE_AMT_CFG_BASE + 0x094)
#define REG_FE_AMT_MTLINK_ROUTING_CFG                          (FE_AMT_CFG_BASE + 0x080)
#define REG_FE_AMT_AW_CACHE                                    (FE_AMT_CFG_BASE + 0x044)
#define REG_FE_AMT_AR_CACHE                                    (FE_AMT_CFG_BASE + 0x04c)
//#define REG_FE_AMF_DDR_INTERLEAVE_MOD_SEL                       (FE_AMF_BASE + 0x004)
//#define REG_FE_AMF_DDR_CH_SEL                                   (FE_AMF_BASE + 0x008)
//#define REG_FE_AMF_DDR_MOD_SEL                                  (FE_AMF_BASE + 0x00C)
//#define REG_FE_AMF_DDR_SET_HASH_EN                              (FE_AMF_BASE + 0x010)
//#define REG_FE_AMF_DDR_INTERLEAVE_EN                            (FE_AMF_BASE + 0x014)
//#define REG_FE_AMF_DDR_CHANNEL_HASH_EN                          (FE_AMF_BASE + 0x018)
//#define REG_FE_AMF_DDR_BANK_HASH_EN                             (FE_AMF_BASE + 0x01C)
//
//// --------------------------------------------------------------------
//// SM TZC
//// --------------------------------------------------------------------SM_TZC_CFG_BASE
#define REG_SM_TZC_ACTION                                      (SM_TZC_CFG_BASE + 0x004)  
#define REG_SM_TZC_KEEPER                                      (SM_TZC_CFG_BASE + 0x008)
#define REG_SM_TZC_SPEC_CTRL                                   (SM_TZC_CFG_BASE + 0x00C)
#define REG_SM_TZC_INT_STATUS                                  (SM_TZC_CFG_BASE + 0x010)
#define REG_SM_TZC_INT_CLEAR                                   (SM_TZC_CFG_BASE + 0x014)
#define REG_SM_TZC_REGION_TOP_LOW_0                            (SM_TZC_CFG_BASE + 0x108)
#define REG_SM_TZC_REGION_TOP_HIGH_0                           (SM_TZC_CFG_BASE + 0x10C)
#define REG_SM_TZC_REGION_ATTRIBUTES_0                         (SM_TZC_CFG_BASE + 0x110)

#define REG_SM_TZC_REGION_WR_LOW_ID_ACCESS_0                   (SM_TZC_CFG_BASE + 0x114)
#define REG_SM_TZC_REGION_WR_TOP_ID_ACCESS_0                   (SM_TZC_CFG_BASE + 0x118)
#define REG_SM_TZC_REGION_RD_LOW_ID_ACCESS_0                   (SM_TZC_CFG_BASE + 0x11c)
#define REG_SM_TZC_REGION_RD_TOP_ID_ACCESS_0                   (SM_TZC_CFG_BASE + 0x120)

#define REG_SM_TZC_REGION_BASE_LOW(i)                          (SM_TZC_CFG_BASE + 0x100 + 0x040*i)
#define REG_SM_TZC_REGION_BASE_HIGH(i)                         (SM_TZC_CFG_BASE + 0x104 + 0x040*i)
#define REG_SM_TZC_REGION_TOP_LOW(i)                           (SM_TZC_CFG_BASE + 0x108 + 0x040*i)
#define REG_SM_TZC_REGION_TOP_HIGH(i)                          (SM_TZC_CFG_BASE + 0x10C + 0x040*i)
#define REG_SM_TZC_REGION_ATTRIBUTES(i)                        (SM_TZC_CFG_BASE + 0x110 + 0x040*i)

#define REG_SM_TZC_REGION_WR_LOW_ID_ACCESS(i)                  (SM_TZC_CFG_BASE + 0x114 + 0x040*i)
#define REG_SM_TZC_REGION_WR_TOP_ID_ACCESS(i)                  (SM_TZC_CFG_BASE + 0x118 + 0x040*i)
#define REG_SM_TZC_REGION_RD_LOW_ID_ACCESS(i)                  (SM_TZC_CFG_BASE + 0x11c + 0x040*i)
#define REG_SM_TZC_REGION_RD_TOP_ID_ACCESS(i)                  (SM_TZC_CFG_BASE + 0x120 + 0x040*i)

//
//// --------------------------------------------------------------------
//// SM AMT
//// --------------------------------------------------------------------
#define REG_SM_AMT_ADDR_MODE_CTRL                              (SM_AMT_CFG_BASE + 0x000)
#define REG_SM_AMT_ADDR_LINK_ENABLE                            (SM_AMT_CFG_BASE + 0x050)
#define REG_SM_AMT_ROUTING_TABLE_SYNC                          (SM_AMT_CFG_BASE + 0x0A0)
#define REG_SM_AMT_AW_CACHE                                    (SM_AMT_CFG_BASE + 0x044)
#define REG_SM_AMT_AR_CACHE                                    (SM_AMT_CFG_BASE + 0x04c)
//#define REG_SM_AMF_DDR_INTERLEAVE_MOD_SEL                       (SM_AMF_BASE + 0x004)
//#define REG_SM_AMF_DDR_CH_SEL                                   (SM_AMF_BASE + 0x008)
//#define REG_SM_AMF_DDR_MOD_SEL                                  (SM_AMF_BASE + 0x00C)
//#define REG_SM_AMF_DDR_SET_HASH_EN                              (SM_AMF_BASE + 0x010)
//#define REG_SM_AMF_DDR_INTERLEAVE_EN                            (SM_AMF_BASE + 0x014)
//#define REG_SM_AMF_DDR_CHANNEL_HASH_EN                          (SM_AMF_BASE + 0x018)
//#define REG_SM_AMF_DDR_BANK_HASH_EN                             (SM_AMF_BASE + 0x01C)
//
//// --------------------------------------------------------------------
//// VID EATA_CFG
//// --------------------------------------------------------------------
//#define REG_VID_EATA_CFG_EATA_CTRL                              (EATA_CFG_VID_BASE + 0x000)
//#define REG_VID_EATA_CFG_EATA_HYP_ID                            (EATA_CFG_VID_BASE + 0x004)
//#define REG_VID_EATA_CFG_FWD_ADDR_LOW                           (EATA_CFG_VID_BASE + 0x008)
//#define REG_VID_EATA_CFG_FWD_ADDR_HIGH                          (EATA_CFG_VID_BASE + 0x00C)
//#define REG_VID_EATA_CFG_EATA_VMINT_ST                          (EATA_CFG_VID_BASE + 0x010)
//#define REG_VID_EATA_CFG_EATA_VMINT_CTRL                        (EATA_CFG_VID_BASE + 0x020)
//#define REG_VID_EATA_CFG_EATA_INT_ST                            (EATA_CFG_VID_BASE + 0x030)
//#define REG_VID_EATA_ADDR_ERR_LOW(i)                            (EATA_CFG_VID_BASE + 0x100 + 0x8*i)
//#define REG_VID_EATA_ADDR_ERR_HIGH(i)                           (EATA_CFG_VID_BASE + 0x104 + 0x8*i)
//
//// --------------------------------------------------------------------
//// VID EATA_TF_CFG
//// --------------------------------------------------------------------
//#define REG_VID_EATA_TF_CFG_KEEPER                              (EATA_TF_CFG_VID_BASE + 0x008)
//#define REG_VID_EATA_TF_CFG_SPEC_CTRL                           (EATA_TF_CFG_VID_BASE + 0x00C)
//#define REG_VID_EATA_TF_CFG_INT_STATUS                          (EATA_TF_CFG_VID_BASE + 0x010)
//#define REG_VID_EATA_TF_CFG_INT_CLEAR                           (EATA_TF_CFG_VID_BASE + 0x014)
//#define REG_VID_EATA_TF_REGION_TOP_LOW_0                        (EATA_TF_CFG_VID_BASE + 0x108)
//#define REG_VID_EATA_TF_REGION_TOP_HIGH_0                       (EATA_TF_CFG_VID_BASE + 0x10C)
//#define REG_VID_EATA_TF_REGION_ATTRIBUTES_0                     (EATA_TF_CFG_VID_BASE + 0x110)
//#define REG_VID_EATA_TF_REGION_ID_ACCESS_0                      (EATA_TF_CFG_VID_BASE + 0x114)
//
//// --------------------------------------------------------------------
//// VID TZC
//// --------------------------------------------------------------------VID_SS_TZC_i_CFG_BASE

    #define REG_VID_TZC_ACTION(i)                                    (VID_SS_TZC_CFG_BASE(i) + 0x004)  
    #define REG_VID_TZC_KEEPER(i)                                    (VID_SS_TZC_CFG_BASE(i) + 0x008)
    #define REG_VID_TZC_SPEC_CTRL(i)                                 (VID_SS_TZC_CFG_BASE(i) + 0x00C)
    #define REG_VID_TZC_INT_STATUS(i)                                (VID_SS_TZC_CFG_BASE(i) + 0x010)
    #define REG_VID_TZC_INT_CLEAR(i)                                 (VID_SS_TZC_CFG_BASE(i) + 0x014)

    #define REG_VID_TZC_REGION_BASE_LOW(i,j)                         (VID_SS_TZC_CFG_BASE(i) + 0x100 + 0x040*j)
    #define REG_VID_TZC_REGION_BASE_HIGH(i,j)                        (VID_SS_TZC_CFG_BASE(i) + 0x104 + 0x040*j)
    #define REG_VID_TZC_REGION_TOP_LOW(i,j)                          (VID_SS_TZC_CFG_BASE(i) + 0x108 + 0x040*j)
    #define REG_VID_TZC_REGION_TOP_HIGH(i,j)                         (VID_SS_TZC_CFG_BASE(i) + 0x10C + 0x040*j)
    #define REG_VID_TZC_REGION_ATTRIBUTES(i,j)                       (VID_SS_TZC_CFG_BASE(i) + 0x110 + 0x040*j)
    
    #define REG_VID_TZC_REGION_WR_LOW_ID_ACCESS(i,j)                 (VID_SS_TZC_CFG_BASE(i) + 0x114 + 0x040*j)
    #define REG_VID_TZC_REGION_WR_TOP_ID_ACCESS(i,j)                 (VID_SS_TZC_CFG_BASE(i) + 0x118 + 0x040*j)
    #define REG_VID_TZC_REGION_RD_LOW_ID_ACCESS(i,j)                 (VID_SS_TZC_CFG_BASE(i) + 0x11c + 0x040*j)
    #define REG_VID_TZC_REGION_RD_TOP_ID_ACCESS(i,j)                 (VID_SS_TZC_CFG_BASE(i) + 0x120 + 0x040*j)


//
//// --------------------------------------------------------------------
//// VID AMT
//// --------------------------------------------------------------------
#define REG_VID_0_AMT_ADDR_MODE_CTRL                              (VID_SS_AMT_0_CFG_BASE + 0x000)
#define REG_VID_0_AMT_ADDR_LINK_ENABLE                            (VID_SS_AMT_0_CFG_BASE + 0x050)
#define REG_VID_0_AMT_ROUTING_TABLE_SYNC                          (VID_SS_AMT_0_CFG_BASE + 0x0A0)
#define REG_VID_0_AMT_AW_CACHE                                    (VID_SS_AMT_0_CFG_BASE + 0x044)
#define REG_VID_0_AMT_AR_CACHE                                    (VID_SS_AMT_0_CFG_BASE + 0x04c)

#define REG_VID_1_AMT_ADDR_MODE_CTRL                              (VID_SS_AMT_1_CFG_BASE + 0x000)
#define REG_VID_1_AMT_ADDR_LINK_ENABLE                            (VID_SS_AMT_1_CFG_BASE + 0x050)
#define REG_VID_1_AMT_ROUTING_TABLE_SYNC                          (VID_SS_AMT_1_CFG_BASE + 0x0A0)
#define REG_VID_1_AMT_AW_CACHE                                    (VID_SS_AMT_1_CFG_BASE + 0x044)
#define REG_VID_1_AMT_AR_CACHE                                    (VID_SS_AMT_1_CFG_BASE + 0x04c)

//#define REG_VID_AMF_DDR_INTERLEAVE_MOD_SEL                      (VID_AMF_BASE + 0x004)
//#define REG_VID_AMF_DDR_CH_SEL                                  (VID_AMF_BASE + 0x008)
//#define REG_VID_AMF_DDR_MOD_SEL                                 (VID_AMF_BASE + 0x00C)
//#define REG_VID_AMF_DDR_SET_HASH_EN                             (VID_AMF_BASE + 0x010)
//#define REG_VID_AMF_DDR_INTERLEAVE_EN                           (VID_AMF_BASE + 0x014)
//#define REG_VID_AMF_DDR_CHANNEL_HASH_EN                         (VID_AMF_BASE + 0x018)
//#define REG_VID_AMF_DDR_BANK_HASH_EN                            (VID_AMF_BASE + 0x01C)
//
//// --------------------------------------------------------------------
//// DISP TZC
//// --------------------------------------------------------------------DISP_SS_TZC_CFG_BASE
#define REG_DISP_TZC_ACTION                                      (DISP_SS_TZC_CFG_BASE + 0x004)  
#define REG_DISP_TZC_KEEPER                                      (DISP_SS_TZC_CFG_BASE + 0x008)
#define REG_DISP_TZC_SPEC_CTRL                                   (DISP_SS_TZC_CFG_BASE + 0x00C)
#define REG_DISP_TZC_INT_STATUS                                  (DISP_SS_TZC_CFG_BASE + 0x010)
#define REG_DISP_TZC_INT_CLEAR                                   (DISP_SS_TZC_CFG_BASE + 0x014)
#define REG_DISP_TZC_REGION_TOP_LOW_0                            (DISP_SS_TZC_CFG_BASE + 0x108)
#define REG_DISP_TZC_REGION_TOP_HIGH_0                           (DISP_SS_TZC_CFG_BASE + 0x10C)
#define REG_DISP_TZC_REGION_ATTRIBUTES_0                         (DISP_SS_TZC_CFG_BASE + 0x110)

#define REG_DISP_TZC_REGION_WR_LOW_ID_ACCESS_0                   (DISP_SS_TZC_CFG_BASE + 0x114)
#define REG_DISP_TZC_REGION_WR_TOP_ID_ACCESS_0                   (DISP_SS_TZC_CFG_BASE + 0x118)
#define REG_DISP_TZC_REGION_RD_LOW_ID_ACCESS_0                   (DISP_SS_TZC_CFG_BASE + 0x11c)
#define REG_DISP_TZC_REGION_RD_TOP_ID_ACCESS_0                   (DISP_SS_TZC_CFG_BASE + 0x120)

#define REG_DISP_TZC_REGION_BASE_LOW(i)                          (DISP_SS_TZC_CFG_BASE + 0x100 + 0x040*i)
#define REG_DISP_TZC_REGION_BASE_HIGH(i)                         (DISP_SS_TZC_CFG_BASE + 0x104 + 0x040*i)
#define REG_DISP_TZC_REGION_TOP_LOW(i)                           (DISP_SS_TZC_CFG_BASE + 0x108 + 0x040*i)
#define REG_DISP_TZC_REGION_TOP_HIGH(i)                          (DISP_SS_TZC_CFG_BASE + 0x10C + 0x040*i)
#define REG_DISP_TZC_REGION_ATTRIBUTES(i)                        (DISP_SS_TZC_CFG_BASE + 0x110 + 0x040*i)

#define REG_DISP_TZC_REGION_WR_LOW_ID_ACCESS(i)                  (DISP_SS_TZC_CFG_BASE + 0x114 + 0x040*i)
#define REG_DISP_TZC_REGION_WR_TOP_ID_ACCESS(i)                  (DISP_SS_TZC_CFG_BASE + 0x118 + 0x040*i)
#define REG_DISP_TZC_REGION_RD_LOW_ID_ACCESS(i)                  (DISP_SS_TZC_CFG_BASE + 0x11c + 0x040*i)
#define REG_DISP_TZC_REGION_RD_TOP_ID_ACCESS(i)                  (DISP_SS_TZC_CFG_BASE + 0x120 + 0x040*i)

//
//// --------------------------------------------------------------------
//// DISP AMT
//// --------------------------------------------------------------------
#define REG_DISP_AMT_ADDR_MODE_CTRL                              (DISP_SS_AMT_CFG_BASE + 0x000)
#define REG_DISP_AMT_ADDR_LINK_ENABLE                            (DISP_SS_AMT_CFG_BASE + 0x050)
#define REG_DISP_AMT_ROUTING_TABLE_SYNC                          (DISP_SS_AMT_CFG_BASE + 0x0A0)
#define REG_DISP_AMT_AW_CACHE                                    (DISP_SS_AMT_CFG_BASE + 0x044)
#define REG_DISP_AMT_AR_CACHE                                    (DISP_SS_AMT_CFG_BASE + 0x04c)
//#define REG_DISP_AMF_DDR_INTERLEAVE_MOD_SEL                     (DISP_AMF_BASE + 0x004)
//#define REG_DISP_AMF_DDR_CH_SEL                                 (DISP_AMF_BASE + 0x008)
//#define REG_DISP_AMF_DDR_MOD_SEL                                (DISP_AMF_BASE + 0x00C)
//#define REG_DISP_AMF_DDR_SET_HASH_EN                            (DISP_AMF_BASE + 0x010)
//#define REG_DISP_AMF_DDR_INTERLEAVE_EN                          (DISP_AMF_BASE + 0x014)
//#define REG_DISP_AMF_DDR_CHANNEL_HASH_EN                        (DISP_AMF_BASE + 0x018)
//#define REG_DISP_AMF_DDR_BANK_HASH_EN                           (DISP_AMF_BASE + 0x01C)
//
//// --------------------------------------------------------------------
//// PCIE TZC
//// --------------------------------------------------------------------PCIE_SS_TZC_CFG_BASE
#define REG_PCIE_TZC_ACTION                                      (PCIE_SS_TZC_CFG_BASE + 0x004)  
#define REG_PCIE_TZC_KEEPER                                      (PCIE_SS_TZC_CFG_BASE + 0x008)
#define REG_PCIE_TZC_SPEC_CTRL                                   (PCIE_SS_TZC_CFG_BASE + 0x00C)
#define REG_PCIE_TZC_INT_STATUS                                  (PCIE_SS_TZC_CFG_BASE + 0x010)
#define REG_PCIE_TZC_INT_CLEAR                                   (PCIE_SS_TZC_CFG_BASE + 0x014)
#define REG_PCIE_TZC_REGION_TOP_LOW_0                            (PCIE_SS_TZC_CFG_BASE + 0x108)
#define REG_PCIE_TZC_REGION_TOP_HIGH_0                           (PCIE_SS_TZC_CFG_BASE + 0x10C)
#define REG_PCIE_TZC_REGION_ATTRIBUTES_0                         (PCIE_SS_TZC_CFG_BASE + 0x110)

#define REG_PCIE_TZC_REGION_WR_LOW_ID_ACCESS_0                   (PCIE_SS_TZC_CFG_BASE + 0x114)
#define REG_PCIE_TZC_REGION_WR_TOP_ID_ACCESS_0                   (PCIE_SS_TZC_CFG_BASE + 0x118)
#define REG_PCIE_TZC_REGION_RD_LOW_ID_ACCESS_0                   (PCIE_SS_TZC_CFG_BASE + 0x11c)
#define REG_PCIE_TZC_REGION_RD_TOP_ID_ACCESS_0                   (PCIE_SS_TZC_CFG_BASE + 0x120)

#define REG_PCIE_TZC_REGION_BASE_LOW(i)                          (PCIE_SS_TZC_CFG_BASE + 0x100 + 0x040*i)
#define REG_PCIE_TZC_REGION_BASE_HIGH(i)                         (PCIE_SS_TZC_CFG_BASE + 0x104 + 0x040*i)
#define REG_PCIE_TZC_REGION_TOP_LOW(i)                           (PCIE_SS_TZC_CFG_BASE + 0x108 + 0x040*i)
#define REG_PCIE_TZC_REGION_TOP_HIGH(i)                          (PCIE_SS_TZC_CFG_BASE + 0x10C + 0x040*i)
#define REG_PCIE_TZC_REGION_ATTRIBUTES(i)                        (PCIE_SS_TZC_CFG_BASE + 0x110 + 0x040*i)

#define REG_PCIE_TZC_REGION_WR_LOW_ID_ACCESS(i)                  (PCIE_SS_TZC_CFG_BASE + 0x114 + 0x040*i)
#define REG_PCIE_TZC_REGION_WR_TOP_ID_ACCESS(i)                  (PCIE_SS_TZC_CFG_BASE + 0x118 + 0x040*i)
#define REG_PCIE_TZC_REGION_RD_LOW_ID_ACCESS(i)                  (PCIE_SS_TZC_CFG_BASE + 0x11c + 0x040*i)
#define REG_PCIE_TZC_REGION_RD_TOP_ID_ACCESS(i)                  (PCIE_SS_TZC_CFG_BASE + 0x120 + 0x040*i)

//
//// --------------------------------------------------------------------
//// PCIE AMT
//// --------------------------------------------------------------------
#define REG_PCIE_AMT_ADDR_MODE_CTRL                              (PCIE_SS_AMT_CFG_BASE + 0x000)
#define REG_PCIE_AMT_ADDR_LINK_ENABLE                            (PCIE_SS_AMT_CFG_BASE + 0x050)
#define REG_PCIE_AMT_ROUTING_TABLE_SYNC                          (PCIE_SS_AMT_CFG_BASE + 0x0A0)
#define REG_PCIE_AMT_AW_CACHE                                    (PCIE_SS_AMT_CFG_BASE + 0x044)
#define REG_PCIE_AMT_AR_CACHE                                    (PCIE_SS_AMT_CFG_BASE + 0x04c)
//#define REG_PCIE_AMF_DDR_INTERLEAVE_MOD_SEL                     (PCIE_AMF_BASE + 0x004)
//#define REG_PCIE_AMF_DDR_CH_SEL                                 (PCIE_AMF_BASE + 0x008)
//#define REG_PCIE_AMF_DDR_MOD_SEL                                (PCIE_AMF_BASE + 0x00C)
//#define REG_PCIE_AMF_DDR_SET_HASH_EN                            (PCIE_AMF_BASE + 0x010)
//#define REG_PCIE_AMF_DDR_INTERLEAVE_EN                          (PCIE_AMF_BASE + 0x014)
//#define REG_PCIE_AMF_DDR_CHANNEL_HASH_EN                        (PCIE_AMF_BASE + 0x018)
//#define REG_PCIE_AMF_DDR_BANK_HASH_EN                           (PCIE_AMF_BASE + 0x01C)
//
//// --------------------------------------------------------------------
//// LINK TZC
//// --------------------------------------------------------------------LINK_TZC_i_CFG_BASE
//

#define REG_LINK_TZC_ACTION(i)                                   (LINK_TZC_CFG_BASE(i) + 0x004)  
#define REG_LINK_TZC_KEEPER(i)                                   (LINK_TZC_CFG_BASE(i) + 0x008)
#define REG_LINK_TZC_SPEC_CTRL(i)                                (LINK_TZC_CFG_BASE(i) + 0x00C)
#define REG_LINK_TZC_INT_STATUS(i)                               (LINK_TZC_CFG_BASE(i) + 0x010)
#define REG_LINK_TZC_INT_CLEAR(i)                                (LINK_TZC_CFG_BASE(i) + 0x014)

#define REG_LINK_TZC_REGION_BASE_LOW(i,j)                        (LINK_TZC_CFG_BASE(i) + 0x100 + 0x040*j)
#define REG_LINK_TZC_REGION_BASE_HIGH(i,j)                       (LINK_TZC_CFG_BASE(i) + 0x104 + 0x040*j)
#define REG_LINK_TZC_REGION_TOP_LOW(i,j)                         (LINK_TZC_CFG_BASE(i) + 0x108 + 0x040*j)
#define REG_LINK_TZC_REGION_TOP_HIGH(i,j)                        (LINK_TZC_CFG_BASE(i) + 0x10C + 0x040*j)
#define REG_LINK_TZC_REGION_ATTRIBUTES(i,j)                      (LINK_TZC_CFG_BASE(i) + 0x110 + 0x040*j)

#define REG_LINK_TZC_REGION_WR_LOW_ID_ACCESS(i,j)                (LINK_TZC_CFG_BASE(i) + 0x114 + 0x040*j)
#define REG_LINK_TZC_REGION_WR_TOP_ID_ACCESS(i,j)                (LINK_TZC_CFG_BASE(i) + 0x118 + 0x040*j)
#define REG_LINK_TZC_REGION_RD_LOW_ID_ACCESS(i,j)                (LINK_TZC_CFG_BASE(i) + 0x11c + 0x040*j)
#define REG_LINK_TZC_REGION_RD_TOP_ID_ACCESS(i,j)                (LINK_TZC_CFG_BASE(i) + 0x120 + 0x040*j)

//
////---------------------------------------------------------------------
////MTLINK AMT
////---------------------------------------------------------------------
#define REG_LINK_0_AMT_ADDR_MODE_CTRL                            (LINK_AMT_0_CFG_BASE + 0x000)
#define REG_LINK_0_AMT_ADDR_LINK_ENABLE                          (LINK_AMT_0_CFG_BASE + 0x050)
#define REG_LINK_0_AMT_ROUTING_TABLE_SYNC                        (LINK_AMT_0_CFG_BASE + 0x0A0)
#define REG_LINK_0_AMT_ROUTING_TABLE_0                           (LINK_AMT_0_CFG_BASE + 0x090)
#define REG_LINK_0_AMT_ROUTING_TABLE_1                           (LINK_AMT_0_CFG_BASE + 0x094)
#define REG_LINK_0_AMT_MTLINK_ROUTING_CFG                        (LINK_AMT_0_CFG_BASE + 0x080)
#define REG_LINK_0_AMT_AW_CACHE                                  (LINK_AMT_0_CFG_BASE + 0x044)
#define REG_LINK_0_AMT_AR_CACHE                                  (LINK_AMT_0_CFG_BASE + 0x04c)


#define REG_LINK_1_AMT_ADDR_MODE_CTRL                            (LINK_AMT_1_CFG_BASE + 0x000)
#define REG_LINK_1_AMT_ADDR_LINK_ENABLE                          (LINK_AMT_1_CFG_BASE + 0x050)
#define REG_LINK_1_AMT_ROUTING_TABLE_SYNC                        (LINK_AMT_1_CFG_BASE + 0x0A0)
#define REG_LINK_1_AMT_ROUTING_TABLE_0                           (LINK_AMT_1_CFG_BASE + 0x090)
#define REG_LINK_1_AMT_ROUTING_TABLE_1                           (LINK_AMT_1_CFG_BASE + 0x094)
#define REG_LINK_1_AMT_MTLINK_ROUTING_CFG                        (LINK_AMT_1_CFG_BASE + 0x080)
#define REG_LINK_1_AMT_AW_CACHE                                  (LINK_AMT_1_CFG_BASE + 0x044)
#define REG_LINK_1_AMT_AR_CACHE                                  (LINK_AMT_1_CFG_BASE + 0x04c)

#define REG_LINK_2_AMT_ADDR_MODE_CTRL                            (LINK_AMT_2_CFG_BASE + 0x000)
#define REG_LINK_2_AMT_ADDR_LINK_ENABLE                          (LINK_AMT_2_CFG_BASE + 0x050)
#define REG_LINK_2_AMT_ROUTING_TABLE_SYNC                        (LINK_AMT_2_CFG_BASE + 0x0A0)
#define REG_LINK_2_AMT_ROUTING_TABLE_0                           (LINK_AMT_2_CFG_BASE + 0x090)
#define REG_LINK_2_AMT_ROUTING_TABLE_1                           (LINK_AMT_2_CFG_BASE + 0x094)
#define REG_LINK_2_AMT_MTLINK_ROUTING_CFG                        (LINK_AMT_2_CFG_BASE + 0x080)
#define REG_LINK_2_AMT_AW_CACHE                                  (LINK_AMT_2_CFG_BASE + 0x044)
#define REG_LINK_2_AMT_AR_CACHE                                  (LINK_AMT_2_CFG_BASE + 0x04c)


#define REG_LINK_3_AMT_ADDR_MODE_CTRL                            (LINK_AMT_3_CFG_BASE + 0x000)
#define REG_LINK_3_AMT_ADDR_LINK_ENABLE                          (LINK_AMT_3_CFG_BASE + 0x050)
#define REG_LINK_3_AMT_ROUTING_TABLE_SYNC                        (LINK_AMT_3_CFG_BASE + 0x0A0)
#define REG_LINK_3_AMT_ROUTING_TABLE_0                           (LINK_AMT_3_CFG_BASE + 0x090)
#define REG_LINK_3_AMT_ROUTING_TABLE_1                           (LINK_AMT_3_CFG_BASE + 0x094)
#define REG_LINK_3_AMT_MTLINK_ROUTING_CFG                        (LINK_AMT_3_CFG_BASE + 0x080)
#define REG_LINK_3_AMT_AW_CACHE                                  (LINK_AMT_3_CFG_BASE + 0x044)
#define REG_LINK_3_AMT_AR_CACHE                                  (LINK_AMT_3_CFG_BASE + 0x04c)
/*
#define REG_LINK_4_AMT_ADDR_MODE_CTRL                            (LINK_AMT_4_CFG_BASE + 0x000)
#define REG_LINK_4_AMT_ADDR_LINK_ENABLE                          (LINK_AMT_4_CFG_BASE + 0x050)
#define REG_LINK_4_AMT_ROUTING_TABLE_SYNC                        (LINK_AMT_4_CFG_BASE + 0x0A0)
#define REG_LINK_4_AMT_ROUTING_TABLE_0                           (LINK_AMT_4_CFG_BASE + 0x090)
#define REG_LINK_4_AMT_MTLINK_ROUTING_CFG                        (LINK_AMT_4_CFG_BASE + 0x080)

#define REG_LINK_5_AMT_ADDR_MODE_CTRL                            (LINK_AMT_5_CFG_BASE + 0x000)
#define REG_LINK_5_AMT_ADDR_LINK_ENABLE                          (LINK_AMT_5_CFG_BASE + 0x050)
#define REG_LINK_5_AMT_ROUTING_TABLE_SYNC                        (LINK_AMT_5_CFG_BASE + 0x0A0)
#define REG_LINK_5_AMT_ROUTING_TABLE_0                           (LINK_AMT_5_CFG_BASE + 0x090)
#define REG_LINK_5_AMT_MTLINK_ROUTING_CFG                        (LINK_AMT_5_CFG_BASE + 0x080)
*/
//
////---------------------------------------------------------------------
////AUD  DSP                ll
////---------------------------------------------------------------------
#define REG_DSP_PRID                (FE_SS_CFG_S_BASE + 0x040) 
#define REG_DSP_RESETVEC            (FE_SS_CFG_S_BASE + 0x044)
#define REG_DSP_PCONTROL            (FE_SS_CFG_S_BASE + 0x048)
//
#define REG_DSP_AUDIRQ              (FE_SS_CFG_AUD_BASE + 0x00)
#define REG_DSP_AUDIRQSTATUS        (FE_SS_CFG_AUD_BASE + 0x04)
#define REG_DSP_AUDRUNSTALL         (FE_SS_CFG_AUD_BASE + 0x08)
#define REG_DSP_ATADESCRIPTOR(x)    (FE_SS_CFG_AUD_BASE + 0x0C + ((x)*4))
#define REG_DSP_AUDGPIOI            (FE_SS_CFG_AUD_BASE + 0x4C)
#define REG_DSP_AUDGPIOO            (FE_SS_CFG_AUD_BASE + 0x50)
#define REG_DSP_BUF_SIZE(x)         (FE_SS_CFG_AUD_BASE + 0x54 + ((x)*16))
#define REG_DSP_BUF_ADDR(x)         (FE_SS_CFG_AUD_BASE + 0x58 + ((x)*16))
#define REG_DSP_BUF_SW_WPTR(x)      (FE_SS_CFG_AUD_BASE + 0x5C + ((x)*16))
#define REG_DSP_BUF_HW_RPTR(x)      (FE_SS_CFG_AUD_BASE + 0x60 + ((x)*16))

#define REG_DSP_AUD_PFAULT_INFO     (FE_SS_CFG_AUD_BASE + 0xA0)
//// --------------------------------------------------------------------
//// GPU EATA_CFG
//// --------------------------------------------------------------------
//#define REG_GPU_EATA_CFG_EATA_CTRL(i)                           (EATA_CFG_MC_BASE(i) + 0x000)
//#define REG_GPU_EATA_CFG_EATA_HYP_ID(i)                         (EATA_CFG_MC_BASE(i) + 0x004)
//#define REG_GPU_EATA_CFG_FWD_ADDR_LOW(i)                        (EATA_CFG_MC_BASE(i) + 0x008)
//#define REG_GPU_EATA_CFG_FWD_ADDR_HIGH(i)                       (EATA_CFG_MC_BASE(i) + 0x00C)
//#define REG_GPU_EATA_CFG_EATA_VMINT_ST(i)                       (EATA_CFG_MC_BASE(i) + 0x010)
//#define REG_GPU_EATA_CFG_EATA_VMINT_CTRL(i)                     (EATA_CFG_MC_BASE(i) + 0x020)
//#define REG_GPU_EATA_CFG_EATA_INT_ST(i)                         (EATA_CFG_MC_BASE(i) + 0x030)
//#define REG_GPU_EATA_ADDR_ERR_LOW(i,j)                          (EATA_CFG_MC_BASE(i) + 0x100 + 0x8*j)
//#define REG_GPU_EATA_ADDR_ERR_HIGH(i,j)                         (EATA_CFG_MC_BASE(i) + 0x104 + 0x8*j)
//
//// --------------------------------------------------------------------
//// GPU EATA_TF_CFG
//// --------------------------------------------------------------------
//#define REG_GPU_EATA_TF_CFG_KEEPER(i)                           (EATA_TF_CFG_MC_BASE(i) + 0x008)
//#define REG_GPU_EATA_TF_CFG_SPEC_CTRL(i)                        (EATA_TF_CFG_MC_BASE(i) + 0x00C)
//#define REG_GPU_EATA_TF_CFG_INT_STATUS(i)                       (EATA_TF_CFG_MC_BASE(i) + 0x010)
//#define REG_GPU_EATA_TF_CFG_INT_CLEAR(i)                        (EATA_TF_CFG_MC_BASE(i) + 0x014)
//#define REG_GPU_EATA_TF_REGION_TOP_LOW_0(i)                     (EATA_TF_CFG_MC_BASE(i) + 0x108)
//#define REG_GPU_EATA_TF_REGION_TOP_HIGH_0(i)                    (EATA_TF_CFG_MC_BASE(i) + 0x10C)
//#define REG_GPU_EATA_TF_REGION_ATTRIBUTES_0(i)                  (EATA_TF_CFG_MC_BASE(i) + 0x110)
//#define REG_GPU_EATA_TF_REGION_ID_ACCESS_0(i)                   (EATA_TF_CFG_MC_BASE(i) + 0x114)
//
//// --------------------------------------------------------------------
//// --------------------------------------------------------------------
//// GPU TZC
//// --------------------------------------------------------------------GPU_TZC_i_CFG_BASE

#define REG_GPU_TZC_ACTION(i)                                    (GPU_TZC_CFG_BASE(i) + 0x004)  
#define REG_GPU_TZC_KEEPER(i)                                    (GPU_TZC_CFG_BASE(i) + 0x008)
#define REG_GPU_TZC_SPEC_CTRL(i)                                 (GPU_TZC_CFG_BASE(i) + 0x00C)
#define REG_GPU_TZC_INT_STATUS(i)                                (GPU_TZC_CFG_BASE(i) + 0x010)
#define REG_GPU_TZC_INT_CLEAR(i)                                 (GPU_TZC_CFG_BASE(i) + 0x014)

#define REG_GPU_TZC_REGION_BASE_LOW(i,j)                         (GPU_TZC_CFG_BASE(i) + 0x100 + 0x040*j)
#define REG_GPU_TZC_REGION_BASE_HIGH(i,j)                        (GPU_TZC_CFG_BASE(i) + 0x104 + 0x040*j)
#define REG_GPU_TZC_REGION_TOP_LOW(i,j)                          (GPU_TZC_CFG_BASE(i) + 0x108 + 0x040*j)
#define REG_GPU_TZC_REGION_TOP_HIGH(i,j)                         (GPU_TZC_CFG_BASE(i) + 0x10C + 0x040*j)
#define REG_GPU_TZC_REGION_ATTRIBUTES(i,j)                       (GPU_TZC_CFG_BASE(i) + 0x110 + 0x040*j)

#define REG_GPU_TZC_REGION_WR_LOW_ID_ACCESS(i,j)                 (GPU_TZC_CFG_BASE(i) + 0x114 + 0x040*j)
#define REG_GPU_TZC_REGION_WR_TOP_ID_ACCESS(i,j)                 (GPU_TZC_CFG_BASE(i) + 0x118 + 0x040*j)
#define REG_GPU_TZC_REGION_RD_LOW_ID_ACCESS(i,j)                 (GPU_TZC_CFG_BASE(i) + 0x11c + 0x040*j)
#define REG_GPU_TZC_REGION_RD_TOP_ID_ACCESS(i,j)                 (GPU_TZC_CFG_BASE(i) + 0x120 + 0x040*j)

//
//// --------------------------------------------------------------------
//// GPU AMF
//// --------------------------------------------------------------------
#define REG_GPU_0_AMT_ADDR_MODE_CTRL                              (GPU_AMT_0_CFG_BASE + 0x000)
#define REG_GPU_0_AMT_ADDR_LINK_ENABLE                            (GPU_AMT_0_CFG_BASE + 0x050)
#define REG_GPU_0_AMT_ROUTING_TABLE_SYNC                          (GPU_AMT_0_CFG_BASE + 0x0A0)
#define REG_GPU_0_AMT_ROUTING_TABLE_0                             (GPU_AMT_0_CFG_BASE + 0x090)
#define REG_GPU_0_AMT_ROUTING_TABLE_1                             (GPU_AMT_0_CFG_BASE + 0x094)
#define REG_GPU_0_AMT_MTLINK_ROUTING_CFG                          (GPU_AMT_0_CFG_BASE + 0x080)
#define REG_GPU_0_AMT_AW_CACHE                                    (GPU_AMT_0_CFG_BASE + 0x044)
#define REG_GPU_0_AMT_AR_CACHE                                    (GPU_AMT_0_CFG_BASE + 0x04c)

#define REG_GPU_1_AMT_ADDR_MODE_CTRL                              (GPU_AMT_1_CFG_BASE + 0x000)
#define REG_GPU_1_AMT_ADDR_LINK_ENABLE                            (GPU_AMT_1_CFG_BASE + 0x050)
#define REG_GPU_1_AMT_ROUTING_TABLE_SYNC                          (GPU_AMT_1_CFG_BASE + 0x0A0)
#define REG_GPU_1_AMT_ROUTING_TABLE_0                             (GPU_AMT_1_CFG_BASE + 0x090)
#define REG_GPU_1_AMT_ROUTING_TABLE_1                             (GPU_AMT_1_CFG_BASE + 0x094)
#define REG_GPU_1_AMT_MTLINK_ROUTING_CFG                          (GPU_AMT_1_CFG_BASE + 0x080)
#define REG_GPU_1_AMT_AW_CACHE                                    (GPU_AMT_1_CFG_BASE + 0x044)
#define REG_GPU_1_AMT_AR_CACHE                                    (GPU_AMT_1_CFG_BASE + 0x04c)

#define REG_GPU_2_AMT_ADDR_MODE_CTRL                              (GPU_AMT_2_CFG_BASE + 0x000)
#define REG_GPU_2_AMT_ADDR_LINK_ENABLE                            (GPU_AMT_2_CFG_BASE + 0x050)
#define REG_GPU_2_AMT_ROUTING_TABLE_SYNC                          (GPU_AMT_2_CFG_BASE + 0x0A0)
#define REG_GPU_2_AMT_ROUTING_TABLE_0                             (GPU_AMT_2_CFG_BASE + 0x090)
#define REG_GPU_2_AMT_ROUTING_TABLE_1                             (GPU_AMT_2_CFG_BASE + 0x094)
#define REG_GPU_2_AMT_MTLINK_ROUTING_CFG                          (GPU_AMT_2_CFG_BASE + 0x080)
#define REG_GPU_2_AMT_AW_CACHE                                    (GPU_AMT_2_CFG_BASE + 0x044)
#define REG_GPU_2_AMT_AR_CACHE                                    (GPU_AMT_2_CFG_BASE + 0x04c)

#define REG_GPU_3_AMT_ADDR_MODE_CTRL                              (GPU_AMT_3_CFG_BASE + 0x000)
#define REG_GPU_3_AMT_ADDR_LINK_ENABLE                            (GPU_AMT_3_CFG_BASE + 0x050)
#define REG_GPU_3_AMT_ROUTING_TABLE_SYNC                          (GPU_AMT_3_CFG_BASE + 0x0A0)
#define REG_GPU_3_AMT_ROUTING_TABLE_0                             (GPU_AMT_3_CFG_BASE + 0x090)
#define REG_GPU_3_AMT_ROUTING_TABLE_1                             (GPU_AMT_3_CFG_BASE + 0x094)
#define REG_GPU_3_AMT_MTLINK_ROUTING_CFG                          (GPU_AMT_3_CFG_BASE + 0x080)
#define REG_GPU_3_AMT_AW_CACHE                                    (GPU_AMT_3_CFG_BASE + 0x044)
#define REG_GPU_3_AMT_AR_CACHE                                    (GPU_AMT_3_CFG_BASE + 0x04c)

#define REG_GPU_4_AMT_ADDR_MODE_CTRL                              (GPU_AMT_4_CFG_BASE + 0x000)
#define REG_GPU_4_AMT_ADDR_LINK_ENABLE                            (GPU_AMT_4_CFG_BASE + 0x050)
#define REG_GPU_4_AMT_ROUTING_TABLE_SYNC                          (GPU_AMT_4_CFG_BASE + 0x0A0)
#define REG_GPU_4_AMT_ROUTING_TABLE_0                             (GPU_AMT_4_CFG_BASE + 0x090)
#define REG_GPU_4_AMT_ROUTING_TABLE_1                             (GPU_AMT_4_CFG_BASE + 0x094)
#define REG_GPU_4_AMT_MTLINK_ROUTING_CFG                          (GPU_AMT_4_CFG_BASE + 0x080)
#define REG_GPU_4_AMT_AW_CACHE                                    (GPU_AMT_4_CFG_BASE + 0x044)
#define REG_GPU_4_AMT_AR_CACHE                                    (GPU_AMT_4_CFG_BASE + 0x04c)

#define REG_GPU_5_AMT_ADDR_MODE_CTRL                              (GPU_AMT_5_CFG_BASE + 0x000)
#define REG_GPU_5_AMT_ADDR_LINK_ENABLE                            (GPU_AMT_5_CFG_BASE + 0x050)
#define REG_GPU_5_AMT_ROUTING_TABLE_SYNC                          (GPU_AMT_5_CFG_BASE + 0x0A0)
#define REG_GPU_5_AMT_ROUTING_TABLE_0                             (GPU_AMT_5_CFG_BASE + 0x090)
#define REG_GPU_5_AMT_ROUTING_TABLE_1                             (GPU_AMT_5_CFG_BASE + 0x094)
#define REG_GPU_5_AMT_MTLINK_ROUTING_CFG                          (GPU_AMT_5_CFG_BASE + 0x080)
#define REG_GPU_5_AMT_AW_CACHE                                    (GPU_AMT_5_CFG_BASE + 0x044)
#define REG_GPU_5_AMT_AR_CACHE                                    (GPU_AMT_5_CFG_BASE + 0x04c)

#define REG_GPU_6_AMT_ADDR_MODE_CTRL                              (GPU_AMT_6_CFG_BASE + 0x000)
#define REG_GPU_6_AMT_ADDR_LINK_ENABLE                            (GPU_AMT_6_CFG_BASE + 0x050)
#define REG_GPU_6_AMT_ROUTING_TABLE_SYNC                          (GPU_AMT_6_CFG_BASE + 0x0A0)
#define REG_GPU_6_AMT_ROUTING_TABLE_0                             (GPU_AMT_6_CFG_BASE + 0x090)
#define REG_GPU_6_AMT_ROUTING_TABLE_1                             (GPU_AMT_6_CFG_BASE + 0x094)
#define REG_GPU_6_AMT_MTLINK_ROUTING_CFG                          (GPU_AMT_6_CFG_BASE + 0x080)
#define REG_GPU_6_AMT_AW_CACHE                                    (GPU_AMT_6_CFG_BASE + 0x044)
#define REG_GPU_6_AMT_AR_CACHE                                    (GPU_AMT_6_CFG_BASE + 0x04c)

#define REG_GPU_7_AMT_ADDR_MODE_CTRL                              (GPU_AMT_7_CFG_BASE + 0x000)
#define REG_GPU_7_AMT_ADDR_LINK_ENABLE                            (GPU_AMT_7_CFG_BASE + 0x050)
#define REG_GPU_7_AMT_ROUTING_TABLE_SYNC                          (GPU_AMT_7_CFG_BASE + 0x0A0)
#define REG_GPU_7_AMT_ROUTING_TABLE_0                             (GPU_AMT_7_CFG_BASE + 0x090)
#define REG_GPU_7_AMT_ROUTING_TABLE_1                             (GPU_AMT_7_CFG_BASE + 0x094)
#define REG_GPU_7_AMT_MTLINK_ROUTING_CFG                          (GPU_AMT_7_CFG_BASE + 0x080)
#define REG_GPU_7_AMT_AW_CACHE                                    (GPU_AMT_7_CFG_BASE + 0x044)
#define REG_GPU_7_AMT_AR_CACHE                                    (GPU_AMT_7_CFG_BASE + 0x04c)

//#define REG_GPU_AMF_DDR_INTERLEAVE_MOD_SEL(i)                   (AMF_MC_BASE(i) + 0x004)
//#define REG_GPU_AMF_DDR_CH_SEL(i)                               (AMF_MC_BASE(i) + 0x008)
//#define REG_GPU_AMF_DDR_MOD_SEL(i)                              (AMF_MC_BASE(i) + 0x00C)
//#define REG_GPU_AMF_DDR_SET_HASH_EN(i)                          (AMF_MC_BASE(i) + 0x010)
//#define REG_GPU_AMF_DDR_INTERLEAVE_EN(i)                        (AMF_MC_BASE(i) + 0x014)
//#define REG_GPU_AMF_DDR_CHANNEL_HASH_EN(i)                      (AMF_MC_BASE(i) + 0x018)
//#define REG_GPU_AMF_DDR_BANK_HASH_EN(i)                         (AMF_MC_BASE(i) + 0x01C)

// --------------------------------------------------------------------
// TSGEN SMC Timestamp Generator
// --------------------------------------------------------------------
#define REG_FE_TS_CNTCR                    (FE_TS_CFG_BASE + 0x0)
#define REG_FE_TS_CNTSR                    (FE_TS_CFG_BASE + 0x4)
#define REG_FE_TS_CNTCVL                   (FE_TS_CFG_BASE + 0x8)
#define REG_FE_TS_CNTCVH                   (FE_TS_CFG_BASE + 0xc)
#define REG_FE_TS_CNTFID0                  (FE_TS_CFG_BASE + 0x20)
#define REG_FE_TS_CIDR3                    (FE_TS_CFG_BASE + 0xffc)
#define REG_SM_TS_CNTCR                    (SM_TS_CFG_BASE + 0x0)
#define REG_SM_TS_CNTSR                    (SM_TS_CFG_BASE + 0x4)
#define REG_SM_TS_CNTCVL                   (SM_TS_CFG_BASE + 0x8)
#define REG_SM_TS_CNTCVH                   (SM_TS_CFG_BASE + 0xc)
#define REG_SM_TS_CNTFID0                  (SM_TS_CFG_BASE + 0x20)
#define REG_SM_TS_CIDR3                    (SM_TS_CFG_BASE + 0xffc)
// --------------------------------------------------------------------
// TSGEN_SMC
// --------------------------------------------------------------------
#define REG_TSGEN_SMC_CNTCR            (SM_TS_CFG_BASE + 0x0)
#define REG_TSGEN_SMC_CNTSR            (SM_TS_CFG_BASE + 0x4)
#define REG_TSGEN_SMC_CNTCVL           (SM_TS_CFG_BASE + 0x8)
#define REG_TSGEN_SMC_CNTCVH           (SM_TS_CFG_BASE + 0xc)
#define REG_TSGEN_SMC_CNTFID0          (SM_TS_CFG_BASE + 0x20)
#define REG_TSGEN_SMC_CIDR2            (SM_TS_CFG_BASE + 0xff8)
#define REG_TSGEN_SMC_CIDR3            (SM_TS_CFG_BASE + 0xffc)
// --------------------------------------------------------------------
// TSGEN_FEC_NS
// --------------------------------------------------------------------
#define REG_TSGEN_FEC_NS_CNTCVL           (FE_TS_CFG_RO_BASE + 0x0)
#define REG_TSGEN_FEC_NS_CNTCVH           (FE_TS_CFG_RO_BASE + 0x4)
// --------------------------------------------------------------------
// TSGEN_FEC
// --------------------------------------------------------------------
#define REG_TSGEN_FEC_CNTCR            (FE_TS_CFG_BASE + 0x0)
#define REG_TSGEN_FEC_CNTSR            (FE_TS_CFG_BASE + 0x4)
#define REG_TSGEN_FEC_CNTCVL           (FE_TS_CFG_BASE + 0x8)
#define REG_TSGEN_FEC_CNTCVH           (FE_TS_CFG_BASE + 0xc)
#define REG_TSGEN_FEC_CNTFID0          (FE_TS_CFG_BASE + 0x20)
#define REG_TSGEN_FEC_CIDR2            (FE_TS_CFG_BASE + 0xff8)
#define REG_TSGEN_FEC_CIDR3            (FE_TS_CFG_BASE + 0xffc)

// --------------------------------------------------------------------
// I2S
// --------------------------------------------------------------------
#define REG_I2S_CTL(i)                                             (I2S_CFG_BASE(i) + 0x000)
#define REG_I2S_BUF_SIZE(i)                                        (I2S_CFG_BASE(i) + 0x004)
#define REG_I2S_BUF_ADDR(i)                                        (I2S_CFG_BASE(i) + 0x008)
#define REG_I2S_SW_WPTR(i)                                         (I2S_CFG_BASE(i) + 0x00C)
#define REG_I2S_HW_RPTR(i)                                         (I2S_CFG_BASE(i) + 0x010)
#define REG_I2S_ZERO(i)                                            (I2S_CFG_BASE(i) + 0x014)
//#define REG_I2S_DIV0                                            (I2S_CFG_BASE(i) + 0x018)
#define REG_I2S_EMPTY_THRESHOLD(i)                                 (I2S_CFG_BASE(i) + 0x01C)
#define REG_I2S_CNT_THRESHOLD(i)                                   (I2S_CFG_BASE(i) + 0x070)
#define REG_I2S_INT_MASK(i)                                        (I2S_CFG_BASE(i) + 0x020)
#define REG_I2S_INT_STATUS(i)                                      (I2S_CFG_BASE(i) + 0x024)
#define REG_I2S_PEND_STATUS(i)                                     (I2S_CFG_BASE(i) + 0x028)

#define REG_I2S_DESC0(i)                                           (I2S_CFG_BASE(i) + 0x02C)
#define REG_I2S_DESC1(i)                                           (I2S_CFG_BASE(i) + 0x030)
#define REG_I2S_DESC2(i)                                           (I2S_CFG_BASE(i) + 0x034)
#define REG_I2S_DESC3(i)                                           (I2S_CFG_BASE(i) + 0x038)
#define REG_I2S_DESC4(i)                                           (I2S_CFG_BASE(i) + 0x03C)
#define REG_I2S_DESC5(i)                                           (I2S_CFG_BASE(i) + 0x040)
#define REG_I2S_DESC6(i)                                           (I2S_CFG_BASE(i) + 0x044)
#define REG_I2S_DESC7(i)                                           (I2S_CFG_BASE(i) + 0x048)
#define REG_I2S_DESC8(i)                                           (I2S_CFG_BASE(i) + 0x04C)
#define REG_I2S_DESC9(i)                                           (I2S_CFG_BASE(i) + 0x050)
#define REG_I2S_DESC10(i)                                          (I2S_CFG_BASE(i) + 0x054)
#define REG_I2S_DESC11(i)                                          (I2S_CFG_BASE(i) + 0x058)
#define REG_I2S_DESC12(i)                                          (I2S_CFG_BASE(i) + 0x05C)
#define REG_I2S_DESC13(i)                                          (I2S_CFG_BASE(i) + 0x060)
#define REG_I2S_DESC14(i)                                          (I2S_CFG_BASE(i) + 0x064)
#define REG_I2S_DESC15(i)                                          (I2S_CFG_BASE(i) + 0x068)

#define REG_I2S_AXUSER(i)                                          (I2S_CFG_BASE(i) + 0x06C)
#define REG_I2S_MODE(i)                                            (I2S_CFG_BASE(i) + 0x080)
#define REG_I2S_EMPTY(i)                                           (I2S_CFG_BASE(i) + 0x084)
////#define REG_I2S_DIV1                                            (I2S_CFG_BASE + 0x090)

#define REG_I2S_CSTATUS0(i)                                        (I2S_CFG_BASE(i) + 0x088)
#define REG_I2S_CSTATUS1(i)                                        (I2S_CFG_BASE(i) + 0x08C)
#define REG_I2S_CSTATUS2(i)                                        (I2S_CFG_BASE(i) + 0x090)
#define REG_I2S_CSTATUS3(i)                                        (I2S_CFG_BASE(i) + 0x094)
#define REG_I2S_CSTATUS4(i)                                        (I2S_CFG_BASE(i) + 0x098)
#define REG_I2S_CSTATUS5(i)                                        (I2S_CFG_BASE(i) + 0x09C)

#define REG_I2S_USTATUS0(i)                                        (I2S_CFG_BASE(i) + 0x0A0)
#define REG_I2S_USTATUS1(i)                                        (I2S_CFG_BASE(i) + 0x0A4)
#define REG_I2S_USTATUS2(i)                                        (I2S_CFG_BASE(i) + 0x0A8)
#define REG_I2S_USTATUS3(i)                                        (I2S_CFG_BASE(i) + 0x0AC)
#define REG_I2S_USTATUS4(i)                                        (I2S_CFG_BASE(i) + 0x0B0)
#define REG_I2S_USTATUS5(i)                                        (I2S_CFG_BASE(i) + 0x0B4)


//// --------------------------------------------------------------------
//// PVT
//// --------------------------------------------------------------------
//#define PVT_NOC_CRG                               REG_BASE + 0x000b0000 + 0x0204  // bit 13
//#define PVT_SOC_CRG                               REG_BASE + 0x00090000 + 0x021c  // bit 14
//#define PVT_VID_CRG                               REG_BASE + 0x0012a000 + 0x0204  // bit 3
//
// PVT_NOC
#define PVT_NOC_REG_PVT_COMP_ID_ADDR              PVT_CFG_BASE + 0x0000 // Access: RO                    Description: PVT Controller ID and revision
#define PVT_NOC_REG_PVT_IP_CFG_ADDR               PVT_CFG_BASE + 0x0004 // Access: RO                    Description: PVT Controller IP configuration
#define PVT_NOC_REG_PVT_ID_NUM_ADDR               PVT_CFG_BASE + 0x0008 // Access: RO                    Description: PVT Customer defined controller information
#define PVT_NOC_REG_PVT_TM_SCRATCH_ADDR           PVT_CFG_BASE + 0x000c // Access: RW                    Description: PVT scratch test register
#define PVT_NOC_REG_PVT_REG_LOCK_ADDR             PVT_CFG_BASE + 0x0010 // Access: WO                    Description: PVT Soft lock register. Any write to register locks certain controllers registers. Un-locked by writing 0x1ACCE551
#define PVT_NOC_REG_PVT_LOCK_STATUS_ADDR          PVT_CFG_BASE + 0x0014 // Access: RO Volatile           Description: PVT Lock Status. Reading returns the current lock status.
#define PVT_NOC_REG_PVT_TAM_STATUS_ADDR           PVT_CFG_BASE + 0x0018 // Access: RO Volatile           Description: PVT Test Access Status. Read of register indicates that the TAM has been active
#define PVT_NOC_REG_PVT_TAM_CLEAR_ADDR            PVT_CFG_BASE + 0x001c // Access: WO Volatile           Description: PVT Test Access Clear. Write to this register clears the TAM status register.
#define PVT_NOC_REG_PVT_TMR_CTRL_ADDR             PVT_CFG_BASE + 0x0020 // Access: RW                    Description: PVT Timer Control register. R/W to set timers behaviour.
#define PVT_NOC_REG_PVT_TMR_STATUS_ADDR           PVT_CFG_BASE + 0x0024 // Access: RO Volatile           Description: PVT Timer Status register. Read of register returns timer status. If timer is enabled
#define PVT_NOC_REG_PVT_TMR_IRQ_CLEAR_ADDR        PVT_CFG_BASE + 0x0028 // Access: WO                    Description: PVT Timer IRQ clear register. Write to register clears timer IRQ
#define PVT_NOC_REG_PVT_TMR_IRQ_TEST_ADDR         PVT_CFG_BASE + 0x002c // Access: RW                    Description: PVT Timer IRQ test register. Write to register will trigger a timer IRQ. If timer IRQ enabled
#define PVT_NOC_REG_IRQ_EN_ADDR                   PVT_CFG_BASE + 0x0040 // Access: RW          Lockable  Description: PVT master IRQ register, enables IRQ from the IP blocks and timer.
#define PVT_NOC_REG_IRQ_RES0_ADDR                 PVT_CFG_BASE + 0x0044 // Access: RO          Lockable  Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_IRQ_RES1_ADDR                 PVT_CFG_BASE + 0x0048 // Access: RO          Lockable  Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_IRQ_RES2_ADDR                 PVT_CFG_BASE + 0x004c // Access: RO          Lockable  Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_IRQ_TR_MASK_ADDR              PVT_CFG_BASE + 0x0050 // Access: RW          Lockable  Description: PVT master IRQ mask register, allows masking of Timer IRQ. Write 1 to mask IRQ source.
#define PVT_NOC_REG_IRQ_TS_MASK_ADDR              PVT_CFG_BASE + 0x0054 // Access: RW          Lockable  Description: PVT master IRQ mask register, allows masking of TS IRQ. Write 1 to mask IRQ source.
#define PVT_NOC_REG_IRQ_VM_MASK_ADDR              PVT_CFG_BASE + 0x0058 // Access: RW          Lockable  Description: PVT master IRQ mask register, allows masking of VM IRQ. Write 1 to mask IRQ source.
#define PVT_NOC_REG_IRQ_PD_MASK_ADDR              PVT_CFG_BASE + 0x005c // Access: RW          Lockable  Description: PVT master IRQ mask register, allows masking of PD IRQ. Write 1 to mask IRQ source.
#define PVT_NOC_REG_IRQ_TR_STATUS_ADDR            PVT_CFG_BASE + 0x0060 // Access: RO Volatile Lockable  Description: PVT master IRQ status register. Reading gives Timer IRQ status (after mask, if applied).
#define PVT_NOC_REG_IRQ_TS_STATUS_ADDR            PVT_CFG_BASE + 0x0064 // Access: RO Volatile Lockable  Description: PVT master IRQ status register. Reading gives TS IRQ status (after masking, if applied).
#define PVT_NOC_REG_IRQ_VM_STATUS_ADDR            PVT_CFG_BASE + 0x0068 // Access: RO Volatile Lockable  Description: PVT master IRQ status register. Reading gives VM IRQ status (after masking, if applied).
#define PVT_NOC_REG_IRQ_PD_STATUS_ADDR            PVT_CFG_BASE + 0x006c // Access: RO Volatile Lockable  Description: PVT master IRQ status register. Reading gives PD IRQ status (after masking, if applied).
#define PVT_NOC_REG_IRQ_TR_RAW_ADDR               PVT_CFG_BASE + 0x0070 // Access: RO Volatile Lockable  Description: PVT master IRQ raw status register. Reading gives Timer IRQ status no masking.
#define PVT_NOC_REG_IRQ_TS_RAW_ADDR               PVT_CFG_BASE + 0x0074 // Access: RO Volatile Lockable  Description: PVT master IRQ raw status register. Reading gives TS IRQ status no masking.
#define PVT_NOC_REG_IRQ_VM_RAW_ADDR               PVT_CFG_BASE + 0x0078 // Access: RO Volatile Lockable  Description: PVT master IRQ raw status register. Reading gives VM IRQ status no masking.
#define PVT_NOC_REG_IRQ_PD_RAW_ADDR               PVT_CFG_BASE + 0x007c // Access: RO Volatile Lockable  Description: PVT master IRQ raw status register. Reading gives PD IRQ status no masking
#define PVT_NOC_REG_TS_CMN_CLK_SYNTH_ADDR         PVT_CFG_BASE + 0x0080 // Access: RW          Lockable        Description: TS Clock Synthesiser control register.
#define PVT_NOC_REG_TS_CMN_SDIF_DISABLE_ADDR      PVT_CFG_BASE + 0x0084 // Access: RW          Lockable        Description: TS SDIF disable (Active High). When asserted completely disables the selected TS instance(s), by forcing the TS macro clock and reset low.
#define PVT_NOC_REG_TS_CMN_SDIF_STATUS_ADDR       PVT_CFG_BASE + 0x0088 // Access: RO Volatile Lockable        Description: TS SDIF Status Register.  
#define PVT_NOC_REG_TS_CMN_SDIF_ADDR              PVT_CFG_BASE + 0x008c // Access: RW          Lockable        Description: TS SDIF write data register.
#define PVT_NOC_REG_TS_CMN_SDIF_HALT_ADDR         PVT_CFG_BASE + 0x0090 // Access: WO          Lockable        Description: TS SDIF halt register. Halts all SDIF data transfer and resets SDIF slave.
#define PVT_NOC_REG_TS_CMN_SDIF_CTRL_ADDR         PVT_CFG_BASE + 0x0094 // Access: RW          Lockable        Description: TS SDIF programming inhibit (Active High). When asserted inhibits serial programming of the selected TS instance(s).
#define PVT_NOC_REG_TS_CMN_SMPL_CTRL_ADDR         PVT_CFG_BASE + 0x00a0 // Access: RW          Lockable        Description: TS SDIF sample counter control.
#define PVT_NOC_REG_TS_CMN_SMPL_CLR_ADDR          PVT_CFG_BASE + 0x00a4 // Access: WO          Lockable        Description: TS SDIF sample counter clear.
#define PVT_NOC_REG_TS_CMN_SMPL_CNT_ADDR          PVT_CFG_BASE + 0x00a8 // Access: RO Volatile Lockable        Description: TS SDIF sample counter current value.
#define PVT_NOC_REG_TS_00_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x00c0 // Access: RW          Lockable        Description: TS-00 IRQ enable register, enables individual IRQ sources from the TS
#define PVT_NOC_REG_TS_00_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x00c4 // Access: RO Volatile Lockable        Description: TS-00 IRQ status register, reports status of individual IRQ sources from the TS
#define PVT_NOC_REG_TS_00_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x00c8 // Access: WO          Lockable        Description: TS-00 IRQ clear register, clears individual IRQ sources from the TS
#define PVT_NOC_REG_TS_00_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x00cc // Access: RW          Lockable        Description: TS-00 IRQ test register. Write to register will trigger an TS IRQ. If the IRQ enabled
#define PVT_NOC_REG_TS_00_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x00d0 // Access: RO Volatile Lockable        Description: TS-00 read data register. 
#define PVT_NOC_REG_TS_00_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x00d4 // Access: RO Volatile Lockable        Description: TS-00 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_TS_00_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x00d8 // Access: RO Volatile Lockable        Description: TS-00 SDIF sample data register.
#define PVT_NOC_REG_TS_00_RES0_ADDR               PVT_CFG_BASE + 0x00dc // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_TS_00_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x00e0 // Access: RW          Lockable        Description: TS-00 Alarm A configuration.
#define PVT_NOC_REG_TS_00_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x00e4 // Access: RW          Lockable        Description: TS-00 Alarm B configuration.
#define PVT_NOC_REG_TS_00_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x00e8 // Access: RO Volatile Lockable        Description: TS-00 Sample max/min high/low value.
#define PVT_NOC_REG_TS_00_HILO_RESET_ADDR         PVT_CFG_BASE + 0x00ec // Access: WO          Lockable        Description: TS-00 Reset sample high/low register.
#define PVT_NOC_REG_TS_01_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0100 // Access: RW          Lockable        Description: TS-01 IRQ enable register, enables individual IRQ sources from the TS
#define PVT_NOC_REG_TS_01_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0104 // Access: RO Volatile Lockable        Description: TS-01 IRQ status register, reports status of individual IRQ sources from the TS
#define PVT_NOC_REG_TS_01_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0108 // Access: WO          Lockable        Description: TS-01 IRQ clear register, clears individual IRQ sources from the TS
#define PVT_NOC_REG_TS_01_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x010c // Access: RW          Lockable        Description: TS-01 IRQ test register. Write to register will trigger an TS IRQ. If the IRQ enabled
#define PVT_NOC_REG_TS_01_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0110 // Access: RO Volatile Lockable        Description: TS-01 read data register. 
#define PVT_NOC_REG_TS_01_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0114 // Access: RO Volatile Lockable        Description: TS-01 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_TS_01_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0118 // Access: RO Volatile Lockable        Description: TS-01 SDIF sample data register.
#define PVT_NOC_REG_TS_01_RES0_ADDR               PVT_CFG_BASE + 0x011c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_TS_01_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0120 // Access: RW          Lockable        Description: TS-01 Alarm A configuration.
#define PVT_NOC_REG_TS_01_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0124 // Access: RW          Lockable        Description: TS-01 Alarm B configuration.
#define PVT_NOC_REG_TS_01_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0128 // Access: RO Volatile Lockable        Description: TS-01 Sample max/min high/low value.
#define PVT_NOC_REG_TS_01_HILO_RESET_ADDR         PVT_CFG_BASE + 0x012c // Access: WO          Lockable        Description: TS-01 Reset sample high/low register.
#define PVT_NOC_REG_TS_02_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0140 // Access: RW          Lockable        Description: TS-02 IRQ enable register, enables individual IRQ sources from the TS
#define PVT_NOC_REG_TS_02_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0144 // Access: RO Volatile Lockable        Description: TS-02 IRQ status register, reports status of individual IRQ sources from the TS
#define PVT_NOC_REG_TS_02_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0148 // Access: WO          Lockable        Description: TS-02 IRQ clear register, clears individual IRQ sources from the TS
#define PVT_NOC_REG_TS_02_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x014c // Access: RW          Lockable        Description: TS-02 IRQ test register. Write to register will trigger an TS IRQ. If the IRQ enabled
#define PVT_NOC_REG_TS_02_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0150 // Access: RO Volatile Lockable        Description: TS-02 read data register. 
#define PVT_NOC_REG_TS_02_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0154 // Access: RO Volatile Lockable        Description: TS-02 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_TS_02_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0158 // Access: RO Volatile Lockable        Description: TS-02 SDIF sample data register.
#define PVT_NOC_REG_TS_02_RES0_ADDR               PVT_CFG_BASE + 0x015c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_TS_02_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0160 // Access: RW          Lockable        Description: TS-02 Alarm A configuration.
#define PVT_NOC_REG_TS_02_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0164 // Access: RW          Lockable        Description: TS-02 Alarm B configuration.
#define PVT_NOC_REG_TS_02_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0168 // Access: RO Volatile Lockable        Description: TS-02 Sample max/min high/low value.
#define PVT_NOC_REG_TS_02_HILO_RESET_ADDR         PVT_CFG_BASE + 0x016c // Access: WO          Lockable        Description: TS-02 Reset sample high/low register.
#define PVT_NOC_REG_TS_03_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0180 // Access: RW          Lockable        Description: TS-03 IRQ enable register, enables individual IRQ sources from the TS
#define PVT_NOC_REG_TS_03_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0184 // Access: RO Volatile Lockable        Description: TS-03 IRQ status register, reports status of individual IRQ sources from the TS
#define PVT_NOC_REG_TS_03_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0188 // Access: WO          Lockable        Description: TS-03 IRQ clear register, clears individual IRQ sources from the TS
#define PVT_NOC_REG_TS_03_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x018c // Access: RW          Lockable        Description: TS-03 IRQ test register. Write to register will trigger an TS IRQ. If the IRQ enabled
#define PVT_NOC_REG_TS_03_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0190 // Access: RO Volatile Lockable        Description: TS-03 read data register. 
#define PVT_NOC_REG_TS_03_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0194 // Access: RO Volatile Lockable        Description: TS-03 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_TS_03_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0198 // Access: RO Volatile Lockable        Description: TS-03 SDIF sample data register.
#define PVT_NOC_REG_TS_03_RES0_ADDR               PVT_CFG_BASE + 0x019c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_TS_03_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x01a0 // Access: RW          Lockable        Description: TS-03 Alarm A configuration.
#define PVT_NOC_REG_TS_03_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x01a4 // Access: RW          Lockable        Description: TS-03 Alarm B configuration.
#define PVT_NOC_REG_TS_03_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x01a8 // Access: RO Volatile Lockable        Description: TS-03 Sample max/min high/low value.
#define PVT_NOC_REG_TS_03_HILO_RESET_ADDR         PVT_CFG_BASE + 0x01ac // Access: WO          Lockable        Description: TS-03 Reset sample high/low register.
#define PVT_NOC_REG_TS_04_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x01c0 // Access: RW          Lockable        Description: TS-04 IRQ enable register, enables individual IRQ sources from the TS
#define PVT_NOC_REG_TS_04_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x01c4 // Access: RO Volatile Lockable        Description: TS-04 IRQ status register, reports status of individual IRQ sources from the TS
#define PVT_NOC_REG_TS_04_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x01c8 // Access: WO          Lockable        Description: TS-04 IRQ clear register, clears individual IRQ sources from the TS
#define PVT_NOC_REG_TS_04_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x01cc // Access: RW          Lockable        Description: TS-04 IRQ test register. Write to register will trigger an TS IRQ. If the IRQ enabled
#define PVT_NOC_REG_TS_04_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x01d0 // Access: RO Volatile Lockable        Description: TS-04 read data register. 
#define PVT_NOC_REG_TS_04_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x01d4 // Access: RO Volatile Lockable        Description: TS-04 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_TS_04_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x01d8 // Access: RO Volatile Lockable        Description: TS-04 SDIF sample data register.
#define PVT_NOC_REG_TS_04_RES0_ADDR               PVT_CFG_BASE + 0x01dc // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_TS_04_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x01e0 // Access: RW          Lockable        Description: TS-04 Alarm A configuration.
#define PVT_NOC_REG_TS_04_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x01e4 // Access: RW          Lockable        Description: TS-04 Alarm B configuration.
#define PVT_NOC_REG_TS_04_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x01e8 // Access: RO Volatile Lockable        Description: TS-04 Sample max/min high/low value.
#define PVT_NOC_REG_TS_04_HILO_RESET_ADDR         PVT_CFG_BASE + 0x01ec // Access: WO          Lockable        Description: TS-04 Reset sample high/low register.
#define PVT_NOC_REG_TS_05_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0200 // Access: RW          Lockable        Description: TS-05 IRQ enable register, enables individual IRQ sources from the TS
#define PVT_NOC_REG_TS_05_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0204 // Access: RO Volatile Lockable        Description: TS-05 IRQ status register, reports status of individual IRQ sources from the TS
#define PVT_NOC_REG_TS_05_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0208 // Access: WO          Lockable        Description: TS-05 IRQ clear register, clears individual IRQ sources from the TS
#define PVT_NOC_REG_TS_05_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x020c // Access: RW          Lockable        Description: TS-05 IRQ test register. Write to register will trigger an TS IRQ. If the IRQ enabled
#define PVT_NOC_REG_TS_05_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0210 // Access: RO Volatile Lockable        Description: TS-05 read data register. 
#define PVT_NOC_REG_TS_05_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0214 // Access: RO Volatile Lockable        Description: TS-05 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_TS_05_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0218 // Access: RO Volatile Lockable        Description: TS-05 SDIF sample data register.
#define PVT_NOC_REG_TS_05_RES0_ADDR               PVT_CFG_BASE + 0x021c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_TS_05_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0220 // Access: RW          Lockable        Description: TS-05 Alarm A configuration.
#define PVT_NOC_REG_TS_05_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0224 // Access: RW          Lockable        Description: TS-05 Alarm B configuration.
#define PVT_NOC_REG_TS_05_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0228 // Access: RO Volatile Lockable        Description: TS-05 Sample max/min high/low value.
#define PVT_NOC_REG_TS_05_HILO_RESET_ADDR         PVT_CFG_BASE + 0x022c // Access: WO          Lockable        Description: TS-05 Reset sample high/low register.
#define PVT_NOC_REG_TS_06_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0240 // Access: RW          Lockable        Description: TS-06 IRQ enable register, enables individual IRQ sources from the TS
#define PVT_NOC_REG_TS_06_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0244 // Access: RO Volatile Lockable        Description: TS-06 IRQ status register, reports status of individual IRQ sources from the TS
#define PVT_NOC_REG_TS_06_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0248 // Access: WO          Lockable        Description: TS-06 IRQ clear register, clears individual IRQ sources from the TS
#define PVT_NOC_REG_TS_06_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x024c // Access: RW          Lockable        Description: TS-06 IRQ test register. Write to register will trigger an TS IRQ. If the IRQ enabled
#define PVT_NOC_REG_TS_06_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0250 // Access: RO Volatile Lockable        Description: TS-06 read data register. 
#define PVT_NOC_REG_TS_06_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0254 // Access: RO Volatile Lockable        Description: TS-06 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_TS_06_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0258 // Access: RO Volatile Lockable        Description: TS-06 SDIF sample data register.
#define PVT_NOC_REG_TS_06_RES0_ADDR               PVT_CFG_BASE + 0x025c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_TS_06_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0260 // Access: RW          Lockable        Description: TS-06 Alarm A configuration.
#define PVT_NOC_REG_TS_06_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0264 // Access: RW          Lockable        Description: TS-06 Alarm B configuration.
#define PVT_NOC_REG_TS_06_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0268 // Access: RO Volatile Lockable        Description: TS-06 Sample max/min high/low value.
#define PVT_NOC_REG_TS_06_HILO_RESET_ADDR         PVT_CFG_BASE + 0x026c // Access: WO          Lockable        Description: TS-06 Reset sample high/low register.
#define PVT_NOC_REG_TS_07_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0280 // Access: RW          Lockable        Description: TS-07 IRQ enable register, enables individual IRQ sources from the TS
#define PVT_NOC_REG_TS_07_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0284 // Access: RO Volatile Lockable        Description: TS-07 IRQ status register, reports status of individual IRQ sources from the TS
#define PVT_NOC_REG_TS_07_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0288 // Access: WO          Lockable        Description: TS-07 IRQ clear register, clears individual IRQ sources from the TS
#define PVT_NOC_REG_TS_07_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x028c // Access: RW          Lockable        Description: TS-07 IRQ test register. Write to register will trigger an TS IRQ. If the IRQ enabled
#define PVT_NOC_REG_TS_07_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0290 // Access: RO Volatile Lockable        Description: TS-07 read data register. 
#define PVT_NOC_REG_TS_07_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0294 // Access: RO Volatile Lockable        Description: TS-07 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_TS_07_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0298 // Access: RO Volatile Lockable        Description: TS-07 SDIF sample data register.
#define PVT_NOC_REG_TS_07_RES0_ADDR               PVT_CFG_BASE + 0x029c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_TS_07_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x02a0 // Access: RW          Lockable        Description: TS-07 Alarm A configuration.
#define PVT_NOC_REG_TS_07_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x02a4 // Access: RW          Lockable        Description: TS-07 Alarm B configuration.
#define PVT_NOC_REG_TS_07_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x02a8 // Access: RO Volatile Lockable        Description: TS-07 Sample max/min high/low value.
#define PVT_NOC_REG_TS_07_HILO_RESET_ADDR         PVT_CFG_BASE + 0x02ac // Access: WO          Lockable        Description: TS-07 Reset sample high/low register.
#define PVT_NOC_REG_PD_CMN_CLK_SYNTH_ADDR         PVT_CFG_BASE + 0x0300 // Access: RW          Lockable        Description: PD Clock Synthesiser control register.
#define PVT_NOC_REG_PD_CMN_SDIF_DISABLE_ADDR      PVT_CFG_BASE + 0x0304 // Access: RW          Lockable        Description: PD SDIF disable (Active High). When asserted completely disables the selected PD instance(s), by forcing the PD macro clock and reset low.
#define PVT_NOC_REG_PD_CMN_SDIF_STATUS_ADDR       PVT_CFG_BASE + 0x0308 // Access: RO Volatile Lockable        Description: PD SDIF Status Register.  
#define PVT_NOC_REG_PD_CMN_SDIF_ADDR              PVT_CFG_BASE + 0x030c // Access: RW          Lockable        Description: PD SDIF write data register.
#define PVT_NOC_REG_PD_CMN_SDIF_HALT_ADDR         PVT_CFG_BASE + 0x0310 // Access: WO          Lockable        Description: PD SDIF halt register. Halts all SDIF data transfer and resets SDIF slave.
#define PVT_NOC_REG_PD_CMN_SDIF_CTRL_ADDR         PVT_CFG_BASE + 0x0314 // Access: RW          Lockable        Description: PD SDIF programming inhibit (Active High). When asserted inhibits serial programming of the selected PD instance(s).
#define PVT_NOC_REG_PD_CMN_SMPL_CTRL_ADDR         PVT_CFG_BASE + 0x0320 // Access: RW          Lockable        Description: PD SDIF sample counter control.
#define PVT_NOC_REG_PD_CMN_SMPL_CLR_ADDR          PVT_CFG_BASE + 0x0324 // Access: WO          Lockable        Description: PD SDIF sample counter clear.
#define PVT_NOC_REG_PD_CMN_SMPL_CNT_ADDR          PVT_CFG_BASE + 0x0328 // Access: RO Volatile Lockable        Description: PD SDIF sample counter current value.
#define PVT_NOC_REG_PD_00_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0340 // Access: RW          Lockable        Description: PD-00 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_00_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0344 // Access: RO Volatile Lockable        Description: PD-00 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_00_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0348 // Access: WO          Lockable        Description: PD-00 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_00_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x034c // Access: RW          Lockable        Description: PD-00 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_00_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0350 // Access: RO Volatile Lockable        Description: PD-00 read data register. 
#define PVT_NOC_REG_PD_00_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0354 // Access: RO Volatile Lockable        Description: PD-00 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_00_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0358 // Access: RO Volatile Lockable        Description: PD-00 SDIF sample data register.
#define PVT_NOC_REG_PD_00_RES0_ADDR               PVT_CFG_BASE + 0x035c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_00_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0360 // Access: RW          Lockable        Description: PD-00 Alarm A configuration.
#define PVT_NOC_REG_PD_00_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0364 // Access: RW          Lockable        Description: PD-00 Alarm B configuration.
#define PVT_NOC_REG_PD_00_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0368 // Access: RO Volatile Lockable        Description: PD-00 Sample max/min high/low value.
#define PVT_NOC_REG_PD_00_HILO_RESET_ADDR         PVT_CFG_BASE + 0x036c // Access: WO          Lockable        Description: PD-00 Reset sample high/low register.
#define PVT_NOC_REG_PD_01_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0380 // Access: RW          Lockable        Description: PD-01 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_01_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0384 // Access: RO Volatile Lockable        Description: PD-01 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_01_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0388 // Access: WO          Lockable        Description: PD-01 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_01_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x038c // Access: RW          Lockable        Description: PD-01 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_01_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0390 // Access: RO Volatile Lockable        Description: PD-01 read data register. 
#define PVT_NOC_REG_PD_01_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0394 // Access: RO Volatile Lockable        Description: PD-01 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_01_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0398 // Access: RO Volatile Lockable        Description: PD-01 SDIF sample data register.
#define PVT_NOC_REG_PD_01_RES0_ADDR               PVT_CFG_BASE + 0x039c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_01_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x03a0 // Access: RW          Lockable        Description: PD-01 Alarm A configuration.
#define PVT_NOC_REG_PD_01_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x03a4 // Access: RW          Lockable        Description: PD-01 Alarm B configuration.
#define PVT_NOC_REG_PD_01_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x03a8 // Access: RO Volatile Lockable        Description: PD-01 Sample max/min high/low value.
#define PVT_NOC_REG_PD_01_HILO_RESET_ADDR         PVT_CFG_BASE + 0x03ac // Access: WO          Lockable        Description: PD-01 Reset sample high/low register.
#define PVT_NOC_REG_PD_02_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x03c0 // Access: RW          Lockable        Description: PD-02 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_02_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x03c4 // Access: RO Volatile Lockable        Description: PD-02 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_02_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x03c8 // Access: WO          Lockable        Description: PD-02 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_02_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x03cc // Access: RW          Lockable        Description: PD-02 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_02_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x03d0 // Access: RO Volatile Lockable        Description: PD-02 read data register. 
#define PVT_NOC_REG_PD_02_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x03d4 // Access: RO Volatile Lockable        Description: PD-02 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_02_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x03d8 // Access: RO Volatile Lockable        Description: PD-02 SDIF sample data register.
#define PVT_NOC_REG_PD_02_RES0_ADDR               PVT_CFG_BASE + 0x03dc // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_02_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x03e0 // Access: RW          Lockable        Description: PD-02 Alarm A configuration.
#define PVT_NOC_REG_PD_02_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x03e4 // Access: RW          Lockable        Description: PD-02 Alarm B configuration.
#define PVT_NOC_REG_PD_02_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x03e8 // Access: RO Volatile Lockable        Description: PD-02 Sample max/min high/low value.
#define PVT_NOC_REG_PD_02_HILO_RESET_ADDR         PVT_CFG_BASE + 0x03ec // Access: WO          Lockable        Description: PD-02 Reset sample high/low register.
#define PVT_NOC_REG_PD_03_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0400 // Access: RW          Lockable        Description: PD-03 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_03_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0404 // Access: RO Volatile Lockable        Description: PD-03 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_03_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0408 // Access: WO          Lockable        Description: PD-03 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_03_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x040c // Access: RW          Lockable        Description: PD-03 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_03_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0410 // Access: RO Volatile Lockable        Description: PD-03 read data register. 
#define PVT_NOC_REG_PD_03_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0414 // Access: RO Volatile Lockable        Description: PD-03 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_03_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0418 // Access: RO Volatile Lockable        Description: PD-03 SDIF sample data register.
#define PVT_NOC_REG_PD_03_RES0_ADDR               PVT_CFG_BASE + 0x041c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_03_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0420 // Access: RW          Lockable        Description: PD-03 Alarm A configuration.
#define PVT_NOC_REG_PD_03_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0424 // Access: RW          Lockable        Description: PD-03 Alarm B configuration.
#define PVT_NOC_REG_PD_03_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0428 // Access: RO Volatile Lockable        Description: PD-03 Sample max/min high/low value.
#define PVT_NOC_REG_PD_03_HILO_RESET_ADDR         PVT_CFG_BASE + 0x042c // Access: WO          Lockable        Description: PD-03 Reset sample high/low register.
#define PVT_NOC_REG_PD_04_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0440 // Access: RW          Lockable        Description: PD-04 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_04_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0444 // Access: RO Volatile Lockable        Description: PD-04 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_04_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0448 // Access: WO          Lockable        Description: PD-04 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_04_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x044c // Access: RW          Lockable        Description: PD-04 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_04_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0450 // Access: RO Volatile Lockable        Description: PD-04 read data register. 
#define PVT_NOC_REG_PD_04_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0454 // Access: RO Volatile Lockable        Description: PD-04 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_04_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0458 // Access: RO Volatile Lockable        Description: PD-04 SDIF sample data register.
#define PVT_NOC_REG_PD_04_RES0_ADDR               PVT_CFG_BASE + 0x045c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_04_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0460 // Access: RW          Lockable        Description: PD-04 Alarm A configuration.
#define PVT_NOC_REG_PD_04_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0464 // Access: RW          Lockable        Description: PD-04 Alarm B configuration.
#define PVT_NOC_REG_PD_04_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0468 // Access: RO Volatile Lockable        Description: PD-04 Sample max/min high/low value.
#define PVT_NOC_REG_PD_04_HILO_RESET_ADDR         PVT_CFG_BASE + 0x046c // Access: WO          Lockable        Description: PD-04 Reset sample high/low register.
#define PVT_NOC_REG_PD_05_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0480 // Access: RW          Lockable        Description: PD-05 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_05_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0484 // Access: RO Volatile Lockable        Description: PD-05 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_05_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0488 // Access: WO          Lockable        Description: PD-05 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_05_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x048c // Access: RW          Lockable        Description: PD-05 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_05_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0490 // Access: RO Volatile Lockable        Description: PD-05 read data register. 
#define PVT_NOC_REG_PD_05_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0494 // Access: RO Volatile Lockable        Description: PD-05 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_05_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0498 // Access: RO Volatile Lockable        Description: PD-05 SDIF sample data register.
#define PVT_NOC_REG_PD_05_RES0_ADDR               PVT_CFG_BASE + 0x049c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_05_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x04a0 // Access: RW          Lockable        Description: PD-05 Alarm A configuration.
#define PVT_NOC_REG_PD_05_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x04a4 // Access: RW          Lockable        Description: PD-05 Alarm B configuration.
#define PVT_NOC_REG_PD_05_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x04a8 // Access: RO Volatile Lockable        Description: PD-05 Sample max/min high/low value.
#define PVT_NOC_REG_PD_05_HILO_RESET_ADDR         PVT_CFG_BASE + 0x04ac // Access: WO          Lockable        Description: PD-05 Reset sample high/low register.
#define PVT_NOC_REG_PD_06_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x04c0 // Access: RW          Lockable        Description: PD-06 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_06_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x04c4 // Access: RO Volatile Lockable        Description: PD-06 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_06_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x04c8 // Access: WO          Lockable        Description: PD-06 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_06_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x04cc // Access: RW          Lockable        Description: PD-06 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_06_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x04d0 // Access: RO Volatile Lockable        Description: PD-06 read data register. 
#define PVT_NOC_REG_PD_06_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x04d4 // Access: RO Volatile Lockable        Description: PD-06 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_06_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x04d8 // Access: RO Volatile Lockable        Description: PD-06 SDIF sample data register.
#define PVT_NOC_REG_PD_06_RES0_ADDR               PVT_CFG_BASE + 0x04dc // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_06_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x04e0 // Access: RW          Lockable        Description: PD-06 Alarm A configuration.
#define PVT_NOC_REG_PD_06_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x04e4 // Access: RW          Lockable        Description: PD-06 Alarm B configuration.
#define PVT_NOC_REG_PD_06_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x04e8 // Access: RO Volatile Lockable        Description: PD-06 Sample max/min high/low value.
#define PVT_NOC_REG_PD_06_HILO_RESET_ADDR         PVT_CFG_BASE + 0x04ec // Access: WO          Lockable        Description: PD-06 Reset sample high/low register.
#define PVT_NOC_REG_PD_07_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0500 // Access: RW          Lockable        Description: PD-07 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_07_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0504 // Access: RO Volatile Lockable        Description: PD-07 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_07_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0508 // Access: WO          Lockable        Description: PD-07 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_07_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x050c // Access: RW          Lockable        Description: PD-07 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_07_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0510 // Access: RO Volatile Lockable        Description: PD-07 read data register. 
#define PVT_NOC_REG_PD_07_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0514 // Access: RO Volatile Lockable        Description: PD-07 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_07_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0518 // Access: RO Volatile Lockable        Description: PD-07 SDIF sample data register.
#define PVT_NOC_REG_PD_07_RES0_ADDR               PVT_CFG_BASE + 0x051c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_07_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0520 // Access: RW          Lockable        Description: PD-07 Alarm A configuration.
#define PVT_NOC_REG_PD_07_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0524 // Access: RW          Lockable        Description: PD-07 Alarm B configuration.
#define PVT_NOC_REG_PD_07_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0528 // Access: RO Volatile Lockable        Description: PD-07 Sample max/min high/low value.
#define PVT_NOC_REG_PD_07_HILO_RESET_ADDR         PVT_CFG_BASE + 0x052c // Access: WO          Lockable        Description: PD-07 Reset sample high/low register.
#define PVT_NOC_REG_PD_08_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0540 // Access: RW          Lockable        Description: PD-08 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_08_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0544 // Access: RO Volatile Lockable        Description: PD-08 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_08_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0548 // Access: WO          Lockable        Description: PD-08 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_08_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x054c // Access: RW          Lockable        Description: PD-08 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_08_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0550 // Access: RO Volatile Lockable        Description: PD-08 read data register. 
#define PVT_NOC_REG_PD_08_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0554 // Access: RO Volatile Lockable        Description: PD-08 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_08_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0558 // Access: RO Volatile Lockable        Description: PD-08 SDIF sample data register.
#define PVT_NOC_REG_PD_08_RES0_ADDR               PVT_CFG_BASE + 0x055c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_08_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x0560 // Access: RW          Lockable        Description: PD-08 Alarm A configuration.
#define PVT_NOC_REG_PD_08_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x0564 // Access: RW          Lockable        Description: PD-08 Alarm B configuration.
#define PVT_NOC_REG_PD_08_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x0568 // Access: RO Volatile Lockable        Description: PD-08 Sample max/min high/low value.
#define PVT_NOC_REG_PD_08_HILO_RESET_ADDR         PVT_CFG_BASE + 0x056c // Access: WO          Lockable        Description: PD-08 Reset sample high/low register.
#define PVT_NOC_REG_PD_09_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x0580 // Access: RW          Lockable        Description: PD-09 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_09_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x0584 // Access: RO Volatile Lockable        Description: PD-09 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_09_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x0588 // Access: WO          Lockable        Description: PD-09 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_09_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x058c // Access: RW          Lockable        Description: PD-09 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_09_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x0590 // Access: RO Volatile Lockable        Description: PD-09 read data register. 
#define PVT_NOC_REG_PD_09_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x0594 // Access: RO Volatile Lockable        Description: PD-09 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_09_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x0598 // Access: RO Volatile Lockable        Description: PD-09 SDIF sample data register.
#define PVT_NOC_REG_PD_09_RES0_ADDR               PVT_CFG_BASE + 0x059c // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_09_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x05a0 // Access: RW          Lockable        Description: PD-09 Alarm A configuration.
#define PVT_NOC_REG_PD_09_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x05a4 // Access: RW          Lockable        Description: PD-09 Alarm B configuration.
#define PVT_NOC_REG_PD_09_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x05a8 // Access: RO Volatile Lockable        Description: PD-09 Sample max/min high/low value.
#define PVT_NOC_REG_PD_09_HILO_RESET_ADDR         PVT_CFG_BASE + 0x05ac // Access: WO          Lockable        Description: PD-09 Reset sample high/low register.
#define PVT_NOC_REG_PD_10_IRQ_ENABLE_ADDR         PVT_CFG_BASE + 0x05c0 // Access: RW          Lockable        Description: PD-10 IRQ enable register, enables individual IRQ sources from the PD
#define PVT_NOC_REG_PD_10_IRQ_STATUS_ADDR         PVT_CFG_BASE + 0x05c4 // Access: RO Volatile Lockable        Description: PD-10 IRQ status register, reports status of individual IRQ sources from the PD
#define PVT_NOC_REG_PD_10_IRQ_CLEAR_ADDR          PVT_CFG_BASE + 0x05c8 // Access: WO          Lockable        Description: PD-10 IRQ clear register, clears individual IRQ sources from the PD
#define PVT_NOC_REG_PD_10_IRQ_TEST_ADDR           PVT_CFG_BASE + 0x05cc // Access: RW          Lockable        Description: PD-10 IRQ test register. Write to register will trigger an PD IRQ. If the IRQ enabled
#define PVT_NOC_REG_PD_10_SDIF_RDATA_ADDR         PVT_CFG_BASE + 0x05d0 // Access: RO Volatile Lockable        Description: PD-10 read data register. 
#define PVT_NOC_REG_PD_10_SDIF_DONE_ADDR          PVT_CFG_BASE + 0x05d4 // Access: RO Volatile Lockable        Description: PD-10 SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_PD_10_SDIF_DATA_ADDR          PVT_CFG_BASE + 0x05d8 // Access: RO Volatile Lockable        Description: PD-10 SDIF sample data register.
#define PVT_NOC_REG_PD_10_RES0_ADDR               PVT_CFG_BASE + 0x05dc // Access: RO          Lockable        Description: Reserved. Returns 0, function may change in future revisions.
#define PVT_NOC_REG_PD_10_ALARMA_CFG_ADDR         PVT_CFG_BASE + 0x05e0 // Access: RW          Lockable        Description: PD-10 Alarm A configuration.
#define PVT_NOC_REG_PD_10_ALARMB_CFG_ADDR         PVT_CFG_BASE + 0x05e4 // Access: RW          Lockable        Description: PD-10 Alarm B configuration.
#define PVT_NOC_REG_PD_10_SMPL_HILO_ADDR          PVT_CFG_BASE + 0x05e8 // Access: RO Volatile Lockable        Description: PD-10 Sample max/min high/low value.
#define PVT_NOC_REG_PD_10_HILO_RESET_ADDR         PVT_CFG_BASE + 0x05ec // Access: WO          Lockable        Description: PD-10 Reset sample high/low register.
#define PVT_NOC_REG_VM_CMN_CLK_SYNTH_ADDR             PVT_CFG_BASE + 0x0800     // Access: RW          Lockable            Description: VM Clock Synthesiser control register.
#define PVT_NOC_REG_VM_CMN_SDIF_DISABLE_ADDR          PVT_CFG_BASE + 0x0804     // Access: RW          Lockable            Description: VM SDIF disable (Active High). When asserted completely disables the selected VM instance(s), by forcing the VM macro clock and reset low.
#define PVT_NOC_REG_VM_CMN_SDIF_STATUS_ADDR           PVT_CFG_BASE + 0x0808     // Access: RO Volatile Lockable            Description: VM SDIF Status Register.      
#define PVT_NOC_REG_VM_CMN_SDIF_ADDR                  PVT_CFG_BASE + 0x080c     // Access: RW          Lockable            Description: VM SDIF write data register.  
#define PVT_NOC_REG_VM_CMN_SDIF_HALT_ADDR             PVT_CFG_BASE + 0x0810     // Access: WO          Lockable            Description: VM SDIF halt register. Halts all SDIF data transfer and resets SDIF slave.
#define PVT_NOC_REG_VM_CMN_SDIF_CTRL_ADDR             PVT_CFG_BASE + 0x0814     // Access: RW          Lockable            Description: VM SDIF programming inhibit (Active High). When asserted inhibits serial programming of the selected VM instance(s).
#define PVT_NOC_REG_VM_CMN_SMPL_CTRL_ADDR             PVT_CFG_BASE + 0x0820     // Access: RW          Lockable            Description: VM SDIF sample counter control.
#define PVT_NOC_REG_VM_CMN_SMPL_CLR_ADDR              PVT_CFG_BASE + 0x0824     // Access: WO          Lockable            Description: VM SDIF sample counter clear. 
#define PVT_NOC_REG_VM_CMN_SMPL_CNT_ADDR              PVT_CFG_BASE + 0x0828     // Access: RO Volatile Lockable            Description: VM SDIF sample counter current value.
#define PVT_NOC_REG_VM_00_IRQ_ENABLE_ADDR             PVT_CFG_BASE + 0x0a00     // Access: RW          Lockable            Description: VM-00 IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_STATUS_ADDR             PVT_CFG_BASE + 0x0a04     // Access: RO Volatile Lockable            Description: VM-00 IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_CLEAR_ADDR              PVT_CFG_BASE + 0x0a08     // Access: WO          Lockable            Description: VM-00 IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_TEST_ADDR               PVT_CFG_BASE + 0x0a0c     // Access: RW          Lockable            Description: VM-00 IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_00_IRQ_ALARMA_ENABLE_ADDR      PVT_CFG_BASE + 0x0a10     // Access: RW          Lockable            Description: VM-00 Alarm-A IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_ALARMA_STATUS_ADDR      PVT_CFG_BASE + 0x0a14     // Access: RO Volatile Lockable            Description: VM-00 Alarm-A IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_ALARMA_CLR_ADDR         PVT_CFG_BASE + 0x0a18     // Access: WO          Lockable            Description: VM-00 Alarm-A IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_ALARMA_TEST_ADDR        PVT_CFG_BASE + 0x0a1c     // Access: RW          Lockable            Description: VM-00 Alarm-A IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_00_IRQ_ALARMB_ENABLE_ADDR      PVT_CFG_BASE + 0x0a20     // Access: RW          Lockable            Description: VM-00 Alarm-B IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_ALARMB_STATUS_ADDR      PVT_CFG_BASE + 0x0a24     // Access: RO Volatile Lockable            Description: VM-00 Alarm-B IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_ALARMB_CLR_ADDR         PVT_CFG_BASE + 0x0a28     // Access: WO          Lockable            Description: VM-00 Alarm-B IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_00_IRQ_ALARMB_TEST_ADDR        PVT_CFG_BASE + 0x0a2c     // Access: RW          Lockable            Description: VM-00 Alarm-B IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_00_SDIF_RDATA_ADDR             PVT_CFG_BASE + 0x0a30     // Access: RO Volatile Lockable            Description: VM read data register.        
#define PVT_NOC_REG_VM_00_SDIF_DONE_ADDR              PVT_CFG_BASE + 0x0a34     // Access: RO Volatile Lockable            Description: VM SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_VM_00_CH_00_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a40     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 00 sample data register.
#define PVT_NOC_REG_VM_00_CH_01_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a44     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 01 sample data register.
#define PVT_NOC_REG_VM_00_CH_02_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a48     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 02 sample data register.
#define PVT_NOC_REG_VM_00_CH_03_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a4c     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 03 sample data register.
#define PVT_NOC_REG_VM_00_CH_04_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a50     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 04 sample data register.
#define PVT_NOC_REG_VM_00_CH_05_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a54     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 05 sample data register.
#define PVT_NOC_REG_VM_00_CH_06_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a58     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 06 sample data register.
#define PVT_NOC_REG_VM_00_CH_07_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a5c     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 07 sample data register.
#define PVT_NOC_REG_VM_00_CH_08_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a60     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 08 sample data register.
#define PVT_NOC_REG_VM_00_CH_09_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a64     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 09 sample data register.
#define PVT_NOC_REG_VM_00_CH_10_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a68     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 10 sample data register.
#define PVT_NOC_REG_VM_00_CH_11_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a6c     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 11 sample data register.
#define PVT_NOC_REG_VM_00_CH_12_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a70     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 12 sample data register.
#define PVT_NOC_REG_VM_00_CH_13_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a74     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 13 sample data register.
#define PVT_NOC_REG_VM_00_CH_14_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a78     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 14 sample data register.
#define PVT_NOC_REG_VM_00_CH_15_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0a7c     // Access: RO Volatile Lockable            Description: VM-00 SDIF channel 15 sample data register.
#define PVT_NOC_REG_VM_00_CH_00_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0a80     // Access: RW          Lockable            Description: VM-00 channel 00 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_00_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0a84     // Access: RW          Lockable            Description: VM-00 channel 00 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_00_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0a88     // Access: RO Volatile Lockable            Description: VM-00 channel 00 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_00_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0a8c     // Access: WO          Lockable            Description: VM-00 channel 00 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_01_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0a90     // Access: RW          Lockable            Description: VM-00 channel 01 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_01_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0a94     // Access: RW          Lockable            Description: VM-00 channel 01 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_01_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0a98     // Access: RO Volatile Lockable            Description: VM-00 channel 01 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_01_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0a9c     // Access: WO          Lockable            Description: VM-00 channel 01 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_02_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0aa0     // Access: RW          Lockable            Description: VM-00 channel 02 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_02_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0aa4     // Access: RW          Lockable            Description: VM-00 channel 02 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_02_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0aa8     // Access: RO Volatile Lockable            Description: VM-00 channel 02 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_02_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0aac     // Access: WO          Lockable            Description: VM-00 channel 02 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_03_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ab0     // Access: RW          Lockable            Description: VM-00 channel 03 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_03_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ab4     // Access: RW          Lockable            Description: VM-00 channel 03 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_03_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ab8     // Access: RO Volatile Lockable            Description: VM-00 channel 03 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_03_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0abc     // Access: WO          Lockable            Description: VM-00 channel 03 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_04_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ac0     // Access: RW          Lockable            Description: VM-00 channel 04 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_04_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ac4     // Access: RW          Lockable            Description: VM-00 channel 04 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_04_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ac8     // Access: RO Volatile Lockable            Description: VM-00 channel 04 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_04_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0acc     // Access: WO          Lockable            Description: VM-00 channel 04 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_05_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ad0     // Access: RW          Lockable            Description: VM-00 channel 05 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_05_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ad4     // Access: RW          Lockable            Description: VM-00 channel 05 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_05_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ad8     // Access: RO Volatile Lockable            Description: VM-00 channel 05 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_05_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0adc     // Access: WO          Lockable            Description: VM-00 channel 05 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_06_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ae0     // Access: RW          Lockable            Description: VM-00 channel 06 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_06_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ae4     // Access: RW          Lockable            Description: VM-00 channel 06 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_06_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ae8     // Access: RO Volatile Lockable            Description: VM-00 channel 06 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_06_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0aec     // Access: WO          Lockable            Description: VM-00 channel 06 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_07_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0af0     // Access: RW          Lockable            Description: VM-00 channel 07 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_07_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0af4     // Access: RW          Lockable            Description: VM-00 channel 07 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_07_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0af8     // Access: RO Volatile Lockable            Description: VM-00 channel 07 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_07_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0afc     // Access: WO          Lockable            Description: VM-00 channel 07 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_08_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0b00     // Access: RW          Lockable            Description: VM-00 channel 08 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_08_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0b04     // Access: RW          Lockable            Description: VM-00 channel 08 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_08_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0b08     // Access: RO Volatile Lockable            Description: VM-00 channel 08 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_08_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0b0c     // Access: WO          Lockable            Description: VM-00 channel 08 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_09_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0b10     // Access: RW          Lockable            Description: VM-00 channel 09 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_09_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0b14     // Access: RW          Lockable            Description: VM-00 channel 09 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_09_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0b18     // Access: RO Volatile Lockable            Description: VM-00 channel 09 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_09_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0b1c     // Access: WO          Lockable            Description: VM-00 channel 09 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_10_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0b20     // Access: RW          Lockable            Description: VM-00 channel 10 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_10_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0b24     // Access: RW          Lockable            Description: VM-00 channel 10 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_10_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0b28     // Access: RO Volatile Lockable            Description: VM-00 channel 10 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_10_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0b2c     // Access: WO          Lockable            Description: VM-00 channel 10 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_11_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0b30     // Access: RW          Lockable            Description: VM-00 channel 11 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_11_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0b34     // Access: RW          Lockable            Description: VM-00 channel 11 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_11_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0b38     // Access: RO Volatile Lockable            Description: VM-00 channel 11 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_11_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0b3c     // Access: WO          Lockable            Description: VM-00 channel 11 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_12_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0b40     // Access: RW          Lockable            Description: VM-00 channel 12 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_12_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0b44     // Access: RW          Lockable            Description: VM-00 channel 12 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_12_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0b48     // Access: RO Volatile Lockable            Description: VM-00 channel 12 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_12_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0b4c     // Access: WO          Lockable            Description: VM-00 channel 12 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_13_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0b50     // Access: RW          Lockable            Description: VM-00 channel 13 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_13_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0b54     // Access: RW          Lockable            Description: VM-00 channel 13 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_13_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0b58     // Access: RO Volatile Lockable            Description: VM-00 channel 13 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_13_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0b5c     // Access: WO          Lockable            Description: VM-00 channel 13 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_14_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0b60     // Access: RW          Lockable            Description: VM-00 channel 14 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_14_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0b64     // Access: RW          Lockable            Description: VM-00 channel 14 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_14_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0b68     // Access: RO Volatile Lockable            Description: VM-00 channel 14 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_14_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0b6c     // Access: WO          Lockable            Description: VM-00 channel 14 Reset sample high/low register.
#define PVT_NOC_REG_VM_00_CH_15_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0b70     // Access: RW          Lockable            Description: VM-00 channel 15 Alarm A configuration.
#define PVT_NOC_REG_VM_00_CH_15_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0b74     // Access: RW          Lockable            Description: VM-00 channel 15 Alarm B configuration.
#define PVT_NOC_REG_VM_00_CH_15_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0b78     // Access: RO Volatile Lockable            Description: VM-00 channel 15 Sample max/min high/low value.
#define PVT_NOC_REG_VM_00_CH_15_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0b7c     // Access: WO          Lockable            Description: VM-00 channel 15 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_IRQ_ENABLE_ADDR             PVT_CFG_BASE + 0x0c00     // Access: RW          Lockable            Description: VM-01 IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_STATUS_ADDR             PVT_CFG_BASE + 0x0c04     // Access: RO Volatile Lockable            Description: VM-01 IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_CLEAR_ADDR              PVT_CFG_BASE + 0x0c08     // Access: WO          Lockable            Description: VM-01 IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_TEST_ADDR               PVT_CFG_BASE + 0x0c0c     // Access: RW          Lockable            Description: VM-01 IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_01_IRQ_ALARMA_ENABLE_ADDR      PVT_CFG_BASE + 0x0c10     // Access: RW          Lockable            Description: VM-01 Alarm-A IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_ALARMA_STATUS_ADDR      PVT_CFG_BASE + 0x0c14     // Access: RO Volatile Lockable            Description: VM-01 Alarm-A IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_ALARMA_CLR_ADDR         PVT_CFG_BASE + 0x0c18     // Access: WO          Lockable            Description: VM-01 Alarm-A IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_ALARMA_TEST_ADDR        PVT_CFG_BASE + 0x0c1c     // Access: RW          Lockable            Description: VM-01 Alarm-A IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_01_IRQ_ALARMB_ENABLE_ADDR      PVT_CFG_BASE + 0x0c20     // Access: RW          Lockable            Description: VM-01 Alarm-B IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_ALARMB_STATUS_ADDR      PVT_CFG_BASE + 0x0c24     // Access: RO Volatile Lockable            Description: VM-01 Alarm-B IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_ALARMB_CLR_ADDR         PVT_CFG_BASE + 0x0c28     // Access: WO          Lockable            Description: VM-01 Alarm-B IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_01_IRQ_ALARMB_TEST_ADDR        PVT_CFG_BASE + 0x0c2c     // Access: RW          Lockable            Description: VM-01 Alarm-B IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_01_SDIF_RDATA_ADDR             PVT_CFG_BASE + 0x0c30     // Access: RO Volatile Lockable            Description: VM read data register.        
#define PVT_NOC_REG_VM_01_SDIF_DONE_ADDR              PVT_CFG_BASE + 0x0c34     // Access: RO Volatile Lockable            Description: VM SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_VM_01_CH_00_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c40     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 00 sample data register.
#define PVT_NOC_REG_VM_01_CH_01_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c44     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 01 sample data register.
#define PVT_NOC_REG_VM_01_CH_02_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c48     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 02 sample data register.
#define PVT_NOC_REG_VM_01_CH_03_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c4c     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 03 sample data register.
#define PVT_NOC_REG_VM_01_CH_04_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c50     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 04 sample data register.
#define PVT_NOC_REG_VM_01_CH_05_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c54     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 05 sample data register.
#define PVT_NOC_REG_VM_01_CH_06_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c58     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 06 sample data register.
#define PVT_NOC_REG_VM_01_CH_07_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c5c     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 07 sample data register.
#define PVT_NOC_REG_VM_01_CH_08_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c60     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 08 sample data register.
#define PVT_NOC_REG_VM_01_CH_09_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c64     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 09 sample data register.
#define PVT_NOC_REG_VM_01_CH_10_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c68     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 10 sample data register.
#define PVT_NOC_REG_VM_01_CH_11_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c6c     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 11 sample data register.
#define PVT_NOC_REG_VM_01_CH_12_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c70     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 12 sample data register.
#define PVT_NOC_REG_VM_01_CH_13_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c74     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 13 sample data register.
#define PVT_NOC_REG_VM_01_CH_14_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c78     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 14 sample data register.
#define PVT_NOC_REG_VM_01_CH_15_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0c7c     // Access: RO Volatile Lockable            Description: VM-01 SDIF channel 15 sample data register.
#define PVT_NOC_REG_VM_01_CH_00_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0c80     // Access: RW          Lockable            Description: VM-01 channel 00 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_00_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0c84     // Access: RW          Lockable            Description: VM-01 channel 00 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_00_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0c88     // Access: RO Volatile Lockable            Description: VM-01 channel 00 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_00_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0c8c     // Access: WO          Lockable            Description: VM-01 channel 00 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_01_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0c90     // Access: RW          Lockable            Description: VM-01 channel 01 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_01_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0c94     // Access: RW          Lockable            Description: VM-01 channel 01 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_01_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0c98     // Access: RO Volatile Lockable            Description: VM-01 channel 01 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_01_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0c9c     // Access: WO          Lockable            Description: VM-01 channel 01 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_02_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ca0     // Access: RW          Lockable            Description: VM-01 channel 02 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_02_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ca4     // Access: RW          Lockable            Description: VM-01 channel 02 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_02_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ca8     // Access: RO Volatile Lockable            Description: VM-01 channel 02 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_02_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0cac     // Access: WO          Lockable            Description: VM-01 channel 02 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_03_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0cb0     // Access: RW          Lockable            Description: VM-01 channel 03 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_03_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0cb4     // Access: RW          Lockable            Description: VM-01 channel 03 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_03_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0cb8     // Access: RO Volatile Lockable            Description: VM-01 channel 03 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_03_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0cbc     // Access: WO          Lockable            Description: VM-01 channel 03 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_04_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0cc0     // Access: RW          Lockable            Description: VM-01 channel 04 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_04_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0cc4     // Access: RW          Lockable            Description: VM-01 channel 04 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_04_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0cc8     // Access: RO Volatile Lockable            Description: VM-01 channel 04 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_04_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0ccc     // Access: WO          Lockable            Description: VM-01 channel 04 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_05_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0cd0     // Access: RW          Lockable            Description: VM-01 channel 05 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_05_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0cd4     // Access: RW          Lockable            Description: VM-01 channel 05 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_05_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0cd8     // Access: RO Volatile Lockable            Description: VM-01 channel 05 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_05_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0cdc     // Access: WO          Lockable            Description: VM-01 channel 05 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_06_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ce0     // Access: RW          Lockable            Description: VM-01 channel 06 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_06_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ce4     // Access: RW          Lockable            Description: VM-01 channel 06 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_06_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ce8     // Access: RO Volatile Lockable            Description: VM-01 channel 06 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_06_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0cec     // Access: WO          Lockable            Description: VM-01 channel 06 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_07_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0cf0     // Access: RW          Lockable            Description: VM-01 channel 07 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_07_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0cf4     // Access: RW          Lockable            Description: VM-01 channel 07 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_07_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0cf8     // Access: RO Volatile Lockable            Description: VM-01 channel 07 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_07_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0cfc     // Access: WO          Lockable            Description: VM-01 channel 07 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_08_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0d00     // Access: RW          Lockable            Description: VM-01 channel 08 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_08_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0d04     // Access: RW          Lockable            Description: VM-01 channel 08 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_08_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0d08     // Access: RO Volatile Lockable            Description: VM-01 channel 08 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_08_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0d0c     // Access: WO          Lockable            Description: VM-01 channel 08 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_09_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0d10     // Access: RW          Lockable            Description: VM-01 channel 09 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_09_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0d14     // Access: RW          Lockable            Description: VM-01 channel 09 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_09_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0d18     // Access: RO Volatile Lockable            Description: VM-01 channel 09 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_09_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0d1c     // Access: WO          Lockable            Description: VM-01 channel 09 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_10_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0d20     // Access: RW          Lockable            Description: VM-01 channel 10 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_10_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0d24     // Access: RW          Lockable            Description: VM-01 channel 10 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_10_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0d28     // Access: RO Volatile Lockable            Description: VM-01 channel 10 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_10_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0d2c     // Access: WO          Lockable            Description: VM-01 channel 10 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_11_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0d30     // Access: RW          Lockable            Description: VM-01 channel 11 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_11_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0d34     // Access: RW          Lockable            Description: VM-01 channel 11 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_11_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0d38     // Access: RO Volatile Lockable            Description: VM-01 channel 11 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_11_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0d3c     // Access: WO          Lockable            Description: VM-01 channel 11 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_12_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0d40     // Access: RW          Lockable            Description: VM-01 channel 12 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_12_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0d44     // Access: RW          Lockable            Description: VM-01 channel 12 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_12_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0d48     // Access: RO Volatile Lockable            Description: VM-01 channel 12 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_12_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0d4c     // Access: WO          Lockable            Description: VM-01 channel 12 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_13_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0d50     // Access: RW          Lockable            Description: VM-01 channel 13 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_13_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0d54     // Access: RW          Lockable            Description: VM-01 channel 13 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_13_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0d58     // Access: RO Volatile Lockable            Description: VM-01 channel 13 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_13_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0d5c     // Access: WO          Lockable            Description: VM-01 channel 13 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_14_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0d60     // Access: RW          Lockable            Description: VM-01 channel 14 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_14_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0d64     // Access: RW          Lockable            Description: VM-01 channel 14 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_14_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0d68     // Access: RO Volatile Lockable            Description: VM-01 channel 14 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_14_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0d6c     // Access: WO          Lockable            Description: VM-01 channel 14 Reset sample high/low register.
#define PVT_NOC_REG_VM_01_CH_15_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0d70     // Access: RW          Lockable            Description: VM-01 channel 15 Alarm A configuration.
#define PVT_NOC_REG_VM_01_CH_15_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0d74     // Access: RW          Lockable            Description: VM-01 channel 15 Alarm B configuration.
#define PVT_NOC_REG_VM_01_CH_15_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0d78     // Access: RO Volatile Lockable            Description: VM-01 channel 15 Sample max/min high/low value.
#define PVT_NOC_REG_VM_01_CH_15_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0d7c     // Access: WO          Lockable            Description: VM-01 channel 15 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_IRQ_ENABLE_ADDR             PVT_CFG_BASE + 0x0e00     // Access: RW          Lockable            Description: VM-02 IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_STATUS_ADDR             PVT_CFG_BASE + 0x0e04     // Access: RO Volatile Lockable            Description: VM-02 IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_CLEAR_ADDR              PVT_CFG_BASE + 0x0e08     // Access: WO          Lockable            Description: VM-02 IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_TEST_ADDR               PVT_CFG_BASE + 0x0e0c     // Access: RW          Lockable            Description: VM-02 IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_02_IRQ_ALARMA_ENABLE_ADDR      PVT_CFG_BASE + 0x0e10     // Access: RW          Lockable            Description: VM-02 Alarm-A IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_ALARMA_STATUS_ADDR      PVT_CFG_BASE + 0x0e14     // Access: RO Volatile Lockable            Description: VM-02 Alarm-A IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_ALARMA_CLR_ADDR         PVT_CFG_BASE + 0x0e18     // Access: WO          Lockable            Description: VM-02 Alarm-A IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_ALARMA_TEST_ADDR        PVT_CFG_BASE + 0x0e1c     // Access: RW          Lockable            Description: VM-02 Alarm-A IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_02_IRQ_ALARMB_ENABLE_ADDR      PVT_CFG_BASE + 0x0e20     // Access: RW          Lockable            Description: VM-02 Alarm-B IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_ALARMB_STATUS_ADDR      PVT_CFG_BASE + 0x0e24     // Access: RO Volatile Lockable            Description: VM-02 Alarm-B IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_ALARMB_CLR_ADDR         PVT_CFG_BASE + 0x0e28     // Access: WO          Lockable            Description: VM-02 Alarm-B IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_02_IRQ_ALARMB_TEST_ADDR        PVT_CFG_BASE + 0x0e2c     // Access: RW          Lockable            Description: VM-02 Alarm-B IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_02_SDIF_RDATA_ADDR             PVT_CFG_BASE + 0x0e30     // Access: RO Volatile Lockable            Description: VM read data register.        
#define PVT_NOC_REG_VM_02_SDIF_DONE_ADDR              PVT_CFG_BASE + 0x0e34     // Access: RO Volatile Lockable            Description: VM SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_VM_02_CH_00_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e40     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 00 sample data register.
#define PVT_NOC_REG_VM_02_CH_01_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e44     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 01 sample data register.
#define PVT_NOC_REG_VM_02_CH_02_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e48     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 02 sample data register.
#define PVT_NOC_REG_VM_02_CH_03_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e4c     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 03 sample data register.
#define PVT_NOC_REG_VM_02_CH_04_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e50     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 04 sample data register.
#define PVT_NOC_REG_VM_02_CH_05_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e54     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 05 sample data register.
#define PVT_NOC_REG_VM_02_CH_06_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e58     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 06 sample data register.
#define PVT_NOC_REG_VM_02_CH_07_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e5c     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 07 sample data register.
#define PVT_NOC_REG_VM_02_CH_08_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e60     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 08 sample data register.
#define PVT_NOC_REG_VM_02_CH_09_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e64     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 09 sample data register.
#define PVT_NOC_REG_VM_02_CH_10_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e68     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 10 sample data register.
#define PVT_NOC_REG_VM_02_CH_11_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e6c     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 11 sample data register.
#define PVT_NOC_REG_VM_02_CH_12_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e70     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 12 sample data register.
#define PVT_NOC_REG_VM_02_CH_13_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e74     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 13 sample data register.
#define PVT_NOC_REG_VM_02_CH_14_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e78     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 14 sample data register.
#define PVT_NOC_REG_VM_02_CH_15_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x0e7c     // Access: RO Volatile Lockable            Description: VM-02 SDIF channel 15 sample data register.
#define PVT_NOC_REG_VM_02_CH_00_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0e80     // Access: RW          Lockable            Description: VM-02 channel 00 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_00_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0e84     // Access: RW          Lockable            Description: VM-02 channel 00 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_00_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0e88     // Access: RO Volatile Lockable            Description: VM-02 channel 00 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_00_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0e8c     // Access: WO          Lockable            Description: VM-02 channel 00 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_01_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0e90     // Access: RW          Lockable            Description: VM-02 channel 01 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_01_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0e94     // Access: RW          Lockable            Description: VM-02 channel 01 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_01_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0e98     // Access: RO Volatile Lockable            Description: VM-02 channel 01 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_01_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0e9c     // Access: WO          Lockable            Description: VM-02 channel 01 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_02_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ea0     // Access: RW          Lockable            Description: VM-02 channel 02 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_02_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ea4     // Access: RW          Lockable            Description: VM-02 channel 02 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_02_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ea8     // Access: RO Volatile Lockable            Description: VM-02 channel 02 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_02_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0eac     // Access: WO          Lockable            Description: VM-02 channel 02 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_03_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0eb0     // Access: RW          Lockable            Description: VM-02 channel 03 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_03_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0eb4     // Access: RW          Lockable            Description: VM-02 channel 03 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_03_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0eb8     // Access: RO Volatile Lockable            Description: VM-02 channel 03 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_03_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0ebc     // Access: WO          Lockable            Description: VM-02 channel 03 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_04_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ec0     // Access: RW          Lockable            Description: VM-02 channel 04 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_04_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ec4     // Access: RW          Lockable            Description: VM-02 channel 04 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_04_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ec8     // Access: RO Volatile Lockable            Description: VM-02 channel 04 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_04_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0ecc     // Access: WO          Lockable            Description: VM-02 channel 04 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_05_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ed0     // Access: RW          Lockable            Description: VM-02 channel 05 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_05_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ed4     // Access: RW          Lockable            Description: VM-02 channel 05 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_05_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ed8     // Access: RO Volatile Lockable            Description: VM-02 channel 05 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_05_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0edc     // Access: WO          Lockable            Description: VM-02 channel 05 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_06_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ee0     // Access: RW          Lockable            Description: VM-02 channel 06 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_06_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ee4     // Access: RW          Lockable            Description: VM-02 channel 06 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_06_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ee8     // Access: RO Volatile Lockable            Description: VM-02 channel 06 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_06_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0eec     // Access: WO          Lockable            Description: VM-02 channel 06 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_07_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0ef0     // Access: RW          Lockable            Description: VM-02 channel 07 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_07_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0ef4     // Access: RW          Lockable            Description: VM-02 channel 07 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_07_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0ef8     // Access: RO Volatile Lockable            Description: VM-02 channel 07 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_07_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0efc     // Access: WO          Lockable            Description: VM-02 channel 07 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_08_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0f00     // Access: RW          Lockable            Description: VM-02 channel 08 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_08_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0f04     // Access: RW          Lockable            Description: VM-02 channel 08 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_08_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0f08     // Access: RO Volatile Lockable            Description: VM-02 channel 08 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_08_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0f0c     // Access: WO          Lockable            Description: VM-02 channel 08 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_09_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0f10     // Access: RW          Lockable            Description: VM-02 channel 09 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_09_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0f14     // Access: RW          Lockable            Description: VM-02 channel 09 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_09_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0f18     // Access: RO Volatile Lockable            Description: VM-02 channel 09 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_09_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0f1c     // Access: WO          Lockable            Description: VM-02 channel 09 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_10_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0f20     // Access: RW          Lockable            Description: VM-02 channel 10 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_10_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0f24     // Access: RW          Lockable            Description: VM-02 channel 10 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_10_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0f28     // Access: RO Volatile Lockable            Description: VM-02 channel 10 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_10_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0f2c     // Access: WO          Lockable            Description: VM-02 channel 10 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_11_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0f30     // Access: RW          Lockable            Description: VM-02 channel 11 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_11_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0f34     // Access: RW          Lockable            Description: VM-02 channel 11 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_11_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0f38     // Access: RO Volatile Lockable            Description: VM-02 channel 11 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_11_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0f3c     // Access: WO          Lockable            Description: VM-02 channel 11 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_12_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0f40     // Access: RW          Lockable            Description: VM-02 channel 12 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_12_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0f44     // Access: RW          Lockable            Description: VM-02 channel 12 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_12_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0f48     // Access: RO Volatile Lockable            Description: VM-02 channel 12 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_12_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0f4c     // Access: WO          Lockable            Description: VM-02 channel 12 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_13_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0f50     // Access: RW          Lockable            Description: VM-02 channel 13 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_13_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0f54     // Access: RW          Lockable            Description: VM-02 channel 13 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_13_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0f58     // Access: RO Volatile Lockable            Description: VM-02 channel 13 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_13_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0f5c     // Access: WO          Lockable            Description: VM-02 channel 13 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_14_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0f60     // Access: RW          Lockable            Description: VM-02 channel 14 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_14_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0f64     // Access: RW          Lockable            Description: VM-02 channel 14 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_14_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0f68     // Access: RO Volatile Lockable            Description: VM-02 channel 14 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_14_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0f6c     // Access: WO          Lockable            Description: VM-02 channel 14 Reset sample high/low register.
#define PVT_NOC_REG_VM_02_CH_15_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x0f70     // Access: RW          Lockable            Description: VM-02 channel 15 Alarm A configuration.
#define PVT_NOC_REG_VM_02_CH_15_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x0f74     // Access: RW          Lockable            Description: VM-02 channel 15 Alarm B configuration.
#define PVT_NOC_REG_VM_02_CH_15_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x0f78     // Access: RO Volatile Lockable            Description: VM-02 channel 15 Sample max/min high/low value.
#define PVT_NOC_REG_VM_02_CH_15_HILO_RESET_ADDR       PVT_CFG_BASE + 0x0f7c     // Access: WO          Lockable            Description: VM-02 channel 15 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_IRQ_ENABLE_ADDR             PVT_CFG_BASE + 0x1000     // Access: RW          Lockable            Description: VM-03 IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_STATUS_ADDR             PVT_CFG_BASE + 0x1004     // Access: RO Volatile Lockable            Description: VM-03 IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_CLEAR_ADDR              PVT_CFG_BASE + 0x1008     // Access: WO          Lockable            Description: VM-03 IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_TEST_ADDR               PVT_CFG_BASE + 0x100c     // Access: RW          Lockable            Description: VM-03 IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_03_IRQ_ALARMA_ENABLE_ADDR      PVT_CFG_BASE + 0x1010     // Access: RW          Lockable            Description: VM-03 Alarm-A IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_ALARMA_STATUS_ADDR      PVT_CFG_BASE + 0x1014     // Access: RO Volatile Lockable            Description: VM-03 Alarm-A IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_ALARMA_CLR_ADDR         PVT_CFG_BASE + 0x1018     // Access: WO          Lockable            Description: VM-03 Alarm-A IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_ALARMA_TEST_ADDR        PVT_CFG_BASE + 0x101c     // Access: RW          Lockable            Description: VM-03 Alarm-A IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_03_IRQ_ALARMB_ENABLE_ADDR      PVT_CFG_BASE + 0x1020     // Access: RW          Lockable            Description: VM-03 Alarm-B IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_ALARMB_STATUS_ADDR      PVT_CFG_BASE + 0x1024     // Access: RO Volatile Lockable            Description: VM-03 Alarm-B IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_ALARMB_CLR_ADDR         PVT_CFG_BASE + 0x1028     // Access: WO          Lockable            Description: VM-03 Alarm-B IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_03_IRQ_ALARMB_TEST_ADDR        PVT_CFG_BASE + 0x102c     // Access: RW          Lockable            Description: VM-03 Alarm-B IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_03_SDIF_RDATA_ADDR             PVT_CFG_BASE + 0x1030     // Access: RO Volatile Lockable            Description: VM read data register.        
#define PVT_NOC_REG_VM_03_SDIF_DONE_ADDR              PVT_CFG_BASE + 0x1034     // Access: RO Volatile Lockable            Description: VM SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_VM_03_CH_00_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1040     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 00 sample data register.
#define PVT_NOC_REG_VM_03_CH_01_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1044     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 01 sample data register.
#define PVT_NOC_REG_VM_03_CH_02_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1048     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 02 sample data register.
#define PVT_NOC_REG_VM_03_CH_03_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x104c     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 03 sample data register.
#define PVT_NOC_REG_VM_03_CH_04_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1050     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 04 sample data register.
#define PVT_NOC_REG_VM_03_CH_05_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1054     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 05 sample data register.
#define PVT_NOC_REG_VM_03_CH_06_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1058     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 06 sample data register.
#define PVT_NOC_REG_VM_03_CH_07_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x105c     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 07 sample data register.
#define PVT_NOC_REG_VM_03_CH_08_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1060     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 08 sample data register.
#define PVT_NOC_REG_VM_03_CH_09_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1064     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 09 sample data register.
#define PVT_NOC_REG_VM_03_CH_10_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1068     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 10 sample data register.
#define PVT_NOC_REG_VM_03_CH_11_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x106c     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 11 sample data register.
#define PVT_NOC_REG_VM_03_CH_12_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1070     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 12 sample data register.
#define PVT_NOC_REG_VM_03_CH_13_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1074     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 13 sample data register.
#define PVT_NOC_REG_VM_03_CH_14_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1078     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 14 sample data register.
#define PVT_NOC_REG_VM_03_CH_15_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x107c     // Access: RO Volatile Lockable            Description: VM-03 SDIF channel 15 sample data register.
#define PVT_NOC_REG_VM_03_CH_00_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1080     // Access: RW          Lockable            Description: VM-03 channel 00 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_00_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1084     // Access: RW          Lockable            Description: VM-03 channel 00 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_00_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1088     // Access: RO Volatile Lockable            Description: VM-03 channel 00 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_00_HILO_RESET_ADDR       PVT_CFG_BASE + 0x108c     // Access: WO          Lockable            Description: VM-03 channel 00 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_01_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1090     // Access: RW          Lockable            Description: VM-03 channel 01 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_01_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1094     // Access: RW          Lockable            Description: VM-03 channel 01 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_01_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1098     // Access: RO Volatile Lockable            Description: VM-03 channel 01 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_01_HILO_RESET_ADDR       PVT_CFG_BASE + 0x109c     // Access: WO          Lockable            Description: VM-03 channel 01 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_02_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x10a0     // Access: RW          Lockable            Description: VM-03 channel 02 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_02_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x10a4     // Access: RW          Lockable            Description: VM-03 channel 02 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_02_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x10a8     // Access: RO Volatile Lockable            Description: VM-03 channel 02 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_02_HILO_RESET_ADDR       PVT_CFG_BASE + 0x10ac     // Access: WO          Lockable            Description: VM-03 channel 02 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_03_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x10b0     // Access: RW          Lockable            Description: VM-03 channel 03 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_03_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x10b4     // Access: RW          Lockable            Description: VM-03 channel 03 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_03_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x10b8     // Access: RO Volatile Lockable            Description: VM-03 channel 03 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_03_HILO_RESET_ADDR       PVT_CFG_BASE + 0x10bc     // Access: WO          Lockable            Description: VM-03 channel 03 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_04_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x10c0     // Access: RW          Lockable            Description: VM-03 channel 04 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_04_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x10c4     // Access: RW          Lockable            Description: VM-03 channel 04 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_04_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x10c8     // Access: RO Volatile Lockable            Description: VM-03 channel 04 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_04_HILO_RESET_ADDR       PVT_CFG_BASE + 0x10cc     // Access: WO          Lockable            Description: VM-03 channel 04 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_05_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x10d0     // Access: RW          Lockable            Description: VM-03 channel 05 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_05_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x10d4     // Access: RW          Lockable            Description: VM-03 channel 05 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_05_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x10d8     // Access: RO Volatile Lockable            Description: VM-03 channel 05 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_05_HILO_RESET_ADDR       PVT_CFG_BASE + 0x10dc     // Access: WO          Lockable            Description: VM-03 channel 05 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_06_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x10e0     // Access: RW          Lockable            Description: VM-03 channel 06 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_06_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x10e4     // Access: RW          Lockable            Description: VM-03 channel 06 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_06_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x10e8     // Access: RO Volatile Lockable            Description: VM-03 channel 06 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_06_HILO_RESET_ADDR       PVT_CFG_BASE + 0x10ec     // Access: WO          Lockable            Description: VM-03 channel 06 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_07_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x10f0     // Access: RW          Lockable            Description: VM-03 channel 07 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_07_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x10f4     // Access: RW          Lockable            Description: VM-03 channel 07 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_07_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x10f8     // Access: RO Volatile Lockable            Description: VM-03 channel 07 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_07_HILO_RESET_ADDR       PVT_CFG_BASE + 0x10fc     // Access: WO          Lockable            Description: VM-03 channel 07 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_08_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1100     // Access: RW          Lockable            Description: VM-03 channel 08 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_08_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1104     // Access: RW          Lockable            Description: VM-03 channel 08 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_08_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1108     // Access: RO Volatile Lockable            Description: VM-03 channel 08 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_08_HILO_RESET_ADDR       PVT_CFG_BASE + 0x110c     // Access: WO          Lockable            Description: VM-03 channel 08 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_09_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1110     // Access: RW          Lockable            Description: VM-03 channel 09 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_09_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1114     // Access: RW          Lockable            Description: VM-03 channel 09 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_09_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1118     // Access: RO Volatile Lockable            Description: VM-03 channel 09 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_09_HILO_RESET_ADDR       PVT_CFG_BASE + 0x111c     // Access: WO          Lockable            Description: VM-03 channel 09 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_10_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1120     // Access: RW          Lockable            Description: VM-03 channel 10 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_10_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1124     // Access: RW          Lockable            Description: VM-03 channel 10 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_10_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1128     // Access: RO Volatile Lockable            Description: VM-03 channel 10 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_10_HILO_RESET_ADDR       PVT_CFG_BASE + 0x112c     // Access: WO          Lockable            Description: VM-03 channel 10 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_11_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1130     // Access: RW          Lockable            Description: VM-03 channel 11 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_11_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1134     // Access: RW          Lockable            Description: VM-03 channel 11 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_11_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1138     // Access: RO Volatile Lockable            Description: VM-03 channel 11 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_11_HILO_RESET_ADDR       PVT_CFG_BASE + 0x113c     // Access: WO          Lockable            Description: VM-03 channel 11 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_12_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1140     // Access: RW          Lockable            Description: VM-03 channel 12 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_12_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1144     // Access: RW          Lockable            Description: VM-03 channel 12 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_12_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1148     // Access: RO Volatile Lockable            Description: VM-03 channel 12 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_12_HILO_RESET_ADDR       PVT_CFG_BASE + 0x114c     // Access: WO          Lockable            Description: VM-03 channel 12 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_13_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1150     // Access: RW          Lockable            Description: VM-03 channel 13 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_13_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1154     // Access: RW          Lockable            Description: VM-03 channel 13 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_13_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1158     // Access: RO Volatile Lockable            Description: VM-03 channel 13 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_13_HILO_RESET_ADDR       PVT_CFG_BASE + 0x115c     // Access: WO          Lockable            Description: VM-03 channel 13 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_14_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1160     // Access: RW          Lockable            Description: VM-03 channel 14 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_14_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1164     // Access: RW          Lockable            Description: VM-03 channel 14 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_14_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1168     // Access: RO Volatile Lockable            Description: VM-03 channel 14 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_14_HILO_RESET_ADDR       PVT_CFG_BASE + 0x116c     // Access: WO          Lockable            Description: VM-03 channel 14 Reset sample high/low register.
#define PVT_NOC_REG_VM_03_CH_15_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1170     // Access: RW          Lockable            Description: VM-03 channel 15 Alarm A configuration.
#define PVT_NOC_REG_VM_03_CH_15_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1174     // Access: RW          Lockable            Description: VM-03 channel 15 Alarm B configuration.
#define PVT_NOC_REG_VM_03_CH_15_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1178     // Access: RO Volatile Lockable            Description: VM-03 channel 15 Sample max/min high/low value.
#define PVT_NOC_REG_VM_03_CH_15_HILO_RESET_ADDR       PVT_CFG_BASE + 0x117c     // Access: WO          Lockable            Description: VM-03 channel 15 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_IRQ_ENABLE_ADDR             PVT_CFG_BASE + 0x1200     // Access: RW          Lockable            Description: VM-04 IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_STATUS_ADDR             PVT_CFG_BASE + 0x1204     // Access: RO Volatile Lockable            Description: VM-04 IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_CLEAR_ADDR              PVT_CFG_BASE + 0x1208     // Access: WO          Lockable            Description: VM-04 IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_TEST_ADDR               PVT_CFG_BASE + 0x120c     // Access: RW          Lockable            Description: VM-04 IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_04_IRQ_ALARMA_ENABLE_ADDR      PVT_CFG_BASE + 0x1210     // Access: RW          Lockable            Description: VM-04 Alarm-A IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_ALARMA_STATUS_ADDR      PVT_CFG_BASE + 0x1214     // Access: RO Volatile Lockable            Description: VM-04 Alarm-A IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_ALARMA_CLR_ADDR         PVT_CFG_BASE + 0x1218     // Access: WO          Lockable            Description: VM-04 Alarm-A IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_ALARMA_TEST_ADDR        PVT_CFG_BASE + 0x121c     // Access: RW          Lockable            Description: VM-04 Alarm-A IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_04_IRQ_ALARMB_ENABLE_ADDR      PVT_CFG_BASE + 0x1220     // Access: RW          Lockable            Description: VM-04 Alarm-B IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_ALARMB_STATUS_ADDR      PVT_CFG_BASE + 0x1224     // Access: RO Volatile Lockable            Description: VM-04 Alarm-B IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_ALARMB_CLR_ADDR         PVT_CFG_BASE + 0x1228     // Access: WO          Lockable            Description: VM-04 Alarm-B IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_04_IRQ_ALARMB_TEST_ADDR        PVT_CFG_BASE + 0x122c     // Access: RW          Lockable            Description: VM-04 Alarm-B IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_04_SDIF_RDATA_ADDR             PVT_CFG_BASE + 0x1230     // Access: RO Volatile Lockable            Description: VM read data register.        
#define PVT_NOC_REG_VM_04_SDIF_DONE_ADDR              PVT_CFG_BASE + 0x1234     // Access: RO Volatile Lockable            Description: VM SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_VM_04_CH_00_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1240     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 00 sample data register.
#define PVT_NOC_REG_VM_04_CH_01_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1244     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 01 sample data register.
#define PVT_NOC_REG_VM_04_CH_02_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1248     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 02 sample data register.
#define PVT_NOC_REG_VM_04_CH_03_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x124c     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 03 sample data register.
#define PVT_NOC_REG_VM_04_CH_04_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1250     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 04 sample data register.
#define PVT_NOC_REG_VM_04_CH_05_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1254     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 05 sample data register.
#define PVT_NOC_REG_VM_04_CH_06_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1258     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 06 sample data register.
#define PVT_NOC_REG_VM_04_CH_07_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x125c     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 07 sample data register.
#define PVT_NOC_REG_VM_04_CH_08_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1260     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 08 sample data register.
#define PVT_NOC_REG_VM_04_CH_09_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1264     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 09 sample data register.
#define PVT_NOC_REG_VM_04_CH_10_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1268     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 10 sample data register.
#define PVT_NOC_REG_VM_04_CH_11_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x126c     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 11 sample data register.
#define PVT_NOC_REG_VM_04_CH_12_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1270     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 12 sample data register.
#define PVT_NOC_REG_VM_04_CH_13_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1274     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 13 sample data register.
#define PVT_NOC_REG_VM_04_CH_14_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1278     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 14 sample data register.
#define PVT_NOC_REG_VM_04_CH_15_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x127c     // Access: RO Volatile Lockable            Description: VM-04 SDIF channel 15 sample data register.
#define PVT_NOC_REG_VM_04_CH_00_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1280     // Access: RW          Lockable            Description: VM-04 channel 00 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_00_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1284     // Access: RW          Lockable            Description: VM-04 channel 00 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_00_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1288     // Access: RO Volatile Lockable            Description: VM-04 channel 00 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_00_HILO_RESET_ADDR       PVT_CFG_BASE + 0x128c     // Access: WO          Lockable            Description: VM-04 channel 00 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_01_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1290     // Access: RW          Lockable            Description: VM-04 channel 01 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_01_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1294     // Access: RW          Lockable            Description: VM-04 channel 01 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_01_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1298     // Access: RO Volatile Lockable            Description: VM-04 channel 01 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_01_HILO_RESET_ADDR       PVT_CFG_BASE + 0x129c     // Access: WO          Lockable            Description: VM-04 channel 01 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_02_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x12a0     // Access: RW          Lockable            Description: VM-04 channel 02 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_02_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x12a4     // Access: RW          Lockable            Description: VM-04 channel 02 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_02_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x12a8     // Access: RO Volatile Lockable            Description: VM-04 channel 02 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_02_HILO_RESET_ADDR       PVT_CFG_BASE + 0x12ac     // Access: WO          Lockable            Description: VM-04 channel 02 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_03_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x12b0     // Access: RW          Lockable            Description: VM-04 channel 03 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_03_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x12b4     // Access: RW          Lockable            Description: VM-04 channel 03 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_03_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x12b8     // Access: RO Volatile Lockable            Description: VM-04 channel 03 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_03_HILO_RESET_ADDR       PVT_CFG_BASE + 0x12bc     // Access: WO          Lockable            Description: VM-04 channel 03 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_04_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x12c0     // Access: RW          Lockable            Description: VM-04 channel 04 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_04_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x12c4     // Access: RW          Lockable            Description: VM-04 channel 04 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_04_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x12c8     // Access: RO Volatile Lockable            Description: VM-04 channel 04 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_04_HILO_RESET_ADDR       PVT_CFG_BASE + 0x12cc     // Access: WO          Lockable            Description: VM-04 channel 04 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_05_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x12d0     // Access: RW          Lockable            Description: VM-04 channel 05 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_05_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x12d4     // Access: RW          Lockable            Description: VM-04 channel 05 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_05_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x12d8     // Access: RO Volatile Lockable            Description: VM-04 channel 05 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_05_HILO_RESET_ADDR       PVT_CFG_BASE + 0x12dc     // Access: WO          Lockable            Description: VM-04 channel 05 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_06_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x12e0     // Access: RW          Lockable            Description: VM-04 channel 06 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_06_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x12e4     // Access: RW          Lockable            Description: VM-04 channel 06 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_06_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x12e8     // Access: RO Volatile Lockable            Description: VM-04 channel 06 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_06_HILO_RESET_ADDR       PVT_CFG_BASE + 0x12ec     // Access: WO          Lockable            Description: VM-04 channel 06 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_07_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x12f0     // Access: RW          Lockable            Description: VM-04 channel 07 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_07_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x12f4     // Access: RW          Lockable            Description: VM-04 channel 07 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_07_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x12f8     // Access: RO Volatile Lockable            Description: VM-04 channel 07 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_07_HILO_RESET_ADDR       PVT_CFG_BASE + 0x12fc     // Access: WO          Lockable            Description: VM-04 channel 07 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_08_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1300     // Access: RW          Lockable            Description: VM-04 channel 08 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_08_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1304     // Access: RW          Lockable            Description: VM-04 channel 08 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_08_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1308     // Access: RO Volatile Lockable            Description: VM-04 channel 08 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_08_HILO_RESET_ADDR       PVT_CFG_BASE + 0x130c     // Access: WO          Lockable            Description: VM-04 channel 08 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_09_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1310     // Access: RW          Lockable            Description: VM-04 channel 09 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_09_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1314     // Access: RW          Lockable            Description: VM-04 channel 09 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_09_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1318     // Access: RO Volatile Lockable            Description: VM-04 channel 09 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_09_HILO_RESET_ADDR       PVT_CFG_BASE + 0x131c     // Access: WO          Lockable            Description: VM-04 channel 09 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_10_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1320     // Access: RW          Lockable            Description: VM-04 channel 10 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_10_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1324     // Access: RW          Lockable            Description: VM-04 channel 10 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_10_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1328     // Access: RO Volatile Lockable            Description: VM-04 channel 10 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_10_HILO_RESET_ADDR       PVT_CFG_BASE + 0x132c     // Access: WO          Lockable            Description: VM-04 channel 10 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_11_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1330     // Access: RW          Lockable            Description: VM-04 channel 11 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_11_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1334     // Access: RW          Lockable            Description: VM-04 channel 11 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_11_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1338     // Access: RO Volatile Lockable            Description: VM-04 channel 11 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_11_HILO_RESET_ADDR       PVT_CFG_BASE + 0x133c     // Access: WO          Lockable            Description: VM-04 channel 11 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_12_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1340     // Access: RW          Lockable            Description: VM-04 channel 12 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_12_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1344     // Access: RW          Lockable            Description: VM-04 channel 12 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_12_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1348     // Access: RO Volatile Lockable            Description: VM-04 channel 12 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_12_HILO_RESET_ADDR       PVT_CFG_BASE + 0x134c     // Access: WO          Lockable            Description: VM-04 channel 12 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_13_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1350     // Access: RW          Lockable            Description: VM-04 channel 13 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_13_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1354     // Access: RW          Lockable            Description: VM-04 channel 13 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_13_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1358     // Access: RO Volatile Lockable            Description: VM-04 channel 13 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_13_HILO_RESET_ADDR       PVT_CFG_BASE + 0x135c     // Access: WO          Lockable            Description: VM-04 channel 13 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_14_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1360     // Access: RW          Lockable            Description: VM-04 channel 14 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_14_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1364     // Access: RW          Lockable            Description: VM-04 channel 14 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_14_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1368     // Access: RO Volatile Lockable            Description: VM-04 channel 14 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_14_HILO_RESET_ADDR       PVT_CFG_BASE + 0x136c     // Access: WO          Lockable            Description: VM-04 channel 14 Reset sample high/low register.
#define PVT_NOC_REG_VM_04_CH_15_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1370     // Access: RW          Lockable            Description: VM-04 channel 15 Alarm A configuration.
#define PVT_NOC_REG_VM_04_CH_15_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1374     // Access: RW          Lockable            Description: VM-04 channel 15 Alarm B configuration.
#define PVT_NOC_REG_VM_04_CH_15_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1378     // Access: RO Volatile Lockable            Description: VM-04 channel 15 Sample max/min high/low value.
#define PVT_NOC_REG_VM_04_CH_15_HILO_RESET_ADDR       PVT_CFG_BASE + 0x137c     // Access: WO          Lockable            Description: VM-04 channel 15 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_IRQ_ENABLE_ADDR             PVT_CFG_BASE + 0x1400     // Access: RW          Lockable            Description: VM-05 IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_STATUS_ADDR             PVT_CFG_BASE + 0x1404     // Access: RO Volatile Lockable            Description: VM-05 IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_CLEAR_ADDR              PVT_CFG_BASE + 0x1408     // Access: WO          Lockable            Description: VM-05 IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_TEST_ADDR               PVT_CFG_BASE + 0x140c     // Access: RW          Lockable            Description: VM-05 IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_05_IRQ_ALARMA_ENABLE_ADDR      PVT_CFG_BASE + 0x1410     // Access: RW          Lockable            Description: VM-05 Alarm-A IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_ALARMA_STATUS_ADDR      PVT_CFG_BASE + 0x1414     // Access: RO Volatile Lockable            Description: VM-05 Alarm-A IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_ALARMA_CLR_ADDR         PVT_CFG_BASE + 0x1418     // Access: WO          Lockable            Description: VM-05 Alarm-A IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_ALARMA_TEST_ADDR        PVT_CFG_BASE + 0x141c     // Access: RW          Lockable            Description: VM-05 Alarm-A IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_05_IRQ_ALARMB_ENABLE_ADDR      PVT_CFG_BASE + 0x1420     // Access: RW          Lockable            Description: VM-05 Alarm-B IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_ALARMB_STATUS_ADDR      PVT_CFG_BASE + 0x1424     // Access: RO Volatile Lockable            Description: VM-05 Alarm-B IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_ALARMB_CLR_ADDR         PVT_CFG_BASE + 0x1428     // Access: WO          Lockable            Description: VM-05 Alarm-B IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_05_IRQ_ALARMB_TEST_ADDR        PVT_CFG_BASE + 0x142c     // Access: RW          Lockable            Description: VM-05 Alarm-B IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_05_SDIF_RDATA_ADDR             PVT_CFG_BASE + 0x1430     // Access: RO Volatile Lockable            Description: VM read data register.        
#define PVT_NOC_REG_VM_05_SDIF_DONE_ADDR              PVT_CFG_BASE + 0x1434     // Access: RO Volatile Lockable            Description: VM SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_VM_05_CH_00_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1440     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 00 sample data register.
#define PVT_NOC_REG_VM_05_CH_01_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1444     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 01 sample data register.
#define PVT_NOC_REG_VM_05_CH_02_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1448     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 02 sample data register.
#define PVT_NOC_REG_VM_05_CH_03_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x144c     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 03 sample data register.
#define PVT_NOC_REG_VM_05_CH_04_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1450     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 04 sample data register.
#define PVT_NOC_REG_VM_05_CH_05_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1454     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 05 sample data register.
#define PVT_NOC_REG_VM_05_CH_06_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1458     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 06 sample data register.
#define PVT_NOC_REG_VM_05_CH_07_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x145c     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 07 sample data register.
#define PVT_NOC_REG_VM_05_CH_08_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1460     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 08 sample data register.
#define PVT_NOC_REG_VM_05_CH_09_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1464     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 09 sample data register.
#define PVT_NOC_REG_VM_05_CH_10_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1468     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 10 sample data register.
#define PVT_NOC_REG_VM_05_CH_11_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x146c     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 11 sample data register.
#define PVT_NOC_REG_VM_05_CH_12_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1470     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 12 sample data register.
#define PVT_NOC_REG_VM_05_CH_13_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1474     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 13 sample data register.
#define PVT_NOC_REG_VM_05_CH_14_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1478     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 14 sample data register.
#define PVT_NOC_REG_VM_05_CH_15_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x147c     // Access: RO Volatile Lockable            Description: VM-05 SDIF channel 15 sample data register.
#define PVT_NOC_REG_VM_05_CH_00_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1480     // Access: RW          Lockable            Description: VM-05 channel 00 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_00_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1484     // Access: RW          Lockable            Description: VM-05 channel 00 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_00_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1488     // Access: RO Volatile Lockable            Description: VM-05 channel 00 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_00_HILO_RESET_ADDR       PVT_CFG_BASE + 0x148c     // Access: WO          Lockable            Description: VM-05 channel 00 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_01_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1490     // Access: RW          Lockable            Description: VM-05 channel 01 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_01_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1494     // Access: RW          Lockable            Description: VM-05 channel 01 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_01_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1498     // Access: RO Volatile Lockable            Description: VM-05 channel 01 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_01_HILO_RESET_ADDR       PVT_CFG_BASE + 0x149c     // Access: WO          Lockable            Description: VM-05 channel 01 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_02_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x14a0     // Access: RW          Lockable            Description: VM-05 channel 02 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_02_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x14a4     // Access: RW          Lockable            Description: VM-05 channel 02 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_02_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x14a8     // Access: RO Volatile Lockable            Description: VM-05 channel 02 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_02_HILO_RESET_ADDR       PVT_CFG_BASE + 0x14ac     // Access: WO          Lockable            Description: VM-05 channel 02 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_03_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x14b0     // Access: RW          Lockable            Description: VM-05 channel 03 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_03_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x14b4     // Access: RW          Lockable            Description: VM-05 channel 03 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_03_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x14b8     // Access: RO Volatile Lockable            Description: VM-05 channel 03 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_03_HILO_RESET_ADDR       PVT_CFG_BASE + 0x14bc     // Access: WO          Lockable            Description: VM-05 channel 03 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_04_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x14c0     // Access: RW          Lockable            Description: VM-05 channel 04 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_04_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x14c4     // Access: RW          Lockable            Description: VM-05 channel 04 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_04_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x14c8     // Access: RO Volatile Lockable            Description: VM-05 channel 04 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_04_HILO_RESET_ADDR       PVT_CFG_BASE + 0x14cc     // Access: WO          Lockable            Description: VM-05 channel 04 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_05_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x14d0     // Access: RW          Lockable            Description: VM-05 channel 05 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_05_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x14d4     // Access: RW          Lockable            Description: VM-05 channel 05 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_05_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x14d8     // Access: RO Volatile Lockable            Description: VM-05 channel 05 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_05_HILO_RESET_ADDR       PVT_CFG_BASE + 0x14dc     // Access: WO          Lockable            Description: VM-05 channel 05 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_06_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x14e0     // Access: RW          Lockable            Description: VM-05 channel 06 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_06_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x14e4     // Access: RW          Lockable            Description: VM-05 channel 06 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_06_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x14e8     // Access: RO Volatile Lockable            Description: VM-05 channel 06 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_06_HILO_RESET_ADDR       PVT_CFG_BASE + 0x14ec     // Access: WO          Lockable            Description: VM-05 channel 06 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_07_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x14f0     // Access: RW          Lockable            Description: VM-05 channel 07 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_07_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x14f4     // Access: RW          Lockable            Description: VM-05 channel 07 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_07_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x14f8     // Access: RO Volatile Lockable            Description: VM-05 channel 07 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_07_HILO_RESET_ADDR       PVT_CFG_BASE + 0x14fc     // Access: WO          Lockable            Description: VM-05 channel 07 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_08_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1500     // Access: RW          Lockable            Description: VM-05 channel 08 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_08_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1504     // Access: RW          Lockable            Description: VM-05 channel 08 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_08_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1508     // Access: RO Volatile Lockable            Description: VM-05 channel 08 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_08_HILO_RESET_ADDR       PVT_CFG_BASE + 0x150c     // Access: WO          Lockable            Description: VM-05 channel 08 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_09_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1510     // Access: RW          Lockable            Description: VM-05 channel 09 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_09_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1514     // Access: RW          Lockable            Description: VM-05 channel 09 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_09_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1518     // Access: RO Volatile Lockable            Description: VM-05 channel 09 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_09_HILO_RESET_ADDR       PVT_CFG_BASE + 0x151c     // Access: WO          Lockable            Description: VM-05 channel 09 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_10_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1520     // Access: RW          Lockable            Description: VM-05 channel 10 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_10_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1524     // Access: RW          Lockable            Description: VM-05 channel 10 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_10_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1528     // Access: RO Volatile Lockable            Description: VM-05 channel 10 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_10_HILO_RESET_ADDR       PVT_CFG_BASE + 0x152c     // Access: WO          Lockable            Description: VM-05 channel 10 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_11_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1530     // Access: RW          Lockable            Description: VM-05 channel 11 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_11_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1534     // Access: RW          Lockable            Description: VM-05 channel 11 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_11_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1538     // Access: RO Volatile Lockable            Description: VM-05 channel 11 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_11_HILO_RESET_ADDR       PVT_CFG_BASE + 0x153c     // Access: WO          Lockable            Description: VM-05 channel 11 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_12_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1540     // Access: RW          Lockable            Description: VM-05 channel 12 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_12_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1544     // Access: RW          Lockable            Description: VM-05 channel 12 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_12_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1548     // Access: RO Volatile Lockable            Description: VM-05 channel 12 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_12_HILO_RESET_ADDR       PVT_CFG_BASE + 0x154c     // Access: WO          Lockable            Description: VM-05 channel 12 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_13_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1550     // Access: RW          Lockable            Description: VM-05 channel 13 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_13_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1554     // Access: RW          Lockable            Description: VM-05 channel 13 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_13_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1558     // Access: RO Volatile Lockable            Description: VM-05 channel 13 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_13_HILO_RESET_ADDR       PVT_CFG_BASE + 0x155c     // Access: WO          Lockable            Description: VM-05 channel 13 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_14_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1560     // Access: RW          Lockable            Description: VM-05 channel 14 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_14_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1564     // Access: RW          Lockable            Description: VM-05 channel 14 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_14_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1568     // Access: RO Volatile Lockable            Description: VM-05 channel 14 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_14_HILO_RESET_ADDR       PVT_CFG_BASE + 0x156c     // Access: WO          Lockable            Description: VM-05 channel 14 Reset sample high/low register.
#define PVT_NOC_REG_VM_05_CH_15_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1570     // Access: RW          Lockable            Description: VM-05 channel 15 Alarm A configuration.
#define PVT_NOC_REG_VM_05_CH_15_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1574     // Access: RW          Lockable            Description: VM-05 channel 15 Alarm B configuration.
#define PVT_NOC_REG_VM_05_CH_15_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1578     // Access: RO Volatile Lockable            Description: VM-05 channel 15 Sample max/min high/low value.
#define PVT_NOC_REG_VM_05_CH_15_HILO_RESET_ADDR       PVT_CFG_BASE + 0x157c     // Access: WO          Lockable            Description: VM-05 channel 15 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_IRQ_ENABLE_ADDR             PVT_CFG_BASE + 0x1600     // Access: RW          Lockable            Description: VM-06 IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_STATUS_ADDR             PVT_CFG_BASE + 0x1604     // Access: RO Volatile Lockable            Description: VM-06 IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_CLEAR_ADDR              PVT_CFG_BASE + 0x1608     // Access: WO          Lockable            Description: VM-06 IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_TEST_ADDR               PVT_CFG_BASE + 0x160c     // Access: RW          Lockable            Description: VM-06 IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_06_IRQ_ALARMA_ENABLE_ADDR      PVT_CFG_BASE + 0x1610     // Access: RW          Lockable            Description: VM-06 Alarm-A IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_ALARMA_STATUS_ADDR      PVT_CFG_BASE + 0x1614     // Access: RO Volatile Lockable            Description: VM-06 Alarm-A IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_ALARMA_CLR_ADDR         PVT_CFG_BASE + 0x1618     // Access: WO          Lockable            Description: VM-06 Alarm-A IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_ALARMA_TEST_ADDR        PVT_CFG_BASE + 0x161c     // Access: RW          Lockable            Description: VM-06 Alarm-A IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_06_IRQ_ALARMB_ENABLE_ADDR      PVT_CFG_BASE + 0x1620     // Access: RW          Lockable            Description: VM-06 Alarm-B IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_ALARMB_STATUS_ADDR      PVT_CFG_BASE + 0x1624     // Access: RO Volatile Lockable            Description: VM-06 Alarm-B IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_ALARMB_CLR_ADDR         PVT_CFG_BASE + 0x1628     // Access: WO          Lockable            Description: VM-06 Alarm-B IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_06_IRQ_ALARMB_TEST_ADDR        PVT_CFG_BASE + 0x162c     // Access: RW          Lockable            Description: VM-06 Alarm-B IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_06_SDIF_RDATA_ADDR             PVT_CFG_BASE + 0x1630     // Access: RO Volatile Lockable            Description: VM read data register.        
#define PVT_NOC_REG_VM_06_SDIF_DONE_ADDR              PVT_CFG_BASE + 0x1634     // Access: RO Volatile Lockable            Description: VM SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_VM_06_CH_00_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1640     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 00 sample data register.
#define PVT_NOC_REG_VM_06_CH_01_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1644     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 01 sample data register.
#define PVT_NOC_REG_VM_06_CH_02_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1648     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 02 sample data register.
#define PVT_NOC_REG_VM_06_CH_03_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x164c     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 03 sample data register.
#define PVT_NOC_REG_VM_06_CH_04_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1650     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 04 sample data register.
#define PVT_NOC_REG_VM_06_CH_05_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1654     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 05 sample data register.
#define PVT_NOC_REG_VM_06_CH_06_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1658     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 06 sample data register.
#define PVT_NOC_REG_VM_06_CH_07_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x165c     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 07 sample data register.
#define PVT_NOC_REG_VM_06_CH_08_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1660     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 08 sample data register.
#define PVT_NOC_REG_VM_06_CH_09_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1664     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 09 sample data register.
#define PVT_NOC_REG_VM_06_CH_10_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1668     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 10 sample data register.
#define PVT_NOC_REG_VM_06_CH_11_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x166c     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 11 sample data register.
#define PVT_NOC_REG_VM_06_CH_12_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1670     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 12 sample data register.
#define PVT_NOC_REG_VM_06_CH_13_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1674     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 13 sample data register.
#define PVT_NOC_REG_VM_06_CH_14_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1678     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 14 sample data register.
#define PVT_NOC_REG_VM_06_CH_15_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x167c     // Access: RO Volatile Lockable            Description: VM-06 SDIF channel 15 sample data register.
#define PVT_NOC_REG_VM_06_CH_00_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1680     // Access: RW          Lockable            Description: VM-06 channel 00 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_00_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1684     // Access: RW          Lockable            Description: VM-06 channel 00 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_00_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1688     // Access: RO Volatile Lockable            Description: VM-06 channel 00 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_00_HILO_RESET_ADDR       PVT_CFG_BASE + 0x168c     // Access: WO          Lockable            Description: VM-06 channel 00 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_01_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1690     // Access: RW          Lockable            Description: VM-06 channel 01 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_01_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1694     // Access: RW          Lockable            Description: VM-06 channel 01 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_01_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1698     // Access: RO Volatile Lockable            Description: VM-06 channel 01 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_01_HILO_RESET_ADDR       PVT_CFG_BASE + 0x169c     // Access: WO          Lockable            Description: VM-06 channel 01 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_02_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x16a0     // Access: RW          Lockable            Description: VM-06 channel 02 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_02_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x16a4     // Access: RW          Lockable            Description: VM-06 channel 02 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_02_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x16a8     // Access: RO Volatile Lockable            Description: VM-06 channel 02 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_02_HILO_RESET_ADDR       PVT_CFG_BASE + 0x16ac     // Access: WO          Lockable            Description: VM-06 channel 02 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_03_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x16b0     // Access: RW          Lockable            Description: VM-06 channel 03 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_03_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x16b4     // Access: RW          Lockable            Description: VM-06 channel 03 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_03_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x16b8     // Access: RO Volatile Lockable            Description: VM-06 channel 03 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_03_HILO_RESET_ADDR       PVT_CFG_BASE + 0x16bc     // Access: WO          Lockable            Description: VM-06 channel 03 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_04_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x16c0     // Access: RW          Lockable            Description: VM-06 channel 04 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_04_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x16c4     // Access: RW          Lockable            Description: VM-06 channel 04 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_04_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x16c8     // Access: RO Volatile Lockable            Description: VM-06 channel 04 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_04_HILO_RESET_ADDR       PVT_CFG_BASE + 0x16cc     // Access: WO          Lockable            Description: VM-06 channel 04 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_05_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x16d0     // Access: RW          Lockable            Description: VM-06 channel 05 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_05_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x16d4     // Access: RW          Lockable            Description: VM-06 channel 05 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_05_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x16d8     // Access: RO Volatile Lockable            Description: VM-06 channel 05 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_05_HILO_RESET_ADDR       PVT_CFG_BASE + 0x16dc     // Access: WO          Lockable            Description: VM-06 channel 05 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_06_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x16e0     // Access: RW          Lockable            Description: VM-06 channel 06 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_06_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x16e4     // Access: RW          Lockable            Description: VM-06 channel 06 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_06_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x16e8     // Access: RO Volatile Lockable            Description: VM-06 channel 06 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_06_HILO_RESET_ADDR       PVT_CFG_BASE + 0x16ec     // Access: WO          Lockable            Description: VM-06 channel 06 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_07_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x16f0     // Access: RW          Lockable            Description: VM-06 channel 07 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_07_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x16f4     // Access: RW          Lockable            Description: VM-06 channel 07 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_07_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x16f8     // Access: RO Volatile Lockable            Description: VM-06 channel 07 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_07_HILO_RESET_ADDR       PVT_CFG_BASE + 0x16fc     // Access: WO          Lockable            Description: VM-06 channel 07 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_08_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1700     // Access: RW          Lockable            Description: VM-06 channel 08 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_08_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1704     // Access: RW          Lockable            Description: VM-06 channel 08 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_08_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1708     // Access: RO Volatile Lockable            Description: VM-06 channel 08 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_08_HILO_RESET_ADDR       PVT_CFG_BASE + 0x170c     // Access: WO          Lockable            Description: VM-06 channel 08 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_09_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1710     // Access: RW          Lockable            Description: VM-06 channel 09 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_09_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1714     // Access: RW          Lockable            Description: VM-06 channel 09 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_09_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1718     // Access: RO Volatile Lockable            Description: VM-06 channel 09 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_09_HILO_RESET_ADDR       PVT_CFG_BASE + 0x171c     // Access: WO          Lockable            Description: VM-06 channel 09 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_10_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1720     // Access: RW          Lockable            Description: VM-06 channel 10 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_10_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1724     // Access: RW          Lockable            Description: VM-06 channel 10 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_10_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1728     // Access: RO Volatile Lockable            Description: VM-06 channel 10 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_10_HILO_RESET_ADDR       PVT_CFG_BASE + 0x172c     // Access: WO          Lockable            Description: VM-06 channel 10 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_11_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1730     // Access: RW          Lockable            Description: VM-06 channel 11 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_11_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1734     // Access: RW          Lockable            Description: VM-06 channel 11 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_11_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1738     // Access: RO Volatile Lockable            Description: VM-06 channel 11 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_11_HILO_RESET_ADDR       PVT_CFG_BASE + 0x173c     // Access: WO          Lockable            Description: VM-06 channel 11 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_12_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1740     // Access: RW          Lockable            Description: VM-06 channel 12 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_12_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1744     // Access: RW          Lockable            Description: VM-06 channel 12 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_12_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1748     // Access: RO Volatile Lockable            Description: VM-06 channel 12 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_12_HILO_RESET_ADDR       PVT_CFG_BASE + 0x174c     // Access: WO          Lockable            Description: VM-06 channel 12 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_13_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1750     // Access: RW          Lockable            Description: VM-06 channel 13 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_13_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1754     // Access: RW          Lockable            Description: VM-06 channel 13 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_13_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1758     // Access: RO Volatile Lockable            Description: VM-06 channel 13 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_13_HILO_RESET_ADDR       PVT_CFG_BASE + 0x175c     // Access: WO          Lockable            Description: VM-06 channel 13 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_14_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1760     // Access: RW          Lockable            Description: VM-06 channel 14 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_14_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1764     // Access: RW          Lockable            Description: VM-06 channel 14 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_14_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1768     // Access: RO Volatile Lockable            Description: VM-06 channel 14 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_14_HILO_RESET_ADDR       PVT_CFG_BASE + 0x176c     // Access: WO          Lockable            Description: VM-06 channel 14 Reset sample high/low register.
#define PVT_NOC_REG_VM_06_CH_15_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1770     // Access: RW          Lockable            Description: VM-06 channel 15 Alarm A configuration.
#define PVT_NOC_REG_VM_06_CH_15_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1774     // Access: RW          Lockable            Description: VM-06 channel 15 Alarm B configuration.
#define PVT_NOC_REG_VM_06_CH_15_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1778     // Access: RO Volatile Lockable            Description: VM-06 channel 15 Sample max/min high/low value.
#define PVT_NOC_REG_VM_06_CH_15_HILO_RESET_ADDR       PVT_CFG_BASE + 0x177c     // Access: WO          Lockable            Description: VM-06 channel 15 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_IRQ_ENABLE_ADDR             PVT_CFG_BASE + 0x1800     // Access: RW          Lockable            Description: VM-07 IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_STATUS_ADDR             PVT_CFG_BASE + 0x1804     // Access: RO Volatile Lockable            Description: VM-07 IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_CLEAR_ADDR              PVT_CFG_BASE + 0x1808     // Access: WO          Lockable            Description: VM-07 IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_TEST_ADDR               PVT_CFG_BASE + 0x180c     // Access: RW          Lockable            Description: VM-07 IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_07_IRQ_ALARMA_ENABLE_ADDR      PVT_CFG_BASE + 0x1810     // Access: RW          Lockable            Description: VM-07 Alarm-A IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_ALARMA_STATUS_ADDR      PVT_CFG_BASE + 0x1814     // Access: RO Volatile Lockable            Description: VM-07 Alarm-A IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_ALARMA_CLR_ADDR         PVT_CFG_BASE + 0x1818     // Access: WO          Lockable            Description: VM-07 Alarm-A IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_ALARMA_TEST_ADDR        PVT_CFG_BASE + 0x181c     // Access: RW          Lockable            Description: VM-07 Alarm-A IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_07_IRQ_ALARMB_ENABLE_ADDR      PVT_CFG_BASE + 0x1820     // Access: RW          Lockable            Description: VM-07 Alarm-B IRQ enable register, enables individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_ALARMB_STATUS_ADDR      PVT_CFG_BASE + 0x1824     // Access: RO Volatile Lockable            Description: VM-07 Alarm-B IRQ status register, reports status of individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_ALARMB_CLR_ADDR         PVT_CFG_BASE + 0x1828     // Access: WO          Lockable            Description: VM-07 Alarm-B IRQ clear register, clears individual IRQ sources from the VM
#define PVT_NOC_REG_VM_07_IRQ_ALARMB_TEST_ADDR        PVT_CFG_BASE + 0x182c     // Access: RW          Lockable            Description: VM-07 Alarm-B IRQ test register. Write to register will trigger an VM IRQ. If the IRQ enabled
#define PVT_NOC_REG_VM_07_SDIF_RDATA_ADDR             PVT_CFG_BASE + 0x1830     // Access: RO Volatile Lockable            Description: VM read data register.        
#define PVT_NOC_REG_VM_07_SDIF_DONE_ADDR              PVT_CFG_BASE + 0x1834     // Access: RO Volatile Lockable            Description: VM SDIF sample done register. Indicates sample data is available, cleared by of SDIF sample data register.
#define PVT_NOC_REG_VM_07_CH_00_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1840     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 00 sample data register.
#define PVT_NOC_REG_VM_07_CH_01_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1844     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 01 sample data register.
#define PVT_NOC_REG_VM_07_CH_02_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1848     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 02 sample data register.
#define PVT_NOC_REG_VM_07_CH_03_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x184c     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 03 sample data register.
#define PVT_NOC_REG_VM_07_CH_04_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1850     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 04 sample data register.
#define PVT_NOC_REG_VM_07_CH_05_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1854     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 05 sample data register.
#define PVT_NOC_REG_VM_07_CH_06_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1858     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 06 sample data register.
#define PVT_NOC_REG_VM_07_CH_07_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x185c     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 07 sample data register.
#define PVT_NOC_REG_VM_07_CH_08_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1860     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 08 sample data register.
#define PVT_NOC_REG_VM_07_CH_09_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1864     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 09 sample data register.
#define PVT_NOC_REG_VM_07_CH_10_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1868     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 10 sample data register.
#define PVT_NOC_REG_VM_07_CH_11_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x186c     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 11 sample data register.
#define PVT_NOC_REG_VM_07_CH_12_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1870     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 12 sample data register.
#define PVT_NOC_REG_VM_07_CH_13_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1874     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 13 sample data register.
#define PVT_NOC_REG_VM_07_CH_14_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x1878     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 14 sample data register.
#define PVT_NOC_REG_VM_07_CH_15_SDIF_DATA_ADDR        PVT_CFG_BASE + 0x187c     // Access: RO Volatile Lockable            Description: VM-07 SDIF channel 15 sample data register.
#define PVT_NOC_REG_VM_07_CH_00_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1880     // Access: RW          Lockable            Description: VM-07 channel 00 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_00_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1884     // Access: RW          Lockable            Description: VM-07 channel 00 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_00_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1888     // Access: RO Volatile Lockable            Description: VM-07 channel 00 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_00_HILO_RESET_ADDR       PVT_CFG_BASE + 0x188c     // Access: WO          Lockable            Description: VM-07 channel 00 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_01_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1890     // Access: RW          Lockable            Description: VM-07 channel 01 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_01_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1894     // Access: RW          Lockable            Description: VM-07 channel 01 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_01_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1898     // Access: RO Volatile Lockable            Description: VM-07 channel 01 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_01_HILO_RESET_ADDR       PVT_CFG_BASE + 0x189c     // Access: WO          Lockable            Description: VM-07 channel 01 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_02_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x18a0     // Access: RW          Lockable            Description: VM-07 channel 02 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_02_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x18a4     // Access: RW          Lockable            Description: VM-07 channel 02 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_02_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x18a8     // Access: RO Volatile Lockable            Description: VM-07 channel 02 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_02_HILO_RESET_ADDR       PVT_CFG_BASE + 0x18ac     // Access: WO          Lockable            Description: VM-07 channel 02 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_03_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x18b0     // Access: RW          Lockable            Description: VM-07 channel 03 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_03_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x18b4     // Access: RW          Lockable            Description: VM-07 channel 03 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_03_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x18b8     // Access: RO Volatile Lockable            Description: VM-07 channel 03 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_03_HILO_RESET_ADDR       PVT_CFG_BASE + 0x18bc     // Access: WO          Lockable            Description: VM-07 channel 03 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_04_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x18c0     // Access: RW          Lockable            Description: VM-07 channel 04 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_04_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x18c4     // Access: RW          Lockable            Description: VM-07 channel 04 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_04_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x18c8     // Access: RO Volatile Lockable            Description: VM-07 channel 04 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_04_HILO_RESET_ADDR       PVT_CFG_BASE + 0x18cc     // Access: WO          Lockable            Description: VM-07 channel 04 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_05_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x18d0     // Access: RW          Lockable            Description: VM-07 channel 05 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_05_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x18d4     // Access: RW          Lockable            Description: VM-07 channel 05 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_05_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x18d8     // Access: RO Volatile Lockable            Description: VM-07 channel 05 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_05_HILO_RESET_ADDR       PVT_CFG_BASE + 0x18dc     // Access: WO          Lockable            Description: VM-07 channel 05 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_06_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x18e0     // Access: RW          Lockable            Description: VM-07 channel 06 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_06_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x18e4     // Access: RW          Lockable            Description: VM-07 channel 06 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_06_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x18e8     // Access: RO Volatile Lockable            Description: VM-07 channel 06 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_06_HILO_RESET_ADDR       PVT_CFG_BASE + 0x18ec     // Access: WO          Lockable            Description: VM-07 channel 06 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_07_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x18f0     // Access: RW          Lockable            Description: VM-07 channel 07 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_07_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x18f4     // Access: RW          Lockable            Description: VM-07 channel 07 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_07_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x18f8     // Access: RO Volatile Lockable            Description: VM-07 channel 07 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_07_HILO_RESET_ADDR       PVT_CFG_BASE + 0x18fc     // Access: WO          Lockable            Description: VM-07 channel 07 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_08_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1900     // Access: RW          Lockable            Description: VM-07 channel 08 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_08_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1904     // Access: RW          Lockable            Description: VM-07 channel 08 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_08_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1908     // Access: RO Volatile Lockable            Description: VM-07 channel 08 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_08_HILO_RESET_ADDR       PVT_CFG_BASE + 0x190c     // Access: WO          Lockable            Description: VM-07 channel 08 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_09_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1910     // Access: RW          Lockable            Description: VM-07 channel 09 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_09_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1914     // Access: RW          Lockable            Description: VM-07 channel 09 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_09_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1918     // Access: RO Volatile Lockable            Description: VM-07 channel 09 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_09_HILO_RESET_ADDR       PVT_CFG_BASE + 0x191c     // Access: WO          Lockable            Description: VM-07 channel 09 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_10_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1920     // Access: RW          Lockable            Description: VM-07 channel 10 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_10_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1924     // Access: RW          Lockable            Description: VM-07 channel 10 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_10_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1928     // Access: RO Volatile Lockable            Description: VM-07 channel 10 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_10_HILO_RESET_ADDR       PVT_CFG_BASE + 0x192c     // Access: WO          Lockable            Description: VM-07 channel 10 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_11_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1930     // Access: RW          Lockable            Description: VM-07 channel 11 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_11_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1934     // Access: RW          Lockable            Description: VM-07 channel 11 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_11_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1938     // Access: RO Volatile Lockable            Description: VM-07 channel 11 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_11_HILO_RESET_ADDR       PVT_CFG_BASE + 0x193c     // Access: WO          Lockable            Description: VM-07 channel 11 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_12_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1940     // Access: RW          Lockable            Description: VM-07 channel 12 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_12_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1944     // Access: RW          Lockable            Description: VM-07 channel 12 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_12_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1948     // Access: RO Volatile Lockable            Description: VM-07 channel 12 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_12_HILO_RESET_ADDR       PVT_CFG_BASE + 0x194c     // Access: WO          Lockable            Description: VM-07 channel 12 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_13_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1950     // Access: RW          Lockable            Description: VM-07 channel 13 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_13_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1954     // Access: RW          Lockable            Description: VM-07 channel 13 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_13_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1958     // Access: RO Volatile Lockable            Description: VM-07 channel 13 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_13_HILO_RESET_ADDR       PVT_CFG_BASE + 0x195c     // Access: WO          Lockable            Description: VM-07 channel 13 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_14_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1960     // Access: RW          Lockable            Description: VM-07 channel 14 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_14_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1964     // Access: RW          Lockable            Description: VM-07 channel 14 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_14_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1968     // Access: RO Volatile Lockable            Description: VM-07 channel 14 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_14_HILO_RESET_ADDR       PVT_CFG_BASE + 0x196c     // Access: WO          Lockable            Description: VM-07 channel 14 Reset sample high/low register.
#define PVT_NOC_REG_VM_07_CH_15_ALARMA_CFG_ADDR       PVT_CFG_BASE + 0x1970     // Access: RW          Lockable            Description: VM-07 channel 15 Alarm A configuration.
#define PVT_NOC_REG_VM_07_CH_15_ALARMB_CFG_ADDR       PVT_CFG_BASE + 0x1974     // Access: RW          Lockable            Description: VM-07 channel 15 Alarm B configuration.
#define PVT_NOC_REG_VM_07_CH_15_SMPL_HILO_ADDR        PVT_CFG_BASE + 0x1978     // Access: RO Volatile Lockable            Description: VM-07 channel 15 Sample max/min high/low value.
#define PVT_NOC_REG_VM_07_CH_15_HILO_RESET_ADDR       PVT_CFG_BASE + 0x197c     // Access: WO          Lockable            Description: VM-07 channel 15 Reset sample high/low register.
////    // --------------------------------------------------------------------
////    // DMAC
////    // --------------------------------------------------------------------
#define REG_DMAC_ID_REV(i)              (SM_DMAC_CFG_BASE + 0x00)
#define REG_DMAC_CFG(i)                 (SM_DMAC_CFG_BASE + 0x10)
#define REG_DMAC_CTRL(i)                (SM_DMAC_CFG_BASE + 0x20)
#define REG_DMAC_CH_ABORT(i)            (SM_DMAC_CFG_BASE + 0x24)
#define REG_DMAC_INTR_ST(i)             (SM_DMAC_CFG_BASE + 0x30)
#define REG_DMAC_CH_EN(i)               (SM_DMAC_CFG_BASE + 0x34)
#define REG_DMAC_CH_CTRL(i, j)          (SM_DMAC_CFG_BASE + 0x40 + j*0x20)
#define REG_DMAC_CH_TRAN_SIZE(i, j)     (SM_DMAC_CFG_BASE + 0x44 + j*0x20)
#define REG_DMAC_CH_SRC_ADDR_L(i, j)    (SM_DMAC_CFG_BASE + 0x48 + j*0x20)
#define REG_DMAC_CH_SRC_ADDR_H(i, j)    (SM_DMAC_CFG_BASE + 0x4C + j*0x20)
#define REG_DMAC_CH_DST_ADDR_L(i, j)    (SM_DMAC_CFG_BASE + 0x50 + j*0x20)
#define REG_DMAC_CH_DST_ADDR_H(i, j)    (SM_DMAC_CFG_BASE + 0x54 + j*0x20)
#define REG_DMAC_CH_LL_PTR_L(i, j)      (SM_DMAC_CFG_BASE + 0x58 + j*0x20)
#define REG_DMAC_CH_LL_PTR_H(i, j)      (SM_DMAC_CFG_BASE + 0x5C + j*0x20)
////    
//// --------------------------------------------------------------------
//// EFUSE
//// --------------------------------------------------------------------
//#define REG_EFUSE_MEM_VAL(i)                        (BASE_ADDR_EFUSE + 0x0000 + 0x4*i)   //i     BASE_ADDR_NOC_PVT + 640-255
//#define REG_EFUSE_MREG_EFUSE_LOCK_CTRL              (BASE_ADDR_EFUSE + 0x0500 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN0      (BASE_ADDR_EFUSE + 0x0504 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN1      (BASE_ADDR_EFUSE + 0x0508 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_EFUSE_DOMAIN_REPAIR_EN2      (BASE_ADDR_EFUSE + 0x050C + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_EFUSE_CHIP_FUNC_CTRL         (BASE_ADDR_EFUSE + 0x0510 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_RESERVED_0                   (BASE_ADDR_EFUSE + 0x0514 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_RESERVED_1                   (BASE_ADDR_EFUSE + 0x0518 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_EFUSE_CHIP_ID0               (BASE_ADDR_EFUSE + 0x051C + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_EFUSE_CHIP_ID1               (BASE_ADDR_EFUSE + 0x0520 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_EFUSE_CHIP_CFG               (BASE_ADDR_EFUSE + 0x0524 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_EFUSE_PD_IDDQ_VALUE          (BASE_ADDR_EFUSE + 0x0528 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_RESERVED_2                   (BASE_ADDR_EFUSE + 0x052C + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_RESERVED_3                   (BASE_ADDR_EFUSE + 0x0530 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_RESERVED_4                   (BASE_ADDR_EFUSE + 0x0534 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_RESERVED_5                   (BASE_ADDR_EFUSE + 0x0538 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_MREG_RESERVED_6                   (BASE_ADDR_EFUSE + 0x053C + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//
//#define REG_EFUSE_CTRL_SW_EFUSE_REPAIR_CTRL         (BASE_ADDR_EFUSE + 0x0600 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_SW_PWR_DOMGRP0EN             (BASE_ADDR_EFUSE + 0x0604 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_SW_PWR_DOMGRP1EN             (BASE_ADDR_EFUSE + 0x0608 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_SW_PWR_DOMGRP2EN             (BASE_ADDR_EFUSE + 0x060C + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REGRW_EFUSE_RDATA            (BASE_ADDR_EFUSE + 0x0610 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REGRW_EFUSE_STATE            (BASE_ADDR_EFUSE + 0x0614 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REGRW_EFUSE_OPERATION        (BASE_ADDR_EFUSE + 0x0618 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REPAIR_DONE_GRP0             (BASE_ADDR_EFUSE + 0x061C + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REPAIR_DONE_GRP1             (BASE_ADDR_EFUSE + 0x0620 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REPAIR_DONE_GRP2             (BASE_ADDR_EFUSE + 0x0624 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REPAIR_BUSY_GRP0             (BASE_ADDR_EFUSE + 0x0628 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REPAIR_BUSY_GRP1             (BASE_ADDR_EFUSE + 0x062C + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REPAIR_BUSY_GRP2             (BASE_ADDR_EFUSE + 0x0630 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_REPAIR_STATE                 (BASE_ADDR_EFUSE + 0x0634 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_NAON_DELAY_TIME              (BASE_ADDR_EFUSE + 0x0638 + 0x4*0)   //i     BASE_ADDR_NOC_PVT + 640
//#define REG_EFUSE_CTRL_NOT_UES0                     (BASE_ADDR_EFUSE + 0x063C + 0x4*0)
//#define REG_EFUSE_CTRL_NOT_UES1                     (BASE_ADDR_EFUSE + 0x0640 + 0x4*0)
//
////    // --------------------------------------------------------------------
//// UART
//// --------------------------------------------------------------------
//#define REG_UART_RDR(i)                 (BASE_ADDR_UART(i) + 0x000)   //wenpei.fu 10.08
//#define REG_UART_TDR(i)                 (BASE_ADDR_UART(i) + 0x004)
//#define REG_UART_LCR(i)                 (BASE_ADDR_UART(i) + 0x008)
//#define REG_UART_ENR(i)                 (BASE_ADDR_UART(i) + 0x00C)
//#define REG_UART_BCR(i)                 (BASE_ADDR_UART(i) + 0x010)
//#define REG_UART_MCR(i)                 (BASE_ADDR_UART(i) + 0x014)
//#define REG_UART_TCR(i)                 (BASE_ADDR_UART(i) + 0x018)
//#define REG_UART_FCR(i)                 (BASE_ADDR_UART(i) + 0x01C)
//#define REG_UART_LSR(i)                 (BASE_ADDR_UART(i) + 0x020)
//#define REG_UART_MSR(i)                 (BASE_ADDR_UART(i) + 0x024)
//#define REG_UART_RXADDR(i)              (BASE_ADDR_UART(i) + 0x028)
//#define REG_UART_RXSIZE(i)              (BASE_ADDR_UART(i) + 0x02C)
//#define REG_UART_RXDMA(i)               (BASE_ADDR_UART(i) + 0x030)
//#define REG_UART_TXADDR(i)              (BASE_ADDR_UART(i) + 0x034)
//#define REG_UART_TXSIZE(i)              (BASE_ADDR_UART(i) + 0x038)
//#define REG_UART_TXDMA(i)               (BASE_ADDR_UART(i) + 0x03C)
//#define REG_UART_SRC_PND(i)             (BASE_ADDR_UART(i) + 0x040)
//#define REG_UART_INT_MASK(i)            (BASE_ADDR_UART(i) + 0x044)
//#define REG_UART_INT_SETMASK(i)         (BASE_ADDR_UART(i) + 0x048)
//#define REG_UART_INT_UNMASK(i)          (BASE_ADDR_UART(i) + 0x04C)
//    
//// --------------------------------------------------------------------
//// Timer
//// --------------------------------------------------------------------
#define REG_FE_TIMER_TMREN                 (FE_TIMER_CFG_BASE + 0x0)
#define REG_FE_TIMER_TMRSTART              (FE_TIMER_CFG_BASE + 0x4)
#define REG_FE_TIMER_TMRSTOP               (FE_TIMER_CFG_BASE + 0x8)
#define REG_FE_TIMER_TMRMODE               (FE_TIMER_CFG_BASE + 0xc)
#define REG_FE_TIMER_TMR0TGTL              (FE_TIMER_CFG_BASE + 0x10)
#define REG_FE_TIMER_TMR0TGTH              (FE_TIMER_CFG_BASE + 0x14)
#define REG_FE_TIMER_TMR0DL                (FE_TIMER_CFG_BASE + 0x18)
#define REG_FE_TIMER_TMR0DH                (FE_TIMER_CFG_BASE + 0x1c)
#define REG_FE_TIMER_TMR1TGT               (FE_TIMER_CFG_BASE + 0x20)
#define REG_FE_TIMER_TMR1D                 (FE_TIMER_CFG_BASE + 0x24)
#define REG_FE_TIMER_WDTGT                 (FE_TIMER_CFG_BASE + 0x28)
#define REG_FE_TIMER_WDWAIT                (FE_TIMER_CFG_BASE + 0x2c)
#define REG_FE_TIMER_WD1D                  (FE_TIMER_CFG_BASE + 0x30)
#define REG_FE_TIMER_WD2D                  (FE_TIMER_CFG_BASE + 0x34)
#define REG_FE_TIMER_WDCLR                 (FE_TIMER_CFG_BASE + 0x38)
#define REG_FE_TIMER_TMR_SRCPND            (FE_TIMER_CFG_BASE + 0x3c)
#define REG_FE_TIMER_TMR_INTMASK           (FE_TIMER_CFG_BASE + 0x40)
#define REG_FE_TIMER_TMR_SETMASK           (FE_TIMER_CFG_BASE + 0x44)
#define REG_FE_TIMER_TMR_UNMASK            (FE_TIMER_CFG_BASE + 0x48)

#define REG_SM_TIMER_TMREN                 (SM_TIMER_CFG_BASE + 0x0)
#define REG_SM_TIMER_TMRSTART              (SM_TIMER_CFG_BASE + 0x4)
#define REG_SM_TIMER_TMRSTOP               (SM_TIMER_CFG_BASE + 0x8)
#define REG_SM_TIMER_TMRMODE               (SM_TIMER_CFG_BASE + 0xc)
#define REG_SM_TIMER_TMR0TGTL              (SM_TIMER_CFG_BASE + 0x10)
#define REG_SM_TIMER_TMR0TGTH              (SM_TIMER_CFG_BASE + 0x14)
#define REG_SM_TIMER_TMR0DL                (SM_TIMER_CFG_BASE + 0x18)
#define REG_SM_TIMER_TMR0DH                (SM_TIMER_CFG_BASE + 0x1c)
#define REG_SM_TIMER_TMR1TGT               (SM_TIMER_CFG_BASE + 0x20)
#define REG_SM_TIMER_TMR1D                 (SM_TIMER_CFG_BASE + 0x24)
#define REG_SM_TIMER_WDTGT                 (SM_TIMER_CFG_BASE + 0x28)
#define REG_SM_TIMER_WDWAIT                (SM_TIMER_CFG_BASE + 0x2c)
#define REG_SM_TIMER_WD1D                  (SM_TIMER_CFG_BASE + 0x30)
#define REG_SM_TIMER_WD2D                  (SM_TIMER_CFG_BASE + 0x34)
#define REG_SM_TIMER_WDCLR                 (SM_TIMER_CFG_BASE + 0x38)
#define REG_SM_TIMER_TMR_SRCPND            (SM_TIMER_CFG_BASE + 0x3c)
#define REG_SM_TIMER_TMR_INTMASK           (SM_TIMER_CFG_BASE + 0x40)
#define REG_SM_TIMER_TMR_SETMASK           (SM_TIMER_CFG_BASE + 0x44)
#define REG_SM_TIMER_TMR_UNMASK            (SM_TIMER_CFG_BASE + 0x48)
////    
//// --------------------------------------------------------------------
//// SMBUS
//// --------------------------------------------------------------------
#define REG_SMBUS_IDREV           (I2C_SLV_CFG_BASE + 0x000)
#define REG_SMBUS_CFG             (I2C_SLV_CFG_BASE + 0x010)
#define REG_SMBUS_INTEN           (I2C_SLV_CFG_BASE + 0x014)
#define REG_SMBUS_STATUS          (I2C_SLV_CFG_BASE + 0x018)
#define REG_SMBUS_ADDR            (I2C_SLV_CFG_BASE + 0x01C)
#define REG_SMBUS_DATA            (I2C_SLV_CFG_BASE + 0x020)
#define REG_SMBUS_CTRL            (I2C_SLV_CFG_BASE + 0x024)
#define REG_SMBUS_CMD             (I2C_SLV_CFG_BASE + 0x028)
#define REG_SMBUS_SETUP           (I2C_SLV_CFG_BASE + 0x02C)
#define REG_SMBUS_TMP             (I2C_SLV_CFG_BASE + 0x030)
//
////    
////    // --------------------------------------------------------------------
////    // SPI
////    // --------------------------------------------------------------------
////    //#define REG_SPI_ID_REV(i)               (BASE_ADDR_SPI(i) + 0x00)
////    //#define REG_SPI_TRANS_FMT(i)            (BASE_ADDR_SPI(i) + 0x10)
////    //#define REG_SPI_DIRECT_IO(i)            (BASE_ADDR_SPI(i) + 0x14)
////    //#define REG_SPI_TRANS_CTRL(i)           (BASE_ADDR_SPI(i) + 0x20)
////    //#define REG_SPI_CMD(i)                  (BASE_ADDR_SPI(i) + 0x24)
////    //#define REG_SPI_ADDR(i)                 (BASE_ADDR_SPI(i) + 0x28)
////    //#define REG_SPI_DATA(i)                 (BASE_ADDR_SPI(i) + 0x2C)
////    //#define REG_SPI_CTRL(i)                 (BASE_ADDR_SPI(i) + 0x30)
////    //#define REG_SPI_STATUS(i)               (BASE_ADDR_SPI(i) + 0x34)
////    //#define REG_SPI_INTR_EN(i)              (BASE_ADDR_SPI(i) + 0x38)
////    //#define REG_SPI_INTR_ST(i)              (BASE_ADDR_SPI(i) + 0x3C)
////    //#define REG_SPI_TIMING(i)               (BASE_ADDR_SPI(i) + 0x40)
////    //#define REG_SPI_MEM_CTRL(i)             (BASE_ADDR_SPI(i) + 0x50)
////    //#define REG_SPI_SLV_ST(i)               (BASE_ADDR_SPI(i) + 0x60)
////    //#define REG_SPI_SLV_DATA_CNT(i)         (BASE_ADDR_SPI(i) + 0x64)
////    //#define REG_SPI_CONFIG(i)               (BASE_ADDR_SPI(i) + 0x7C)
////    #define REG_SPI_TX_DAT(i)               (BASE_ADDR_SPI(i) + 0x00)
////    #define REG_SPI_RX_DAT(i)               (BASE_ADDR_SPI(i) + 0x00)
////    #define REG_SPI_SCLK_CON(i)             (BASE_ADDR_SPI(i) + 0x04)
////    #define REG_SPI_CTRL1(i)                (BASE_ADDR_SPI(i) + 0x08)
////    #define REG_SPI_CTRL2(i)                (BASE_ADDR_SPI(i) + 0x0C)
////    #define REG_SPI_CTRL3(i)                (BASE_ADDR_SPI(i) + 0x10)
////    #define REG_SPI_DEVICE_CS(i)            (BASE_ADDR_SPI(i) + 0x14)
////    #define REG_SPI_STATUS(i)               (BASE_ADDR_SPI(i) + 0x18)
////    #define REG_SPI_STATUS2(i)              (BASE_ADDR_SPI(i) + 0x1C)
////    #define REG_SPI_BATCH_CNT_RX(i)         (BASE_ADDR_SPI(i) + 0x20)
////    #define REG_SPI_BATCH_CNT_TX(i)         (BASE_ADDR_SPI(i) + 0x24)
////    #define REG_SPI_FIFO_RXTRIG_LVL(i)      (BASE_ADDR_SPI(i) + 0x28)
////    #define REG_SPI_FIFO_TXTRIG_LVL(i)      (BASE_ADDR_SPI(i) + 0x2C)
////    #define REG_SPI_DUAL_QUAD_MODE(i)       (BASE_ADDR_SPI(i) + 0x30)
////    #define REG_SPI_XIP_CFG(i)              (BASE_ADDR_SPI(i) + 0x34)
////    
// --------------------------------------------------------------------
// PADC
// --------------------------------------------------------------------
#define REG_PADC_GPIO0_CFG              (PADC_CFG_BASE + 0x00)
#define REG_PADC_GPIO0_OUTPUT           (PADC_CFG_BASE + 0x04)
#define REG_PADC_GPIO0_PE               (PADC_CFG_BASE + 0x08)
#define REG_PADC_GPIO0_DIR              (PADC_CFG_BASE + 0x0C)
#define REG_PADC_GPIO0_INPUT            (PADC_CFG_BASE + 0x10)
#define REG_PADC_GPIO1_CFG              (PADC_CFG_BASE + 0x14)
#define REG_PADC_GPIO1_OUTPUT           (PADC_CFG_BASE + 0x18)
#define REG_PADC_GPIO1_PE               (PADC_CFG_BASE + 0x1C)
#define REG_PADC_GPIO1_DIR              (PADC_CFG_BASE + 0x20)
#define REG_PADC_GPIO1_INPUT            (PADC_CFG_BASE + 0x24)
#define REG_PADC_GPIO_INTE              (PADC_CFG_BASE + 0x28)
#define REG_PADC_GPIO_INT_POS           (PADC_CFG_BASE + 0x2C)
#define REG_PADC_GPIO_INT_NEG           (PADC_CFG_BASE + 0x30)
#define REG_PADC_GPIO_INT_WIDTH         (PADC_CFG_BASE + 0x34)
#define REG_PADC_GPIO_SRCPND            (PADC_CFG_BASE + 0x38)
#define REG_PADC_GPIO_INTMASK           (PADC_CFG_BASE + 0x3C)
#define REG_PADC_GPIO_SETMASK           (PADC_CFG_BASE + 0x40)
#define REG_PADC_GPIO_UNMASK            (PADC_CFG_BASE + 0x44)
#define REG_PADC_GPIO_FS                (PADC_CFG_BASE + 0x48)
#define REG_PADC_FUNC_FS0               (PADC_CFG_BASE + 0x4C)       //wenpei.fu 10.08
#define REG_PADC_FUNC_FS1               (PADC_CFG_BASE + 0x50)
#define REG_PADC_FUNC_FS2               (PADC_CFG_BASE + 0x200)
#define REG_PADC_FLASH_SHADOW_EN        (PADC_CFG_BASE + 0x64)
#define REG_PADC_STRAP_SEL              (PADC_CFG_BASE + 0x54)
#define REG_PADC_STRAP_SEL_2ND          (PADC_CFG_BASE + 0x144)
////    
////    // --------------------------------------------------------------------
////    // SMC_PLIC
////    // --------------------------------------------------------------------
////    #define REG_SMC_PLIC_FEATURE_EN         (BASE_ADDR_SMC_PLIC + 0x00000)
////    #define REG_SMC_PLIC_PRIORITY(i)        (BASE_ADDR_SMC_PLIC + i*4)
////    #define REG_SMC_PLIC_PEND(i)            (BASE_ADDR_SMC_PLIC + 0x01000 + i*4)
////    #define REG_SMC_PLIC_TYPE(i)            (BASE_ADDR_SMC_PLIC + 0x01080 + i*4)
////    #define REG_SMC_PLIC_NUMS               (BASE_ADDR_SMC_PLIC + 0x01100)
////    #define REG_SMC_PLIC_CFGS               (BASE_ADDR_SMC_PLIC + 0x01104)
////    #define REG_SMC_PLIC_TARGET_EN(i, j)    (BASE_ADDR_SMC_PLIC + 0x02000 + i*0x80 + j*4)
////    #define REG_SMC_PLIC_TARGET_THRS(i)     (BASE_ADDR_SMC_PLIC + 0x200000 + i*0x1000)
////    #define REG_SMC_PLIC_TARGET_STAT(i)     (BASE_ADDR_SMC_PLIC + 0x200004 + i*0x1000)
////    
////    // --------------------------------------------------------------------
////    // SMC_PLMT
////    // --------------------------------------------------------------------
////    #define REG_SMC_PLMT_MTIME              (BASE_ADDR_SMC_PLMT + 0x00000)
////    #define REG_SMC_PLMT_MTIMECMP           (BASE_ADDR_SMC_PLMT + 0x00008)
////    
////    // --------------------------------------------------------------------
////    // FEC_PLIC
////    // --------------------------------------------------------------------
////    #define REG_FEC_PLIC_FEATURE_EN         (BASE_ADDR_FEC_PLIC + 0x00000)
////    #define REG_FEC_PLIC_PRIORITY(i)        (BASE_ADDR_FEC_PLIC + i*4)
////    #define REG_FEC_PLIC_PEND(i)            (BASE_ADDR_FEC_PLIC + 0x01000 + i*4)
////    #define REG_FEC_PLIC_TYPE(i)            (BASE_ADDR_FEC_PLIC + 0x01080 + i*4)
////    #define REG_FEC_PLIC_NUMS               (BASE_ADDR_FEC_PLIC + 0x01100)
////    #define REG_FEC_PLIC_CFGS               (BASE_ADDR_FEC_PLIC + 0x01104)
////    #define REG_FEC_PLIC_TARGET_EN(i, j)    (BASE_ADDR_FEC_PLIC + 0x02000 + i*0x80 + j*4)
////    #define REG_FEC_PLIC_TARGET_THRS(i)     (BASE_ADDR_FEC_PLIC + 0x200000 + i*0x1000)
////    #define REG_FEC_PLIC_TARGET_STAT(i)     (BASE_ADDR_FEC_PLIC + 0x200004 + i*0x1000)
////    
////    // --------------------------------------------------------------------
////    // FEC_PLMT
////    // --------------------------------------------------------------------
////    #define REG_FEC_PLMT_MTIME              (BASE_ADDR_FEC_PLMT + 0x00000)
////    #define REG_FEC_PLMT_MTIMECMP           (BASE_ADDR_FEC_PLMT + 0x00008)
////    
////    // --------------------------------------------------------------------
////    // PCIE_PLIC
////    // --------------------------------------------------------------------
////    #define REG_PCIE_PLIC_FEATURE_EN        (BASE_ADDR_PCIE_PLIC + 0x00000)
////    #define REG_PCIE_PLIC_PRIORITY(i)       (BASE_ADDR_PCIE_PLIC + i*4)
////    #define REG_PCIE_PLIC_PEND(i)           (BASE_ADDR_PCIE_PLIC + 0x01000 + i*4)
////    #define REG_PCIE_PLIC_TYPE(i)           (BASE_ADDR_PCIE_PLIC + 0x01080 + i*4)
////    #define REG_PCIE_PLIC_NUMS              (BASE_ADDR_PCIE_PLIC + 0x01100)
////    #define REG_PCIE_PLIC_CFGS              (BASE_ADDR_PCIE_PLIC + 0x01104)
////    #define REG_PCIE_PLIC_TARGET_EN(i, j)   (BASE_ADDR_PCIE_PLIC + 0x02000 + i*0x80 + j*4)
////    #define REG_PCIE_PLIC_TARGET_THRS(i)    (BASE_ADDR_PCIE_PLIC + 0x200000 + i*0x1000)
////    #define REG_PCIE_PLIC_TARGET_STAT(i)    (BASE_ADDR_PCIE_PLIC + 0x200004 + i*0x1000)
////    
//// --------------------------------------------------------------------
//// PVRIC and DISP TOP
//// --------------------------------------------------------------------
//
//#define REG_FBDC_INVALIDATION_CONFIGURATION_REGISTER0(i)        (DISP_TOP_CFG_BASE + 0x10 + 0x48*i)
//#define REG_FBDC_CONSTANT_COLOUR_CONFIGURATION_REGISTER0(i)     (DISP_TOP_CFG_BASE + 0x18 + 0x48*i)
//#define REG_FBDC_CONSTANT_COLOUR_CONFIGURATION_REGISTER1(i)     (DISP_TOP_CFG_BASE + 0x1C + 0x48*i)
//#define REG_FBC_FBDC_CR_YUV_VAL_REGISTER0(i)                    (DISP_TOP_CFG_BASE + 0x20 + 0x48*i)
//#define REG_FBC_FBDC_CR_YUV_VAL_REGISTER1(i)                    (DISP_TOP_CFG_BASE + 0x24 + 0x48*i)
//
//#define REG_FBDC_FILTER_STATUS_REGISTER0(i)                     (DISP_TOP_CFG_BASE + 0x28 + 0x48*i)
//#define REG_FBDC_REQUESTER_RELATED_REGISTER0(i)                 (DISP_TOP_CFG_BASE + 0x30 + 0x48*i)
//#define REG_FBDC_REQUESTER_RELATED_REGISTER2(i)                 (DISP_TOP_CFG_BASE + 0x34 + 0x48*i)
//#define REG_FBDC_TILE_NUM_REGISTER(i)                           (DISP_TOP_CFG_BASE + 0x38 + 0x48*i)
//#define REG_FBDC_CLEAR_COLOUR_REGISTER0(i)                      (DISP_TOP_CFG_BASE + 0x3C + 0x48*i)
//
//#define REG_FBDC_ClEAR_COLOUR_REGISTER1(i)                      (DISP_TOP_CFG_BASE + 0x40 + 0x48*i)
//#define REG_DISP_CTRL_REGISTER(i)                               (DISP_TOP_CFG_BASE + 0x44 + 0x48*i)
//#define REG_ATA_DESP(i)                                         (DISP_TOP_CFG_BASE + 0x120 + 0x4*i)
//#define REG_DISP_CTRL_REGISTER0                                 (DISP_TOP_CFG_BASE + 0x160)
//#define REG_DISP_IDLE_REGISTER                                  (DISP_TOP_CFG_BASE + 0x164)
//#define REG_SHD_CFG_RDY                                         (DISP_TOP_CFG_BASE + 0x168)
//
//// --------------------------------------------------------------------
//// DPC
//// --------------------------------------------------------------------
#define REG_BS_DFX(i)                                                    (DE_CFG_BASE(i) + 0x0000)  
#define REG_BS_CSC(i)                                                    (DE_CFG_BASE(i) + 0x0008)
#define REG_BS_CR_FIR(i)                                                 (DE_CFG_BASE(i) + 0x000C)
#define REG_BS_KA1(i)                                                    (DE_CFG_BASE(i) + 0x0010)
#define REG_BS_KB1(i)                                                    (DE_CFG_BASE(i) + 0x0014)
#define REG_BS_KC1(i)                                                    (DE_CFG_BASE(i) + 0x0018)
#define REG_BS_KA2(i)                                                    (DE_CFG_BASE(i) + 0x001C)
#define REG_BS_KB2(i)                                                    (DE_CFG_BASE(i) + 0x0020)
#define REG_BS_KC2(i)                                                    (DE_CFG_BASE(i) + 0x0024)
#define REG_BS_KA3(i)                                                    (DE_CFG_BASE(i) + 0x0028)
#define REG_BS_KB3(i)                                                    (DE_CFG_BASE(i) + 0x002C)
#define REG_BS_KC3(i)                                                    (DE_CFG_BASE(i) + 0x0030)
#define REG_BS_SX(i)                                                     (DE_CFG_BASE(i) + 0x0034)
#define REG_BS_SY(i)                                                     (DE_CFG_BASE(i) + 0x0038)
#define REG_BS_SZ(i)                                                     (DE_CFG_BASE(i) + 0x003C)
#define REG_OW0_DFX(i)                                                   (DE_CFG_BASE(i) + 0x0060)
#define REG_OW0_CSC(i)                                                   (DE_CFG_BASE(i) + 0x0068)
#define REG_OW0_CR_FIR(i)                                                (DE_CFG_BASE(i) + 0x006C)
#define REG_OW0_KA1(i)                                                   (DE_CFG_BASE(i) + 0x0070)
#define REG_OW0_KB1(i)                                                   (DE_CFG_BASE(i) + 0x0074)
#define REG_OW0_KC1(i)                                                   (DE_CFG_BASE(i) + 0x0078)
#define REG_OW0_KA2(i)                                                   (DE_CFG_BASE(i) + 0x007C)
#define REG_OW0_KB2(i)                                                   (DE_CFG_BASE(i) + 0x0080)
#define REG_OW0_KC2(i)                                                   (DE_CFG_BASE(i) + 0x0084)
#define REG_OW0_KA3(i)                                                   (DE_CFG_BASE(i) + 0x0088)
#define REG_OW0_KB3(i)                                                   (DE_CFG_BASE(i) + 0x008C)
#define REG_OW0_KC3(i)                                                   (DE_CFG_BASE(i) + 0x0090)
#define REG_OW0_SX(i)                                                    (DE_CFG_BASE(i) + 0x0094)
#define REG_OW0_SY(i)                                                    (DE_CFG_BASE(i) + 0x0098)
#define REG_OW0_SZ(i)                                                    (DE_CFG_BASE(i) + 0x009C)
#define REG_OW1_DFX(i)                                                   (DE_CFG_BASE(i) + 0x00C0)
#define REG_OW1_CSC(i)                                                   (DE_CFG_BASE(i) + 0x00C8)
#define REG_OW1_CR_FIR(i)                                                (DE_CFG_BASE(i) + 0x00CC)
#define REG_OW1_KA1(i)                                                   (DE_CFG_BASE(i) + 0x00D0)
#define REG_OW1_KB1(i)                                                   (DE_CFG_BASE(i) + 0x00D4)
#define REG_OW1_KC1(i)                                                   (DE_CFG_BASE(i) + 0x00D8)
#define REG_OW1_KA2(i)                                                   (DE_CFG_BASE(i) + 0x00DC)
#define REG_OW1_KB2(i)                                                   (DE_CFG_BASE(i) + 0x00E0)
#define REG_OW1_KC2(i)                                                   (DE_CFG_BASE(i) + 0x00E4)
#define REG_OW1_KA3(i)                                                   (DE_CFG_BASE(i) + 0x00E8)
#define REG_OW1_KB3(i)                                                   (DE_CFG_BASE(i) + 0x00EC)
#define REG_OW1_KC3(i)                                                   (DE_CFG_BASE(i) + 0x00F0)
#define REG_OW1_SX(i)                                                    (DE_CFG_BASE(i) + 0x00F4)
#define REG_OW1_SY(i)                                                    (DE_CFG_BASE(i) + 0x00F8)
#define REG_OW1_SZ(i)                                                    (DE_CFG_BASE(i) + 0x00FC)
#define REG_KEY_COLOR_REG3(i)                                            (DE_CFG_BASE(i) + 0x0180)
#define REG_KEY_COLOR_REG4(i)                                            (DE_CFG_BASE(i) + 0x0184)
#define REG_KEY_COLOR_REG5(i)                                            (DE_CFG_BASE(i) + 0x0188)
#define REG_SRC_IMG_EN(i)                                                (DE_CFG_BASE(i) + 0x018C)
#define REG_SRC_IMG_SIZE(i)                                              (DE_CFG_BASE(i) + 0x0190)
#define REG_KEY_COLOR_TOP(i)                                             (DE_CFG_BASE(i) + 0x0194)
#define REG_KEY_IMG_SIZE(i)                                              (DE_CFG_BASE(i) + 0x0198)
#define REG_BS_TOP(i)                                                    (DE_CFG_BASE(i) + 0x019C)
#define REG_OW0_TOP(i)                                                   (DE_CFG_BASE(i) + 0x01A0)
#define REG_OW1_TOP(i)                                                   (DE_CFG_BASE(i) + 0x01A4)
#define REG_CURSOR_TOP(i)                                                (DE_CFG_BASE(i) + 0x01A8)
#define REG_OV_REG1(i)                                                   (DE_CFG_BASE(i) + 0x01B4)
#define REG_OV_REG2(i)                                                   (DE_CFG_BASE(i) + 0x01B8)
#define REG_BS_MAP_ALPHA(i)                                              (DE_CFG_BASE(i) + 0x01BC)
#define REG_OW0_MAP_ALPHA(i)                                             (DE_CFG_BASE(i) + 0x01C0)
#define REG_OW1_MAP_ALPHA(i)                                             (DE_CFG_BASE(i) + 0x01C4)
#define REG_CURSOR_MAP_ALPHA(i)                                          (DE_CFG_BASE(i) + 0x01C8)
#define REG_PLANE_ALPHA(i)                                               (DE_CFG_BASE(i) + 0x01CC)
#define REG_KEY_COLOR_REG2(i)                                            (DE_CFG_BASE(i) + 0x01D4)
#define REG_BG_COLOR_1(i)                                                (DE_CFG_BASE(i) + 0x01E4)
#define REG_BG_COLOR_2(i)                                                (DE_CFG_BASE(i) + 0x01E8)
#define REG_BG_COLOR_3(i)                                                (DE_CFG_BASE(i) + 0x01EC)
#define REG_DMA_GLOBAL_CRTL_1(i)                                         (DE_CFG_BASE(i) + 0x01F0)
#define REG_DMA_GLOBAL_CRTL_2(i)                                         (DE_CFG_BASE(i) + 0x01F4)
#define REG_DMA_GLOBAL_CRTL_4(i)                                         (DE_CFG_BASE(i) + 0x01F8)
#define REG_DMA_GLOBAL_CRTL_5(i)                                         (DE_CFG_BASE(i) + 0x01FC)
#define REG_BASE_IMAGE_IN_FORMAT(i)                                      (DE_CFG_BASE(i) + 0x0200)
#define REG_BASE_IMAGE_SIZE(i)                                           (DE_CFG_BASE(i) + 0x0204)
#define REG_BASE_IMAGE_ARUSER(i)                                         (DE_CFG_BASE(i) + 0x0208)
#define REG_BASE_IMAGE_WCROP_SIZE(i)                                     (DE_CFG_BASE(i) + 0x020C)
#define REG_BASE_IMAGE_HCROP_SIZE(i)                                     (DE_CFG_BASE(i) + 0x0210)
#define REG_BASE_PLANE0_CTRL1(i)                                         (DE_CFG_BASE(i) + 0x0214)
#define REG_BASE_PLANE0_CTRL2(i)                                         (DE_CFG_BASE(i) + 0x0218)
#define REG_BASE_PLANE0_START_ADDR_H(i)                                  (DE_CFG_BASE(i) + 0x021C)
#define REG_BASE_PLANE0_START_ADDR_L(i)                                  (DE_CFG_BASE(i) + 0x0220)
#define REG_BASE_PLANE0_END_ADDR_H(i)                                    (DE_CFG_BASE(i) + 0x0224)
#define REG_BASE_PLANE0_END_ADDR_L(i)                                    (DE_CFG_BASE(i) + 0x0228)
#define REG_BASE_PLANE0_STRIDE(i)                                        (DE_CFG_BASE(i) + 0x022C)
#define REG_BASE_PLANE1_CTRL1(i)                                         (DE_CFG_BASE(i) + 0x0230)
#define REG_BASE_PLANE1_CTRL2(i)                                         (DE_CFG_BASE(i) + 0x0234)
#define REG_BASE_PLANE1_START_ADDR_H(i)                                  (DE_CFG_BASE(i) + 0x0238)
#define REG_BASE_PLANE1_START_ADDR_L(i)                                  (DE_CFG_BASE(i) + 0x023C)
#define REG_BASE_PLANE1_END_ADDR_H(i)                                    (DE_CFG_BASE(i) + 0x0240)
#define REG_BASE_PLANE1_END_ADDR_L(i)                                    (DE_CFG_BASE(i) + 0x0244)
#define REG_BASE_PLANE1_STRIDE(i)                                        (DE_CFG_BASE(i) + 0x0248)
#define REG_BASE_IMAGE_BYTE_SIZE(i)                                      (DE_CFG_BASE(i) + 0x0250)
#define REG_OW0_IMAGE_IN_FORMAT(i)                                       (DE_CFG_BASE(i) + 0x0300)
#define REG_OW0_IMAGE_SIZE(i)                                            (DE_CFG_BASE(i) + 0x0304)
#define REG_OW0_IMAGE_ARUSER(i)                                          (DE_CFG_BASE(i) + 0x0308)
#define REG_OW0_IMAGE_WCROP_SIZE(i)                                      (DE_CFG_BASE(i) + 0x030C)
#define REG_OW0_IMAGE_HCROP_SIZE(i)                                      (DE_CFG_BASE(i) + 0x0310)
#define REG_OW0_PLANE0_CTRL1(i)                                          (DE_CFG_BASE(i) + 0x0314)
#define REG_OW0_PLANE0_CTRL2(i)                                          (DE_CFG_BASE(i) + 0x0318)
#define REG_OW0_PLANE0_START_ADDR_H(i)                                   (DE_CFG_BASE(i) + 0x031C)
#define REG_OW0_PLANE0_START_ADDR_L(i)                                   (DE_CFG_BASE(i) + 0x0320)
#define REG_OW0_PLANE0_END_ADDR_H(i)                                     (DE_CFG_BASE(i) + 0x0324)
#define REG_OW0_PLANE0_END_ADDR_L(i)                                     (DE_CFG_BASE(i) + 0x0328)
#define REG_OW0_PLANE0_STRIDE(i)                                         (DE_CFG_BASE(i) + 0x032C)
#define REG_OW0_PLANE1_CTRL1(i)                                          (DE_CFG_BASE(i) + 0x0330)
#define REG_OW0_PLANE1_CTRL2(i)                                          (DE_CFG_BASE(i) + 0x0334)
#define REG_OW0_PLANE1_START_ADDR_H(i)                                   (DE_CFG_BASE(i) + 0x0338)
#define REG_OW0_PLANE1_START_ADDR_L(i)                                   (DE_CFG_BASE(i) + 0x033C)
#define REG_OW0_PLANE1_END_ADDR_H(i)                                     (DE_CFG_BASE(i) + 0x0340)
#define REG_OW0_PLANE1_END_ADDR_L(i)                                     (DE_CFG_BASE(i) + 0x0344)
#define REG_OW0_PLANE1_STRIDE(i)                                         (DE_CFG_BASE(i) + 0x0348)
#define REG_OW0_IMAGE_BYTE_SIZE(i)                                       (DE_CFG_BASE(i) + 0x0350)
#define REG_OW1_IMAGE_IN_FORMAT(i)                                       (DE_CFG_BASE(i) + 0x0400)
#define REG_OW1_IMAGE_SIZE(i)                                            (DE_CFG_BASE(i) + 0x0404)
#define REG_OW1_IMAGE_ARUSER(i)                                          (DE_CFG_BASE(i) + 0x0408)
#define REG_OW1_IMAGE_WCROP_SIZE(i)                                      (DE_CFG_BASE(i) + 0x040C)
#define REG_OW1_IMAGE_HCROP_SIZE(i)                                      (DE_CFG_BASE(i) + 0x0410)
#define REG_OW1_PLANE0_CTRL1(i)                                          (DE_CFG_BASE(i) + 0x0414)
#define REG_OW1_PLANE0_CTRL2(i)                                          (DE_CFG_BASE(i) + 0x0418)
#define REG_OW1_PLANE0_START_ADDR_H(i)                                   (DE_CFG_BASE(i) + 0x041C)
#define REG_OW1_PLANE0_START_ADDR_L(i)                                   (DE_CFG_BASE(i) + 0x0420)
#define REG_OW1_PLANE0_END_ADDR_H(i)                                     (DE_CFG_BASE(i) + 0x0424)
#define REG_OW1_PLANE0_END_ADDR_L(i)                                     (DE_CFG_BASE(i) + 0x0428)
#define REG_OW1_PLANE0_STRIDE(i)                                         (DE_CFG_BASE(i) + 0x042C)
#define REG_OW1_PLANE1_CTRL1(i)                                          (DE_CFG_BASE(i) + 0x0430)
#define REG_OW1_PLANE1_CTRL2(i)                                          (DE_CFG_BASE(i) + 0x0434)
#define REG_OW1_PLANE1_START_ADDR_H(i)                                   (DE_CFG_BASE(i) + 0x0438)
#define REG_OW1_PLANE1_START_ADDR_L(i)                                   (DE_CFG_BASE(i) + 0x043C)
#define REG_OW1_PLANE1_END_ADDR_H(i)                                     (DE_CFG_BASE(i) + 0x0440)
#define REG_OW1_PLANE1_END_ADDR_L(i)                                     (DE_CFG_BASE(i) + 0x0444)
#define REG_OW1_PLANE1_STRIDE(i)                                         (DE_CFG_BASE(i) + 0x0448)
#define REG_OW1_IMAGE_BYTE_SIZE(i)                                       (DE_CFG_BASE(i) + 0x0450)
#define REG_CURSOR_IMAGE_IN_FORMAT(i)                                    (DE_CFG_BASE(i) + 0x0500)
#define REG_CURSOR_IMAGE_SIZE(i)                                         (DE_CFG_BASE(i) + 0x0504)
#define REG_CURSOR_IMAGE_ARUSER(i)                                       (DE_CFG_BASE(i) + 0x0508)
#define REG_CURSOR_IMAGE_WCROP_SIZE(i)                                   (DE_CFG_BASE(i) + 0x050C)
#define REG_CURSOR_IMAGE_HCROP_SIZE(i)                                   (DE_CFG_BASE(i) + 0x0510)
#define REG_CURSOR_PLANE0_CTRL1(i)                                       (DE_CFG_BASE(i) + 0x0514)
#define REG_CURSOR_PLANE0_CTRL2(i)                                       (DE_CFG_BASE(i) + 0x0518)
#define REG_CURSOR_PLANE0_START_ADDR_H(i)                                (DE_CFG_BASE(i) + 0x051C)
#define REG_CURSOR_PLANE0_START_ADDR_L(i)                                (DE_CFG_BASE(i) + 0x0520)
#define REG_CURSOR_PLANE0_END_ADDR_H(i)                                  (DE_CFG_BASE(i) + 0x0524)
#define REG_CURSOR_PLANE0_END_ADDR_L(i)                                  (DE_CFG_BASE(i) + 0x0528)
#define REG_CURSOR_PLANE0_STRIDE(i)                                      (DE_CFG_BASE(i) + 0x052C)
#define REG_OCTRL_GLB_CTRL_1(i)                                          (DE_CFG_BASE(i) + 0x0600)
#define REG_OCTRL_GLB_CTRL_2(i)                                          (DE_CFG_BASE(i) + 0x0604)
#define REG_TGEN_GLB_CTRL_1(i)                                           (DE_CFG_BASE(i) + 0x0608)
#define REG_TGEN_GLB_CTRL_3(i)                                           (DE_CFG_BASE(i) + 0x0610)
#define REG_TGEN_VRR_VFP_MAX(i)                                          (DE_CFG_BASE(i) + 0x0618)
#define REG_TGEN_VRR_VFP_MIN(i)                                          (DE_CFG_BASE(i) + 0x061C)
#define REG_TGEN_VRR_VFP_MAX_SHIFT(i)                                    (DE_CFG_BASE(i) + 0x0620)
#define REG_TGEN_VRR_DONE_VFPLEN(i)                                      (DE_CFG_BASE(i) + 0x0624)
#define REG_TGEN_POLARITY(i)                                             (DE_CFG_BASE(i) + 0x0628)
#define REG_TGEN_SYNC_WIDTH(i)                                           (DE_CFG_BASE(i) + 0x062C)
#define REG_TGEN_FIX_H_PORCH(i)                                          (DE_CFG_BASE(i) + 0x0630)
#define REG_TGEN_FIX_V_PORCH(i)                                          (DE_CFG_BASE(i) + 0x0634)
#define REG_TGEN_STATUS(i)                                               (DE_CFG_BASE(i) + 0x0638)
#define REG_CFG_UPDATE_EN(i)                                             (DE_CFG_BASE(i) + 0x063C)
#define REG_TGEN_DISP_POSITION(i)                                        (DE_CFG_BASE(i) + 0x0640)
#define REG_TGEN_FRM_CNT(i)                                              (DE_CFG_BASE(i) + 0x0644)
#define REG_TGEN_FRM_CNT_CLR(i)                                          (DE_CFG_BASE(i) + 0x0648)
#define REG_VERSION_NUM(i)                                               (DE_CFG_BASE(i) + 0x064C)
#define REG_TGEN_DISP_STATUS(i)                                          (DE_CFG_BASE(i) + 0x0650)
#define REG_TEST_PATTERN_EN(i)                                           (DE_CFG_BASE(i) + 0x0654)
#define REG_TEST_PATTERN_MODE(i)                                         (DE_CFG_BASE(i) + 0x0658)
#define REG_DPTX_SDP_HB3_HB0(i)                                          (DE_CFG_BASE(i) + 0x065C)
#define REG_DPTX_SDP_DB3_DB0(i)                                          (DE_CFG_BASE(i) + 0x0660)
#define REG_DPTX_SDP_DB7_DB4(i)                                          (DE_CFG_BASE(i) + 0x0664)
#define REG_DPTX_SDP_DB8(i)                                              (DE_CFG_BASE(i) + 0x0668)
#define REG_DE_IRQ_RAW_L(i)                                              (DE_CFG_BASE(i) + 0x06F4)
#define REG_DE_IRQ_MASK_L(i)                                             (DE_CFG_BASE(i) + 0x06F8)
#define REG_DE_IRQ_STATUS_L(i)                                           (DE_CFG_BASE(i) + 0x06FC)
#define REG_PVRIC_FBDC_ICTRL_NOTIFY(i)                                   (DE_CFG_BASE(i) + 0x0700)
#define REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_PENDING_I(i)                (DE_CFG_BASE(i) + 0x0704)
#define REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_PENDING_O(i)                (DE_CFG_BASE(i) + 0x0708)
#define REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_REQUESTER_I(i)              (DE_CFG_BASE(i) + 0x070C)
#define REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_REQUESTER_O(i)              (DE_CFG_BASE(i) + 0x0710)
#define REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_CONTEXT_I(i)                (DE_CFG_BASE(i) + 0x0714)
#define REG_PVRIC_FBDC_ICTRL_FBDC_INVALIDATE_CONTEXT_O(i)                (DE_CFG_BASE(i) + 0x0718)
#define REG_PVRIC_FBDC_CDC_FBC_FBDC_INVAL_OVERRIDE(i)                    (DE_CFG_BASE(i) + 0x071C)
#define REG_PVRIC_FBDC_CR_Y_VAL0(i)                                      (DE_CFG_BASE(i) + 0x0720)
#define REG_PVRIC_FBDC_CR_UV_VAL0(i)                                     (DE_CFG_BASE(i) + 0x0724)
#define REG_PVRIC_FBDC_CR_Y_VAL1(i)                                      (DE_CFG_BASE(i) + 0x0728)
#define REG_PVRIC_FBDC_CR_UV_VAL1(i)                                     (DE_CFG_BASE(i) + 0x072C)
#define REG_PVRIC_FBDC_CR_CH0123_VAL0(i)                                 (DE_CFG_BASE(i) + 0x0730)
#define REG_PVRIC_FBDC_CR_CH0123_VAL1(i)                                 (DE_CFG_BASE(i) + 0x0734)
#define REG_PVRIC_FBDC_CR_FILTER_ENABLE(i)                               (DE_CFG_BASE(i) + 0x0738)
#define REG_PVRIC_FBDC_CR_FILTER_STATUS(i)                               (DE_CFG_BASE(i) + 0x073C)
#define REG_PVRIC_FBDC_CR_FILTER_CLEAR(i)                                (DE_CFG_BASE(i) + 0x0740)
#define REG_PVRIC_FBDC_CR_CORE_ID_P(i)                                   (DE_CFG_BASE(i) + 0x0744)
#define REG_PVRIC_FBDC_CR_CORE_ID_B(i)                                   (DE_CFG_BASE(i) + 0x0748)
#define REG_PVRIC_FBDC_CR_CORE_ID_V(i)                                   (DE_CFG_BASE(i) + 0x074C)
#define REG_PVRIC_FBDC_CR_CORE_ID_N(i)                                   (DE_CFG_BASE(i) + 0x0750)
#define REG_PVRIC_FBDC_CR_CORE_ID_C(i)                                   (DE_CFG_BASE(i) + 0x0754)
#define REG_PVRIC_FBDC_CR_CORE_IP_CHANGELIST(i)                          (DE_CFG_BASE(i) + 0x0758)
#define REG_PVRIC_TILE_REQ_LOSSY(i)                                      (DE_CFG_BASE(i) + 0x075C)
#define REG_PVRIC_TILE_REQ_SWIZZLE(i)                                    (DE_CFG_BASE(i) + 0x0760)
#define REG_PVRIC_TILE_REQ_CONTEXT(i)                                    (DE_CFG_BASE(i) + 0x0764)
#define REG_PVRIC_TILE_REQ_TILE_TYPE(i)                                  (DE_CFG_BASE(i) + 0x0768)
#define REG_PVRIC_TILE_REQ_MEML(i)                                       (DE_CFG_BASE(i) + 0x076C)
#define REG_PVRIC_TILE_REQ_FMT(i)                                        (DE_CFG_BASE(i) + 0x0770)
#define REG_PVRIC_TILE_REQ_YUV_PLANE(i)                                  (DE_CFG_BASE(i) + 0x0774)
#define REG_PVRIC_TILE_REQ_TAG(i)                                        (DE_CFG_BASE(i) + 0x0778)
#define REG_PVRIC_TILE_REQ_SB_TAG(i)                                     (DE_CFG_BASE(i) + 0x077C)
#define REG_PVRIC_TILE_REQ_V4_COMPAT(i)                                  (DE_CFG_BASE(i) + 0x0780)
#define REG_PVRIC_TILE_REQ_CLEAR_COLOUR_H(i)                             (DE_CFG_BASE(i) + 0x0784)
#define REG_PVRIC_TILE_REQ_CLEAR_COLOUR_L(i)                             (DE_CFG_BASE(i) + 0x0788)
#define REG_PVRIC_TILE_NUM_H(i)                                          (DE_CFG_BASE(i) + 0x078C)
#define REG_PVRIC_TILE_NUM_W(i)                                          (DE_CFG_BASE(i) + 0x0790)
#define REG_PVRIC_COMPRESS_EN(i)                                         (DE_CFG_BASE(i) + 0x0794)
#define REG_PVRIC_IMG_PIX_WSIZE(i)                                       (DE_CFG_BASE(i) + 0x0798)
#define REG_PVRIC_IMG_PIX_HSIZE(i)                                       (DE_CFG_BASE(i) + 0x079C)
#define REG_PVRIC_IMG_BYTE_WSIZE(i)                                      (DE_CFG_BASE(i) + 0x07A0)
#define REG_PVRIC_IMG_BYTE_HSIZE(i)                                      (DE_CFG_BASE(i) + 0x07A4)
#define REG_PVRIC_PLANE_BYTE_STRIDE(i)                                   (DE_CFG_BASE(i) + 0x07A8)
#define REG_PVRIC_PLANE_BYTE_START_ADDR_H(i)                             (DE_CFG_BASE(i) + 0x07AC)
#define REG_PVRIC_PLANE_BYTE_START_ADDR_L(i)                             (DE_CFG_BASE(i) + 0x07B0)
#define REG_PVRIC_PLANE_BYTE_END_ADDR_H(i)                               (DE_CFG_BASE(i) + 0x07B4)
#define REG_PVRIC_PLANE_BYTE_END_ADDR_L(i)                               (DE_CFG_BASE(i) + 0x07B8)
#define REG_PVRIC_AXI_ARID(i)                                            (DE_CFG_BASE(i) + 0x07C4)
#define REG_GAMMA_REG(i)                                                 (DE_CFG_BASE(i) + 0x0800)
#define REG_GAMMA_R1_REG1(i)                                             (DE_CFG_BASE(i) + 0x0804)
#define REG_GAMMA_R1_REG2(i)                                             (DE_CFG_BASE(i) + 0x0808)
#define REG_GAMMA_G1_REG1(i)                                             (DE_CFG_BASE(i) + 0x080C)
#define REG_GAMMA_G1_REG2(i)                                             (DE_CFG_BASE(i) + 0x0810)
#define REG_GAMMA_B1_REG1(i)                                             (DE_CFG_BASE(i) + 0x0814)
#define REG_GAMMA_B1_REG2(i)                                             (DE_CFG_BASE(i) + 0x0818)
#define REG_GAMMA_R1_REG4(i)                                             (DE_CFG_BASE(i) + 0x0830)
#define REG_GAMMA_G1_REG4(i)                                             (DE_CFG_BASE(i) + 0x0834)
#define REG_GAMMA_B1_REG4(i)                                             (DE_CFG_BASE(i) + 0x0838)
#define REG_GAMMA_R1_REG5(i)                                             (DE_CFG_BASE(i) + 0x0840)
#define REG_GAMMA_G1_REG5(i)                                             (DE_CFG_BASE(i) + 0x0844)
#define REG_GAMMA_B1_REG5(i)                                             (DE_CFG_BASE(i) + 0x0848)
#define REG_FRC_CTRL(i)                                                  (DE_CFG_BASE(i) + 0x0900)
#define REG_FRC_EXP_BITSEL(i)                                            (DE_CFG_BASE(i) + 0x0904)
#define REG_FRC_BCHG_THR0(i)                                             (DE_CFG_BASE(i) + 0x0908)
#define REG_FRC_BCHG_THR1(i)                                             (DE_CFG_BASE(i) + 0x090C)
#define REG_FRC_BCHG_THR2(i)                                             (DE_CFG_BASE(i) + 0x0910)
#define REG_FRC_BCHG_THR3(i)                                             (DE_CFG_BASE(i) + 0x0914)
#define REG_FRC_FRM0_PATTERNBIT0(i)                                      (DE_CFG_BASE(i) + 0x0918)
#define REG_FRC_FRM0_PATTERNBIT1(i)                                      (DE_CFG_BASE(i) + 0x091C)
#define REG_FRC_FRM0_PATTERNBIT2(i)                                      (DE_CFG_BASE(i) + 0x0920)
#define REG_FRC_FRM0_PATTERNBIT3(i)                                      (DE_CFG_BASE(i) + 0x0924)
#define REG_FRC_FRM1_PATTERNBIT0(i)                                      (DE_CFG_BASE(i) + 0x0928)
#define REG_FRC_FRM1_PATTERNBIT1(i)                                      (DE_CFG_BASE(i) + 0x092C)
#define REG_FRC_FRM1_PATTERNBIT2(i)                                      (DE_CFG_BASE(i) + 0x0930)
#define REG_FRC_FRM1_PATTERNBIT3(i)                                      (DE_CFG_BASE(i) + 0x0934)
#define REG_FRC_FRM2_PATTERNBIT0(i)                                      (DE_CFG_BASE(i) + 0x0938)
#define REG_FRC_FRM2_PATTERNBIT1(i)                                      (DE_CFG_BASE(i) + 0x093C)
#define REG_FRC_FRM2_PATTERNBIT2(i)                                      (DE_CFG_BASE(i) + 0x0940)
#define REG_FRC_FRM2_PATTERNBIT3(i)                                      (DE_CFG_BASE(i) + 0x0944)
#define REG_FRC_FRM3_PATTERNBIT0(i)                                      (DE_CFG_BASE(i) + 0x0948)
#define REG_FRC_FRM3_PATTERNBIT1(i)                                      (DE_CFG_BASE(i) + 0x094C)
#define REG_FRC_FRM3_PATTERNBIT2(i)                                      (DE_CFG_BASE(i) + 0x0950)
#define REG_FRC_FRM3_PATTERNBIT3(i)                                      (DE_CFG_BASE(i) + 0x0954)
#define REG_FRC_FRM4_PATTERNBIT0(i)                                      (DE_CFG_BASE(i) + 0x0958)
#define REG_FRC_FRM4_PATTERNBIT1(i)                                      (DE_CFG_BASE(i) + 0x095C)
#define REG_FRC_FRM4_PATTERNBIT2(i)                                      (DE_CFG_BASE(i) + 0x0960)
#define REG_FRC_FRM4_PATTERNBIT3(i)                                      (DE_CFG_BASE(i) + 0x0964)
#define REG_FRC_FRM5_PATTERNBIT0(i)                                      (DE_CFG_BASE(i) + 0x0968)
#define REG_FRC_FRM5_PATTERNBIT1(i)                                      (DE_CFG_BASE(i) + 0x096C)
#define REG_FRC_FRM5_PATTERNBIT2(i)                                      (DE_CFG_BASE(i) + 0x0970)
#define REG_FRC_FRM5_PATTERNBIT3(i)                                      (DE_CFG_BASE(i) + 0x0974)
#define REG_FRC_FRM6_PATTERNBIT0(i)                                      (DE_CFG_BASE(i) + 0x0978)
#define REG_FRC_FRM6_PATTERNBIT1(i)                                      (DE_CFG_BASE(i) + 0x097C)
#define REG_FRC_FRM6_PATTERNBIT2(i)                                      (DE_CFG_BASE(i) + 0x0980)
#define REG_FRC_FRM6_PATTERNBIT3(i)                                      (DE_CFG_BASE(i) + 0x0984)
#define REG_FRC_FRM7_PATTERNBIT0(i)                                      (DE_CFG_BASE(i) + 0x0988)
#define REG_FRC_FRM7_PATTERNBIT1(i)                                      (DE_CFG_BASE(i) + 0x098C)
#define REG_FRC_FRM7_PATTERNBIT2(i)                                      (DE_CFG_BASE(i) + 0x0990)
#define REG_FRC_FRM7_PATTERNBIT3(i)                                      (DE_CFG_BASE(i) + 0x0994)
#define REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER0(i)                 (DE_CFG_BASE(i) + 0x0998)
#define REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER0(i)        (DE_CFG_BASE(i) + 0x0A00)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A04)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A08)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A0C)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A10)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A14)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A18)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A1C)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A20)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER0(i)          (DE_CFG_BASE(i) + 0x0A24)
#define REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER1(i)                 (DE_CFG_BASE(i) + 0x0A28)
#define REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER1(i)        (DE_CFG_BASE(i) + 0x0A30)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A34)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A38)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A3C)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A40)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A44)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A48)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A4C)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A50)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER1(i)          (DE_CFG_BASE(i) + 0x0A54)
#define REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER2(i)                 (DE_CFG_BASE(i) + 0x0A58)
#define REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER2(i)        (DE_CFG_BASE(i) + 0x0A60)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A64)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A68)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A6C)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A70)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A74)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A78)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A7C)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A80)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER2(i)          (DE_CFG_BASE(i) + 0x0A84)
#define REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER3(i)                 (DE_CFG_BASE(i) + 0x0A88)
#define REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER3(i)        (DE_CFG_BASE(i) + 0x0A90)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER3(i)          (DE_CFG_BASE(i) + 0x0A94)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER3(i)          (DE_CFG_BASE(i) + 0x0A98)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER3(i)          (DE_CFG_BASE(i) + 0x0A9C)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER3(i)          (DE_CFG_BASE(i) + 0x0AA0)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER3(i)          (DE_CFG_BASE(i) + 0x0AA4)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER3(i)          (DE_CFG_BASE(i) + 0x0AA8)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER3(i)          (DE_CFG_BASE(i) + 0x0AAC)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER3(i)          (DE_CFG_BASE(i) + 0x0AB0)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER3(i)          (DE_CFG_BASE(i) + 0x0AB4)
#define REG_HDR_DYNAMIC_STEP_2_CONTRL_REGISTER_LAYER_SHADOW(i)           (DE_CFG_BASE(i) + 0x0AB8)
#define REG_HDR_COLOR_CONVERSION_STEP_3_CONTRL_REGISTER_LAYER_SHADOW(i)  (DE_CFG_BASE(i) + 0x0ABC)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX1_LAYER_SHADOW(i)    (DE_CFG_BASE(i) + 0x0AC0)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX2_LAYER3_SHADOW(i)   (DE_CFG_BASE(i) + 0x0AC4)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX3_LAYER3_SHADOW(i)   (DE_CFG_BASE(i) + 0x0AC8)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX4_LAYER3_SHADOW(i)   (DE_CFG_BASE(i) + 0x0ACC)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX5_LAYER3_SHADOW(i)   (DE_CFG_BASE(i) + 0x0AD0)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX6_LAYER3_SHADOW(i)   (DE_CFG_BASE(i) + 0x0AD4)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX7_LAYER3_SHADOW(i)   (DE_CFG_BASE(i) + 0x0AD8)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX8_LAYER3_SHADOW(i)   (DE_CFG_BASE(i) + 0x0ADC)
#define REG_HDR_COLOR_CONVERSION_STEP_3_COLOR_MATRIX9_LAYER3_SHADOW(i)   (DE_CFG_BASE(i) + 0x0AE0)
#define REG_HDR_DYNAMIC_STEP_4_CONTRL_REGISTER(i)                        (DE_CFG_BASE(i) + 0x0AE4)
#define REG_HDR_CSC_STEP_5_CONTRL_REGISTER(i)                            (DE_CFG_BASE(i) + 0x0AE8)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX1(i)                              (DE_CFG_BASE(i) + 0x0AEC)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX2(i)                              (DE_CFG_BASE(i) + 0x0AF0)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX3(i)                              (DE_CFG_BASE(i) + 0x0AF4)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX4(i)                              (DE_CFG_BASE(i) + 0x0AF8)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX5(i)                              (DE_CFG_BASE(i) + 0x0AFC)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX6(i)                              (DE_CFG_BASE(i) + 0x0B00)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX7(i)                              (DE_CFG_BASE(i) + 0x0B04)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX8(i)                              (DE_CFG_BASE(i) + 0x0B08)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX9(i)                              (DE_CFG_BASE(i) + 0x0B0C)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX10(i)                             (DE_CFG_BASE(i) + 0x0B10)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX11(i)                             (DE_CFG_BASE(i) + 0x0B14)
#define REG_HDR_CSC_STEP_5_COLOR_MATRIX12(i)                             (DE_CFG_BASE(i) + 0x0B18)
#define REG_HDR_ERR_DIF_STEP_6_CONTRL_REGISTER(i)                        (DE_CFG_BASE(i) + 0x0B1C)
#define REG_HDR_DEBAND_CONTRL_REGISTER(i)                                (DE_CFG_BASE(i) + 0x0B20)
#define REG_HDR_LTM_STEP_7_CONTRL_REGISTER(i)                            (DE_CFG_BASE(i) + 0x0B24)
#define REG_HDR_CSC_STEP_8_CONTRL_REGISTER(i)                            (DE_CFG_BASE(i) + 0x0B28)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX1(i)                              (DE_CFG_BASE(i) + 0x0B2C)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX2(i)                              (DE_CFG_BASE(i) + 0x0B30)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX3(i)                              (DE_CFG_BASE(i) + 0x0B34)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX4(i)                              (DE_CFG_BASE(i) + 0x0B38)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX5(i)                              (DE_CFG_BASE(i) + 0x0B3C)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX6(i)                              (DE_CFG_BASE(i) + 0x0B40)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX7(i)                              (DE_CFG_BASE(i) + 0x0B44)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX8(i)                              (DE_CFG_BASE(i) + 0x0B48)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX9(i)                              (DE_CFG_BASE(i) + 0x0B4C)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX10(i)                             (DE_CFG_BASE(i) + 0x0B50)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX11(i)                             (DE_CFG_BASE(i) + 0x0B54)
#define REG_HDR_CSC_STEP_8_COLOR_MATRIX12(i)                             (DE_CFG_BASE(i) + 0x0B58)
#define REG_HDR_INVERSETM_STEP_11_CONTRL_REGISTER(i)                     (DE_CFG_BASE(i) + 0x0B5C)
#define REG_HDR_INVERSETM_STEP_11_AVG_REGISTER(i)                        (DE_CFG_BASE(i) + 0x0B60)
#define REG_HDR_INVERSETM_STEP_11_OVER_REGISTER(i)                       (DE_CFG_BASE(i) + 0x0B64)
#define REG_HDR_INVERSETM_STEP_11_UNDER_REGISTER(i)                      (DE_CFG_BASE(i) + 0x0B68)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX1(i)                     (DE_CFG_BASE(i) + 0x0B6C)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX2(i)                     (DE_CFG_BASE(i) + 0x0B70)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX3(i)                     (DE_CFG_BASE(i) + 0x0B74)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX4(i)                     (DE_CFG_BASE(i) + 0x0B78)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX5(i)                     (DE_CFG_BASE(i) + 0x0B7C)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX6(i)                     (DE_CFG_BASE(i) + 0x0B80)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX7(i)                     (DE_CFG_BASE(i) + 0x0B84)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX8(i)                     (DE_CFG_BASE(i) + 0x0B88)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX9(i)                     (DE_CFG_BASE(i) + 0x0B8C)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX10(i)                    (DE_CFG_BASE(i) + 0x0B90)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX11(i)                    (DE_CFG_BASE(i) + 0x0B94)
#define REG_HDR_INVERSETM_STEP_11_RGB2YUV_MATRIX12(i)                    (DE_CFG_BASE(i) + 0x0B98)
#define REG_HDR_LUT_READY_REGISTER(i)                                    (DE_CFG_BASE(i) + 0x0B9C)
#define REG_HDR_LUT_AXI_RD_KICK(i)                                       (DE_CFG_BASE(i) + 0x0BA0)
#define REG_HDR_BS_EOTF_SIG_0(i)                                         (DE_CFG_BASE(i) + 0x0CFC)
#define REG_HDR_BS_EOTF_SIG_1(i)                                         (DE_CFG_BASE(i) + 0x0D00)
#define REG_HDR_BS_EOTF_SIG_FCNT(i)                                      (DE_CFG_BASE(i) + 0x0D04)
#define REG_HDR_OW0_EOTF_SIG_0(i)                                        (DE_CFG_BASE(i) + 0x0D08)
#define REG_HDR_OW0_EOTF_SIG_1(i)                                        (DE_CFG_BASE(i) + 0x0D0C)
#define REG_HDR_OW0_EOTF_SIG_FCNT(i)                                     (DE_CFG_BASE(i) + 0x0D10)
#define REG_HDR_OW1_EOTF_SIG_0(i)                                        (DE_CFG_BASE(i) + 0x0C18)
#define REG_HDR_OW1_EOTF_SIG_1(i)                                        (DE_CFG_BASE(i) + 0x0D1C)
#define REG_HDR_OW1_EOTF_SIG_FCNT(i)                                     (DE_CFG_BASE(i) + 0x0D20)
#define REG_HDR_OW2_EOTF_SIG_0(i)                                        (DE_CFG_BASE(i) + 0x0D24)
#define REG_HDR_OW2_EOTF_SIG_1(i)                                        (DE_CFG_BASE(i) + 0x0D28)
#define REG_HDR_OW2_EOTF_SIG_FCNT(i)                                     (DE_CFG_BASE(i) + 0x0D2C)
#define REG_HDR_OETF_SIG_0(i)                                            (DE_CFG_BASE(i) + 0x0D30)
#define REG_HDR_OETF_SIG_1(i)                                            (DE_CFG_BASE(i) + 0x0D34)
#define REG_HDR_OETF_SIG_FCNT(i)                                         (DE_CFG_BASE(i) + 0x0D38)
#define REG_HDR_ERDFUS_SIG_0(i)                                          (DE_CFG_BASE(i) + 0x0D3C)
#define REG_HDR_ERDFUS_SIG_1(i)                                          (DE_CFG_BASE(i) + 0x0D40)
#define REG_HDR_ERDFUS_SIG_FCNT(i)                                       (DE_CFG_BASE(i) + 0x0D44)
#define REG_HDR_LTM_SIG_0(i)                                             (DE_CFG_BASE(i) + 0x0D48)
#define REG_HDR_LTM_SIG_1(i)                                             (DE_CFG_BASE(i) + 0x0D4C)
#define REG_HDR_LTM_SIG_FCNT(i)                                          (DE_CFG_BASE(i) + 0x0D50)
#define REG_HDR_ITM_SIG_0(i)                                             (DE_CFG_BASE(i) + 0x0E54)
#define REG_HDR_ITM_SIG_1(i)                                             (DE_CFG_BASE(i) + 0x0E58)
#define REG_HDR_ITM_SIG_FCNT(i)                                          (DE_CFG_BASE(i) + 0x0D5C)
#define REG_HDR_DITHER_SIG_0(i)                                          (DE_CFG_BASE(i) + 0x0E60)
#define REG_HDR_DITHER_SIG_1(i)                                          (DE_CFG_BASE(i) + 0x0E64)
#define REG_HDR_DITHER_SIG_FCNT(i)                                       (DE_CFG_BASE(i) + 0x0D68)
#define REG_HDR_LUT_AXI_H(i)                                             (DE_CFG_BASE(i) + 0x0E80)
#define REG_HDR_LUT_AXI_L(i)                                             (DE_CFG_BASE(i) + 0x0E84)
#define REG_HDR_INVERSETM_LUT_AXI_H(i)                                   (DE_CFG_BASE(i) + 0x0E88)
#define REG_HDR_INVERSETM_LUT_AXI_L(i)                                   (DE_CFG_BASE(i) + 0x0E8C)
#define REG_HDR_LUT_AXI_CONTRL(i)                                        (DE_CFG_BASE(i) + 0x0E9C)
#define REG_HDR_TOP_BYPASS(i)                                            (DE_CFG_BASE(i) + 0x0E90)
#define REG_HDR_LTM_FRAME(i)                                             (DE_CFG_BASE(i) + 0x0E94)
#define REG_HDR_LTM_BLOCK(i)                                             (DE_CFG_BASE(i) + 0x0E98)

////    // --------------------------------------------------------------------
////    // PMU
////    // --------------------------------------------------------------------
////    #define REG_PMU_ISOLATION_CTRL          (BASE_ADDR_PMU + 0x000)
////    #define REG_PMU_NOC_SEL_MODE            (BASE_ADDR_PMU + 0x004)
////    #define REG_PMU_SS_SEL_MODE             (BASE_ADDR_PMU + 0x008)
////    #define REG_PMU_ASSERT_CTRL             (BASE_ADDR_PMU + 0x00C)
////    #define REG_PMU_DEASSERT_CTRL           (BASE_ADDR_PMU + 0x010)
////    #define REG_PMU_TIMER_CLEAR             (BASE_ADDR_PMU + 0x014)
////    #define REG_PMU_TIMER_CTRL_0             (BASE_ADDR_PMU + 0x018)
////    #define REG_PMU_TIMER_CTRL_1             (BASE_ADDR_PMU + 0x01c)
////    #define REG_PMU_STATUS                  (BASE_ADDR_PMU + 0x020)
////    #define REG_PMU_STATUS_0                (BASE_ADDR_PMU + 0x024)
////    #define REG_PMU_STATUS_1                (BASE_ADDR_PMU + 0x028)
////    #define REG_PMU_STATUS_2                (BASE_ADDR_PMU + 0x02c)
////    #define REG_PMU_GP_REGISTER_0           (BASE_ADDR_PMU + 0x030)
////    #define REG_PMU_GP_REGISTER_1           (BASE_ADDR_PMU + 0x034)
////    #define REG_PMU_GP_REGISTER_2           (BASE_ADDR_PMU + 0x038)
////    #define REG_PMU_GP_REGISTER_3           (BASE_ADDR_PMU + 0x03c)
////    #define REG_PMU_GP_REGISTER_4           (BASE_ADDR_PMU + 0x040)
////    #define REG_PMU_GP_REGISTER_5           (BASE_ADDR_PMU + 0x044)
////    #define REG_PMU_GP_REGISTER_6           (BASE_ADDR_PMU + 0x048)
////    #define REG_PMU_GP_REGISTER_7           (BASE_ADDR_PMU + 0x04c)
////    #define REG_PMU_GP_REGISTER_8           (BASE_ADDR_PMU + 0x050)
////    #define REG_PMU_GP_REGISTER_9           (BASE_ADDR_PMU + 0x054)
////    #define REG_PMU_GP_REGISTER_10          (BASE_ADDR_PMU + 0x058)
////    #define REG_PMU_GP_REGISTER_11          (BASE_ADDR_PMU + 0x05c)
////    #define REG_PMU_GP_REGISTER_12          (BASE_ADDR_PMU + 0x060)
////    #define REG_PMU_GP_REGISTER_13          (BASE_ADDR_PMU + 0x064)
////    #define REG_PMU_GP_REGISTER_14          (BASE_ADDR_PMU + 0x068)
////    #define REG_PMU_GP_REGISTER_15          (BASE_ADDR_PMU + 0x06c)
////    
//#define REG_CLK_RST_UART_BIAS          (PADC_BASE + 0x005C)//wenpei.fu 1108
//#define REG_SM_SS_PADC_STRAP_SEL       (PADC_BASE + 0x0054)//yaoqian.zhang add for strap read
//#define FEC_UART_ADDR_OFFSET           (UART_1_LIMIT + 0x0400)//wenpei.fu 1214
//// --------------------------------------------------------------------
//// LLC
//// --------------------------------------------------------------------
//#define REG_LLC_IDLE(i)                            (LLC_CFG_BASE(i) + 0x0000)
//#define REG_LLC_CACHE_BYPASS_CTRL(i)               (LLC_CFG_BASE(i) + 0x0004)
//#define REG_LLC_CACHE_BASE_ADDR(i)                 (LLC_CFG_BASE(i) + 0x0008)
//#define REG_LLC_BUFFER_MODE_EN(i)                  (LLC_CFG_BASE(i) + 0x000c)
//#define REG_LLC_BUFFER_START_ADDR(i)               (LLC_CFG_BASE(i) + 0x0010)
//#define REG_LLC_AXCACHE_OVERRIDE(i)                (LLC_CFG_BASE(i) + 0x0018)
//#define REG_LLC_CACHE_MAINTENANCE_CTRL(i)          (LLC_CFG_BASE(i) + 0x001c)
//#define REG_LLC_INTR_STATUS(i)                     (LLC_CFG_BASE(i) + 0x0020)
//#define REG_LLC_INTR_MASK(i)                       (LLC_CFG_BASE(i) + 0x0024)
//#define REG_LLC_EVICT_ERR_ADDR(i)                  (LLC_CFG_BASE(i) + 0x0028)
//#define REG_LLC_DPIPE_ARB_MODE(i)                  (LLC_CFG_BASE(i) + 0x0030)
//#define REG_LLC_PERF_TRIG(i)                       (LLC_CFG_BASE(i) + 0x0034)
//#define REG_LLC_PERF_CLR(i)                        (LLC_CFG_BASE(i) + 0x0038)
//#define REG_LLC_PERF_DURATION(i)                   (LLC_CFG_BASE(i) + 0x003c)
//#define REG_LLC_PERF_CNT_DURATION(i)               (LLC_CFG_BASE(i) + 0x0040)
//#define REG_LLC_PERF_CACHE_WCMD_LEVEL(i)           (LLC_CFG_BASE(i) + 0x0044)
//#define REG_LLC_PERF_CACHE_RCMD_LEVEL(i)           (LLC_CFG_BASE(i) + 0x0048)
//#define REG_LLC_PERF_CNT_CACHE_AXI_HITWR(i)        (LLC_CFG_BASE(i) + 0x004c)
//#define REG_LLC_PERF_CNT_CACHE_AXI_HITRD(i)        (LLC_CFG_BASE(i) + 0x0050)
//#define REG_LLC_PERF_CNT_CACHE_AXI_MISSWR(i)       (LLC_CFG_BASE(i) + 0x0054)
//#define REG_LLC_PERF_CNT_CACHE_AXI_MISSRD(i)       (LLC_CFG_BASE(i) + 0x0058)
//#define REG_LLC_PERF_CNT_CACHE_EVICT(i)            (LLC_CFG_BASE(i) + 0x005c
//#define REG_LLC_PERF_CNT_CACHE_FILL(i)             (LLC_CFG_BASE(i) + 0x0060)
//#define REG_LLC_PERF_CNT_CACHE_DPIPE_BANK_WR(i,j)  (LLC_CFG_BASE(i) + 0x0064 + 0x0008*j)
//#define REG_LLC_PERF_CNT_CACHE_DPIPE_BANK_RD(i,j)  (LLC_CFG_BASE(i) + 0x0084 + 0x0008*j)
//#define REG_LLC_PERF_CNT_CACHE_TAGMEM_CONF(i)      (LLC_CFG_BASE(i) + 0x00a4)
//#define REG_LLC_PERF_CNT_CACHE_TPIPE_RS(i)         (LLC_CFG_BASE(i) + 0x00a8)
//#define REG_LLC_PERF_CNT_ENTRY_RCMD_NUM(i)         (LLC_CFG_BASE(i) + 0x00ac)
//#define REG_LLC_PERF_CNT_ENTRY_WCMD_NUM(i)         (LLC_CFG_BASE(i) + 0x00b0)
//#define REG_LLC_PERF_CNT_ENTRY_RCMD_BKP(i)         (LLC_CFG_BASE(i) + 0x00b4)
//#define REG_LLC_PERF_CNT_ENTRY_WDAT_BKP(i)         (LLC_CFG_BASE(i) + 0x00b8)
//#define REG_LLC_PERF_CNT_ENTRY_WCMD_BKP(i)         (LLC_CFG_BASE(i) + 0x00bc)
//#define REG_LLC_PERF_CNT_ENTRY_WTT_BKP(i)          (LLC_CFG_BASE(i) + 0x00c0)
//#define REG_LLC_PERF_CNT_DMC_WR_FLIT(i)            (LLC_CFG_BASE(i) + 0x00c4)
//#define REG_LLC_PERF_CNT_DMC_RD_FLIT(i)            (LLC_CFG_BASE(i) + 0x00c8)
//#define REG_LLC_PERF_CNT_DMC_WR_BUST(i)            (LLC_CFG_BASE(i) + 0x00cc)
//#define REG_LLC_PERF_CNT_DMC_RD_BUST(i)            (LLC_CFG_BASE(i) + 0x00d0)
//#define REG_LLC_PERF_CNT_DMC_AW_BKP(i)             (LLC_CFG_BASE(i) + 0x00d4)
//#define REG_LLC_PERF_CNT_DMC_AR_BKP(i)             (LLC_CFG_BASE(i) + 0x00d8)
//#define REG_LLC_PERF_CNT_DMC_W_BKP(i)              (LLC_CFG_BASE(i) + 0x00dc)
//#define REG_LLC_PERF_CNT_DMC_WR_LATENCY(i)         (LLC_CFG_BASE(i) + 0x00e0)
//#define REG_LLC_PERF_CNT_DMC_RD_LATENCY(i)         (LLC_CFG_BASE(i) + 0x00e4
//
//#define REG_MSS_INTR_STATUS(i)          (LLC_CFG_BASE(i) + 0x0700)
//#define REG_MSS_INTR_ENABLE(i)          (LLC_CFG_BASE(i) + 0x0704)
//
//#define REG_LLC_SETBYPASS(i)            (LLC_BYP_BASE(i) + 0x0C50)
//#define REG_LLC_CLRBYPASS(i)            (LLC_BYP_BASE(i) + 0x0C54)
//#define REG_LLC_BYPASS_STS(i)           (LLC_BYP_BASE(i) + 0x0C58)
//
//// --------------------------------------------------------------------
//// GPU_MC_CFG
//// --------------------------------------------------------------------
//#define REG_GPU_MC_CFG_GPU_TIMER_VALUE(i)             (MC_CFG_BASE(i) + 0xE0)
//#define REG_GPU_MC_CFG_USC_TIMER_VALUE(i)             (MC_CFG_BASE(i) + 0x46C8)
//#define REG_GPU_MC_CFG_USC_TIMER_CNT(i)               (MC_CFG_BASE(i) + 0x46D0)
//#define REG_GPU_MC_CFG_IRQ_OS0_EVENT_CLEAR(i)         (MC_CFG_BASE(i) + 0xBE0)
//#define REG_GPU_MC_CFG_CLK_CTRL2(i)                   (MC_CFG_BASE(i) + 0x90)
//#define REG_GPU_MC_CFG_CLK_STATUS2(i)                 (MC_CFG_BASE(i) + 0x98)
//#define REG_GPU_MC_CFG_USC_IDLE(i)                    (MC_CFG_BASE(i) + 0x45D8)
//#define REG_GPU_MC_CFG_USC_FP64_CTRL(i)               (MC_CFG_BASE(i) + 0x4048)
//
//// --------------------------------------------------------------------
//// GPU_APB_NS
//// --------------------------------------------------------------------
//#define REG_GPU_APB_NS_TIMER_ENABLE                   (GPU_SS_NS_BASE + 0x0)
//#define REG_GPU_APB_NS_TIMER_USC_ENABLE               (GPU_SS_NS_BASE + 0x4)
//#define REG_GPU_APB_NS_GPU_IRQ_STATUS(i)              (GPU_SS_NS_BASE + 0x8 + i*0x4)
//#define REG_GPU_APB_NS_GPU_IRQ_ENABLE(i)              (GPU_SS_NS_BASE + 0x28 + i*0x4)
//#define REG_GPU_APB_NS_GPU_SRAM_RME                   (GPU_SS_NS_BASE + 0x48)
//#define REG_GPU_APB_NS_GPU_SRAM_RM                    (GPU_SS_NS_BASE + 0x4C)
//#define REG_GPU_APB_NS_GPU_SRAM_WA                    (GPU_SS_NS_BASE + 0x50)
//#define REG_GPU_APB_NS_GPU_SRAM_WPULSE                (GPU_SS_NS_BASE + 0x54)
//#define REG_GPU_APB_NS_GPU_SRAM_RA                    (GPU_SS_NS_BASE + 0x58)
//#define REG_GPU_APB_NS_GPU_SRAM_SDP2_RA               (GPU_SS_NS_BASE + 0x5C)
//
//// --------------------------------------------------------------------
//// GPU_APB_S
//// --------------------------------------------------------------------
//#define REG_GPU_APB_S_PRIMARY_CORE_ID                 (GPU_SS_S_BASE + 0x00)
//#define REG_GPU_APB_S_LOGICAL_CORE_ID                 (GPU_SS_S_BASE + 0x04)
//#define REG_GPU_APB_S_CORE_COUNT                      (GPU_SS_S_BASE + 0x08)
//#define REG_GPU_APB_S_ACTUAL_CORE_COUNT               (GPU_SS_S_BASE + 0x0C)
//#define REG_GPU_APB_S_EATA_CORE_ID                    (GPU_SS_S_BASE + 0x10)
//// --------------------------------------------------------------------
//// SPI
//// --------------------------------------------------------------------
////#define REG_SPI_ID_REV(i)               (BASE_ADDR_SPI(i) + 0x00)
////#define REG_SPI_TRANS_FMT(i)            (BASE_ADDR_SPI(i) + 0x10)
////#define REG_SPI_DIRECT_IO(i)            (BASE_ADDR_SPI(i) + 0x14)
////#define REG_SPI_TRANS_CTRL(i)           (BASE_ADDR_SPI(i) + 0x20)
////#define REG_SPI_CMD(i)                  (BASE_ADDR_SPI(i) + 0x24)
////#define REG_SPI_ADDR(i)                 (BASE_ADDR_SPI(i) + 0x28)
////#define REG_SPI_DATA(i)                 (BASE_ADDR_SPI(i) + 0x2C)
////#define REG_SPI_CTRL(i)                 (BASE_ADDR_SPI(i) + 0x30)
////#define REG_SPI_STATUS(i)               (BASE_ADDR_SPI(i) + 0x34)
////#define REG_SPI_INTR_EN(i)              (BASE_ADDR_SPI(i) + 0x38)
////#define REG_SPI_INTR_ST(i)              (BASE_ADDR_SPI(i) + 0x3C)
////#define REG_SPI_TIMING(i)               (BASE_ADDR_SPI(i) + 0x40)
////#define REG_SPI_MEM_CTRL(i)             (BASE_ADDR_SPI(i) + 0x50)
////#define REG_SPI_SLV_ST(i)               (BASE_ADDR_SPI(i) + 0x60)
////#define REG_SPI_SLV_DATA_CNT(i)         (BASE_ADDR_SPI(i) + 0x64)
////#define REG_SPI_CONFIG(i)               (BASE_ADDR_SPI(i) + 0x7C)
//#define REG_SPI_TX_DAT(i)               (BASE_ADDR_SPI(i) + 0x00)
//#define REG_SPI_RX_DAT(i)               (BASE_ADDR_SPI(i) + 0x00)
//#define REG_SPI_SCLK_CON(i)             (BASE_ADDR_SPI(i) + 0x04)
//#define REG_SPI_CTRL1(i)                (BASE_ADDR_SPI(i) + 0x08)
//#define REG_SPI_CTRL2(i)                (BASE_ADDR_SPI(i) + 0x0C)
//#define REG_SPI_CTRL3(i)                (BASE_ADDR_SPI(i) + 0x10)
//#define REG_SPI_DEVICE_CS(i)            (BASE_ADDR_SPI(i) + 0x14)
//#define REG_SPI_STATUS(i)               (BASE_ADDR_SPI(i) + 0x18)
//#define REG_SPI_STATUS2(i)              (BASE_ADDR_SPI(i) + 0x1C)
//#define REG_SPI_BATCH_CNT_RX(i)         (BASE_ADDR_SPI(i) + 0x20)
//#define REG_SPI_BATCH_CNT_TX(i)         (BASE_ADDR_SPI(i) + 0x24)
//#define REG_SPI_FIFO_RXTRIG_LVL(i)      (BASE_ADDR_SPI(i) + 0x28)
//#define REG_SPI_FIFO_TXTRIG_LVL(i)      (BASE_ADDR_SPI(i) + 0x2C)
//#define REG_SPI_DUAL_QUAD_MODE(i)       (BASE_ADDR_SPI(i) + 0x30)
//#define REG_SPI_XIP_CFG(i)              (BASE_ADDR_SPI(i) + 0x34)

// --------------------------------------------------------------------
// GIC_SMC
// --------------------------------------------------------------------    
#define REG_GIC_SMC_GICD_CTLR             (SM_GIC_CFG_BASE+0x1000+0x0000) 
#define REG_GIC_SMC_GICD_TYPER            (SM_GIC_CFG_BASE+0x1000+0x0004)
#define REG_GIC_SMC_GICD_IIDR             (SM_GIC_CFG_BASE+0x1000+0x0008)
#define REG_GIC_SMC_GICD_IGROUP(i)        (SM_GIC_CFG_BASE+0x1000+0x0080+i*0x4)
#define REG_GIC_SMC_GICD_ISENABLE(i)      (SM_GIC_CFG_BASE+0x1000+0x0100+i*0x4)
#define REG_GIC_SMC_GICD_ICENABLE(i)      (SM_GIC_CFG_BASE+0x1000+0x0180+i*0x4)
#define REG_GIC_SMC_GICD_ISPEND(i)        (SM_GIC_CFG_BASE+0x1000+0x0200+i*0x4)
#define REG_GIC_SMC_GICD_ICPEND(i)        (SM_GIC_CFG_BASE+0x1000+0x0280+i*0x4)
#define REG_GIC_SMC_GICD_ISACTIVE(i)      (SM_GIC_CFG_BASE+0x1000+0x0300+i*0x4)
#define REG_GIC_SMC_GICD_ICACTIVE(i)      (SM_GIC_CFG_BASE+0x1000+0x0380+i*0x4)
#define REG_GIC_SMC_GICD_IPRIORITY(i)     (SM_GIC_CFG_BASE+0x1000+0x0400+i*0x1)
#define REG_GIC_SMC_GICD_ITARGETS(i)      (SM_GIC_CFG_BASE+0x1000+0x0800+i*0x1)
#define REG_GIC_SMC_GICD_ICFG(i)          (SM_GIC_CFG_BASE+0x1000+0x0c00+i*0x4)
#define REG_GIC_SMC_GICD_PPISR            (SM_GIC_CFG_BASE+0x1000+0x0d00)
#define REG_GIC_SMC_GICD_SPISR(i)         (SM_GIC_CFG_BASE+0x1000+0x0d04+i*0x4)
#define REG_GIC_SMC_GICD_SGIR             (SM_GIC_CFG_BASE+0x1000+0x0f00)
#define REG_GIC_SMC_GICD_CPENDSGI(i)      (SM_GIC_CFG_BASE+0x1000+0x0f10+i*0x1)
#define REG_GIC_SMC_GICD_SPENDSGI(i)      (SM_GIC_CFG_BASE+0x1000+0x0f20+i*0x1)
#define REG_GIC_SMC_GICD_PIDR4            (SM_GIC_CFG_BASE+0x1000+0x0fd0)
#define REG_GIC_SMC_GICD_PIDR5            (SM_GIC_CFG_BASE+0x1000+0x0fd4)
#define REG_GIC_SMC_GICD_PIDR6            (SM_GIC_CFG_BASE+0x1000+0x0fd8)
#define REG_GIC_SMC_GICD_PIDR7            (SM_GIC_CFG_BASE+0x1000+0x0fdc)
#define REG_GIC_SMC_GICD_PIDR0            (SM_GIC_CFG_BASE+0x1000+0x0fe0)
#define REG_GIC_SMC_GICD_PIDR1            (SM_GIC_CFG_BASE+0x1000+0x0fe4)
#define REG_GIC_SMC_GICD_PIDR2            (SM_GIC_CFG_BASE+0x1000+0x0fe8)
#define REG_GIC_SMC_GICD_PIDR3            (SM_GIC_CFG_BASE+0x1000+0x0fec)
#define REG_GIC_SMC_GICD_CIDR0            (SM_GIC_CFG_BASE+0x1000+0x0ff0)
#define REG_GIC_SMC_GICD_CIDR1            (SM_GIC_CFG_BASE+0x1000+0x0ff4)
#define REG_GIC_SMC_GICD_CIDR2            (SM_GIC_CFG_BASE+0x1000+0x0ff8)
#define REG_GIC_SMC_GICD_CIDR3            (SM_GIC_CFG_BASE+0x1000+0x0ffc)
#define REG_GIC_SMC_GICC_CTLR             (SM_GIC_CFG_BASE+0x2000+0x0000) 
#define REG_GIC_SMC_GICC_PMR              (SM_GIC_CFG_BASE+0x2000+0x0004)
#define REG_GIC_SMC_GICC_BPR              (SM_GIC_CFG_BASE+0x2000+0x0008)
#define REG_GIC_SMC_GICC_IAR              (SM_GIC_CFG_BASE+0x2000+0x000c)
#define REG_GIC_SMC_GICC_EOIR             (SM_GIC_CFG_BASE+0x2000+0x0010)
#define REG_GIC_SMC_GICC_RPR              (SM_GIC_CFG_BASE+0x2000+0x0014)
#define REG_GIC_SMC_GICC_HPPIR            (SM_GIC_CFG_BASE+0x2000+0x0018)
#define REG_GIC_SMC_GICC_ABPR             (SM_GIC_CFG_BASE+0x2000+0x001c)
#define REG_GIC_SMC_GICC_AIAR             (SM_GIC_CFG_BASE+0x2000+0x0020)
#define REG_GIC_SMC_GICC_AEOIR            (SM_GIC_CFG_BASE+0x2000+0x0024)
#define REG_GIC_SMC_GICC_AHPPIR           (SM_GIC_CFG_BASE+0x2000+0x0028)
#define REG_GIC_SMC_GICC_APR0             (SM_GIC_CFG_BASE+0x2000+0x00d0)
#define REG_GIC_SMC_GICC_NSAPR0           (SM_GIC_CFG_BASE+0x2000+0x00e0)
#define REG_GIC_SMC_GICC_IIDR             (SM_GIC_CFG_BASE+0x2000+0x00fc)
#define REG_GIC_SMC_GICC_DIR              (SM_GIC_CFG_BASE+0x2000+0x1000)

// --------------------------------------------------------------------
// GIC_FEC
// --------------------------------------------------------------------    
#define REG_GIC_FEC_GICD_CTLR             (FE_GIC_CFG_BASE+0x1000+0x0000) 
#define REG_GIC_FEC_GICD_TYPER            (FE_GIC_CFG_BASE+0x1000+0x0004)
#define REG_GIC_FEC_GICD_IIDR             (FE_GIC_CFG_BASE+0x1000+0x0008)
#define REG_GIC_FEC_GICD_IGROUP(i)        (FE_GIC_CFG_BASE+0x1000+0x0080+i*0x4)
#define REG_GIC_FEC_GICD_ISENABLE(i)      (FE_GIC_CFG_BASE+0x1000+0x0100+i*0x4)
#define REG_GIC_FEC_GICD_ICENABLE(i)      (FE_GIC_CFG_BASE+0x1000+0x0180+i*0x4)
#define REG_GIC_FEC_GICD_ISPEND(i)        (FE_GIC_CFG_BASE+0x1000+0x0200+i*0x4)
#define REG_GIC_FEC_GICD_ICPEND(i)        (FE_GIC_CFG_BASE+0x1000+0x0280+i*0x4)
#define REG_GIC_FEC_GICD_ISACTIVE(i)      (FE_GIC_CFG_BASE+0x1000+0x0300+i*0x4)
#define REG_GIC_FEC_GICD_ICACTIVE(i)      (FE_GIC_CFG_BASE+0x1000+0x0380+i*0x4)
#define REG_GIC_FEC_GICD_IPRIORITY(i)     (FE_GIC_CFG_BASE+0x1000+0x0400+i*0x1)
#define REG_GIC_FEC_GICD_ITARGETS(i)      (FE_GIC_CFG_BASE+0x1000+0x0800+i*0x1)
#define REG_GIC_FEC_GICD_ICFG(i)          (FE_GIC_CFG_BASE+0x1000+0x0c00+i*0x4)
#define REG_GIC_FEC_GICD_PPISR            (FE_GIC_CFG_BASE+0x1000+0x0d00)
#define REG_GIC_FEC_GICD_SPISR(i)         (FE_GIC_CFG_BASE+0x1000+0x0d04+i*0x4)
#define REG_GIC_FEC_GICD_SGIR             (FE_GIC_CFG_BASE+0x1000+0x0f00)
#define REG_GIC_FEC_GICD_CPENDSGI(i)      (FE_GIC_CFG_BASE+0x1000+0x0f10+i*0x1)
#define REG_GIC_FEC_GICD_SPENDSGI(i)      (FE_GIC_CFG_BASE+0x1000+0x0f20+i*0x1)
#define REG_GIC_FEC_GICD_PIDR4            (FE_GIC_CFG_BASE+0x1000+0x0fd0)
#define REG_GIC_FEC_GICD_PIDR5            (FE_GIC_CFG_BASE+0x1000+0x0fd4)
#define REG_GIC_FEC_GICD_PIDR6            (FE_GIC_CFG_BASE+0x1000+0x0fd8)
#define REG_GIC_FEC_GICD_PIDR7            (FE_GIC_CFG_BASE+0x1000+0x0fdc)
#define REG_GIC_FEC_GICD_PIDR0            (FE_GIC_CFG_BASE+0x1000+0x0fe0)
#define REG_GIC_FEC_GICD_PIDR1            (FE_GIC_CFG_BASE+0x1000+0x0fe4)
#define REG_GIC_FEC_GICD_PIDR2            (FE_GIC_CFG_BASE+0x1000+0x0fe8)
#define REG_GIC_FEC_GICD_PIDR3            (FE_GIC_CFG_BASE+0x1000+0x0fec)
#define REG_GIC_FEC_GICD_CIDR0            (FE_GIC_CFG_BASE+0x1000+0x0ff0)
#define REG_GIC_FEC_GICD_CIDR1            (FE_GIC_CFG_BASE+0x1000+0x0ff4)
#define REG_GIC_FEC_GICD_CIDR2            (FE_GIC_CFG_BASE+0x1000+0x0ff8)
#define REG_GIC_FEC_GICD_CIDR3            (FE_GIC_CFG_BASE+0x1000+0x0ffc)
#define REG_GIC_FEC_GICC_CTLR             (FE_GIC_CFG_BASE+0x2000+0x0000) 
#define REG_GIC_FEC_GICC_PMR              (FE_GIC_CFG_BASE+0x2000+0x0004)
#define REG_GIC_FEC_GICC_BPR              (FE_GIC_CFG_BASE+0x2000+0x0008)
#define REG_GIC_FEC_GICC_IAR              (FE_GIC_CFG_BASE+0x2000+0x000c)
#define REG_GIC_FEC_GICC_EOIR             (FE_GIC_CFG_BASE+0x2000+0x0010)
#define REG_GIC_FEC_GICC_RPR              (FE_GIC_CFG_BASE+0x2000+0x0014)
#define REG_GIC_FEC_GICC_HPPIR            (FE_GIC_CFG_BASE+0x2000+0x0018)
#define REG_GIC_FEC_GICC_ABPR             (FE_GIC_CFG_BASE+0x2000+0x001c)
#define REG_GIC_FEC_GICC_AIAR             (FE_GIC_CFG_BASE+0x2000+0x0020)
#define REG_GIC_FEC_GICC_AEOIR            (FE_GIC_CFG_BASE+0x2000+0x0024)
#define REG_GIC_FEC_GICC_AHPPIR           (FE_GIC_CFG_BASE+0x2000+0x0028)
#define REG_GIC_FEC_GICC_APR0             (FE_GIC_CFG_BASE+0x2000+0x00d0)
#define REG_GIC_FEC_GICC_NSAPR0           (FE_GIC_CFG_BASE+0x2000+0x00e0)
#define REG_GIC_FEC_GICC_IIDR             (FE_GIC_CFG_BASE+0x2000+0x00fc)
#define REG_GIC_FEC_GICC_DIR              (FE_GIC_CFG_BASE+0x2000+0x1000)

//// --------------------------------------------------------------------
//// TrustEngine's Blocks' Base Addr
//// --------------------------------------------------------------------
#define REG_TRUSTENGINE_CTL_BASE                      (TE_CFG_BASE + 0x0000)
#define REG_TRUSTENGINE_STATUS_BASE                   (TE_CFG_BASE + 0x0100)
#define REG_TRUSTENGINE_TRNG_CTL_BASE                 (TE_CFG_BASE + 0x0200)
#define REG_TRUSTENGINE_DEBUG_CTL_BASE                (TE_CFG_BASE + 0x0300)
#define REG_TRUSTENGINE_OTP_MANAG_BASE                (TE_CFG_BASE + 0x0400)
#define REG_TRUSTENGINE_OTP_SPACE_BASE                (TE_CFG_BASE + 0x1000)
#define REG_TRUSTENGINE_SEC_ACA_BASE                  (TE_CFG_BASE + 0x3000)
#define REG_TRUSTENGINE_SEC_SCA_BASE                  (TE_CFG_BASE + 0x3200)
#define REG_TRUSTENGINE_SEC_HASH_BASE                 (TE_CFG_BASE + 0x3280)
#define REG_TRUSTENGINE_SEC_RAND_POOL_BASE            (TE_CFG_BASE + 0x0280)
#define REG_TRUSTENGINE_NSE_ACA_BASE                  (TE_CFG_BASE + 0x3400)
#define REG_TRUSTENGINE_NSE_SCA_BASE                  (TE_CFG_BASE + 0x3600)
#define REG_TRUSTENGINE_NSE_HASH_BASE                 (TE_CFG_BASE + 0x3680)
#define REG_TRUSTENGINE_NSE_RAND_POOL_BASE            (TE_CFG_BASE + 0x3800)

#define MEM_TRUSTENGINE_SIZE                          8192*8/32
#define MEM_TRUSTENGINE_SRAM_WADDR_OFFSET             0x130
#define MEM_TRUSTENGINE_SRAM_WDATA_OFFSET             0x134
#define MEM_TRUSTENGINE_SRAM_RADDR_OFFSET             0x138
#define MEM_TRUSTENGINE_SRAM_RDATA_OFFSET             0x13c

#define TRUSTENGINE_BASE TE_CFG_BASE // compatible for qy1 porting case

#define TE_AHBERR_BASE  0xc00000000

#define REG_TRUSTENGINE_SRC_ADDR_MSB                  (TRUSTENGINE_BASE + 0x3900)
#define REG_TRUSTENGINE_DST_ADDR_MSB                  (TRUSTENGINE_BASE + 0x3904)
//
//// --------------------------------------------------------------------
//// INTD
//// --------------------------------------------------------------------
#define REG_INTD_CTRL                   (INTD_CFG_BASE + 0x000)
#define REG_INTD_SGIRAW                 (INTD_CFG_BASE + 0x040)
#define REG_INTD_SPIRAW(i)              (INTD_CFG_BASE + 0x050 + i*4)
#define REG_INTD_TST(i,j)               (INTD_CFG_BASE + 0x070 + i*0x20 + j*4)
#define REG_INTD_ERRIN(i)               (INTD_CFG_BASE + 0x0F0 + i*4)
#define REG_INTD_ERRC                   (INTD_CFG_BASE + 0x1FC)
#define REG_INTD_SGIC(i)                (INTD_CFG_BASE + 0x200 + i*4)
#define REG_INTD_SPIC(i)                (INTD_CFG_BASE + 0x220 + i*4)
#define REG_INTD_SGISEC                 (INTD_CFG_BASE + 0x800)
#define REG_INTD_SPISEC(i)              (INTD_CFG_BASE + 0x820 + i*4)

////// Display Port
//#define REG_DPTX_VERSION_NUMBER(i)           (DPTX_CTRL_CFG_BASE(i) + 0x0000)
//#define REG_DPTX_VERSION_TYPE(i)             (DPTX_CTRL_CFG_BASE(i) + 0x0004)
//#define REG_DPTX_ID(i)                       (DPTX_CTRL_CFG_BASE(i) + 0x0008)
//#define REG_DPTX_CONFIG_REG1(i)              (DPTX_CTRL_CFG_BASE(i) + 0x0100)
//#define REG_DPTX_CONFIG_REG3(i)              (DPTX_CTRL_CFG_BASE(i) + 0x0108)
#define REG_DSC_CRC2(i)                      (DPTX_CTRL_CFG_BASE(i) + 0xFA84)

#define REG_SUB_DIG_IDCODE_LO(i)                 (DPTX_PHY_CFG_BASE(i) + 0x0000)
#define REG_SUB_DIG_IDCODE_HI(i)                 (DPTX_PHY_CFG_BASE(i) + 0x0001)
#define REG_SUB_DIG_REFCLK_OVRD_IN(i)            (DPTX_PHY_CFG_BASE(i) + 0x0002)
#define REG_SUB_DIG_ANA_MPLLB_PMIX_OVRD_OUT(i)   (DPTX_PHY_CFG_BASE(i) + 0x0096)
#define REG_LANE0_DIG_ASIC_LANE_OVRD_IN(i)       (DPTX_PHY_CFG_BASE(i) + 0x1000)
#define REG_RAWAONLANE0_DIG_FAST_FLAGS_3(i)      (DPTX_PHY_CFG_BASE(i) + 0x4054)
#define REG_RAWMEM_DIG_RAM_CMN31_B7_R31(i)       (DPTX_PHY_CFG_BASE(i) + 0xDFFF)

//#define REG_FW_INFO_0(i)                 (HDCP_CFG_BASE(i) + 0x0008)
//#define REG_FW_INFO_1(i)                 (HDCP_CFG_BASE(i) + 0x000C)
//#define REG_HOST_IRQ_EN(i)               (HDCP_CFG_BASE(i) + 0x0010)
//#define REG_HOST_IRQ_STAT(i)             (HDCP_CFG_BASE(i) + 0x0014)
//#define REG_VERSION_0(i)                 (HDCP_CFG_BASE(i) + 0x0070)

//#define REG_CTRL(i)                      (TRNG_CFG_BASE(i) + 0x0000)
//#define REG_STAT(i)                      (TRNG_CFG_BASE(i) + 0x0004)
//#define REG_SMODE(i)                     (TRNG_CFG_BASE(i) + 0x000C)
//#define REG_IE(i)                        (TRNG_CFG_BASE(i) + 0x0010)
//#define REG_BUILD_CFG0(i)                (TRNG_CFG_BASE(i) + 0x00F0)

// --------------------------------------------------------------------
// DP_CUST_CFG
// --------------------------------------------------------------------
#define REG_DP_AUX(i)                        (DPTX_CUST_CFG_BASE(i) + 0x00)
#define REG_DP_TRNG(i)                       (DPTX_CUST_CFG_BASE(i) + 0x04)
#define REG_DP_TRNG_CONTROL(i)               (DPTX_CUST_CFG_BASE(i) + 0x08)
#define REG_DP_KPF_WORD0(i)                  (DPTX_CUST_CFG_BASE(i) + 0x0C)
#define REG_DP_KPF_WORD1(i)                  (DPTX_CUST_CFG_BASE(i) + 0x10)
#define REG_DP_KPF_WORD2(i)                  (DPTX_CUST_CFG_BASE(i) + 0x14)
#define REG_DP_KPF_WORD3(i)                  (DPTX_CUST_CFG_BASE(i) + 0x18)
#define REG_DP_DUK_WORD0(i)                  (DPTX_CUST_CFG_BASE(i) + 0x1C)
#define REG_DP_DUK_WORD1(i)                  (DPTX_CUST_CFG_BASE(i) + 0x20)
#define REG_DP_DUK_WORD2(i)                  (DPTX_CUST_CFG_BASE(i) + 0x24)
#define REG_DP_DUK_WORD3(i)                  (DPTX_CUST_CFG_BASE(i) + 0x28)
#define REG_DP_PIPE_CFG(i)                   (DPTX_CUST_CFG_BASE(i) + 0x2C)
#define REG_DP_DPTX_CFG(i)                   (DPTX_CUST_CFG_BASE(i) + 0x30)
#define REG_DP_DPK_MUX(i)                    (DPTX_CUST_CFG_BASE(i) + 0x34)
#define REG_DP_SRAM(i)                       (DPTX_CUST_CFG_BASE(i) + 0x38)
#define REG_DP_PIPE_TX_CFG(i)                (DPTX_CUST_CFG_BASE(i) + 0x3C)
#define REG_DP_PHY_STATUS(i)                 (DPTX_CUST_CFG_BASE(i) + 0x40)
#define REG_DP_PHY_LANE_CFG(i)               (DPTX_CUST_CFG_BASE(i) + 0x44)
#define REG_DP_MESSAGEBUS0(i)                (DPTX_CUST_CFG_BASE(i) + 0x48)
#define REG_DP_MESSAGEBUS1(i)                (DPTX_CUST_CFG_BASE(i) + 0x4C)
#define REG_IPI_CFG_STREAM0(i)               (DPTX_CUST_CFG_BASE(i) + 0xBC)
#define REG_IPI_CFG_STREAM1(i)               (DPTX_CUST_CFG_BASE(i) + 0xC0)
#define REG_IPI_CFG_STREAM2(i)               (DPTX_CUST_CFG_BASE(i) + 0xC4)
#define REG_IPI_CFG_STREAM3(i)               (DPTX_CUST_CFG_BASE(i) + 0xC8)
#define REG_EXT_SDP_CFG(i)                   (DPTX_CUST_CFG_BASE(i) + 0xCC)
//#define REG_DP_AUX(i)                   (DPTX_CUST_CFG_BASE(i) + 0x0000)
//#define REG_DP_TRNG(i)                  (DPTX_CUST_CFG_BASE(i) + 0x0004)
//#define REG_DP_TRNG_CTRL(i)             (DPTX_CUST_CFG_BASE(i) + 0x0008)
//#define REG_DP_KPF_W0(i)                (DPTX_CUST_CFG_BASE(i) + 0x000C)
//#define REG_DP_KPF_W1(i)                (DPTX_CUST_CFG_BASE(i) + 0x0010)
//#define REG_DP_KPF_W2(i)                (DPTX_CUST_CFG_BASE(i) + 0x0014)
//#define REG_DP_KPF_W3(i)                (DPTX_CUST_CFG_BASE(i) + 0x0018)
//#define REG_DP_DUK_W0(i)                (DPTX_CUST_CFG_BASE(i) + 0x001C)
//#define REG_DP_DUK_W1(i)                (DPTX_CUST_CFG_BASE(i) + 0x0020)
//#define REG_DP_DUK_W2(i)                (DPTX_CUST_CFG_BASE(i) + 0x0024)
//#define REG_DP_DUK_W3(i)                (DPTX_CUST_CFG_BASE(i) + 0x0028)
//#define REG_DP_PIPE_CFG(i)              (DPTX_CUST_CFG_BASE(i) + 0x002C)
//#define REG_DP_DPTX_CFG(i)              (DPTX_CUST_CFG_BASE(i) + 0x0030)
//#define REG_DP_DPK_MUX(i)               (DPTX_CUST_CFG_BASE(i) + 0x0034)
//#define REG_DP_SRAM(i)                  (DPTX_CUST_CFG_BASE(i) + 0x0038)
//#define REG_DP_PIPE_TX_CFG(i)           (DPTX_CUST_CFG_BASE(i) + 0x003C)
//#define REG_DP_PHY_STATUS(i)            (DPTX_CUST_CFG_BASE(i) + 0x0040)
//#define REG_DP_PHY_LANE_CFG(i)          (DPTX_CUST_CFG_BASE(i) + 0x0044)
//#define REG_DP_MSG_BUS0(i)              (DPTX_CUST_CFG_BASE(i) + 0x0048)
//#define REG_DP_MSG_BUS1(i)              (DPTX_CUST_CFG_BASE(i) + 0x004C)
#define REG_ATA_DESCRIPTOR00(i)              (DPTX_CUST_CFG_BASE(i) + 0x0050)
#define REG_ATA_DESCRIPTOR01(i)              (DPTX_CUST_CFG_BASE(i) + 0x0054)
#define REG_ATA_DESCRIPTOR02(i)              (DPTX_CUST_CFG_BASE(i) + 0x0058)
#define REG_ATA_DESCRIPTOR03(i)              (DPTX_CUST_CFG_BASE(i) + 0x005C)
#define REG_ATA_DESCRIPTOR04(i)              (DPTX_CUST_CFG_BASE(i) + 0x0060)
#define REG_ATA_DESCRIPTOR05(i)              (DPTX_CUST_CFG_BASE(i) + 0x0064)
#define REG_ATA_DESCRIPTOR06(i)              (DPTX_CUST_CFG_BASE(i) + 0x0068)
#define REG_ATA_DESCRIPTOR07(i)              (DPTX_CUST_CFG_BASE(i) + 0x006C)
#define REG_ATA_DESCRIPTOR08(i)              (DPTX_CUST_CFG_BASE(i) + 0x0070)
#define REG_ATA_DESCRIPTOR09(i)              (DPTX_CUST_CFG_BASE(i) + 0x0074)
#define REG_ATA_DESCRIPTOR10(i)              (DPTX_CUST_CFG_BASE(i) + 0x0078)
#define REG_ATA_DESCRIPTOR11(i)              (DPTX_CUST_CFG_BASE(i) + 0x007C)
#define REG_ATA_DESCRIPTOR12(i)              (DPTX_CUST_CFG_BASE(i) + 0x0080)
#define REG_ATA_DESCRIPTOR13(i)              (DPTX_CUST_CFG_BASE(i) + 0x0084)
#define REG_ATA_DESCRIPTOR14(i)              (DPTX_CUST_CFG_BASE(i) + 0x0088)
#define REG_ATA_DESCRIPTOR15(i)              (DPTX_CUST_CFG_BASE(i) + 0x008C)
#define REG_I2S0_CNT(i)                      (DPTX_CUST_CFG_BASE(i) + 0x0090)
#define REG_I2S1_CNT(i)                      (DPTX_CUST_CFG_BASE(i) + 0x0094)
#define REG_I2S2_CNT(i)                      (DPTX_CUST_CFG_BASE(i) + 0x0098)
#define REG_I2S3_CNT(i)                      (DPTX_CUST_CFG_BASE(i) + 0x009C)
#define REG_PIX0_CNT(i)                      (DPTX_CUST_CFG_BASE(i) + 0x00A0)
#define REG_PIX1_CNT(i)                      (DPTX_CUST_CFG_BASE(i) + 0x00A4)
#define REG_PIX2_CNT(i)                      (DPTX_CUST_CFG_BASE(i) + 0x00A8)
#define REG_PIX3_CNT(i)                      (DPTX_CUST_CFG_BASE(i) + 0x00AC)
#define REG_AWUSER(i)                        (DPTX_CUST_CFG_BASE(i) + 0x00B0)
#define REG_ARUSER(i)                        (DPTX_CUST_CFG_BASE(i) + 0x00B4)
#define REG_DP_MESSAGEBUS0_RDATA(i)          (DPTX_CUST_CFG_BASE(i) + 0xD0)
#define REG_DP_MESSAGEBUS1_RDATA(i)          (DPTX_CUST_CFG_BASE(i) + 0xD4)
//// Display Port
    #define REG_DPTX_VERSION_NUMBER(i) (DPTX_CTRL_CFG_BASE(i) + 0x0 )
    #define REG_DPTX_VERSION_TYPE(i) (DPTX_CTRL_CFG_BASE(i) + 0x4 )
    #define REG_DPTX_ID(i) (DPTX_CTRL_CFG_BASE(i) + 0x8 )
    #define REG_DPTX_CONFIG_REG1(i) (DPTX_CTRL_CFG_BASE(i) + 0x100 )
    #define REG_DPTX_CONFIG_REG2(i) (DPTX_CTRL_CFG_BASE(i) + 0x104 )
    #define REG_DPTX_CONFIG_REG3(i) (DPTX_CTRL_CFG_BASE(i) + 0x108 )
    #define REG_DPTX_CCTL(i) (DPTX_CTRL_CFG_BASE(i) + 0x200 )
    #define REG_DPTX_SOFT_RESET_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0x204 )
    #define REG_DPTX_MST_VCP_TABLE_REG_0(i) (DPTX_CTRL_CFG_BASE(i) + 0x210 )
    #define REG_DPTX_MST_VCP_TABLE_REG_1(i) (DPTX_CTRL_CFG_BASE(i) + 0x214 )
    #define REG_DPTX_MST_VCP_TABLE_REG_2(i) (DPTX_CTRL_CFG_BASE(i) + 0x218 )
    #define REG_DPTX_MST_VCP_TABLE_REG_3(i) (DPTX_CTRL_CFG_BASE(i) + 0x21c )
    #define REG_DPTX_MST_VCP_TABLE_REG_4(i) (DPTX_CTRL_CFG_BASE(i) + 0x220 )
    #define REG_DPTX_MST_VCP_TABLE_REG_5(i) (DPTX_CTRL_CFG_BASE(i) + 0x224 )
    #define REG_DPTX_MST_VCP_TABLE_REG_6(i) (DPTX_CTRL_CFG_BASE(i) + 0x228 )
    #define REG_DPTX_MST_VCP_TABLE_REG_7(i) (DPTX_CTRL_CFG_BASE(i) + 0x22c )
    #define REG_DPTX_DSC_HWCFG_0(i) (DPTX_CTRL_CFG_BASE(i) + 0x230 )
    #define REG_DPTX_DSC_CTL_0(i) (DPTX_CTRL_CFG_BASE(i) + 0x234 )
    #define REG_DPTX_DSC_INTSTS_0(i) (DPTX_CTRL_CFG_BASE(i) + 0x238 )
    #define REG_DPTX_VSAMPLE_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0x300 )
    #define REG_DPTX_VSAMPLE_STUFF_CTRL1(i) (DPTX_CTRL_CFG_BASE(i) + 0x304 )
    #define REG_DPTX_VSAMPLE_STUFF_CTRL2(i) (DPTX_CTRL_CFG_BASE(i) + 0x308 )
    #define REG_DPTX_VINPUT_POLARITY_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0x30c )
    #define REG_DPTX_VIDEO_CONFIG1(i) (DPTX_CTRL_CFG_BASE(i) + 0x310 )
    #define REG_DPTX_VIDEO_CONFIG2(i) (DPTX_CTRL_CFG_BASE(i) + 0x314 )
    #define REG_DPTX_VIDEO_CONFIG3(i) (DPTX_CTRL_CFG_BASE(i) + 0x318 )
    #define REG_DPTX_VIDEO_CONFIG4(i) (DPTX_CTRL_CFG_BASE(i) + 0x31c )
    #define REG_DPTX_VIDEO_CONFIG5(i) (DPTX_CTRL_CFG_BASE(i) + 0x320 )
    #define REG_DPTX_VIDEO_MSA1(i) (DPTX_CTRL_CFG_BASE(i) + 0x324 )
    #define REG_DPTX_VIDEO_MSA2(i) (DPTX_CTRL_CFG_BASE(i) + 0x328 )
    #define REG_DPTX_VIDEO_MSA3(i) (DPTX_CTRL_CFG_BASE(i) + 0x32c )
    #define REG_DPTX_VIDEO_HBLANK_INTERVAL(i) (DPTX_CTRL_CFG_BASE(i) + 0x330 )
    #define REG_DPTX_MVID_CONFIG1(i) (DPTX_CTRL_CFG_BASE(i) + 0x338 )
    #define REG_DPTX_MVID_CONFIG2(i) (DPTX_CTRL_CFG_BASE(i) + 0x33c )
    #define REG_DPTX_AUD_CONFIG1(i) (DPTX_CTRL_CFG_BASE(i) + 0x400 )
    #define REG_DPTX_SDP_VERTICAL_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0x500 )
    #define REG_DPTX_SDP_HORIZONTAL_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0x504 )
    #define REG_DPTX_SDP_STATUS_REGISTER(i) (DPTX_CTRL_CFG_BASE(i) + 0x508 )
    #define REG_DPTX_SDP_MANUAL_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0x50c )
    #define REG_DPTX_SDP_STATUS_EN(i) (DPTX_CTRL_CFG_BASE(i) + 0x510 )
    #define REG_DPTX_SDP_REGISTER_BANK_0(i) (DPTX_CTRL_CFG_BASE(i) + 0x600 )
    #define REG_DPTX_SDP_REGISTER_BANK_1(i) (DPTX_CTRL_CFG_BASE(i) + 0x604 )
    #define REG_DPTX_SDP_REGISTER_BANK_2(i) (DPTX_CTRL_CFG_BASE(i) + 0x608 )
    #define REG_DPTX_SDP_REGISTER_BANK_3(i) (DPTX_CTRL_CFG_BASE(i) + 0x60c )
    #define REG_DPTX_SDP_REGISTER_BANK_4(i) (DPTX_CTRL_CFG_BASE(i) + 0x610 )
    #define REG_DPTX_SDP_REGISTER_BANK_5(i) (DPTX_CTRL_CFG_BASE(i) + 0x614 )
    #define REG_DPTX_SDP_REGISTER_BANK_6(i) (DPTX_CTRL_CFG_BASE(i) + 0x618 )
    #define REG_DPTX_SDP_REGISTER_BANK_7(i) (DPTX_CTRL_CFG_BASE(i) + 0x61c )
    #define REG_DPTX_SDP_REGISTER_BANK_8(i) (DPTX_CTRL_CFG_BASE(i) + 0x620 )
    #define REG_DPTX_SDP_REGISTER_BANK_9(i) (DPTX_CTRL_CFG_BASE(i) + 0x624 )
    #define REG_DPTX_SDP_REGISTER_BANK_10(i) (DPTX_CTRL_CFG_BASE(i) + 0x628 )
    #define REG_DPTX_SDP_REGISTER_BANK_11(i) (DPTX_CTRL_CFG_BASE(i) + 0x62c )
    #define REG_DPTX_SDP_REGISTER_BANK_12(i) (DPTX_CTRL_CFG_BASE(i) + 0x630 )
    #define REG_DPTX_SDP_REGISTER_BANK_13(i) (DPTX_CTRL_CFG_BASE(i) + 0x634 )
    #define REG_DPTX_SDP_REGISTER_BANK_14(i) (DPTX_CTRL_CFG_BASE(i) + 0x638 )
    #define REG_DPTX_SDP_REGISTER_BANK_15(i) (DPTX_CTRL_CFG_BASE(i) + 0x63c )
    #define REG_DPTX_SDP_REGISTER_BANK_16(i) (DPTX_CTRL_CFG_BASE(i) + 0x640 )
    #define REG_DPTX_SDP_REGISTER_BANK_17(i) (DPTX_CTRL_CFG_BASE(i) + 0x644 )
    #define REG_DPTX_SDP_REGISTER_BANK_18(i) (DPTX_CTRL_CFG_BASE(i) + 0x648 )
    #define REG_DPTX_SDP_REGISTER_BANK_19(i) (DPTX_CTRL_CFG_BASE(i) + 0x64c )
    #define REG_DPTX_SDP_REGISTER_BANK_20(i) (DPTX_CTRL_CFG_BASE(i) + 0x650 )
    #define REG_DPTX_SDP_REGISTER_BANK_21(i) (DPTX_CTRL_CFG_BASE(i) + 0x654 )
    #define REG_DPTX_SDP_REGISTER_BANK_22(i) (DPTX_CTRL_CFG_BASE(i) + 0x658 )
    #define REG_DPTX_SDP_REGISTER_BANK_23(i) (DPTX_CTRL_CFG_BASE(i) + 0x65c )
    #define REG_DPTX_SDP_REGISTER_BANK_24(i) (DPTX_CTRL_CFG_BASE(i) + 0x660 )
    #define REG_DPTX_SDP_REGISTER_BANK_25(i) (DPTX_CTRL_CFG_BASE(i) + 0x664 )
    #define REG_DPTX_SDP_REGISTER_BANK_26(i) (DPTX_CTRL_CFG_BASE(i) + 0x668 )
    #define REG_DPTX_SDP_REGISTER_BANK_27(i) (DPTX_CTRL_CFG_BASE(i) + 0x66c )
    #define REG_DPTX_SDP_REGISTER_BANK_28(i) (DPTX_CTRL_CFG_BASE(i) + 0x670 )
    #define REG_DPTX_SDP_REGISTER_BANK_29(i) (DPTX_CTRL_CFG_BASE(i) + 0x674 )
    #define REG_DPTX_SDP_REGISTER_BANK_30(i) (DPTX_CTRL_CFG_BASE(i) + 0x678 )
    #define REG_DPTX_SDP_REGISTER_BANK_31(i) (DPTX_CTRL_CFG_BASE(i) + 0x67c )
    #define REG_DPTX_SDP_REGISTER_BANK_32(i) (DPTX_CTRL_CFG_BASE(i) + 0x680 )
    #define REG_DPTX_SDP_REGISTER_BANK_33(i) (DPTX_CTRL_CFG_BASE(i) + 0x684 )
    #define REG_DPTX_SDP_REGISTER_BANK_34(i) (DPTX_CTRL_CFG_BASE(i) + 0x688 )
    #define REG_DPTX_SDP_REGISTER_BANK_35(i) (DPTX_CTRL_CFG_BASE(i) + 0x68c )
    #define REG_DPTX_SDP_REGISTER_BANK_36(i) (DPTX_CTRL_CFG_BASE(i) + 0x690 )
    #define REG_DPTX_SDP_REGISTER_BANK_37(i) (DPTX_CTRL_CFG_BASE(i) + 0x694 )
    #define REG_DPTX_SDP_REGISTER_BANK_38(i) (DPTX_CTRL_CFG_BASE(i) + 0x698 )
    #define REG_DPTX_SDP_REGISTER_BANK_39(i) (DPTX_CTRL_CFG_BASE(i) + 0x69c )
    #define REG_DPTX_SDP_REGISTER_BANK_40(i) (DPTX_CTRL_CFG_BASE(i) + 0x6a0 )
    #define REG_DPTX_SDP_REGISTER_BANK_41(i) (DPTX_CTRL_CFG_BASE(i) + 0x6a4 )
    #define REG_DPTX_SDP_REGISTER_BANK_42(i) (DPTX_CTRL_CFG_BASE(i) + 0x6a8 )
    #define REG_DPTX_SDP_REGISTER_BANK_43(i) (DPTX_CTRL_CFG_BASE(i) + 0x6ac )
    #define REG_DPTX_SDP_REGISTER_BANK_44(i) (DPTX_CTRL_CFG_BASE(i) + 0x6b0 )
    #define REG_DPTX_SDP_REGISTER_BANK_45(i) (DPTX_CTRL_CFG_BASE(i) + 0x6b4 )
    #define REG_DPTX_SDP_REGISTER_BANK_46(i) (DPTX_CTRL_CFG_BASE(i) + 0x6b8 )
    #define REG_DPTX_SDP_REGISTER_BANK_47(i) (DPTX_CTRL_CFG_BASE(i) + 0x6bc )
    #define REG_DPTX_SDP_REGISTER_BANK_48(i) (DPTX_CTRL_CFG_BASE(i) + 0x6c0 )
    #define REG_DPTX_SDP_REGISTER_BANK_49(i) (DPTX_CTRL_CFG_BASE(i) + 0x6c4 )
    #define REG_DPTX_SDP_REGISTER_BANK_50(i) (DPTX_CTRL_CFG_BASE(i) + 0x6c8 )
    #define REG_DPTX_SDP_REGISTER_BANK_51(i) (DPTX_CTRL_CFG_BASE(i) + 0x6cc )
    #define REG_DPTX_SDP_REGISTER_BANK_52(i) (DPTX_CTRL_CFG_BASE(i) + 0x6d0 )
    #define REG_DPTX_SDP_REGISTER_BANK_53(i) (DPTX_CTRL_CFG_BASE(i) + 0x6d4 )
    #define REG_DPTX_SDP_REGISTER_BANK_54(i) (DPTX_CTRL_CFG_BASE(i) + 0x6d8 )
    #define REG_DPTX_SDP_REGISTER_BANK_55(i) (DPTX_CTRL_CFG_BASE(i) + 0x6dc )
    #define REG_DPTX_SDP_REGISTER_BANK_56(i) (DPTX_CTRL_CFG_BASE(i) + 0x6e0 )
    #define REG_DPTX_SDP_REGISTER_BANK_57(i) (DPTX_CTRL_CFG_BASE(i) + 0x6e4 )
    #define REG_DPTX_SDP_REGISTER_BANK_58(i) (DPTX_CTRL_CFG_BASE(i) + 0x6e8 )
    #define REG_DPTX_SDP_REGISTER_BANK_59(i) (DPTX_CTRL_CFG_BASE(i) + 0x6ec )
    #define REG_DPTX_SDP_REGISTER_BANK_60(i) (DPTX_CTRL_CFG_BASE(i) + 0x6f0 )
    #define REG_DPTX_SDP_REGISTER_BANK_61(i) (DPTX_CTRL_CFG_BASE(i) + 0x6f4 )
    #define REG_DPTX_SDP_REGISTER_BANK_62(i) (DPTX_CTRL_CFG_BASE(i) + 0x6f8 )
    #define REG_DPTX_SDP_REGISTER_BANK_63(i) (DPTX_CTRL_CFG_BASE(i) + 0x6fc )
    #define REG_DPTX_SDP_REGISTER_BANK_64(i) (DPTX_CTRL_CFG_BASE(i) + 0x700 )
    #define REG_DPTX_SDP_REGISTER_BANK_65(i) (DPTX_CTRL_CFG_BASE(i) + 0x704 )
    #define REG_DPTX_SDP_REGISTER_BANK_66(i) (DPTX_CTRL_CFG_BASE(i) + 0x708 )
    #define REG_DPTX_SDP_REGISTER_BANK_67(i) (DPTX_CTRL_CFG_BASE(i) + 0x70c )
    #define REG_DPTX_SDP_REGISTER_BANK_68(i) (DPTX_CTRL_CFG_BASE(i) + 0x710 )
    #define REG_DPTX_SDP_REGISTER_BANK_69(i) (DPTX_CTRL_CFG_BASE(i) + 0x714 )
    #define REG_DPTX_SDP_REGISTER_BANK_70(i) (DPTX_CTRL_CFG_BASE(i) + 0x718 )
    #define REG_DPTX_SDP_REGISTER_BANK_71(i) (DPTX_CTRL_CFG_BASE(i) + 0x71c )
    #define REG_DPTX_SDP_REGISTER_BANK_72(i) (DPTX_CTRL_CFG_BASE(i) + 0x720 )
    #define REG_DPTX_SDP_REGISTER_BANK_73(i) (DPTX_CTRL_CFG_BASE(i) + 0x724 )
    #define REG_DPTX_SDP_REGISTER_BANK_74(i) (DPTX_CTRL_CFG_BASE(i) + 0x728 )
    #define REG_DPTX_SDP_REGISTER_BANK_75(i) (DPTX_CTRL_CFG_BASE(i) + 0x72c )
    #define REG_DPTX_SDP_REGISTER_BANK_76(i) (DPTX_CTRL_CFG_BASE(i) + 0x730 )
    #define REG_DPTX_SDP_REGISTER_BANK_77(i) (DPTX_CTRL_CFG_BASE(i) + 0x734 )
    #define REG_DPTX_SDP_REGISTER_BANK_78(i) (DPTX_CTRL_CFG_BASE(i) + 0x738 )
    #define REG_DPTX_SDP_REGISTER_BANK_79(i) (DPTX_CTRL_CFG_BASE(i) + 0x73c )
    #define REG_DPTX_SDP_REGISTER_BANK_80(i) (DPTX_CTRL_CFG_BASE(i) + 0x740 )
    #define REG_DPTX_SDP_REGISTER_BANK_81(i) (DPTX_CTRL_CFG_BASE(i) + 0x744 )
    #define REG_DPTX_SDP_REGISTER_BANK_82(i) (DPTX_CTRL_CFG_BASE(i) + 0x748 )
    #define REG_DPTX_SDP_REGISTER_BANK_83(i) (DPTX_CTRL_CFG_BASE(i) + 0x74c )
    #define REG_DPTX_SDP_REGISTER_BANK_84(i) (DPTX_CTRL_CFG_BASE(i) + 0x750 )
    #define REG_DPTX_SDP_REGISTER_BANK_85(i) (DPTX_CTRL_CFG_BASE(i) + 0x754 )
    #define REG_DPTX_SDP_REGISTER_BANK_86(i) (DPTX_CTRL_CFG_BASE(i) + 0x758 )
    #define REG_DPTX_SDP_REGISTER_BANK_87(i) (DPTX_CTRL_CFG_BASE(i) + 0x75c )
    #define REG_DPTX_SDP_REGISTER_BANK_88(i) (DPTX_CTRL_CFG_BASE(i) + 0x760 )
    #define REG_DPTX_SDP_REGISTER_BANK_89(i) (DPTX_CTRL_CFG_BASE(i) + 0x764 )
    #define REG_DPTX_SDP_REGISTER_BANK_90(i) (DPTX_CTRL_CFG_BASE(i) + 0x768 )
    #define REG_DPTX_SDP_REGISTER_BANK_91(i) (DPTX_CTRL_CFG_BASE(i) + 0x76c )
    #define REG_DPTX_SDP_REGISTER_BANK_92(i) (DPTX_CTRL_CFG_BASE(i) + 0x770 )
    #define REG_DPTX_SDP_REGISTER_BANK_93(i) (DPTX_CTRL_CFG_BASE(i) + 0x774 )
    #define REG_DPTX_SDP_REGISTER_BANK_94(i) (DPTX_CTRL_CFG_BASE(i) + 0x778 )
    #define REG_DPTX_SDP_REGISTER_BANK_95(i) (DPTX_CTRL_CFG_BASE(i) + 0x77c )
    #define REG_DPTX_SDP_REGISTER_BANK_96(i) (DPTX_CTRL_CFG_BASE(i) + 0x780 )
    #define REG_DPTX_SDP_REGISTER_BANK_97(i) (DPTX_CTRL_CFG_BASE(i) + 0x784 )
    #define REG_DPTX_SDP_REGISTER_BANK_98(i) (DPTX_CTRL_CFG_BASE(i) + 0x788 )
    #define REG_DPTX_SDP_REGISTER_BANK_99(i) (DPTX_CTRL_CFG_BASE(i) + 0x78c )
    #define REG_DPTX_SDP_REGISTER_BANK_100(i) (DPTX_CTRL_CFG_BASE(i) + 0x790 )
    #define REG_DPTX_SDP_REGISTER_BANK_101(i) (DPTX_CTRL_CFG_BASE(i) + 0x794 )
    #define REG_DPTX_SDP_REGISTER_BANK_102(i) (DPTX_CTRL_CFG_BASE(i) + 0x798 )
    #define REG_DPTX_SDP_REGISTER_BANK_103(i) (DPTX_CTRL_CFG_BASE(i) + 0x79c )
    #define REG_DPTX_SDP_REGISTER_BANK_104(i) (DPTX_CTRL_CFG_BASE(i) + 0x7a0 )
    #define REG_DPTX_SDP_REGISTER_BANK_105(i) (DPTX_CTRL_CFG_BASE(i) + 0x7a4 )
    #define REG_DPTX_SDP_REGISTER_BANK_106(i) (DPTX_CTRL_CFG_BASE(i) + 0x7a8 )
    #define REG_DPTX_SDP_REGISTER_BANK_107(i) (DPTX_CTRL_CFG_BASE(i) + 0x7ac )
    #define REG_DPTX_SDP_REGISTER_BANK_108(i) (DPTX_CTRL_CFG_BASE(i) + 0x7b0 )
    #define REG_DPTX_SDP_REGISTER_BANK_109(i) (DPTX_CTRL_CFG_BASE(i) + 0x7b4 )
    #define REG_DPTX_SDP_REGISTER_BANK_110(i) (DPTX_CTRL_CFG_BASE(i) + 0x7b8 )
    #define REG_DPTX_SDP_REGISTER_BANK_111(i) (DPTX_CTRL_CFG_BASE(i) + 0x7bc )
    #define REG_DPTX_SDP_REGISTER_BANK_112(i) (DPTX_CTRL_CFG_BASE(i) + 0x7c0 )
    #define REG_DPTX_SDP_REGISTER_BANK_113(i) (DPTX_CTRL_CFG_BASE(i) + 0x7c4 )
    #define REG_DPTX_SDP_REGISTER_BANK_114(i) (DPTX_CTRL_CFG_BASE(i) + 0x7c8 )
    #define REG_DPTX_SDP_REGISTER_BANK_115(i) (DPTX_CTRL_CFG_BASE(i) + 0x7cc )
    #define REG_DPTX_SDP_REGISTER_BANK_116(i) (DPTX_CTRL_CFG_BASE(i) + 0x7d0 )
    #define REG_DPTX_SDP_REGISTER_BANK_117(i) (DPTX_CTRL_CFG_BASE(i) + 0x7d4 )
    #define REG_DPTX_SDP_REGISTER_BANK_118(i) (DPTX_CTRL_CFG_BASE(i) + 0x7d8 )
    #define REG_DPTX_SDP_REGISTER_BANK_119(i) (DPTX_CTRL_CFG_BASE(i) + 0x7dc )
    #define REG_DPTX_SDP_REGISTER_BANK_120(i) (DPTX_CTRL_CFG_BASE(i) + 0x7e0 )
    #define REG_DPTX_SDP_REGISTER_BANK_121(i) (DPTX_CTRL_CFG_BASE(i) + 0x7e4 )
    #define REG_DPTX_SDP_REGISTER_BANK_122(i) (DPTX_CTRL_CFG_BASE(i) + 0x7e8 )
    #define REG_DPTX_SDP_REGISTER_BANK_123(i) (DPTX_CTRL_CFG_BASE(i) + 0x7ec )
    #define REG_DPTX_SDP_REGISTER_BANK_124(i) (DPTX_CTRL_CFG_BASE(i) + 0x7f0 )
    #define REG_DPTX_SDP_REGISTER_BANK_125(i) (DPTX_CTRL_CFG_BASE(i) + 0x7f4 )
    #define REG_DPTX_SDP_REGISTER_BANK_126(i) (DPTX_CTRL_CFG_BASE(i) + 0x7f8 )
    #define REG_DPTX_SDP_REGISTER_BANK_127(i) (DPTX_CTRL_CFG_BASE(i) + 0x7fc )
    #define REG_DPTX_SDP_REGISTER_BANK_128(i) (DPTX_CTRL_CFG_BASE(i) + 0x800 )
    #define REG_DPTX_SDP_REGISTER_BANK_129(i) (DPTX_CTRL_CFG_BASE(i) + 0x804 )
    #define REG_DPTX_SDP_REGISTER_BANK_130(i) (DPTX_CTRL_CFG_BASE(i) + 0x808 )
    #define REG_DPTX_SDP_REGISTER_BANK_131(i) (DPTX_CTRL_CFG_BASE(i) + 0x80c )
    #define REG_DPTX_SDP_REGISTER_BANK_132(i) (DPTX_CTRL_CFG_BASE(i) + 0x810 )
    #define REG_DPTX_SDP_REGISTER_BANK_133(i) (DPTX_CTRL_CFG_BASE(i) + 0x814 )
    #define REG_DPTX_SDP_REGISTER_BANK_134(i) (DPTX_CTRL_CFG_BASE(i) + 0x818 )
    #define REG_DPTX_SDP_REGISTER_BANK_135(i) (DPTX_CTRL_CFG_BASE(i) + 0x81c )
    #define REG_DPTX_SDP_REGISTER_BANK_136(i) (DPTX_CTRL_CFG_BASE(i) + 0x820 )
    #define REG_DPTX_SDP_REGISTER_BANK_137(i) (DPTX_CTRL_CFG_BASE(i) + 0x824 )
    #define REG_DPTX_SDP_REGISTER_BANK_138(i) (DPTX_CTRL_CFG_BASE(i) + 0x828 )
    #define REG_DPTX_SDP_REGISTER_BANK_139(i) (DPTX_CTRL_CFG_BASE(i) + 0x82c )
    #define REG_DPTX_SDP_REGISTER_BANK_140(i) (DPTX_CTRL_CFG_BASE(i) + 0x830 )
    #define REG_DPTX_SDP_REGISTER_BANK_141(i) (DPTX_CTRL_CFG_BASE(i) + 0x834 )
    #define REG_DPTX_SDP_REGISTER_BANK_142(i) (DPTX_CTRL_CFG_BASE(i) + 0x838 )
    #define REG_DPTX_SDP_REGISTER_BANK_143(i) (DPTX_CTRL_CFG_BASE(i) + 0x83c )
    #define REG_DPTX_PHYIF_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0xa00 )
    #define REG_DPTX_PHY_TX_EQ(i) (DPTX_CTRL_CFG_BASE(i) + 0xa04 )
    #define REG_DPTX_CUSTOMPAT0(i) (DPTX_CTRL_CFG_BASE(i) + 0xa08 )
    #define REG_DPTX_CUSTOMPAT1(i) (DPTX_CTRL_CFG_BASE(i) + 0xa0c )
    #define REG_DPTX_CUSTOMPAT2(i) (DPTX_CTRL_CFG_BASE(i) + 0xa10 )
    #define REG_DPTX_HBR2_COMPLIANCE_SCRAMBLER_RESET(i) (DPTX_CTRL_CFG_BASE(i) + 0xa14 )
    #define REG_DPTX_PHYIF_PWRDOWN_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0xa18 )
    #define REG_DPTX_AUX_CMD(i) (DPTX_CTRL_CFG_BASE(i) + 0xb00 )
    #define REG_DPTX_AUX_STATUS(i) (DPTX_CTRL_CFG_BASE(i) + 0xb04 )
    #define REG_DPTX_AUX_DATA0(i) (DPTX_CTRL_CFG_BASE(i) + 0xb08 )
    #define REG_DPTX_AUX_DATA1(i) (DPTX_CTRL_CFG_BASE(i) + 0xb0c )
    #define REG_DPTX_AUX_DATA2(i) (DPTX_CTRL_CFG_BASE(i) + 0xb10 )
    #define REG_DPTX_AUX_DATA3(i) (DPTX_CTRL_CFG_BASE(i) + 0xb14 )
    #define REG_DPTX_AUX_250US_CNT_LIMIT(i) (DPTX_CTRL_CFG_BASE(i) + 0xb40 )
    #define REG_DPTX_AUX_2000US_CNT_LIMIT(i) (DPTX_CTRL_CFG_BASE(i) + 0xb44 )
    #define REG_DPTX_AUX_100000US_CNT_LIMIT(i) (DPTX_CTRL_CFG_BASE(i) + 0xb48 )
    #define REG_DPTX_TYPEC_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0xc08 )
    #define REG_DPTX_COMBO_PHY_CTRL1(i) (DPTX_CTRL_CFG_BASE(i) + 0xc0c )
    #define REG_DPTX_COMBO_PHY_STATUS1(i) (DPTX_CTRL_CFG_BASE(i) + 0xc10 )
    #define REG_DPTX_GENERAL_INTERRUPT(i) (DPTX_CTRL_CFG_BASE(i) + 0xd00 )
    #define REG_DPTX_GENERAL_INTERRUPT_ENABLE(i) (DPTX_CTRL_CFG_BASE(i) + 0xd04 )
    #define REG_DPTX_HPD_STATUS(i) (DPTX_CTRL_CFG_BASE(i) + 0xd08 )
    #define REG_DPTX_HPD_INTERRUPT_ENABLE(i) (DPTX_CTRL_CFG_BASE(i) + 0xd0c )
    #define REG_DPTX_HDCPCFG(i) (DPTX_CTRL_CFG_BASE(i) + 0xe00 )
    #define REG_DPTX_HDCPOBS(i) (DPTX_CTRL_CFG_BASE(i) + 0xe04 )
    #define REG_DPTX_HDCPAPIINTCLR(i) (DPTX_CTRL_CFG_BASE(i) + 0xe08 )
    #define REG_DPTX_HDCPAPIINTSTAT(i) (DPTX_CTRL_CFG_BASE(i) + 0xe0c )
    #define REG_DPTX_HDCPAPIINTMSK(i) (DPTX_CTRL_CFG_BASE(i) + 0xe10 )
    #define REG_DPTX_HDCPKSVMEMCTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0xe18 )
    #define REG_DPTX_HDCP_REVOC_RAM_0(i) (DPTX_CTRL_CFG_BASE(i) + 0xe20 )
    #define REG_DPTX_HDCP_REVOC_RAM_1(i) (DPTX_CTRL_CFG_BASE(i) + 0xe24 )
    #define REG_DPTX_HDCP_REVOC_RAM_2(i) (DPTX_CTRL_CFG_BASE(i) + 0xe28 )
    #define REG_DPTX_HDCP_REVOC_RAM_3(i) (DPTX_CTRL_CFG_BASE(i) + 0xe2c )
    #define REG_DPTX_HDCP_REVOC_RAM_4(i) (DPTX_CTRL_CFG_BASE(i) + 0xe30 )
    #define REG_DPTX_HDCP_REVOC_RAM_5(i) (DPTX_CTRL_CFG_BASE(i) + 0xe34 )
    #define REG_DPTX_HDCP_REVOC_RAM_6(i) (DPTX_CTRL_CFG_BASE(i) + 0xe38 )
    #define REG_DPTX_HDCP_REVOC_RAM_7(i) (DPTX_CTRL_CFG_BASE(i) + 0xe3c )
    #define REG_DPTX_HDCP_REVOC_RAM_8(i) (DPTX_CTRL_CFG_BASE(i) + 0xe40 )
    #define REG_DPTX_HDCP_REVOC_RAM_9(i) (DPTX_CTRL_CFG_BASE(i) + 0xe44 )
    #define REG_DPTX_HDCP_REVOC_RAM_10(i) (DPTX_CTRL_CFG_BASE(i) + 0xe48 )
    #define REG_DPTX_HDCP_REVOC_RAM_11(i) (DPTX_CTRL_CFG_BASE(i) + 0xe4c )
    #define REG_DPTX_HDCP_REVOC_RAM_12(i) (DPTX_CTRL_CFG_BASE(i) + 0xe50 )
    #define REG_DPTX_HDCP_REVOC_RAM_13(i) (DPTX_CTRL_CFG_BASE(i) + 0xe54 )
    #define REG_DPTX_HDCP_REVOC_RAM_14(i) (DPTX_CTRL_CFG_BASE(i) + 0xe58 )
    #define REG_DPTX_HDCP_REVOC_RAM_15(i) (DPTX_CTRL_CFG_BASE(i) + 0xe5c )
    #define REG_DPTX_HDCP_REVOC_RAM_16(i) (DPTX_CTRL_CFG_BASE(i) + 0xe60 )
    #define REG_DPTX_HDCP_REVOC_RAM_17(i) (DPTX_CTRL_CFG_BASE(i) + 0xe64 )
    #define REG_DPTX_HDCP_REVOC_RAM_18(i) (DPTX_CTRL_CFG_BASE(i) + 0xe68 )
    #define REG_DPTX_HDCP_REVOC_RAM_19(i) (DPTX_CTRL_CFG_BASE(i) + 0xe6c )
    #define REG_DPTX_HDCP_REVOC_RAM_20(i) (DPTX_CTRL_CFG_BASE(i) + 0xe70 )
    #define REG_DPTX_HDCP_REVOC_RAM_21(i) (DPTX_CTRL_CFG_BASE(i) + 0xe74 )
    #define REG_DPTX_HDCP_REVOC_RAM_22(i) (DPTX_CTRL_CFG_BASE(i) + 0xe78 )
    #define REG_DPTX_HDCP_REVOC_RAM_23(i) (DPTX_CTRL_CFG_BASE(i) + 0xe7c )
    #define REG_DPTX_HDCP_REVOC_RAM_24(i) (DPTX_CTRL_CFG_BASE(i) + 0xe80 )
    #define REG_DPTX_HDCP_REVOC_RAM_25(i) (DPTX_CTRL_CFG_BASE(i) + 0xe84 )
    #define REG_DPTX_HDCP_REVOC_RAM_26(i) (DPTX_CTRL_CFG_BASE(i) + 0xe88 )
    #define REG_DPTX_HDCP_REVOC_RAM_27(i) (DPTX_CTRL_CFG_BASE(i) + 0xe8c )
    #define REG_DPTX_HDCP_REVOC_RAM_28(i) (DPTX_CTRL_CFG_BASE(i) + 0xe90 )
    #define REG_DPTX_HDCP_REVOC_RAM_29(i) (DPTX_CTRL_CFG_BASE(i) + 0xe94 )
    #define REG_DPTX_HDCP_REVOC_RAM_30(i) (DPTX_CTRL_CFG_BASE(i) + 0xe98 )
    #define REG_DPTX_HDCP_REVOC_RAM_31(i) (DPTX_CTRL_CFG_BASE(i) + 0xe9c )
    #define REG_DPTX_HDCP_REVOC_RAM_32(i) (DPTX_CTRL_CFG_BASE(i) + 0xea0 )
    #define REG_DPTX_HDCP_REVOC_RAM_33(i) (DPTX_CTRL_CFG_BASE(i) + 0xea4 )
    #define REG_DPTX_HDCP_REVOC_RAM_34(i) (DPTX_CTRL_CFG_BASE(i) + 0xea8 )
    #define REG_DPTX_HDCP_REVOC_RAM_35(i) (DPTX_CTRL_CFG_BASE(i) + 0xeac )
    #define REG_DPTX_HDCP_REVOC_RAM_36(i) (DPTX_CTRL_CFG_BASE(i) + 0xeb0 )
    #define REG_DPTX_HDCP_REVOC_RAM_37(i) (DPTX_CTRL_CFG_BASE(i) + 0xeb4 )
    #define REG_DPTX_HDCP_REVOC_RAM_38(i) (DPTX_CTRL_CFG_BASE(i) + 0xeb8 )
    #define REG_DPTX_HDCP_REVOC_RAM_39(i) (DPTX_CTRL_CFG_BASE(i) + 0xebc )
    #define REG_DPTX_HDCP_REVOC_RAM_40(i) (DPTX_CTRL_CFG_BASE(i) + 0xec0 )
    #define REG_DPTX_HDCP_REVOC_RAM_41(i) (DPTX_CTRL_CFG_BASE(i) + 0xec4 )
    #define REG_DPTX_HDCP_REVOC_RAM_42(i) (DPTX_CTRL_CFG_BASE(i) + 0xec8 )
    #define REG_DPTX_HDCP_REVOC_RAM_43(i) (DPTX_CTRL_CFG_BASE(i) + 0xecc )
    #define REG_DPTX_HDCP_REVOC_RAM_44(i) (DPTX_CTRL_CFG_BASE(i) + 0xed0 )
    #define REG_DPTX_HDCP_REVOC_RAM_45(i) (DPTX_CTRL_CFG_BASE(i) + 0xed4 )
    #define REG_DPTX_HDCP_REVOC_RAM_46(i) (DPTX_CTRL_CFG_BASE(i) + 0xed8 )
    #define REG_DPTX_HDCP_REVOC_RAM_47(i) (DPTX_CTRL_CFG_BASE(i) + 0xedc )
    #define REG_DPTX_HDCP_REVOC_RAM_48(i) (DPTX_CTRL_CFG_BASE(i) + 0xee0 )
    #define REG_DPTX_HDCP_REVOC_RAM_49(i) (DPTX_CTRL_CFG_BASE(i) + 0xee4 )
    #define REG_DPTX_HDCP_REVOC_RAM_50(i) (DPTX_CTRL_CFG_BASE(i) + 0xee8 )
    #define REG_DPTX_HDCP_REVOC_RAM_51(i) (DPTX_CTRL_CFG_BASE(i) + 0xeec )
    #define REG_DPTX_HDCP_REVOC_RAM_52(i) (DPTX_CTRL_CFG_BASE(i) + 0xef0 )
    #define REG_DPTX_HDCP_REVOC_RAM_53(i) (DPTX_CTRL_CFG_BASE(i) + 0xef4 )
    #define REG_DPTX_HDCP_REVOC_RAM_54(i) (DPTX_CTRL_CFG_BASE(i) + 0xef8 )
    #define REG_DPTX_HDCP_REVOC_RAM_55(i) (DPTX_CTRL_CFG_BASE(i) + 0xefc )
    #define REG_DPTX_HDCP_REVOC_RAM_56(i) (DPTX_CTRL_CFG_BASE(i) + 0xf00 )
    #define REG_DPTX_HDCP_REVOC_RAM_57(i) (DPTX_CTRL_CFG_BASE(i) + 0xf04 )
    #define REG_DPTX_HDCP_REVOC_RAM_58(i) (DPTX_CTRL_CFG_BASE(i) + 0xf08 )
    #define REG_DPTX_HDCP_REVOC_RAM_59(i) (DPTX_CTRL_CFG_BASE(i) + 0xf0c )
    #define REG_DPTX_HDCP_REVOC_RAM_60(i) (DPTX_CTRL_CFG_BASE(i) + 0xf10 )
    #define REG_DPTX_HDCP_REVOC_RAM_61(i) (DPTX_CTRL_CFG_BASE(i) + 0xf14 )
    #define REG_DPTX_HDCP_REVOC_RAM_62(i) (DPTX_CTRL_CFG_BASE(i) + 0xf18 )
    #define REG_DPTX_HDCP_REVOC_RAM_63(i) (DPTX_CTRL_CFG_BASE(i) + 0xf1c )
    #define REG_DPTX_HDCP_REVOC_RAM_64(i) (DPTX_CTRL_CFG_BASE(i) + 0xf20 )
    #define REG_DPTX_HDCP_REVOC_RAM_65(i) (DPTX_CTRL_CFG_BASE(i) + 0xf24 )
    #define REG_DPTX_HDCP_REVOC_RAM_66(i) (DPTX_CTRL_CFG_BASE(i) + 0xf28 )
    #define REG_DPTX_HDCP_REVOC_RAM_67(i) (DPTX_CTRL_CFG_BASE(i) + 0xf2c )
    #define REG_DPTX_HDCP_REVOC_RAM_68(i) (DPTX_CTRL_CFG_BASE(i) + 0xf30 )
    #define REG_DPTX_HDCP_REVOC_RAM_69(i) (DPTX_CTRL_CFG_BASE(i) + 0xf34 )
    #define REG_DPTX_HDCP_REVOC_RAM_70(i) (DPTX_CTRL_CFG_BASE(i) + 0xf38 )
    #define REG_DPTX_HDCP_REVOC_RAM_71(i) (DPTX_CTRL_CFG_BASE(i) + 0xf3c )
    #define REG_DPTX_HDCP_REVOC_RAM_72(i) (DPTX_CTRL_CFG_BASE(i) + 0xf40 )
    #define REG_DPTX_HDCP_REVOC_RAM_73(i) (DPTX_CTRL_CFG_BASE(i) + 0xf44 )
    #define REG_DPTX_HDCP_REVOC_RAM_74(i) (DPTX_CTRL_CFG_BASE(i) + 0xf48 )
    #define REG_DPTX_HDCP_REVOC_RAM_75(i) (DPTX_CTRL_CFG_BASE(i) + 0xf4c )
    #define REG_DPTX_HDCP_REVOC_RAM_76(i) (DPTX_CTRL_CFG_BASE(i) + 0xf50 )
    #define REG_DPTX_HDCP_REVOC_RAM_77(i) (DPTX_CTRL_CFG_BASE(i) + 0xf54 )
    #define REG_DPTX_HDCP_REVOC_RAM_78(i) (DPTX_CTRL_CFG_BASE(i) + 0xf58 )
    #define REG_DPTX_HDCP_REVOC_RAM_79(i) (DPTX_CTRL_CFG_BASE(i) + 0xf5c )
    #define REG_DPTX_HDCP_REVOC_RAM_80(i) (DPTX_CTRL_CFG_BASE(i) + 0xf60 )
    #define REG_DPTX_HDCP_REVOC_RAM_81(i) (DPTX_CTRL_CFG_BASE(i) + 0xf64 )
    #define REG_DPTX_HDCP_REVOC_RAM_82(i) (DPTX_CTRL_CFG_BASE(i) + 0xf68 )
    #define REG_DPTX_HDCP_REVOC_RAM_83(i) (DPTX_CTRL_CFG_BASE(i) + 0xf6c )
    #define REG_DPTX_HDCP_REVOC_RAM_84(i) (DPTX_CTRL_CFG_BASE(i) + 0xf70 )
    #define REG_DPTX_HDCP_REVOC_RAM_85(i) (DPTX_CTRL_CFG_BASE(i) + 0xf74 )
    #define REG_DPTX_HDCP_REVOC_RAM_86(i) (DPTX_CTRL_CFG_BASE(i) + 0xf78 )
    #define REG_DPTX_HDCP_REVOC_RAM_87(i) (DPTX_CTRL_CFG_BASE(i) + 0xf7c )
    #define REG_DPTX_HDCP_REVOC_RAM_88(i) (DPTX_CTRL_CFG_BASE(i) + 0xf80 )
    #define REG_DPTX_HDCP_REVOC_RAM_89(i) (DPTX_CTRL_CFG_BASE(i) + 0xf84 )
    #define REG_DPTX_HDCP_REVOC_RAM_90(i) (DPTX_CTRL_CFG_BASE(i) + 0xf88 )
    #define REG_DPTX_HDCP_REVOC_RAM_91(i) (DPTX_CTRL_CFG_BASE(i) + 0xf8c )
    #define REG_DPTX_HDCP_REVOC_RAM_92(i) (DPTX_CTRL_CFG_BASE(i) + 0xf90 )
    #define REG_DPTX_HDCP_REVOC_RAM_93(i) (DPTX_CTRL_CFG_BASE(i) + 0xf94 )
    #define REG_DPTX_HDCP_REVOC_RAM_94(i) (DPTX_CTRL_CFG_BASE(i) + 0xf98 )
    #define REG_DPTX_HDCP_REVOC_RAM_95(i) (DPTX_CTRL_CFG_BASE(i) + 0xf9c )
    #define REG_DPTX_HDCP_REVOC_RAM_96(i) (DPTX_CTRL_CFG_BASE(i) + 0xfa0 )
    #define REG_DPTX_HDCP_REVOC_RAM_97(i) (DPTX_CTRL_CFG_BASE(i) + 0xfa4 )
    #define REG_DPTX_HDCP_REVOC_RAM_98(i) (DPTX_CTRL_CFG_BASE(i) + 0xfa8 )
    #define REG_DPTX_HDCP_REVOC_RAM_99(i) (DPTX_CTRL_CFG_BASE(i) + 0xfac )
    #define REG_DPTX_HDCP_REVOC_RAM_100(i) (DPTX_CTRL_CFG_BASE(i) + 0xfb0 )
    #define REG_DPTX_HDCP_REVOC_RAM_101(i) (DPTX_CTRL_CFG_BASE(i) + 0xfb4 )
    #define REG_DPTX_HDCP_REVOC_RAM_102(i) (DPTX_CTRL_CFG_BASE(i) + 0xfb8 )
    #define REG_DPTX_HDCP_REVOC_RAM_103(i) (DPTX_CTRL_CFG_BASE(i) + 0xfbc )
    #define REG_DPTX_HDCP_REVOC_RAM_104(i) (DPTX_CTRL_CFG_BASE(i) + 0xfc0 )
    #define REG_DPTX_HDCP_REVOC_RAM_105(i) (DPTX_CTRL_CFG_BASE(i) + 0xfc4 )
    #define REG_DPTX_HDCP_REVOC_RAM_106(i) (DPTX_CTRL_CFG_BASE(i) + 0xfc8 )
    #define REG_DPTX_HDCP_REVOC_RAM_107(i) (DPTX_CTRL_CFG_BASE(i) + 0xfcc )
    #define REG_DPTX_HDCP_REVOC_RAM_108(i) (DPTX_CTRL_CFG_BASE(i) + 0xfd0 )
    #define REG_DPTX_HDCP_REVOC_RAM_109(i) (DPTX_CTRL_CFG_BASE(i) + 0xfd4 )
    #define REG_DPTX_HDCP_REVOC_RAM_110(i) (DPTX_CTRL_CFG_BASE(i) + 0xfd8 )
    #define REG_DPTX_HDCP_REVOC_RAM_111(i) (DPTX_CTRL_CFG_BASE(i) + 0xfdc )
    #define REG_DPTX_HDCP_REVOC_RAM_112(i) (DPTX_CTRL_CFG_BASE(i) + 0xfe0 )
    #define REG_DPTX_HDCP_REVOC_RAM_113(i) (DPTX_CTRL_CFG_BASE(i) + 0xfe4 )
    #define REG_DPTX_HDCP_REVOC_RAM_114(i) (DPTX_CTRL_CFG_BASE(i) + 0xfe8 )
    #define REG_DPTX_HDCP_REVOC_RAM_115(i) (DPTX_CTRL_CFG_BASE(i) + 0xfec )
    #define REG_DPTX_HDCP_REVOC_RAM_116(i) (DPTX_CTRL_CFG_BASE(i) + 0xff0 )
    #define REG_DPTX_HDCP_REVOC_RAM_117(i) (DPTX_CTRL_CFG_BASE(i) + 0xff4 )
    #define REG_DPTX_HDCP_REVOC_RAM_118(i) (DPTX_CTRL_CFG_BASE(i) + 0xff8 )
    #define REG_DPTX_HDCP_REVOC_RAM_119(i) (DPTX_CTRL_CFG_BASE(i) + 0xffc )
    #define REG_DPTX_HDCP_REVOC_RAM_120(i) (DPTX_CTRL_CFG_BASE(i) + 0x1000 )
    #define REG_DPTX_HDCP_REVOC_RAM_121(i) (DPTX_CTRL_CFG_BASE(i) + 0x1004 )
    #define REG_DPTX_HDCP_REVOC_RAM_122(i) (DPTX_CTRL_CFG_BASE(i) + 0x1008 )
    #define REG_DPTX_HDCP_REVOC_RAM_123(i) (DPTX_CTRL_CFG_BASE(i) + 0x100c )
    #define REG_DPTX_HDCP_REVOC_RAM_124(i) (DPTX_CTRL_CFG_BASE(i) + 0x1010 )
    #define REG_DPTX_HDCP_REVOC_RAM_125(i) (DPTX_CTRL_CFG_BASE(i) + 0x1014 )
    #define REG_DPTX_HDCP_REVOC_RAM_126(i) (DPTX_CTRL_CFG_BASE(i) + 0x1018 )
    #define REG_DPTX_HDCP_REVOC_RAM_127(i) (DPTX_CTRL_CFG_BASE(i) + 0x101c )
    #define REG_DPTX_HDCP_REVOC_RAM_128(i) (DPTX_CTRL_CFG_BASE(i) + 0x1020 )
    #define REG_DPTX_HDCP_REVOC_RAM_129(i) (DPTX_CTRL_CFG_BASE(i) + 0x1024 )
    #define REG_DPTX_HDCP_REVOC_RAM_130(i) (DPTX_CTRL_CFG_BASE(i) + 0x1028 )
    #define REG_DPTX_HDCP_REVOC_RAM_131(i) (DPTX_CTRL_CFG_BASE(i) + 0x102c )
    #define REG_DPTX_HDCP_REVOC_RAM_132(i) (DPTX_CTRL_CFG_BASE(i) + 0x1030 )
    #define REG_DPTX_HDCP_REVOC_RAM_133(i) (DPTX_CTRL_CFG_BASE(i) + 0x1034 )
    #define REG_DPTX_HDCP_REVOC_RAM_134(i) (DPTX_CTRL_CFG_BASE(i) + 0x1038 )
    #define REG_DPTX_HDCP_REVOC_RAM_135(i) (DPTX_CTRL_CFG_BASE(i) + 0x103c )
    #define REG_DPTX_HDCP_REVOC_RAM_136(i) (DPTX_CTRL_CFG_BASE(i) + 0x1040 )
    #define REG_DPTX_HDCP_REVOC_RAM_137(i) (DPTX_CTRL_CFG_BASE(i) + 0x1044 )
    #define REG_DPTX_HDCP_REVOC_RAM_138(i) (DPTX_CTRL_CFG_BASE(i) + 0x1048 )
    #define REG_DPTX_HDCP_REVOC_RAM_139(i) (DPTX_CTRL_CFG_BASE(i) + 0x104c )
    #define REG_DPTX_HDCP_REVOC_RAM_140(i) (DPTX_CTRL_CFG_BASE(i) + 0x1050 )
    #define REG_DPTX_HDCP_REVOC_RAM_141(i) (DPTX_CTRL_CFG_BASE(i) + 0x1054 )
    #define REG_DPTX_HDCP_REVOC_RAM_142(i) (DPTX_CTRL_CFG_BASE(i) + 0x1058 )
    #define REG_DPTX_HDCP_REVOC_RAM_143(i) (DPTX_CTRL_CFG_BASE(i) + 0x105c )
    #define REG_DPTX_HDCP_REVOC_RAM_144(i) (DPTX_CTRL_CFG_BASE(i) + 0x1060 )
    #define REG_DPTX_HDCP_REVOC_RAM_145(i) (DPTX_CTRL_CFG_BASE(i) + 0x1064 )
    #define REG_DPTX_HDCP_REVOC_RAM_146(i) (DPTX_CTRL_CFG_BASE(i) + 0x1068 )
    #define REG_DPTX_HDCP_REVOC_RAM_147(i) (DPTX_CTRL_CFG_BASE(i) + 0x106c )
    #define REG_DPTX_HDCP_REVOC_RAM_148(i) (DPTX_CTRL_CFG_BASE(i) + 0x1070 )
    #define REG_DPTX_HDCP_REVOC_RAM_149(i) (DPTX_CTRL_CFG_BASE(i) + 0x1074 )
    #define REG_DPTX_HDCP_REVOC_RAM_150(i) (DPTX_CTRL_CFG_BASE(i) + 0x1078 )
    #define REG_DPTX_HDCP_REVOC_RAM_151(i) (DPTX_CTRL_CFG_BASE(i) + 0x107c )
    #define REG_DPTX_HDCP_REVOC_RAM_152(i) (DPTX_CTRL_CFG_BASE(i) + 0x1080 )
    #define REG_DPTX_HDCP_REVOC_RAM_153(i) (DPTX_CTRL_CFG_BASE(i) + 0x1084 )
    #define REG_DPTX_HDCP_REVOC_RAM_154(i) (DPTX_CTRL_CFG_BASE(i) + 0x1088 )
    #define REG_DPTX_HDCP_REVOC_RAM_155(i) (DPTX_CTRL_CFG_BASE(i) + 0x108c )
    #define REG_DPTX_HDCP_REVOC_RAM_156(i) (DPTX_CTRL_CFG_BASE(i) + 0x1090 )
    #define REG_DPTX_HDCP_REVOC_RAM_157(i) (DPTX_CTRL_CFG_BASE(i) + 0x1094 )
    #define REG_DPTX_HDCP_REVOC_RAM_158(i) (DPTX_CTRL_CFG_BASE(i) + 0x1098 )
    #define REG_DPTX_HDCP_REVOC_RAM_159(i) (DPTX_CTRL_CFG_BASE(i) + 0x109c )
    #define REG_DPTX_HDCP_REVOC_RAM_160(i) (DPTX_CTRL_CFG_BASE(i) + 0x10a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_161(i) (DPTX_CTRL_CFG_BASE(i) + 0x10a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_162(i) (DPTX_CTRL_CFG_BASE(i) + 0x10a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_163(i) (DPTX_CTRL_CFG_BASE(i) + 0x10ac )
    #define REG_DPTX_HDCP_REVOC_RAM_164(i) (DPTX_CTRL_CFG_BASE(i) + 0x10b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_165(i) (DPTX_CTRL_CFG_BASE(i) + 0x10b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_166(i) (DPTX_CTRL_CFG_BASE(i) + 0x10b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_167(i) (DPTX_CTRL_CFG_BASE(i) + 0x10bc )
    #define REG_DPTX_HDCP_REVOC_RAM_168(i) (DPTX_CTRL_CFG_BASE(i) + 0x10c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_169(i) (DPTX_CTRL_CFG_BASE(i) + 0x10c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_170(i) (DPTX_CTRL_CFG_BASE(i) + 0x10c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_171(i) (DPTX_CTRL_CFG_BASE(i) + 0x10cc )
    #define REG_DPTX_HDCP_REVOC_RAM_172(i) (DPTX_CTRL_CFG_BASE(i) + 0x10d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_173(i) (DPTX_CTRL_CFG_BASE(i) + 0x10d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_174(i) (DPTX_CTRL_CFG_BASE(i) + 0x10d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_175(i) (DPTX_CTRL_CFG_BASE(i) + 0x10dc )
    #define REG_DPTX_HDCP_REVOC_RAM_176(i) (DPTX_CTRL_CFG_BASE(i) + 0x10e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_177(i) (DPTX_CTRL_CFG_BASE(i) + 0x10e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_178(i) (DPTX_CTRL_CFG_BASE(i) + 0x10e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_179(i) (DPTX_CTRL_CFG_BASE(i) + 0x10ec )
    #define REG_DPTX_HDCP_REVOC_RAM_180(i) (DPTX_CTRL_CFG_BASE(i) + 0x10f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_181(i) (DPTX_CTRL_CFG_BASE(i) + 0x10f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_182(i) (DPTX_CTRL_CFG_BASE(i) + 0x10f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_183(i) (DPTX_CTRL_CFG_BASE(i) + 0x10fc )
    #define REG_DPTX_HDCP_REVOC_RAM_184(i) (DPTX_CTRL_CFG_BASE(i) + 0x1100 )
    #define REG_DPTX_HDCP_REVOC_RAM_185(i) (DPTX_CTRL_CFG_BASE(i) + 0x1104 )
    #define REG_DPTX_HDCP_REVOC_RAM_186(i) (DPTX_CTRL_CFG_BASE(i) + 0x1108 )
    #define REG_DPTX_HDCP_REVOC_RAM_187(i) (DPTX_CTRL_CFG_BASE(i) + 0x110c )
    #define REG_DPTX_HDCP_REVOC_RAM_188(i) (DPTX_CTRL_CFG_BASE(i) + 0x1110 )
    #define REG_DPTX_HDCP_REVOC_RAM_189(i) (DPTX_CTRL_CFG_BASE(i) + 0x1114 )
    #define REG_DPTX_HDCP_REVOC_RAM_190(i) (DPTX_CTRL_CFG_BASE(i) + 0x1118 )
    #define REG_DPTX_HDCP_REVOC_RAM_191(i) (DPTX_CTRL_CFG_BASE(i) + 0x111c )
    #define REG_DPTX_HDCP_REVOC_RAM_192(i) (DPTX_CTRL_CFG_BASE(i) + 0x1120 )
    #define REG_DPTX_HDCP_REVOC_RAM_193(i) (DPTX_CTRL_CFG_BASE(i) + 0x1124 )
    #define REG_DPTX_HDCP_REVOC_RAM_194(i) (DPTX_CTRL_CFG_BASE(i) + 0x1128 )
    #define REG_DPTX_HDCP_REVOC_RAM_195(i) (DPTX_CTRL_CFG_BASE(i) + 0x112c )
    #define REG_DPTX_HDCP_REVOC_RAM_196(i) (DPTX_CTRL_CFG_BASE(i) + 0x1130 )
    #define REG_DPTX_HDCP_REVOC_RAM_197(i) (DPTX_CTRL_CFG_BASE(i) + 0x1134 )
    #define REG_DPTX_HDCP_REVOC_RAM_198(i) (DPTX_CTRL_CFG_BASE(i) + 0x1138 )
    #define REG_DPTX_HDCP_REVOC_RAM_199(i) (DPTX_CTRL_CFG_BASE(i) + 0x113c )
    #define REG_DPTX_HDCP_REVOC_RAM_200(i) (DPTX_CTRL_CFG_BASE(i) + 0x1140 )
    #define REG_DPTX_HDCP_REVOC_RAM_201(i) (DPTX_CTRL_CFG_BASE(i) + 0x1144 )
    #define REG_DPTX_HDCP_REVOC_RAM_202(i) (DPTX_CTRL_CFG_BASE(i) + 0x1148 )
    #define REG_DPTX_HDCP_REVOC_RAM_203(i) (DPTX_CTRL_CFG_BASE(i) + 0x114c )
    #define REG_DPTX_HDCP_REVOC_RAM_204(i) (DPTX_CTRL_CFG_BASE(i) + 0x1150 )
    #define REG_DPTX_HDCP_REVOC_RAM_205(i) (DPTX_CTRL_CFG_BASE(i) + 0x1154 )
    #define REG_DPTX_HDCP_REVOC_RAM_206(i) (DPTX_CTRL_CFG_BASE(i) + 0x1158 )
    #define REG_DPTX_HDCP_REVOC_RAM_207(i) (DPTX_CTRL_CFG_BASE(i) + 0x115c )
    #define REG_DPTX_HDCP_REVOC_RAM_208(i) (DPTX_CTRL_CFG_BASE(i) + 0x1160 )
    #define REG_DPTX_HDCP_REVOC_RAM_209(i) (DPTX_CTRL_CFG_BASE(i) + 0x1164 )
    #define REG_DPTX_HDCP_REVOC_RAM_210(i) (DPTX_CTRL_CFG_BASE(i) + 0x1168 )
    #define REG_DPTX_HDCP_REVOC_RAM_211(i) (DPTX_CTRL_CFG_BASE(i) + 0x116c )
    #define REG_DPTX_HDCP_REVOC_RAM_212(i) (DPTX_CTRL_CFG_BASE(i) + 0x1170 )
    #define REG_DPTX_HDCP_REVOC_RAM_213(i) (DPTX_CTRL_CFG_BASE(i) + 0x1174 )
    #define REG_DPTX_HDCP_REVOC_RAM_214(i) (DPTX_CTRL_CFG_BASE(i) + 0x1178 )
    #define REG_DPTX_HDCP_REVOC_RAM_215(i) (DPTX_CTRL_CFG_BASE(i) + 0x117c )
    #define REG_DPTX_HDCP_REVOC_RAM_216(i) (DPTX_CTRL_CFG_BASE(i) + 0x1180 )
    #define REG_DPTX_HDCP_REVOC_RAM_217(i) (DPTX_CTRL_CFG_BASE(i) + 0x1184 )
    #define REG_DPTX_HDCP_REVOC_RAM_218(i) (DPTX_CTRL_CFG_BASE(i) + 0x1188 )
    #define REG_DPTX_HDCP_REVOC_RAM_219(i) (DPTX_CTRL_CFG_BASE(i) + 0x118c )
    #define REG_DPTX_HDCP_REVOC_RAM_220(i) (DPTX_CTRL_CFG_BASE(i) + 0x1190 )
    #define REG_DPTX_HDCP_REVOC_RAM_221(i) (DPTX_CTRL_CFG_BASE(i) + 0x1194 )
    #define REG_DPTX_HDCP_REVOC_RAM_222(i) (DPTX_CTRL_CFG_BASE(i) + 0x1198 )
    #define REG_DPTX_HDCP_REVOC_RAM_223(i) (DPTX_CTRL_CFG_BASE(i) + 0x119c )
    #define REG_DPTX_HDCP_REVOC_RAM_224(i) (DPTX_CTRL_CFG_BASE(i) + 0x11a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_225(i) (DPTX_CTRL_CFG_BASE(i) + 0x11a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_226(i) (DPTX_CTRL_CFG_BASE(i) + 0x11a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_227(i) (DPTX_CTRL_CFG_BASE(i) + 0x11ac )
    #define REG_DPTX_HDCP_REVOC_RAM_228(i) (DPTX_CTRL_CFG_BASE(i) + 0x11b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_229(i) (DPTX_CTRL_CFG_BASE(i) + 0x11b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_230(i) (DPTX_CTRL_CFG_BASE(i) + 0x11b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_231(i) (DPTX_CTRL_CFG_BASE(i) + 0x11bc )
    #define REG_DPTX_HDCP_REVOC_RAM_232(i) (DPTX_CTRL_CFG_BASE(i) + 0x11c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_233(i) (DPTX_CTRL_CFG_BASE(i) + 0x11c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_234(i) (DPTX_CTRL_CFG_BASE(i) + 0x11c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_235(i) (DPTX_CTRL_CFG_BASE(i) + 0x11cc )
    #define REG_DPTX_HDCP_REVOC_RAM_236(i) (DPTX_CTRL_CFG_BASE(i) + 0x11d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_237(i) (DPTX_CTRL_CFG_BASE(i) + 0x11d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_238(i) (DPTX_CTRL_CFG_BASE(i) + 0x11d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_239(i) (DPTX_CTRL_CFG_BASE(i) + 0x11dc )
    #define REG_DPTX_HDCP_REVOC_RAM_240(i) (DPTX_CTRL_CFG_BASE(i) + 0x11e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_241(i) (DPTX_CTRL_CFG_BASE(i) + 0x11e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_242(i) (DPTX_CTRL_CFG_BASE(i) + 0x11e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_243(i) (DPTX_CTRL_CFG_BASE(i) + 0x11ec )
    #define REG_DPTX_HDCP_REVOC_RAM_244(i) (DPTX_CTRL_CFG_BASE(i) + 0x11f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_245(i) (DPTX_CTRL_CFG_BASE(i) + 0x11f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_246(i) (DPTX_CTRL_CFG_BASE(i) + 0x11f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_247(i) (DPTX_CTRL_CFG_BASE(i) + 0x11fc )
    #define REG_DPTX_HDCP_REVOC_RAM_248(i) (DPTX_CTRL_CFG_BASE(i) + 0x1200 )
    #define REG_DPTX_HDCP_REVOC_RAM_249(i) (DPTX_CTRL_CFG_BASE(i) + 0x1204 )
    #define REG_DPTX_HDCP_REVOC_RAM_250(i) (DPTX_CTRL_CFG_BASE(i) + 0x1208 )
    #define REG_DPTX_HDCP_REVOC_RAM_251(i) (DPTX_CTRL_CFG_BASE(i) + 0x120c )
    #define REG_DPTX_HDCP_REVOC_RAM_252(i) (DPTX_CTRL_CFG_BASE(i) + 0x1210 )
    #define REG_DPTX_HDCP_REVOC_RAM_253(i) (DPTX_CTRL_CFG_BASE(i) + 0x1214 )
    #define REG_DPTX_HDCP_REVOC_RAM_254(i) (DPTX_CTRL_CFG_BASE(i) + 0x1218 )
    #define REG_DPTX_HDCP_REVOC_RAM_255(i) (DPTX_CTRL_CFG_BASE(i) + 0x121c )
    #define REG_DPTX_HDCP_REVOC_RAM_256(i) (DPTX_CTRL_CFG_BASE(i) + 0x1220 )
    #define REG_DPTX_HDCP_REVOC_RAM_257(i) (DPTX_CTRL_CFG_BASE(i) + 0x1224 )
    #define REG_DPTX_HDCP_REVOC_RAM_258(i) (DPTX_CTRL_CFG_BASE(i) + 0x1228 )
    #define REG_DPTX_HDCP_REVOC_RAM_259(i) (DPTX_CTRL_CFG_BASE(i) + 0x122c )
    #define REG_DPTX_HDCP_REVOC_RAM_260(i) (DPTX_CTRL_CFG_BASE(i) + 0x1230 )
    #define REG_DPTX_HDCP_REVOC_RAM_261(i) (DPTX_CTRL_CFG_BASE(i) + 0x1234 )
    #define REG_DPTX_HDCP_REVOC_RAM_262(i) (DPTX_CTRL_CFG_BASE(i) + 0x1238 )
    #define REG_DPTX_HDCP_REVOC_RAM_263(i) (DPTX_CTRL_CFG_BASE(i) + 0x123c )
    #define REG_DPTX_HDCP_REVOC_RAM_264(i) (DPTX_CTRL_CFG_BASE(i) + 0x1240 )
    #define REG_DPTX_HDCP_REVOC_RAM_265(i) (DPTX_CTRL_CFG_BASE(i) + 0x1244 )
    #define REG_DPTX_HDCP_REVOC_RAM_266(i) (DPTX_CTRL_CFG_BASE(i) + 0x1248 )
    #define REG_DPTX_HDCP_REVOC_RAM_267(i) (DPTX_CTRL_CFG_BASE(i) + 0x124c )
    #define REG_DPTX_HDCP_REVOC_RAM_268(i) (DPTX_CTRL_CFG_BASE(i) + 0x1250 )
    #define REG_DPTX_HDCP_REVOC_RAM_269(i) (DPTX_CTRL_CFG_BASE(i) + 0x1254 )
    #define REG_DPTX_HDCP_REVOC_RAM_270(i) (DPTX_CTRL_CFG_BASE(i) + 0x1258 )
    #define REG_DPTX_HDCP_REVOC_RAM_271(i) (DPTX_CTRL_CFG_BASE(i) + 0x125c )
    #define REG_DPTX_HDCP_REVOC_RAM_272(i) (DPTX_CTRL_CFG_BASE(i) + 0x1260 )
    #define REG_DPTX_HDCP_REVOC_RAM_273(i) (DPTX_CTRL_CFG_BASE(i) + 0x1264 )
    #define REG_DPTX_HDCP_REVOC_RAM_274(i) (DPTX_CTRL_CFG_BASE(i) + 0x1268 )
    #define REG_DPTX_HDCP_REVOC_RAM_275(i) (DPTX_CTRL_CFG_BASE(i) + 0x126c )
    #define REG_DPTX_HDCP_REVOC_RAM_276(i) (DPTX_CTRL_CFG_BASE(i) + 0x1270 )
    #define REG_DPTX_HDCP_REVOC_RAM_277(i) (DPTX_CTRL_CFG_BASE(i) + 0x1274 )
    #define REG_DPTX_HDCP_REVOC_RAM_278(i) (DPTX_CTRL_CFG_BASE(i) + 0x1278 )
    #define REG_DPTX_HDCP_REVOC_RAM_279(i) (DPTX_CTRL_CFG_BASE(i) + 0x127c )
    #define REG_DPTX_HDCP_REVOC_RAM_280(i) (DPTX_CTRL_CFG_BASE(i) + 0x1280 )
    #define REG_DPTX_HDCP_REVOC_RAM_281(i) (DPTX_CTRL_CFG_BASE(i) + 0x1284 )
    #define REG_DPTX_HDCP_REVOC_RAM_282(i) (DPTX_CTRL_CFG_BASE(i) + 0x1288 )
    #define REG_DPTX_HDCP_REVOC_RAM_283(i) (DPTX_CTRL_CFG_BASE(i) + 0x128c )
    #define REG_DPTX_HDCP_REVOC_RAM_284(i) (DPTX_CTRL_CFG_BASE(i) + 0x1290 )
    #define REG_DPTX_HDCP_REVOC_RAM_285(i) (DPTX_CTRL_CFG_BASE(i) + 0x1294 )
    #define REG_DPTX_HDCP_REVOC_RAM_286(i) (DPTX_CTRL_CFG_BASE(i) + 0x1298 )
    #define REG_DPTX_HDCP_REVOC_RAM_287(i) (DPTX_CTRL_CFG_BASE(i) + 0x129c )
    #define REG_DPTX_HDCP_REVOC_RAM_288(i) (DPTX_CTRL_CFG_BASE(i) + 0x12a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_289(i) (DPTX_CTRL_CFG_BASE(i) + 0x12a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_290(i) (DPTX_CTRL_CFG_BASE(i) + 0x12a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_291(i) (DPTX_CTRL_CFG_BASE(i) + 0x12ac )
    #define REG_DPTX_HDCP_REVOC_RAM_292(i) (DPTX_CTRL_CFG_BASE(i) + 0x12b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_293(i) (DPTX_CTRL_CFG_BASE(i) + 0x12b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_294(i) (DPTX_CTRL_CFG_BASE(i) + 0x12b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_295(i) (DPTX_CTRL_CFG_BASE(i) + 0x12bc )
    #define REG_DPTX_HDCP_REVOC_RAM_296(i) (DPTX_CTRL_CFG_BASE(i) + 0x12c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_297(i) (DPTX_CTRL_CFG_BASE(i) + 0x12c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_298(i) (DPTX_CTRL_CFG_BASE(i) + 0x12c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_299(i) (DPTX_CTRL_CFG_BASE(i) + 0x12cc )
    #define REG_DPTX_HDCP_REVOC_RAM_300(i) (DPTX_CTRL_CFG_BASE(i) + 0x12d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_301(i) (DPTX_CTRL_CFG_BASE(i) + 0x12d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_302(i) (DPTX_CTRL_CFG_BASE(i) + 0x12d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_303(i) (DPTX_CTRL_CFG_BASE(i) + 0x12dc )
    #define REG_DPTX_HDCP_REVOC_RAM_304(i) (DPTX_CTRL_CFG_BASE(i) + 0x12e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_305(i) (DPTX_CTRL_CFG_BASE(i) + 0x12e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_306(i) (DPTX_CTRL_CFG_BASE(i) + 0x12e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_307(i) (DPTX_CTRL_CFG_BASE(i) + 0x12ec )
    #define REG_DPTX_HDCP_REVOC_RAM_308(i) (DPTX_CTRL_CFG_BASE(i) + 0x12f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_309(i) (DPTX_CTRL_CFG_BASE(i) + 0x12f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_310(i) (DPTX_CTRL_CFG_BASE(i) + 0x12f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_311(i) (DPTX_CTRL_CFG_BASE(i) + 0x12fc )
    #define REG_DPTX_HDCP_REVOC_RAM_312(i) (DPTX_CTRL_CFG_BASE(i) + 0x1300 )
    #define REG_DPTX_HDCP_REVOC_RAM_313(i) (DPTX_CTRL_CFG_BASE(i) + 0x1304 )
    #define REG_DPTX_HDCP_REVOC_RAM_314(i) (DPTX_CTRL_CFG_BASE(i) + 0x1308 )
    #define REG_DPTX_HDCP_REVOC_RAM_315(i) (DPTX_CTRL_CFG_BASE(i) + 0x130c )
    #define REG_DPTX_HDCP_REVOC_RAM_316(i) (DPTX_CTRL_CFG_BASE(i) + 0x1310 )
    #define REG_DPTX_HDCP_REVOC_RAM_317(i) (DPTX_CTRL_CFG_BASE(i) + 0x1314 )
    #define REG_DPTX_HDCP_REVOC_RAM_318(i) (DPTX_CTRL_CFG_BASE(i) + 0x1318 )
    #define REG_DPTX_HDCP_REVOC_RAM_319(i) (DPTX_CTRL_CFG_BASE(i) + 0x131c )
    #define REG_DPTX_HDCP_REVOC_RAM_320(i) (DPTX_CTRL_CFG_BASE(i) + 0x1320 )
    #define REG_DPTX_HDCP_REVOC_RAM_321(i) (DPTX_CTRL_CFG_BASE(i) + 0x1324 )
    #define REG_DPTX_HDCP_REVOC_RAM_322(i) (DPTX_CTRL_CFG_BASE(i) + 0x1328 )
    #define REG_DPTX_HDCP_REVOC_RAM_323(i) (DPTX_CTRL_CFG_BASE(i) + 0x132c )
    #define REG_DPTX_HDCP_REVOC_RAM_324(i) (DPTX_CTRL_CFG_BASE(i) + 0x1330 )
    #define REG_DPTX_HDCP_REVOC_RAM_325(i) (DPTX_CTRL_CFG_BASE(i) + 0x1334 )
    #define REG_DPTX_HDCP_REVOC_RAM_326(i) (DPTX_CTRL_CFG_BASE(i) + 0x1338 )
    #define REG_DPTX_HDCP_REVOC_RAM_327(i) (DPTX_CTRL_CFG_BASE(i) + 0x133c )
    #define REG_DPTX_HDCP_REVOC_RAM_328(i) (DPTX_CTRL_CFG_BASE(i) + 0x1340 )
    #define REG_DPTX_HDCP_REVOC_RAM_329(i) (DPTX_CTRL_CFG_BASE(i) + 0x1344 )
    #define REG_DPTX_HDCP_REVOC_RAM_330(i) (DPTX_CTRL_CFG_BASE(i) + 0x1348 )
    #define REG_DPTX_HDCP_REVOC_RAM_331(i) (DPTX_CTRL_CFG_BASE(i) + 0x134c )
    #define REG_DPTX_HDCP_REVOC_RAM_332(i) (DPTX_CTRL_CFG_BASE(i) + 0x1350 )
    #define REG_DPTX_HDCP_REVOC_RAM_333(i) (DPTX_CTRL_CFG_BASE(i) + 0x1354 )
    #define REG_DPTX_HDCP_REVOC_RAM_334(i) (DPTX_CTRL_CFG_BASE(i) + 0x1358 )
    #define REG_DPTX_HDCP_REVOC_RAM_335(i) (DPTX_CTRL_CFG_BASE(i) + 0x135c )
    #define REG_DPTX_HDCP_REVOC_RAM_336(i) (DPTX_CTRL_CFG_BASE(i) + 0x1360 )
    #define REG_DPTX_HDCP_REVOC_RAM_337(i) (DPTX_CTRL_CFG_BASE(i) + 0x1364 )
    #define REG_DPTX_HDCP_REVOC_RAM_338(i) (DPTX_CTRL_CFG_BASE(i) + 0x1368 )
    #define REG_DPTX_HDCP_REVOC_RAM_339(i) (DPTX_CTRL_CFG_BASE(i) + 0x136c )
    #define REG_DPTX_HDCP_REVOC_RAM_340(i) (DPTX_CTRL_CFG_BASE(i) + 0x1370 )
    #define REG_DPTX_HDCP_REVOC_RAM_341(i) (DPTX_CTRL_CFG_BASE(i) + 0x1374 )
    #define REG_DPTX_HDCP_REVOC_RAM_342(i) (DPTX_CTRL_CFG_BASE(i) + 0x1378 )
    #define REG_DPTX_HDCP_REVOC_RAM_343(i) (DPTX_CTRL_CFG_BASE(i) + 0x137c )
    #define REG_DPTX_HDCP_REVOC_RAM_344(i) (DPTX_CTRL_CFG_BASE(i) + 0x1380 )
    #define REG_DPTX_HDCP_REVOC_RAM_345(i) (DPTX_CTRL_CFG_BASE(i) + 0x1384 )
    #define REG_DPTX_HDCP_REVOC_RAM_346(i) (DPTX_CTRL_CFG_BASE(i) + 0x1388 )
    #define REG_DPTX_HDCP_REVOC_RAM_347(i) (DPTX_CTRL_CFG_BASE(i) + 0x138c )
    #define REG_DPTX_HDCP_REVOC_RAM_348(i) (DPTX_CTRL_CFG_BASE(i) + 0x1390 )
    #define REG_DPTX_HDCP_REVOC_RAM_349(i) (DPTX_CTRL_CFG_BASE(i) + 0x1394 )
    #define REG_DPTX_HDCP_REVOC_RAM_350(i) (DPTX_CTRL_CFG_BASE(i) + 0x1398 )
    #define REG_DPTX_HDCP_REVOC_RAM_351(i) (DPTX_CTRL_CFG_BASE(i) + 0x139c )
    #define REG_DPTX_HDCP_REVOC_RAM_352(i) (DPTX_CTRL_CFG_BASE(i) + 0x13a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_353(i) (DPTX_CTRL_CFG_BASE(i) + 0x13a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_354(i) (DPTX_CTRL_CFG_BASE(i) + 0x13a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_355(i) (DPTX_CTRL_CFG_BASE(i) + 0x13ac )
    #define REG_DPTX_HDCP_REVOC_RAM_356(i) (DPTX_CTRL_CFG_BASE(i) + 0x13b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_357(i) (DPTX_CTRL_CFG_BASE(i) + 0x13b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_358(i) (DPTX_CTRL_CFG_BASE(i) + 0x13b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_359(i) (DPTX_CTRL_CFG_BASE(i) + 0x13bc )
    #define REG_DPTX_HDCP_REVOC_RAM_360(i) (DPTX_CTRL_CFG_BASE(i) + 0x13c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_361(i) (DPTX_CTRL_CFG_BASE(i) + 0x13c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_362(i) (DPTX_CTRL_CFG_BASE(i) + 0x13c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_363(i) (DPTX_CTRL_CFG_BASE(i) + 0x13cc )
    #define REG_DPTX_HDCP_REVOC_RAM_364(i) (DPTX_CTRL_CFG_BASE(i) + 0x13d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_365(i) (DPTX_CTRL_CFG_BASE(i) + 0x13d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_366(i) (DPTX_CTRL_CFG_BASE(i) + 0x13d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_367(i) (DPTX_CTRL_CFG_BASE(i) + 0x13dc )
    #define REG_DPTX_HDCP_REVOC_RAM_368(i) (DPTX_CTRL_CFG_BASE(i) + 0x13e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_369(i) (DPTX_CTRL_CFG_BASE(i) + 0x13e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_370(i) (DPTX_CTRL_CFG_BASE(i) + 0x13e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_371(i) (DPTX_CTRL_CFG_BASE(i) + 0x13ec )
    #define REG_DPTX_HDCP_REVOC_RAM_372(i) (DPTX_CTRL_CFG_BASE(i) + 0x13f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_373(i) (DPTX_CTRL_CFG_BASE(i) + 0x13f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_374(i) (DPTX_CTRL_CFG_BASE(i) + 0x13f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_375(i) (DPTX_CTRL_CFG_BASE(i) + 0x13fc )
    #define REG_DPTX_HDCP_REVOC_RAM_376(i) (DPTX_CTRL_CFG_BASE(i) + 0x1400 )
    #define REG_DPTX_HDCP_REVOC_RAM_377(i) (DPTX_CTRL_CFG_BASE(i) + 0x1404 )
    #define REG_DPTX_HDCP_REVOC_RAM_378(i) (DPTX_CTRL_CFG_BASE(i) + 0x1408 )
    #define REG_DPTX_HDCP_REVOC_RAM_379(i) (DPTX_CTRL_CFG_BASE(i) + 0x140c )
    #define REG_DPTX_HDCP_REVOC_RAM_380(i) (DPTX_CTRL_CFG_BASE(i) + 0x1410 )
    #define REG_DPTX_HDCP_REVOC_RAM_381(i) (DPTX_CTRL_CFG_BASE(i) + 0x1414 )
    #define REG_DPTX_HDCP_REVOC_RAM_382(i) (DPTX_CTRL_CFG_BASE(i) + 0x1418 )
    #define REG_DPTX_HDCP_REVOC_RAM_383(i) (DPTX_CTRL_CFG_BASE(i) + 0x141c )
    #define REG_DPTX_HDCP_REVOC_RAM_384(i) (DPTX_CTRL_CFG_BASE(i) + 0x1420 )
    #define REG_DPTX_HDCP_REVOC_RAM_385(i) (DPTX_CTRL_CFG_BASE(i) + 0x1424 )
    #define REG_DPTX_HDCP_REVOC_RAM_386(i) (DPTX_CTRL_CFG_BASE(i) + 0x1428 )
    #define REG_DPTX_HDCP_REVOC_RAM_387(i) (DPTX_CTRL_CFG_BASE(i) + 0x142c )
    #define REG_DPTX_HDCP_REVOC_RAM_388(i) (DPTX_CTRL_CFG_BASE(i) + 0x1430 )
    #define REG_DPTX_HDCP_REVOC_RAM_389(i) (DPTX_CTRL_CFG_BASE(i) + 0x1434 )
    #define REG_DPTX_HDCP_REVOC_RAM_390(i) (DPTX_CTRL_CFG_BASE(i) + 0x1438 )
    #define REG_DPTX_HDCP_REVOC_RAM_391(i) (DPTX_CTRL_CFG_BASE(i) + 0x143c )
    #define REG_DPTX_HDCP_REVOC_RAM_392(i) (DPTX_CTRL_CFG_BASE(i) + 0x1440 )
    #define REG_DPTX_HDCP_REVOC_RAM_393(i) (DPTX_CTRL_CFG_BASE(i) + 0x1444 )
    #define REG_DPTX_HDCP_REVOC_RAM_394(i) (DPTX_CTRL_CFG_BASE(i) + 0x1448 )
    #define REG_DPTX_HDCP_REVOC_RAM_395(i) (DPTX_CTRL_CFG_BASE(i) + 0x144c )
    #define REG_DPTX_HDCP_REVOC_RAM_396(i) (DPTX_CTRL_CFG_BASE(i) + 0x1450 )
    #define REG_DPTX_HDCP_REVOC_RAM_397(i) (DPTX_CTRL_CFG_BASE(i) + 0x1454 )
    #define REG_DPTX_HDCP_REVOC_RAM_398(i) (DPTX_CTRL_CFG_BASE(i) + 0x1458 )
    #define REG_DPTX_HDCP_REVOC_RAM_399(i) (DPTX_CTRL_CFG_BASE(i) + 0x145c )
    #define REG_DPTX_HDCP_REVOC_RAM_400(i) (DPTX_CTRL_CFG_BASE(i) + 0x1460 )
    #define REG_DPTX_HDCP_REVOC_RAM_401(i) (DPTX_CTRL_CFG_BASE(i) + 0x1464 )
    #define REG_DPTX_HDCP_REVOC_RAM_402(i) (DPTX_CTRL_CFG_BASE(i) + 0x1468 )
    #define REG_DPTX_HDCP_REVOC_RAM_403(i) (DPTX_CTRL_CFG_BASE(i) + 0x146c )
    #define REG_DPTX_HDCP_REVOC_RAM_404(i) (DPTX_CTRL_CFG_BASE(i) + 0x1470 )
    #define REG_DPTX_HDCP_REVOC_RAM_405(i) (DPTX_CTRL_CFG_BASE(i) + 0x1474 )
    #define REG_DPTX_HDCP_REVOC_RAM_406(i) (DPTX_CTRL_CFG_BASE(i) + 0x1478 )
    #define REG_DPTX_HDCP_REVOC_RAM_407(i) (DPTX_CTRL_CFG_BASE(i) + 0x147c )
    #define REG_DPTX_HDCP_REVOC_RAM_408(i) (DPTX_CTRL_CFG_BASE(i) + 0x1480 )
    #define REG_DPTX_HDCP_REVOC_RAM_409(i) (DPTX_CTRL_CFG_BASE(i) + 0x1484 )
    #define REG_DPTX_HDCP_REVOC_RAM_410(i) (DPTX_CTRL_CFG_BASE(i) + 0x1488 )
    #define REG_DPTX_HDCP_REVOC_RAM_411(i) (DPTX_CTRL_CFG_BASE(i) + 0x148c )
    #define REG_DPTX_HDCP_REVOC_RAM_412(i) (DPTX_CTRL_CFG_BASE(i) + 0x1490 )
    #define REG_DPTX_HDCP_REVOC_RAM_413(i) (DPTX_CTRL_CFG_BASE(i) + 0x1494 )
    #define REG_DPTX_HDCP_REVOC_RAM_414(i) (DPTX_CTRL_CFG_BASE(i) + 0x1498 )
    #define REG_DPTX_HDCP_REVOC_RAM_415(i) (DPTX_CTRL_CFG_BASE(i) + 0x149c )
    #define REG_DPTX_HDCP_REVOC_RAM_416(i) (DPTX_CTRL_CFG_BASE(i) + 0x14a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_417(i) (DPTX_CTRL_CFG_BASE(i) + 0x14a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_418(i) (DPTX_CTRL_CFG_BASE(i) + 0x14a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_419(i) (DPTX_CTRL_CFG_BASE(i) + 0x14ac )
    #define REG_DPTX_HDCP_REVOC_RAM_420(i) (DPTX_CTRL_CFG_BASE(i) + 0x14b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_421(i) (DPTX_CTRL_CFG_BASE(i) + 0x14b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_422(i) (DPTX_CTRL_CFG_BASE(i) + 0x14b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_423(i) (DPTX_CTRL_CFG_BASE(i) + 0x14bc )
    #define REG_DPTX_HDCP_REVOC_RAM_424(i) (DPTX_CTRL_CFG_BASE(i) + 0x14c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_425(i) (DPTX_CTRL_CFG_BASE(i) + 0x14c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_426(i) (DPTX_CTRL_CFG_BASE(i) + 0x14c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_427(i) (DPTX_CTRL_CFG_BASE(i) + 0x14cc )
    #define REG_DPTX_HDCP_REVOC_RAM_428(i) (DPTX_CTRL_CFG_BASE(i) + 0x14d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_429(i) (DPTX_CTRL_CFG_BASE(i) + 0x14d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_430(i) (DPTX_CTRL_CFG_BASE(i) + 0x14d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_431(i) (DPTX_CTRL_CFG_BASE(i) + 0x14dc )
    #define REG_DPTX_HDCP_REVOC_RAM_432(i) (DPTX_CTRL_CFG_BASE(i) + 0x14e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_433(i) (DPTX_CTRL_CFG_BASE(i) + 0x14e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_434(i) (DPTX_CTRL_CFG_BASE(i) + 0x14e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_435(i) (DPTX_CTRL_CFG_BASE(i) + 0x14ec )
    #define REG_DPTX_HDCP_REVOC_RAM_436(i) (DPTX_CTRL_CFG_BASE(i) + 0x14f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_437(i) (DPTX_CTRL_CFG_BASE(i) + 0x14f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_438(i) (DPTX_CTRL_CFG_BASE(i) + 0x14f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_439(i) (DPTX_CTRL_CFG_BASE(i) + 0x14fc )
    #define REG_DPTX_HDCP_REVOC_RAM_440(i) (DPTX_CTRL_CFG_BASE(i) + 0x1500 )
    #define REG_DPTX_HDCP_REVOC_RAM_441(i) (DPTX_CTRL_CFG_BASE(i) + 0x1504 )
    #define REG_DPTX_HDCP_REVOC_RAM_442(i) (DPTX_CTRL_CFG_BASE(i) + 0x1508 )
    #define REG_DPTX_HDCP_REVOC_RAM_443(i) (DPTX_CTRL_CFG_BASE(i) + 0x150c )
    #define REG_DPTX_HDCP_REVOC_RAM_444(i) (DPTX_CTRL_CFG_BASE(i) + 0x1510 )
    #define REG_DPTX_HDCP_REVOC_RAM_445(i) (DPTX_CTRL_CFG_BASE(i) + 0x1514 )
    #define REG_DPTX_HDCP_REVOC_RAM_446(i) (DPTX_CTRL_CFG_BASE(i) + 0x1518 )
    #define REG_DPTX_HDCP_REVOC_RAM_447(i) (DPTX_CTRL_CFG_BASE(i) + 0x151c )
    #define REG_DPTX_HDCP_REVOC_RAM_448(i) (DPTX_CTRL_CFG_BASE(i) + 0x1520 )
    #define REG_DPTX_HDCP_REVOC_RAM_449(i) (DPTX_CTRL_CFG_BASE(i) + 0x1524 )
    #define REG_DPTX_HDCP_REVOC_RAM_450(i) (DPTX_CTRL_CFG_BASE(i) + 0x1528 )
    #define REG_DPTX_HDCP_REVOC_RAM_451(i) (DPTX_CTRL_CFG_BASE(i) + 0x152c )
    #define REG_DPTX_HDCP_REVOC_RAM_452(i) (DPTX_CTRL_CFG_BASE(i) + 0x1530 )
    #define REG_DPTX_HDCP_REVOC_RAM_453(i) (DPTX_CTRL_CFG_BASE(i) + 0x1534 )
    #define REG_DPTX_HDCP_REVOC_RAM_454(i) (DPTX_CTRL_CFG_BASE(i) + 0x1538 )
    #define REG_DPTX_HDCP_REVOC_RAM_455(i) (DPTX_CTRL_CFG_BASE(i) + 0x153c )
    #define REG_DPTX_HDCP_REVOC_RAM_456(i) (DPTX_CTRL_CFG_BASE(i) + 0x1540 )
    #define REG_DPTX_HDCP_REVOC_RAM_457(i) (DPTX_CTRL_CFG_BASE(i) + 0x1544 )
    #define REG_DPTX_HDCP_REVOC_RAM_458(i) (DPTX_CTRL_CFG_BASE(i) + 0x1548 )
    #define REG_DPTX_HDCP_REVOC_RAM_459(i) (DPTX_CTRL_CFG_BASE(i) + 0x154c )
    #define REG_DPTX_HDCP_REVOC_RAM_460(i) (DPTX_CTRL_CFG_BASE(i) + 0x1550 )
    #define REG_DPTX_HDCP_REVOC_RAM_461(i) (DPTX_CTRL_CFG_BASE(i) + 0x1554 )
    #define REG_DPTX_HDCP_REVOC_RAM_462(i) (DPTX_CTRL_CFG_BASE(i) + 0x1558 )
    #define REG_DPTX_HDCP_REVOC_RAM_463(i) (DPTX_CTRL_CFG_BASE(i) + 0x155c )
    #define REG_DPTX_HDCP_REVOC_RAM_464(i) (DPTX_CTRL_CFG_BASE(i) + 0x1560 )
    #define REG_DPTX_HDCP_REVOC_RAM_465(i) (DPTX_CTRL_CFG_BASE(i) + 0x1564 )
    #define REG_DPTX_HDCP_REVOC_RAM_466(i) (DPTX_CTRL_CFG_BASE(i) + 0x1568 )
    #define REG_DPTX_HDCP_REVOC_RAM_467(i) (DPTX_CTRL_CFG_BASE(i) + 0x156c )
    #define REG_DPTX_HDCP_REVOC_RAM_468(i) (DPTX_CTRL_CFG_BASE(i) + 0x1570 )
    #define REG_DPTX_HDCP_REVOC_RAM_469(i) (DPTX_CTRL_CFG_BASE(i) + 0x1574 )
    #define REG_DPTX_HDCP_REVOC_RAM_470(i) (DPTX_CTRL_CFG_BASE(i) + 0x1578 )
    #define REG_DPTX_HDCP_REVOC_RAM_471(i) (DPTX_CTRL_CFG_BASE(i) + 0x157c )
    #define REG_DPTX_HDCP_REVOC_RAM_472(i) (DPTX_CTRL_CFG_BASE(i) + 0x1580 )
    #define REG_DPTX_HDCP_REVOC_RAM_473(i) (DPTX_CTRL_CFG_BASE(i) + 0x1584 )
    #define REG_DPTX_HDCP_REVOC_RAM_474(i) (DPTX_CTRL_CFG_BASE(i) + 0x1588 )
    #define REG_DPTX_HDCP_REVOC_RAM_475(i) (DPTX_CTRL_CFG_BASE(i) + 0x158c )
    #define REG_DPTX_HDCP_REVOC_RAM_476(i) (DPTX_CTRL_CFG_BASE(i) + 0x1590 )
    #define REG_DPTX_HDCP_REVOC_RAM_477(i) (DPTX_CTRL_CFG_BASE(i) + 0x1594 )
    #define REG_DPTX_HDCP_REVOC_RAM_478(i) (DPTX_CTRL_CFG_BASE(i) + 0x1598 )
    #define REG_DPTX_HDCP_REVOC_RAM_479(i) (DPTX_CTRL_CFG_BASE(i) + 0x159c )
    #define REG_DPTX_HDCP_REVOC_RAM_480(i) (DPTX_CTRL_CFG_BASE(i) + 0x15a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_481(i) (DPTX_CTRL_CFG_BASE(i) + 0x15a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_482(i) (DPTX_CTRL_CFG_BASE(i) + 0x15a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_483(i) (DPTX_CTRL_CFG_BASE(i) + 0x15ac )
    #define REG_DPTX_HDCP_REVOC_RAM_484(i) (DPTX_CTRL_CFG_BASE(i) + 0x15b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_485(i) (DPTX_CTRL_CFG_BASE(i) + 0x15b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_486(i) (DPTX_CTRL_CFG_BASE(i) + 0x15b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_487(i) (DPTX_CTRL_CFG_BASE(i) + 0x15bc )
    #define REG_DPTX_HDCP_REVOC_RAM_488(i) (DPTX_CTRL_CFG_BASE(i) + 0x15c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_489(i) (DPTX_CTRL_CFG_BASE(i) + 0x15c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_490(i) (DPTX_CTRL_CFG_BASE(i) + 0x15c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_491(i) (DPTX_CTRL_CFG_BASE(i) + 0x15cc )
    #define REG_DPTX_HDCP_REVOC_RAM_492(i) (DPTX_CTRL_CFG_BASE(i) + 0x15d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_493(i) (DPTX_CTRL_CFG_BASE(i) + 0x15d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_494(i) (DPTX_CTRL_CFG_BASE(i) + 0x15d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_495(i) (DPTX_CTRL_CFG_BASE(i) + 0x15dc )
    #define REG_DPTX_HDCP_REVOC_RAM_496(i) (DPTX_CTRL_CFG_BASE(i) + 0x15e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_497(i) (DPTX_CTRL_CFG_BASE(i) + 0x15e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_498(i) (DPTX_CTRL_CFG_BASE(i) + 0x15e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_499(i) (DPTX_CTRL_CFG_BASE(i) + 0x15ec )
    #define REG_DPTX_HDCP_REVOC_RAM_500(i) (DPTX_CTRL_CFG_BASE(i) + 0x15f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_501(i) (DPTX_CTRL_CFG_BASE(i) + 0x15f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_502(i) (DPTX_CTRL_CFG_BASE(i) + 0x15f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_503(i) (DPTX_CTRL_CFG_BASE(i) + 0x15fc )
    #define REG_DPTX_HDCP_REVOC_RAM_504(i) (DPTX_CTRL_CFG_BASE(i) + 0x1600 )
    #define REG_DPTX_HDCP_REVOC_RAM_505(i) (DPTX_CTRL_CFG_BASE(i) + 0x1604 )
    #define REG_DPTX_HDCP_REVOC_RAM_506(i) (DPTX_CTRL_CFG_BASE(i) + 0x1608 )
    #define REG_DPTX_HDCP_REVOC_RAM_507(i) (DPTX_CTRL_CFG_BASE(i) + 0x160c )
    #define REG_DPTX_HDCP_REVOC_RAM_508(i) (DPTX_CTRL_CFG_BASE(i) + 0x1610 )
    #define REG_DPTX_HDCP_REVOC_RAM_509(i) (DPTX_CTRL_CFG_BASE(i) + 0x1614 )
    #define REG_DPTX_HDCP_REVOC_RAM_510(i) (DPTX_CTRL_CFG_BASE(i) + 0x1618 )
    #define REG_DPTX_HDCP_REVOC_RAM_511(i) (DPTX_CTRL_CFG_BASE(i) + 0x161c )
    #define REG_DPTX_HDCP_REVOC_RAM_512(i) (DPTX_CTRL_CFG_BASE(i) + 0x1620 )
    #define REG_DPTX_HDCP_REVOC_RAM_513(i) (DPTX_CTRL_CFG_BASE(i) + 0x1624 )
    #define REG_DPTX_HDCP_REVOC_RAM_514(i) (DPTX_CTRL_CFG_BASE(i) + 0x1628 )
    #define REG_DPTX_HDCP_REVOC_RAM_515(i) (DPTX_CTRL_CFG_BASE(i) + 0x162c )
    #define REG_DPTX_HDCP_REVOC_RAM_516(i) (DPTX_CTRL_CFG_BASE(i) + 0x1630 )
    #define REG_DPTX_HDCP_REVOC_RAM_517(i) (DPTX_CTRL_CFG_BASE(i) + 0x1634 )
    #define REG_DPTX_HDCP_REVOC_RAM_518(i) (DPTX_CTRL_CFG_BASE(i) + 0x1638 )
    #define REG_DPTX_HDCP_REVOC_RAM_519(i) (DPTX_CTRL_CFG_BASE(i) + 0x163c )
    #define REG_DPTX_HDCP_REVOC_RAM_520(i) (DPTX_CTRL_CFG_BASE(i) + 0x1640 )
    #define REG_DPTX_HDCP_REVOC_RAM_521(i) (DPTX_CTRL_CFG_BASE(i) + 0x1644 )
    #define REG_DPTX_HDCP_REVOC_RAM_522(i) (DPTX_CTRL_CFG_BASE(i) + 0x1648 )
    #define REG_DPTX_HDCP_REVOC_RAM_523(i) (DPTX_CTRL_CFG_BASE(i) + 0x164c )
    #define REG_DPTX_HDCP_REVOC_RAM_524(i) (DPTX_CTRL_CFG_BASE(i) + 0x1650 )
    #define REG_DPTX_HDCP_REVOC_RAM_525(i) (DPTX_CTRL_CFG_BASE(i) + 0x1654 )
    #define REG_DPTX_HDCP_REVOC_RAM_526(i) (DPTX_CTRL_CFG_BASE(i) + 0x1658 )
    #define REG_DPTX_HDCP_REVOC_RAM_527(i) (DPTX_CTRL_CFG_BASE(i) + 0x165c )
    #define REG_DPTX_HDCP_REVOC_RAM_528(i) (DPTX_CTRL_CFG_BASE(i) + 0x1660 )
    #define REG_DPTX_HDCP_REVOC_RAM_529(i) (DPTX_CTRL_CFG_BASE(i) + 0x1664 )
    #define REG_DPTX_HDCP_REVOC_RAM_530(i) (DPTX_CTRL_CFG_BASE(i) + 0x1668 )
    #define REG_DPTX_HDCP_REVOC_RAM_531(i) (DPTX_CTRL_CFG_BASE(i) + 0x166c )
    #define REG_DPTX_HDCP_REVOC_RAM_532(i) (DPTX_CTRL_CFG_BASE(i) + 0x1670 )
    #define REG_DPTX_HDCP_REVOC_RAM_533(i) (DPTX_CTRL_CFG_BASE(i) + 0x1674 )
    #define REG_DPTX_HDCP_REVOC_RAM_534(i) (DPTX_CTRL_CFG_BASE(i) + 0x1678 )
    #define REG_DPTX_HDCP_REVOC_RAM_535(i) (DPTX_CTRL_CFG_BASE(i) + 0x167c )
    #define REG_DPTX_HDCP_REVOC_RAM_536(i) (DPTX_CTRL_CFG_BASE(i) + 0x1680 )
    #define REG_DPTX_HDCP_REVOC_RAM_537(i) (DPTX_CTRL_CFG_BASE(i) + 0x1684 )
    #define REG_DPTX_HDCP_REVOC_RAM_538(i) (DPTX_CTRL_CFG_BASE(i) + 0x1688 )
    #define REG_DPTX_HDCP_REVOC_RAM_539(i) (DPTX_CTRL_CFG_BASE(i) + 0x168c )
    #define REG_DPTX_HDCP_REVOC_RAM_540(i) (DPTX_CTRL_CFG_BASE(i) + 0x1690 )
    #define REG_DPTX_HDCP_REVOC_RAM_541(i) (DPTX_CTRL_CFG_BASE(i) + 0x1694 )
    #define REG_DPTX_HDCP_REVOC_RAM_542(i) (DPTX_CTRL_CFG_BASE(i) + 0x1698 )
    #define REG_DPTX_HDCP_REVOC_RAM_543(i) (DPTX_CTRL_CFG_BASE(i) + 0x169c )
    #define REG_DPTX_HDCP_REVOC_RAM_544(i) (DPTX_CTRL_CFG_BASE(i) + 0x16a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_545(i) (DPTX_CTRL_CFG_BASE(i) + 0x16a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_546(i) (DPTX_CTRL_CFG_BASE(i) + 0x16a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_547(i) (DPTX_CTRL_CFG_BASE(i) + 0x16ac )
    #define REG_DPTX_HDCP_REVOC_RAM_548(i) (DPTX_CTRL_CFG_BASE(i) + 0x16b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_549(i) (DPTX_CTRL_CFG_BASE(i) + 0x16b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_550(i) (DPTX_CTRL_CFG_BASE(i) + 0x16b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_551(i) (DPTX_CTRL_CFG_BASE(i) + 0x16bc )
    #define REG_DPTX_HDCP_REVOC_RAM_552(i) (DPTX_CTRL_CFG_BASE(i) + 0x16c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_553(i) (DPTX_CTRL_CFG_BASE(i) + 0x16c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_554(i) (DPTX_CTRL_CFG_BASE(i) + 0x16c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_555(i) (DPTX_CTRL_CFG_BASE(i) + 0x16cc )
    #define REG_DPTX_HDCP_REVOC_RAM_556(i) (DPTX_CTRL_CFG_BASE(i) + 0x16d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_557(i) (DPTX_CTRL_CFG_BASE(i) + 0x16d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_558(i) (DPTX_CTRL_CFG_BASE(i) + 0x16d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_559(i) (DPTX_CTRL_CFG_BASE(i) + 0x16dc )
    #define REG_DPTX_HDCP_REVOC_RAM_560(i) (DPTX_CTRL_CFG_BASE(i) + 0x16e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_561(i) (DPTX_CTRL_CFG_BASE(i) + 0x16e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_562(i) (DPTX_CTRL_CFG_BASE(i) + 0x16e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_563(i) (DPTX_CTRL_CFG_BASE(i) + 0x16ec )
    #define REG_DPTX_HDCP_REVOC_RAM_564(i) (DPTX_CTRL_CFG_BASE(i) + 0x16f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_565(i) (DPTX_CTRL_CFG_BASE(i) + 0x16f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_566(i) (DPTX_CTRL_CFG_BASE(i) + 0x16f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_567(i) (DPTX_CTRL_CFG_BASE(i) + 0x16fc )
    #define REG_DPTX_HDCP_REVOC_RAM_568(i) (DPTX_CTRL_CFG_BASE(i) + 0x1700 )
    #define REG_DPTX_HDCP_REVOC_RAM_569(i) (DPTX_CTRL_CFG_BASE(i) + 0x1704 )
    #define REG_DPTX_HDCP_REVOC_RAM_570(i) (DPTX_CTRL_CFG_BASE(i) + 0x1708 )
    #define REG_DPTX_HDCP_REVOC_RAM_571(i) (DPTX_CTRL_CFG_BASE(i) + 0x170c )
    #define REG_DPTX_HDCP_REVOC_RAM_572(i) (DPTX_CTRL_CFG_BASE(i) + 0x1710 )
    #define REG_DPTX_HDCP_REVOC_RAM_573(i) (DPTX_CTRL_CFG_BASE(i) + 0x1714 )
    #define REG_DPTX_HDCP_REVOC_RAM_574(i) (DPTX_CTRL_CFG_BASE(i) + 0x1718 )
    #define REG_DPTX_HDCP_REVOC_RAM_575(i) (DPTX_CTRL_CFG_BASE(i) + 0x171c )
    #define REG_DPTX_HDCP_REVOC_RAM_576(i) (DPTX_CTRL_CFG_BASE(i) + 0x1720 )
    #define REG_DPTX_HDCP_REVOC_RAM_577(i) (DPTX_CTRL_CFG_BASE(i) + 0x1724 )
    #define REG_DPTX_HDCP_REVOC_RAM_578(i) (DPTX_CTRL_CFG_BASE(i) + 0x1728 )
    #define REG_DPTX_HDCP_REVOC_RAM_579(i) (DPTX_CTRL_CFG_BASE(i) + 0x172c )
    #define REG_DPTX_HDCP_REVOC_RAM_580(i) (DPTX_CTRL_CFG_BASE(i) + 0x1730 )
    #define REG_DPTX_HDCP_REVOC_RAM_581(i) (DPTX_CTRL_CFG_BASE(i) + 0x1734 )
    #define REG_DPTX_HDCP_REVOC_RAM_582(i) (DPTX_CTRL_CFG_BASE(i) + 0x1738 )
    #define REG_DPTX_HDCP_REVOC_RAM_583(i) (DPTX_CTRL_CFG_BASE(i) + 0x173c )
    #define REG_DPTX_HDCP_REVOC_RAM_584(i) (DPTX_CTRL_CFG_BASE(i) + 0x1740 )
    #define REG_DPTX_HDCP_REVOC_RAM_585(i) (DPTX_CTRL_CFG_BASE(i) + 0x1744 )
    #define REG_DPTX_HDCP_REVOC_RAM_586(i) (DPTX_CTRL_CFG_BASE(i) + 0x1748 )
    #define REG_DPTX_HDCP_REVOC_RAM_587(i) (DPTX_CTRL_CFG_BASE(i) + 0x174c )
    #define REG_DPTX_HDCP_REVOC_RAM_588(i) (DPTX_CTRL_CFG_BASE(i) + 0x1750 )
    #define REG_DPTX_HDCP_REVOC_RAM_589(i) (DPTX_CTRL_CFG_BASE(i) + 0x1754 )
    #define REG_DPTX_HDCP_REVOC_RAM_590(i) (DPTX_CTRL_CFG_BASE(i) + 0x1758 )
    #define REG_DPTX_HDCP_REVOC_RAM_591(i) (DPTX_CTRL_CFG_BASE(i) + 0x175c )
    #define REG_DPTX_HDCP_REVOC_RAM_592(i) (DPTX_CTRL_CFG_BASE(i) + 0x1760 )
    #define REG_DPTX_HDCP_REVOC_RAM_593(i) (DPTX_CTRL_CFG_BASE(i) + 0x1764 )
    #define REG_DPTX_HDCP_REVOC_RAM_594(i) (DPTX_CTRL_CFG_BASE(i) + 0x1768 )
    #define REG_DPTX_HDCP_REVOC_RAM_595(i) (DPTX_CTRL_CFG_BASE(i) + 0x176c )
    #define REG_DPTX_HDCP_REVOC_RAM_596(i) (DPTX_CTRL_CFG_BASE(i) + 0x1770 )
    #define REG_DPTX_HDCP_REVOC_RAM_597(i) (DPTX_CTRL_CFG_BASE(i) + 0x1774 )
    #define REG_DPTX_HDCP_REVOC_RAM_598(i) (DPTX_CTRL_CFG_BASE(i) + 0x1778 )
    #define REG_DPTX_HDCP_REVOC_RAM_599(i) (DPTX_CTRL_CFG_BASE(i) + 0x177c )
    #define REG_DPTX_HDCP_REVOC_RAM_600(i) (DPTX_CTRL_CFG_BASE(i) + 0x1780 )
    #define REG_DPTX_HDCP_REVOC_RAM_601(i) (DPTX_CTRL_CFG_BASE(i) + 0x1784 )
    #define REG_DPTX_HDCP_REVOC_RAM_602(i) (DPTX_CTRL_CFG_BASE(i) + 0x1788 )
    #define REG_DPTX_HDCP_REVOC_RAM_603(i) (DPTX_CTRL_CFG_BASE(i) + 0x178c )
    #define REG_DPTX_HDCP_REVOC_RAM_604(i) (DPTX_CTRL_CFG_BASE(i) + 0x1790 )
    #define REG_DPTX_HDCP_REVOC_RAM_605(i) (DPTX_CTRL_CFG_BASE(i) + 0x1794 )
    #define REG_DPTX_HDCP_REVOC_RAM_606(i) (DPTX_CTRL_CFG_BASE(i) + 0x1798 )
    #define REG_DPTX_HDCP_REVOC_RAM_607(i) (DPTX_CTRL_CFG_BASE(i) + 0x179c )
    #define REG_DPTX_HDCP_REVOC_RAM_608(i) (DPTX_CTRL_CFG_BASE(i) + 0x17a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_609(i) (DPTX_CTRL_CFG_BASE(i) + 0x17a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_610(i) (DPTX_CTRL_CFG_BASE(i) + 0x17a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_611(i) (DPTX_CTRL_CFG_BASE(i) + 0x17ac )
    #define REG_DPTX_HDCP_REVOC_RAM_612(i) (DPTX_CTRL_CFG_BASE(i) + 0x17b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_613(i) (DPTX_CTRL_CFG_BASE(i) + 0x17b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_614(i) (DPTX_CTRL_CFG_BASE(i) + 0x17b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_615(i) (DPTX_CTRL_CFG_BASE(i) + 0x17bc )
    #define REG_DPTX_HDCP_REVOC_RAM_616(i) (DPTX_CTRL_CFG_BASE(i) + 0x17c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_617(i) (DPTX_CTRL_CFG_BASE(i) + 0x17c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_618(i) (DPTX_CTRL_CFG_BASE(i) + 0x17c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_619(i) (DPTX_CTRL_CFG_BASE(i) + 0x17cc )
    #define REG_DPTX_HDCP_REVOC_RAM_620(i) (DPTX_CTRL_CFG_BASE(i) + 0x17d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_621(i) (DPTX_CTRL_CFG_BASE(i) + 0x17d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_622(i) (DPTX_CTRL_CFG_BASE(i) + 0x17d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_623(i) (DPTX_CTRL_CFG_BASE(i) + 0x17dc )
    #define REG_DPTX_HDCP_REVOC_RAM_624(i) (DPTX_CTRL_CFG_BASE(i) + 0x17e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_625(i) (DPTX_CTRL_CFG_BASE(i) + 0x17e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_626(i) (DPTX_CTRL_CFG_BASE(i) + 0x17e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_627(i) (DPTX_CTRL_CFG_BASE(i) + 0x17ec )
    #define REG_DPTX_HDCP_REVOC_RAM_628(i) (DPTX_CTRL_CFG_BASE(i) + 0x17f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_629(i) (DPTX_CTRL_CFG_BASE(i) + 0x17f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_630(i) (DPTX_CTRL_CFG_BASE(i) + 0x17f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_631(i) (DPTX_CTRL_CFG_BASE(i) + 0x17fc )
    #define REG_DPTX_HDCP_REVOC_RAM_632(i) (DPTX_CTRL_CFG_BASE(i) + 0x1800 )
    #define REG_DPTX_HDCP_REVOC_RAM_633(i) (DPTX_CTRL_CFG_BASE(i) + 0x1804 )
    #define REG_DPTX_HDCP_REVOC_RAM_634(i) (DPTX_CTRL_CFG_BASE(i) + 0x1808 )
    #define REG_DPTX_HDCP_REVOC_RAM_635(i) (DPTX_CTRL_CFG_BASE(i) + 0x180c )
    #define REG_DPTX_HDCP_REVOC_RAM_636(i) (DPTX_CTRL_CFG_BASE(i) + 0x1810 )
    #define REG_DPTX_HDCP_REVOC_RAM_637(i) (DPTX_CTRL_CFG_BASE(i) + 0x1814 )
    #define REG_DPTX_HDCP_REVOC_RAM_638(i) (DPTX_CTRL_CFG_BASE(i) + 0x1818 )
    #define REG_DPTX_HDCP_REVOC_RAM_639(i) (DPTX_CTRL_CFG_BASE(i) + 0x181c )
    #define REG_DPTX_HDCP_REVOC_RAM_640(i) (DPTX_CTRL_CFG_BASE(i) + 0x1820 )
    #define REG_DPTX_HDCP_REVOC_RAM_641(i) (DPTX_CTRL_CFG_BASE(i) + 0x1824 )
    #define REG_DPTX_HDCP_REVOC_RAM_642(i) (DPTX_CTRL_CFG_BASE(i) + 0x1828 )
    #define REG_DPTX_HDCP_REVOC_RAM_643(i) (DPTX_CTRL_CFG_BASE(i) + 0x182c )
    #define REG_DPTX_HDCP_REVOC_RAM_644(i) (DPTX_CTRL_CFG_BASE(i) + 0x1830 )
    #define REG_DPTX_HDCP_REVOC_RAM_645(i) (DPTX_CTRL_CFG_BASE(i) + 0x1834 )
    #define REG_DPTX_HDCP_REVOC_RAM_646(i) (DPTX_CTRL_CFG_BASE(i) + 0x1838 )
    #define REG_DPTX_HDCP_REVOC_RAM_647(i) (DPTX_CTRL_CFG_BASE(i) + 0x183c )
    #define REG_DPTX_HDCP_REVOC_RAM_648(i) (DPTX_CTRL_CFG_BASE(i) + 0x1840 )
    #define REG_DPTX_HDCP_REVOC_RAM_649(i) (DPTX_CTRL_CFG_BASE(i) + 0x1844 )
    #define REG_DPTX_HDCP_REVOC_RAM_650(i) (DPTX_CTRL_CFG_BASE(i) + 0x1848 )
    #define REG_DPTX_HDCP_REVOC_RAM_651(i) (DPTX_CTRL_CFG_BASE(i) + 0x184c )
    #define REG_DPTX_HDCP_REVOC_RAM_652(i) (DPTX_CTRL_CFG_BASE(i) + 0x1850 )
    #define REG_DPTX_HDCP_REVOC_RAM_653(i) (DPTX_CTRL_CFG_BASE(i) + 0x1854 )
    #define REG_DPTX_HDCP_REVOC_RAM_654(i) (DPTX_CTRL_CFG_BASE(i) + 0x1858 )
    #define REG_DPTX_HDCP_REVOC_RAM_655(i) (DPTX_CTRL_CFG_BASE(i) + 0x185c )
    #define REG_DPTX_HDCP_REVOC_RAM_656(i) (DPTX_CTRL_CFG_BASE(i) + 0x1860 )
    #define REG_DPTX_HDCP_REVOC_RAM_657(i) (DPTX_CTRL_CFG_BASE(i) + 0x1864 )
    #define REG_DPTX_HDCP_REVOC_RAM_658(i) (DPTX_CTRL_CFG_BASE(i) + 0x1868 )
    #define REG_DPTX_HDCP_REVOC_RAM_659(i) (DPTX_CTRL_CFG_BASE(i) + 0x186c )
    #define REG_DPTX_HDCP_REVOC_RAM_660(i) (DPTX_CTRL_CFG_BASE(i) + 0x1870 )
    #define REG_DPTX_HDCP_REVOC_RAM_661(i) (DPTX_CTRL_CFG_BASE(i) + 0x1874 )
    #define REG_DPTX_HDCP_REVOC_RAM_662(i) (DPTX_CTRL_CFG_BASE(i) + 0x1878 )
    #define REG_DPTX_HDCP_REVOC_RAM_663(i) (DPTX_CTRL_CFG_BASE(i) + 0x187c )
    #define REG_DPTX_HDCP_REVOC_RAM_664(i) (DPTX_CTRL_CFG_BASE(i) + 0x1880 )
    #define REG_DPTX_HDCP_REVOC_RAM_665(i) (DPTX_CTRL_CFG_BASE(i) + 0x1884 )
    #define REG_DPTX_HDCP_REVOC_RAM_666(i) (DPTX_CTRL_CFG_BASE(i) + 0x1888 )
    #define REG_DPTX_HDCP_REVOC_RAM_667(i) (DPTX_CTRL_CFG_BASE(i) + 0x188c )
    #define REG_DPTX_HDCP_REVOC_RAM_668(i) (DPTX_CTRL_CFG_BASE(i) + 0x1890 )
    #define REG_DPTX_HDCP_REVOC_RAM_669(i) (DPTX_CTRL_CFG_BASE(i) + 0x1894 )
    #define REG_DPTX_HDCP_REVOC_RAM_670(i) (DPTX_CTRL_CFG_BASE(i) + 0x1898 )
    #define REG_DPTX_HDCP_REVOC_RAM_671(i) (DPTX_CTRL_CFG_BASE(i) + 0x189c )
    #define REG_DPTX_HDCP_REVOC_RAM_672(i) (DPTX_CTRL_CFG_BASE(i) + 0x18a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_673(i) (DPTX_CTRL_CFG_BASE(i) + 0x18a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_674(i) (DPTX_CTRL_CFG_BASE(i) + 0x18a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_675(i) (DPTX_CTRL_CFG_BASE(i) + 0x18ac )
    #define REG_DPTX_HDCP_REVOC_RAM_676(i) (DPTX_CTRL_CFG_BASE(i) + 0x18b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_677(i) (DPTX_CTRL_CFG_BASE(i) + 0x18b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_678(i) (DPTX_CTRL_CFG_BASE(i) + 0x18b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_679(i) (DPTX_CTRL_CFG_BASE(i) + 0x18bc )
    #define REG_DPTX_HDCP_REVOC_RAM_680(i) (DPTX_CTRL_CFG_BASE(i) + 0x18c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_681(i) (DPTX_CTRL_CFG_BASE(i) + 0x18c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_682(i) (DPTX_CTRL_CFG_BASE(i) + 0x18c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_683(i) (DPTX_CTRL_CFG_BASE(i) + 0x18cc )
    #define REG_DPTX_HDCP_REVOC_RAM_684(i) (DPTX_CTRL_CFG_BASE(i) + 0x18d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_685(i) (DPTX_CTRL_CFG_BASE(i) + 0x18d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_686(i) (DPTX_CTRL_CFG_BASE(i) + 0x18d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_687(i) (DPTX_CTRL_CFG_BASE(i) + 0x18dc )
    #define REG_DPTX_HDCP_REVOC_RAM_688(i) (DPTX_CTRL_CFG_BASE(i) + 0x18e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_689(i) (DPTX_CTRL_CFG_BASE(i) + 0x18e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_690(i) (DPTX_CTRL_CFG_BASE(i) + 0x18e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_691(i) (DPTX_CTRL_CFG_BASE(i) + 0x18ec )
    #define REG_DPTX_HDCP_REVOC_RAM_692(i) (DPTX_CTRL_CFG_BASE(i) + 0x18f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_693(i) (DPTX_CTRL_CFG_BASE(i) + 0x18f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_694(i) (DPTX_CTRL_CFG_BASE(i) + 0x18f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_695(i) (DPTX_CTRL_CFG_BASE(i) + 0x18fc )
    #define REG_DPTX_HDCP_REVOC_RAM_696(i) (DPTX_CTRL_CFG_BASE(i) + 0x1900 )
    #define REG_DPTX_HDCP_REVOC_RAM_697(i) (DPTX_CTRL_CFG_BASE(i) + 0x1904 )
    #define REG_DPTX_HDCP_REVOC_RAM_698(i) (DPTX_CTRL_CFG_BASE(i) + 0x1908 )
    #define REG_DPTX_HDCP_REVOC_RAM_699(i) (DPTX_CTRL_CFG_BASE(i) + 0x190c )
    #define REG_DPTX_HDCP_REVOC_RAM_700(i) (DPTX_CTRL_CFG_BASE(i) + 0x1910 )
    #define REG_DPTX_HDCP_REVOC_RAM_701(i) (DPTX_CTRL_CFG_BASE(i) + 0x1914 )
    #define REG_DPTX_HDCP_REVOC_RAM_702(i) (DPTX_CTRL_CFG_BASE(i) + 0x1918 )
    #define REG_DPTX_HDCP_REVOC_RAM_703(i) (DPTX_CTRL_CFG_BASE(i) + 0x191c )
    #define REG_DPTX_HDCP_REVOC_RAM_704(i) (DPTX_CTRL_CFG_BASE(i) + 0x1920 )
    #define REG_DPTX_HDCP_REVOC_RAM_705(i) (DPTX_CTRL_CFG_BASE(i) + 0x1924 )
    #define REG_DPTX_HDCP_REVOC_RAM_706(i) (DPTX_CTRL_CFG_BASE(i) + 0x1928 )
    #define REG_DPTX_HDCP_REVOC_RAM_707(i) (DPTX_CTRL_CFG_BASE(i) + 0x192c )
    #define REG_DPTX_HDCP_REVOC_RAM_708(i) (DPTX_CTRL_CFG_BASE(i) + 0x1930 )
    #define REG_DPTX_HDCP_REVOC_RAM_709(i) (DPTX_CTRL_CFG_BASE(i) + 0x1934 )
    #define REG_DPTX_HDCP_REVOC_RAM_710(i) (DPTX_CTRL_CFG_BASE(i) + 0x1938 )
    #define REG_DPTX_HDCP_REVOC_RAM_711(i) (DPTX_CTRL_CFG_BASE(i) + 0x193c )
    #define REG_DPTX_HDCP_REVOC_RAM_712(i) (DPTX_CTRL_CFG_BASE(i) + 0x1940 )
    #define REG_DPTX_HDCP_REVOC_RAM_713(i) (DPTX_CTRL_CFG_BASE(i) + 0x1944 )
    #define REG_DPTX_HDCP_REVOC_RAM_714(i) (DPTX_CTRL_CFG_BASE(i) + 0x1948 )
    #define REG_DPTX_HDCP_REVOC_RAM_715(i) (DPTX_CTRL_CFG_BASE(i) + 0x194c )
    #define REG_DPTX_HDCP_REVOC_RAM_716(i) (DPTX_CTRL_CFG_BASE(i) + 0x1950 )
    #define REG_DPTX_HDCP_REVOC_RAM_717(i) (DPTX_CTRL_CFG_BASE(i) + 0x1954 )
    #define REG_DPTX_HDCP_REVOC_RAM_718(i) (DPTX_CTRL_CFG_BASE(i) + 0x1958 )
    #define REG_DPTX_HDCP_REVOC_RAM_719(i) (DPTX_CTRL_CFG_BASE(i) + 0x195c )
    #define REG_DPTX_HDCP_REVOC_RAM_720(i) (DPTX_CTRL_CFG_BASE(i) + 0x1960 )
    #define REG_DPTX_HDCP_REVOC_RAM_721(i) (DPTX_CTRL_CFG_BASE(i) + 0x1964 )
    #define REG_DPTX_HDCP_REVOC_RAM_722(i) (DPTX_CTRL_CFG_BASE(i) + 0x1968 )
    #define REG_DPTX_HDCP_REVOC_RAM_723(i) (DPTX_CTRL_CFG_BASE(i) + 0x196c )
    #define REG_DPTX_HDCP_REVOC_RAM_724(i) (DPTX_CTRL_CFG_BASE(i) + 0x1970 )
    #define REG_DPTX_HDCP_REVOC_RAM_725(i) (DPTX_CTRL_CFG_BASE(i) + 0x1974 )
    #define REG_DPTX_HDCP_REVOC_RAM_726(i) (DPTX_CTRL_CFG_BASE(i) + 0x1978 )
    #define REG_DPTX_HDCP_REVOC_RAM_727(i) (DPTX_CTRL_CFG_BASE(i) + 0x197c )
    #define REG_DPTX_HDCP_REVOC_RAM_728(i) (DPTX_CTRL_CFG_BASE(i) + 0x1980 )
    #define REG_DPTX_HDCP_REVOC_RAM_729(i) (DPTX_CTRL_CFG_BASE(i) + 0x1984 )
    #define REG_DPTX_HDCP_REVOC_RAM_730(i) (DPTX_CTRL_CFG_BASE(i) + 0x1988 )
    #define REG_DPTX_HDCP_REVOC_RAM_731(i) (DPTX_CTRL_CFG_BASE(i) + 0x198c )
    #define REG_DPTX_HDCP_REVOC_RAM_732(i) (DPTX_CTRL_CFG_BASE(i) + 0x1990 )
    #define REG_DPTX_HDCP_REVOC_RAM_733(i) (DPTX_CTRL_CFG_BASE(i) + 0x1994 )
    #define REG_DPTX_HDCP_REVOC_RAM_734(i) (DPTX_CTRL_CFG_BASE(i) + 0x1998 )
    #define REG_DPTX_HDCP_REVOC_RAM_735(i) (DPTX_CTRL_CFG_BASE(i) + 0x199c )
    #define REG_DPTX_HDCP_REVOC_RAM_736(i) (DPTX_CTRL_CFG_BASE(i) + 0x19a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_737(i) (DPTX_CTRL_CFG_BASE(i) + 0x19a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_738(i) (DPTX_CTRL_CFG_BASE(i) + 0x19a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_739(i) (DPTX_CTRL_CFG_BASE(i) + 0x19ac )
    #define REG_DPTX_HDCP_REVOC_RAM_740(i) (DPTX_CTRL_CFG_BASE(i) + 0x19b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_741(i) (DPTX_CTRL_CFG_BASE(i) + 0x19b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_742(i) (DPTX_CTRL_CFG_BASE(i) + 0x19b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_743(i) (DPTX_CTRL_CFG_BASE(i) + 0x19bc )
    #define REG_DPTX_HDCP_REVOC_RAM_744(i) (DPTX_CTRL_CFG_BASE(i) + 0x19c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_745(i) (DPTX_CTRL_CFG_BASE(i) + 0x19c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_746(i) (DPTX_CTRL_CFG_BASE(i) + 0x19c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_747(i) (DPTX_CTRL_CFG_BASE(i) + 0x19cc )
    #define REG_DPTX_HDCP_REVOC_RAM_748(i) (DPTX_CTRL_CFG_BASE(i) + 0x19d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_749(i) (DPTX_CTRL_CFG_BASE(i) + 0x19d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_750(i) (DPTX_CTRL_CFG_BASE(i) + 0x19d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_751(i) (DPTX_CTRL_CFG_BASE(i) + 0x19dc )
    #define REG_DPTX_HDCP_REVOC_RAM_752(i) (DPTX_CTRL_CFG_BASE(i) + 0x19e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_753(i) (DPTX_CTRL_CFG_BASE(i) + 0x19e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_754(i) (DPTX_CTRL_CFG_BASE(i) + 0x19e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_755(i) (DPTX_CTRL_CFG_BASE(i) + 0x19ec )
    #define REG_DPTX_HDCP_REVOC_RAM_756(i) (DPTX_CTRL_CFG_BASE(i) + 0x19f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_757(i) (DPTX_CTRL_CFG_BASE(i) + 0x19f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_758(i) (DPTX_CTRL_CFG_BASE(i) + 0x19f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_759(i) (DPTX_CTRL_CFG_BASE(i) + 0x19fc )
    #define REG_DPTX_HDCP_REVOC_RAM_760(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a00 )
    #define REG_DPTX_HDCP_REVOC_RAM_761(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a04 )
    #define REG_DPTX_HDCP_REVOC_RAM_762(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a08 )
    #define REG_DPTX_HDCP_REVOC_RAM_763(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a0c )
    #define REG_DPTX_HDCP_REVOC_RAM_764(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a10 )
    #define REG_DPTX_HDCP_REVOC_RAM_765(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a14 )
    #define REG_DPTX_HDCP_REVOC_RAM_766(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a18 )
    #define REG_DPTX_HDCP_REVOC_RAM_767(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a1c )
    #define REG_DPTX_HDCP_REVOC_RAM_768(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a20 )
    #define REG_DPTX_HDCP_REVOC_RAM_769(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a24 )
    #define REG_DPTX_HDCP_REVOC_RAM_770(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a28 )
    #define REG_DPTX_HDCP_REVOC_RAM_771(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a2c )
    #define REG_DPTX_HDCP_REVOC_RAM_772(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a30 )
    #define REG_DPTX_HDCP_REVOC_RAM_773(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a34 )
    #define REG_DPTX_HDCP_REVOC_RAM_774(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a38 )
    #define REG_DPTX_HDCP_REVOC_RAM_775(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a3c )
    #define REG_DPTX_HDCP_REVOC_RAM_776(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a40 )
    #define REG_DPTX_HDCP_REVOC_RAM_777(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a44 )
    #define REG_DPTX_HDCP_REVOC_RAM_778(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a48 )
    #define REG_DPTX_HDCP_REVOC_RAM_779(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a4c )
    #define REG_DPTX_HDCP_REVOC_RAM_780(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a50 )
    #define REG_DPTX_HDCP_REVOC_RAM_781(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a54 )
    #define REG_DPTX_HDCP_REVOC_RAM_782(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a58 )
    #define REG_DPTX_HDCP_REVOC_RAM_783(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a5c )
    #define REG_DPTX_HDCP_REVOC_RAM_784(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a60 )
    #define REG_DPTX_HDCP_REVOC_RAM_785(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a64 )
    #define REG_DPTX_HDCP_REVOC_RAM_786(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a68 )
    #define REG_DPTX_HDCP_REVOC_RAM_787(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a6c )
    #define REG_DPTX_HDCP_REVOC_RAM_788(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a70 )
    #define REG_DPTX_HDCP_REVOC_RAM_789(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a74 )
    #define REG_DPTX_HDCP_REVOC_RAM_790(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a78 )
    #define REG_DPTX_HDCP_REVOC_RAM_791(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a7c )
    #define REG_DPTX_HDCP_REVOC_RAM_792(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a80 )
    #define REG_DPTX_HDCP_REVOC_RAM_793(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a84 )
    #define REG_DPTX_HDCP_REVOC_RAM_794(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a88 )
    #define REG_DPTX_HDCP_REVOC_RAM_795(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a8c )
    #define REG_DPTX_HDCP_REVOC_RAM_796(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a90 )
    #define REG_DPTX_HDCP_REVOC_RAM_797(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a94 )
    #define REG_DPTX_HDCP_REVOC_RAM_798(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a98 )
    #define REG_DPTX_HDCP_REVOC_RAM_799(i) (DPTX_CTRL_CFG_BASE(i) + 0x1a9c )
    #define REG_DPTX_HDCP_REVOC_RAM_800(i) (DPTX_CTRL_CFG_BASE(i) + 0x1aa0 )
    #define REG_DPTX_HDCP_REVOC_RAM_801(i) (DPTX_CTRL_CFG_BASE(i) + 0x1aa4 )
    #define REG_DPTX_HDCP_REVOC_RAM_802(i) (DPTX_CTRL_CFG_BASE(i) + 0x1aa8 )
    #define REG_DPTX_HDCP_REVOC_RAM_803(i) (DPTX_CTRL_CFG_BASE(i) + 0x1aac )
    #define REG_DPTX_HDCP_REVOC_RAM_804(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ab0 )
    #define REG_DPTX_HDCP_REVOC_RAM_805(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ab4 )
    #define REG_DPTX_HDCP_REVOC_RAM_806(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ab8 )
    #define REG_DPTX_HDCP_REVOC_RAM_807(i) (DPTX_CTRL_CFG_BASE(i) + 0x1abc )
    #define REG_DPTX_HDCP_REVOC_RAM_808(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ac0 )
    #define REG_DPTX_HDCP_REVOC_RAM_809(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ac4 )
    #define REG_DPTX_HDCP_REVOC_RAM_810(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ac8 )
    #define REG_DPTX_HDCP_REVOC_RAM_811(i) (DPTX_CTRL_CFG_BASE(i) + 0x1acc )
    #define REG_DPTX_HDCP_REVOC_RAM_812(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ad0 )
    #define REG_DPTX_HDCP_REVOC_RAM_813(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ad4 )
    #define REG_DPTX_HDCP_REVOC_RAM_814(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ad8 )
    #define REG_DPTX_HDCP_REVOC_RAM_815(i) (DPTX_CTRL_CFG_BASE(i) + 0x1adc )
    #define REG_DPTX_HDCP_REVOC_RAM_816(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ae0 )
    #define REG_DPTX_HDCP_REVOC_RAM_817(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ae4 )
    #define REG_DPTX_HDCP_REVOC_RAM_818(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ae8 )
    #define REG_DPTX_HDCP_REVOC_RAM_819(i) (DPTX_CTRL_CFG_BASE(i) + 0x1aec )
    #define REG_DPTX_HDCP_REVOC_RAM_820(i) (DPTX_CTRL_CFG_BASE(i) + 0x1af0 )
    #define REG_DPTX_HDCP_REVOC_RAM_821(i) (DPTX_CTRL_CFG_BASE(i) + 0x1af4 )
    #define REG_DPTX_HDCP_REVOC_RAM_822(i) (DPTX_CTRL_CFG_BASE(i) + 0x1af8 )
    #define REG_DPTX_HDCP_REVOC_RAM_823(i) (DPTX_CTRL_CFG_BASE(i) + 0x1afc )
    #define REG_DPTX_HDCP_REVOC_RAM_824(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b00 )
    #define REG_DPTX_HDCP_REVOC_RAM_825(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b04 )
    #define REG_DPTX_HDCP_REVOC_RAM_826(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b08 )
    #define REG_DPTX_HDCP_REVOC_RAM_827(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b0c )
    #define REG_DPTX_HDCP_REVOC_RAM_828(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b10 )
    #define REG_DPTX_HDCP_REVOC_RAM_829(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b14 )
    #define REG_DPTX_HDCP_REVOC_RAM_830(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b18 )
    #define REG_DPTX_HDCP_REVOC_RAM_831(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b1c )
    #define REG_DPTX_HDCP_REVOC_RAM_832(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b20 )
    #define REG_DPTX_HDCP_REVOC_RAM_833(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b24 )
    #define REG_DPTX_HDCP_REVOC_RAM_834(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b28 )
    #define REG_DPTX_HDCP_REVOC_RAM_835(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b2c )
    #define REG_DPTX_HDCP_REVOC_RAM_836(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b30 )
    #define REG_DPTX_HDCP_REVOC_RAM_837(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b34 )
    #define REG_DPTX_HDCP_REVOC_RAM_838(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b38 )
    #define REG_DPTX_HDCP_REVOC_RAM_839(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b3c )
    #define REG_DPTX_HDCP_REVOC_RAM_840(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b40 )
    #define REG_DPTX_HDCP_REVOC_RAM_841(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b44 )
    #define REG_DPTX_HDCP_REVOC_RAM_842(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b48 )
    #define REG_DPTX_HDCP_REVOC_RAM_843(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b4c )
    #define REG_DPTX_HDCP_REVOC_RAM_844(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b50 )
    #define REG_DPTX_HDCP_REVOC_RAM_845(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b54 )
    #define REG_DPTX_HDCP_REVOC_RAM_846(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b58 )
    #define REG_DPTX_HDCP_REVOC_RAM_847(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b5c )
    #define REG_DPTX_HDCP_REVOC_RAM_848(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b60 )
    #define REG_DPTX_HDCP_REVOC_RAM_849(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b64 )
    #define REG_DPTX_HDCP_REVOC_RAM_850(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b68 )
    #define REG_DPTX_HDCP_REVOC_RAM_851(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b6c )
    #define REG_DPTX_HDCP_REVOC_RAM_852(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b70 )
    #define REG_DPTX_HDCP_REVOC_RAM_853(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b74 )
    #define REG_DPTX_HDCP_REVOC_RAM_854(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b78 )
    #define REG_DPTX_HDCP_REVOC_RAM_855(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b7c )
    #define REG_DPTX_HDCP_REVOC_RAM_856(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b80 )
    #define REG_DPTX_HDCP_REVOC_RAM_857(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b84 )
    #define REG_DPTX_HDCP_REVOC_RAM_858(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b88 )
    #define REG_DPTX_HDCP_REVOC_RAM_859(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b8c )
    #define REG_DPTX_HDCP_REVOC_RAM_860(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b90 )
    #define REG_DPTX_HDCP_REVOC_RAM_861(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b94 )
    #define REG_DPTX_HDCP_REVOC_RAM_862(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b98 )
    #define REG_DPTX_HDCP_REVOC_RAM_863(i) (DPTX_CTRL_CFG_BASE(i) + 0x1b9c )
    #define REG_DPTX_HDCP_REVOC_RAM_864(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ba0 )
    #define REG_DPTX_HDCP_REVOC_RAM_865(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ba4 )
    #define REG_DPTX_HDCP_REVOC_RAM_866(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ba8 )
    #define REG_DPTX_HDCP_REVOC_RAM_867(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bac )
    #define REG_DPTX_HDCP_REVOC_RAM_868(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bb0 )
    #define REG_DPTX_HDCP_REVOC_RAM_869(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bb4 )
    #define REG_DPTX_HDCP_REVOC_RAM_870(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bb8 )
    #define REG_DPTX_HDCP_REVOC_RAM_871(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bbc )
    #define REG_DPTX_HDCP_REVOC_RAM_872(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bc0 )
    #define REG_DPTX_HDCP_REVOC_RAM_873(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bc4 )
    #define REG_DPTX_HDCP_REVOC_RAM_874(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bc8 )
    #define REG_DPTX_HDCP_REVOC_RAM_875(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bcc )
    #define REG_DPTX_HDCP_REVOC_RAM_876(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bd0 )
    #define REG_DPTX_HDCP_REVOC_RAM_877(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bd4 )
    #define REG_DPTX_HDCP_REVOC_RAM_878(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bd8 )
    #define REG_DPTX_HDCP_REVOC_RAM_879(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bdc )
    #define REG_DPTX_HDCP_REVOC_RAM_880(i) (DPTX_CTRL_CFG_BASE(i) + 0x1be0 )
    #define REG_DPTX_HDCP_REVOC_RAM_881(i) (DPTX_CTRL_CFG_BASE(i) + 0x1be4 )
    #define REG_DPTX_HDCP_REVOC_RAM_882(i) (DPTX_CTRL_CFG_BASE(i) + 0x1be8 )
    #define REG_DPTX_HDCP_REVOC_RAM_883(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bec )
    #define REG_DPTX_HDCP_REVOC_RAM_884(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bf0 )
    #define REG_DPTX_HDCP_REVOC_RAM_885(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bf4 )
    #define REG_DPTX_HDCP_REVOC_RAM_886(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bf8 )
    #define REG_DPTX_HDCP_REVOC_RAM_887(i) (DPTX_CTRL_CFG_BASE(i) + 0x1bfc )
    #define REG_DPTX_HDCP_REVOC_RAM_888(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c00 )
    #define REG_DPTX_HDCP_REVOC_RAM_889(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c04 )
    #define REG_DPTX_HDCP_REVOC_RAM_890(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c08 )
    #define REG_DPTX_HDCP_REVOC_RAM_891(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c0c )
    #define REG_DPTX_HDCP_REVOC_RAM_892(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c10 )
    #define REG_DPTX_HDCP_REVOC_RAM_893(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c14 )
    #define REG_DPTX_HDCP_REVOC_RAM_894(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c18 )
    #define REG_DPTX_HDCP_REVOC_RAM_895(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c1c )
    #define REG_DPTX_HDCP_REVOC_RAM_896(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c20 )
    #define REG_DPTX_HDCP_REVOC_RAM_897(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c24 )
    #define REG_DPTX_HDCP_REVOC_RAM_898(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c28 )
    #define REG_DPTX_HDCP_REVOC_RAM_899(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c2c )
    #define REG_DPTX_HDCP_REVOC_RAM_900(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c30 )
    #define REG_DPTX_HDCP_REVOC_RAM_901(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c34 )
    #define REG_DPTX_HDCP_REVOC_RAM_902(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c38 )
    #define REG_DPTX_HDCP_REVOC_RAM_903(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c3c )
    #define REG_DPTX_HDCP_REVOC_RAM_904(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c40 )
    #define REG_DPTX_HDCP_REVOC_RAM_905(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c44 )
    #define REG_DPTX_HDCP_REVOC_RAM_906(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c48 )
    #define REG_DPTX_HDCP_REVOC_RAM_907(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c4c )
    #define REG_DPTX_HDCP_REVOC_RAM_908(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c50 )
    #define REG_DPTX_HDCP_REVOC_RAM_909(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c54 )
    #define REG_DPTX_HDCP_REVOC_RAM_910(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c58 )
    #define REG_DPTX_HDCP_REVOC_RAM_911(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c5c )
    #define REG_DPTX_HDCP_REVOC_RAM_912(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c60 )
    #define REG_DPTX_HDCP_REVOC_RAM_913(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c64 )
    #define REG_DPTX_HDCP_REVOC_RAM_914(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c68 )
    #define REG_DPTX_HDCP_REVOC_RAM_915(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c6c )
    #define REG_DPTX_HDCP_REVOC_RAM_916(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c70 )
    #define REG_DPTX_HDCP_REVOC_RAM_917(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c74 )
    #define REG_DPTX_HDCP_REVOC_RAM_918(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c78 )
    #define REG_DPTX_HDCP_REVOC_RAM_919(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c7c )
    #define REG_DPTX_HDCP_REVOC_RAM_920(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c80 )
    #define REG_DPTX_HDCP_REVOC_RAM_921(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c84 )
    #define REG_DPTX_HDCP_REVOC_RAM_922(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c88 )
    #define REG_DPTX_HDCP_REVOC_RAM_923(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c8c )
    #define REG_DPTX_HDCP_REVOC_RAM_924(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c90 )
    #define REG_DPTX_HDCP_REVOC_RAM_925(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c94 )
    #define REG_DPTX_HDCP_REVOC_RAM_926(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c98 )
    #define REG_DPTX_HDCP_REVOC_RAM_927(i) (DPTX_CTRL_CFG_BASE(i) + 0x1c9c )
    #define REG_DPTX_HDCP_REVOC_RAM_928(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ca0 )
    #define REG_DPTX_HDCP_REVOC_RAM_929(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ca4 )
    #define REG_DPTX_HDCP_REVOC_RAM_930(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ca8 )
    #define REG_DPTX_HDCP_REVOC_RAM_931(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cac )
    #define REG_DPTX_HDCP_REVOC_RAM_932(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cb0 )
    #define REG_DPTX_HDCP_REVOC_RAM_933(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cb4 )
    #define REG_DPTX_HDCP_REVOC_RAM_934(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cb8 )
    #define REG_DPTX_HDCP_REVOC_RAM_935(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cbc )
    #define REG_DPTX_HDCP_REVOC_RAM_936(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cc0 )
    #define REG_DPTX_HDCP_REVOC_RAM_937(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cc4 )
    #define REG_DPTX_HDCP_REVOC_RAM_938(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cc8 )
    #define REG_DPTX_HDCP_REVOC_RAM_939(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ccc )
    #define REG_DPTX_HDCP_REVOC_RAM_940(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cd0 )
    #define REG_DPTX_HDCP_REVOC_RAM_941(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cd4 )
    #define REG_DPTX_HDCP_REVOC_RAM_942(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cd8 )
    #define REG_DPTX_HDCP_REVOC_RAM_943(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cdc )
    #define REG_DPTX_HDCP_REVOC_RAM_944(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ce0 )
    #define REG_DPTX_HDCP_REVOC_RAM_945(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ce4 )
    #define REG_DPTX_HDCP_REVOC_RAM_946(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ce8 )
    #define REG_DPTX_HDCP_REVOC_RAM_947(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cec )
    #define REG_DPTX_HDCP_REVOC_RAM_948(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cf0 )
    #define REG_DPTX_HDCP_REVOC_RAM_949(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cf4 )
    #define REG_DPTX_HDCP_REVOC_RAM_950(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cf8 )
    #define REG_DPTX_HDCP_REVOC_RAM_951(i) (DPTX_CTRL_CFG_BASE(i) + 0x1cfc )
    #define REG_DPTX_HDCP_REVOC_RAM_952(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d00 )
    #define REG_DPTX_HDCP_REVOC_RAM_953(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d04 )
    #define REG_DPTX_HDCP_REVOC_RAM_954(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d08 )
    #define REG_DPTX_HDCP_REVOC_RAM_955(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d0c )
    #define REG_DPTX_HDCP_REVOC_RAM_956(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d10 )
    #define REG_DPTX_HDCP_REVOC_RAM_957(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d14 )
    #define REG_DPTX_HDCP_REVOC_RAM_958(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d18 )
    #define REG_DPTX_HDCP_REVOC_RAM_959(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d1c )
    #define REG_DPTX_HDCP_REVOC_RAM_960(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d20 )
    #define REG_DPTX_HDCP_REVOC_RAM_961(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d24 )
    #define REG_DPTX_HDCP_REVOC_RAM_962(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d28 )
    #define REG_DPTX_HDCP_REVOC_RAM_963(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d2c )
    #define REG_DPTX_HDCP_REVOC_RAM_964(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d30 )
    #define REG_DPTX_HDCP_REVOC_RAM_965(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d34 )
    #define REG_DPTX_HDCP_REVOC_RAM_966(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d38 )
    #define REG_DPTX_HDCP_REVOC_RAM_967(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d3c )
    #define REG_DPTX_HDCP_REVOC_RAM_968(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d40 )
    #define REG_DPTX_HDCP_REVOC_RAM_969(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d44 )
    #define REG_DPTX_HDCP_REVOC_RAM_970(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d48 )
    #define REG_DPTX_HDCP_REVOC_RAM_971(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d4c )
    #define REG_DPTX_HDCP_REVOC_RAM_972(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d50 )
    #define REG_DPTX_HDCP_REVOC_RAM_973(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d54 )
    #define REG_DPTX_HDCP_REVOC_RAM_974(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d58 )
    #define REG_DPTX_HDCP_REVOC_RAM_975(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d5c )
    #define REG_DPTX_HDCP_REVOC_RAM_976(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d60 )
    #define REG_DPTX_HDCP_REVOC_RAM_977(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d64 )
    #define REG_DPTX_HDCP_REVOC_RAM_978(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d68 )
    #define REG_DPTX_HDCP_REVOC_RAM_979(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d6c )
    #define REG_DPTX_HDCP_REVOC_RAM_980(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d70 )
    #define REG_DPTX_HDCP_REVOC_RAM_981(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d74 )
    #define REG_DPTX_HDCP_REVOC_RAM_982(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d78 )
    #define REG_DPTX_HDCP_REVOC_RAM_983(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d7c )
    #define REG_DPTX_HDCP_REVOC_RAM_984(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d80 )
    #define REG_DPTX_HDCP_REVOC_RAM_985(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d84 )
    #define REG_DPTX_HDCP_REVOC_RAM_986(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d88 )
    #define REG_DPTX_HDCP_REVOC_RAM_987(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d8c )
    #define REG_DPTX_HDCP_REVOC_RAM_988(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d90 )
    #define REG_DPTX_HDCP_REVOC_RAM_989(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d94 )
    #define REG_DPTX_HDCP_REVOC_RAM_990(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d98 )
    #define REG_DPTX_HDCP_REVOC_RAM_991(i) (DPTX_CTRL_CFG_BASE(i) + 0x1d9c )
    #define REG_DPTX_HDCP_REVOC_RAM_992(i) (DPTX_CTRL_CFG_BASE(i) + 0x1da0 )
    #define REG_DPTX_HDCP_REVOC_RAM_993(i) (DPTX_CTRL_CFG_BASE(i) + 0x1da4 )
    #define REG_DPTX_HDCP_REVOC_RAM_994(i) (DPTX_CTRL_CFG_BASE(i) + 0x1da8 )
    #define REG_DPTX_HDCP_REVOC_RAM_995(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dac )
    #define REG_DPTX_HDCP_REVOC_RAM_996(i) (DPTX_CTRL_CFG_BASE(i) + 0x1db0 )
    #define REG_DPTX_HDCP_REVOC_RAM_997(i) (DPTX_CTRL_CFG_BASE(i) + 0x1db4 )
    #define REG_DPTX_HDCP_REVOC_RAM_998(i) (DPTX_CTRL_CFG_BASE(i) + 0x1db8 )
    #define REG_DPTX_HDCP_REVOC_RAM_999(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dbc )
    #define REG_DPTX_HDCP_REVOC_RAM_1000(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dc0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1001(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dc4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1002(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dc8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1003(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dcc )
    #define REG_DPTX_HDCP_REVOC_RAM_1004(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dd0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1005(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dd4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1006(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dd8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1007(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ddc )
    #define REG_DPTX_HDCP_REVOC_RAM_1008(i) (DPTX_CTRL_CFG_BASE(i) + 0x1de0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1009(i) (DPTX_CTRL_CFG_BASE(i) + 0x1de4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1010(i) (DPTX_CTRL_CFG_BASE(i) + 0x1de8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1011(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dec )
    #define REG_DPTX_HDCP_REVOC_RAM_1012(i) (DPTX_CTRL_CFG_BASE(i) + 0x1df0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1013(i) (DPTX_CTRL_CFG_BASE(i) + 0x1df4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1014(i) (DPTX_CTRL_CFG_BASE(i) + 0x1df8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1015(i) (DPTX_CTRL_CFG_BASE(i) + 0x1dfc )
    #define REG_DPTX_HDCP_REVOC_RAM_1016(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e00 )
    #define REG_DPTX_HDCP_REVOC_RAM_1017(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e04 )
    #define REG_DPTX_HDCP_REVOC_RAM_1018(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e08 )
    #define REG_DPTX_HDCP_REVOC_RAM_1019(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e0c )
    #define REG_DPTX_HDCP_REVOC_RAM_1020(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e10 )
    #define REG_DPTX_HDCP_REVOC_RAM_1021(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e14 )
    #define REG_DPTX_HDCP_REVOC_RAM_1022(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e18 )
    #define REG_DPTX_HDCP_REVOC_RAM_1023(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e1c )
    #define REG_DPTX_HDCP_REVOC_RAM_1024(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e20 )
    #define REG_DPTX_HDCP_REVOC_RAM_1025(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e24 )
    #define REG_DPTX_HDCP_REVOC_RAM_1026(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e28 )
    #define REG_DPTX_HDCP_REVOC_RAM_1027(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e2c )
    #define REG_DPTX_HDCP_REVOC_RAM_1028(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e30 )
    #define REG_DPTX_HDCP_REVOC_RAM_1029(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e34 )
    #define REG_DPTX_HDCP_REVOC_RAM_1030(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e38 )
    #define REG_DPTX_HDCP_REVOC_RAM_1031(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e3c )
    #define REG_DPTX_HDCP_REVOC_RAM_1032(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e40 )
    #define REG_DPTX_HDCP_REVOC_RAM_1033(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e44 )
    #define REG_DPTX_HDCP_REVOC_RAM_1034(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e48 )
    #define REG_DPTX_HDCP_REVOC_RAM_1035(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e4c )
    #define REG_DPTX_HDCP_REVOC_RAM_1036(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e50 )
    #define REG_DPTX_HDCP_REVOC_RAM_1037(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e54 )
    #define REG_DPTX_HDCP_REVOC_RAM_1038(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e58 )
    #define REG_DPTX_HDCP_REVOC_RAM_1039(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e5c )
    #define REG_DPTX_HDCP_REVOC_RAM_1040(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e60 )
    #define REG_DPTX_HDCP_REVOC_RAM_1041(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e64 )
    #define REG_DPTX_HDCP_REVOC_RAM_1042(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e68 )
    #define REG_DPTX_HDCP_REVOC_RAM_1043(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e6c )
    #define REG_DPTX_HDCP_REVOC_RAM_1044(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e70 )
    #define REG_DPTX_HDCP_REVOC_RAM_1045(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e74 )
    #define REG_DPTX_HDCP_REVOC_RAM_1046(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e78 )
    #define REG_DPTX_HDCP_REVOC_RAM_1047(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e7c )
    #define REG_DPTX_HDCP_REVOC_RAM_1048(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e80 )
    #define REG_DPTX_HDCP_REVOC_RAM_1049(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e84 )
    #define REG_DPTX_HDCP_REVOC_RAM_1050(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e88 )
    #define REG_DPTX_HDCP_REVOC_RAM_1051(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e8c )
    #define REG_DPTX_HDCP_REVOC_RAM_1052(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e90 )
    #define REG_DPTX_HDCP_REVOC_RAM_1053(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e94 )
    #define REG_DPTX_HDCP_REVOC_RAM_1054(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e98 )
    #define REG_DPTX_HDCP_REVOC_RAM_1055(i) (DPTX_CTRL_CFG_BASE(i) + 0x1e9c )
    #define REG_DPTX_HDCP_REVOC_RAM_1056(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ea0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1057(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ea4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1058(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ea8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1059(i) (DPTX_CTRL_CFG_BASE(i) + 0x1eac )
    #define REG_DPTX_HDCP_REVOC_RAM_1060(i) (DPTX_CTRL_CFG_BASE(i) + 0x1eb0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1061(i) (DPTX_CTRL_CFG_BASE(i) + 0x1eb4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1062(i) (DPTX_CTRL_CFG_BASE(i) + 0x1eb8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1063(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ebc )
    #define REG_DPTX_HDCP_REVOC_RAM_1064(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ec0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1065(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ec4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1066(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ec8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1067(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ecc )
    #define REG_DPTX_HDCP_REVOC_RAM_1068(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ed0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1069(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ed4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1070(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ed8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1071(i) (DPTX_CTRL_CFG_BASE(i) + 0x1edc )
    #define REG_DPTX_HDCP_REVOC_RAM_1072(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ee0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1073(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ee4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1074(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ee8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1075(i) (DPTX_CTRL_CFG_BASE(i) + 0x1eec )
    #define REG_DPTX_HDCP_REVOC_RAM_1076(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ef0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1077(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ef4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1078(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ef8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1079(i) (DPTX_CTRL_CFG_BASE(i) + 0x1efc )
    #define REG_DPTX_HDCP_REVOC_RAM_1080(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f00 )
    #define REG_DPTX_HDCP_REVOC_RAM_1081(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f04 )
    #define REG_DPTX_HDCP_REVOC_RAM_1082(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f08 )
    #define REG_DPTX_HDCP_REVOC_RAM_1083(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f0c )
    #define REG_DPTX_HDCP_REVOC_RAM_1084(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f10 )
    #define REG_DPTX_HDCP_REVOC_RAM_1085(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f14 )
    #define REG_DPTX_HDCP_REVOC_RAM_1086(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f18 )
    #define REG_DPTX_HDCP_REVOC_RAM_1087(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f1c )
    #define REG_DPTX_HDCP_REVOC_RAM_1088(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f20 )
    #define REG_DPTX_HDCP_REVOC_RAM_1089(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f24 )
    #define REG_DPTX_HDCP_REVOC_RAM_1090(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f28 )
    #define REG_DPTX_HDCP_REVOC_RAM_1091(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f2c )
    #define REG_DPTX_HDCP_REVOC_RAM_1092(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f30 )
    #define REG_DPTX_HDCP_REVOC_RAM_1093(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f34 )
    #define REG_DPTX_HDCP_REVOC_RAM_1094(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f38 )
    #define REG_DPTX_HDCP_REVOC_RAM_1095(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f3c )
    #define REG_DPTX_HDCP_REVOC_RAM_1096(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f40 )
    #define REG_DPTX_HDCP_REVOC_RAM_1097(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f44 )
    #define REG_DPTX_HDCP_REVOC_RAM_1098(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f48 )
    #define REG_DPTX_HDCP_REVOC_RAM_1099(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f4c )
    #define REG_DPTX_HDCP_REVOC_RAM_1100(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f50 )
    #define REG_DPTX_HDCP_REVOC_RAM_1101(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f54 )
    #define REG_DPTX_HDCP_REVOC_RAM_1102(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f58 )
    #define REG_DPTX_HDCP_REVOC_RAM_1103(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f5c )
    #define REG_DPTX_HDCP_REVOC_RAM_1104(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f60 )
    #define REG_DPTX_HDCP_REVOC_RAM_1105(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f64 )
    #define REG_DPTX_HDCP_REVOC_RAM_1106(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f68 )
    #define REG_DPTX_HDCP_REVOC_RAM_1107(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f6c )
    #define REG_DPTX_HDCP_REVOC_RAM_1108(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f70 )
    #define REG_DPTX_HDCP_REVOC_RAM_1109(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f74 )
    #define REG_DPTX_HDCP_REVOC_RAM_1110(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f78 )
    #define REG_DPTX_HDCP_REVOC_RAM_1111(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f7c )
    #define REG_DPTX_HDCP_REVOC_RAM_1112(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f80 )
    #define REG_DPTX_HDCP_REVOC_RAM_1113(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f84 )
    #define REG_DPTX_HDCP_REVOC_RAM_1114(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f88 )
    #define REG_DPTX_HDCP_REVOC_RAM_1115(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f8c )
    #define REG_DPTX_HDCP_REVOC_RAM_1116(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f90 )
    #define REG_DPTX_HDCP_REVOC_RAM_1117(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f94 )
    #define REG_DPTX_HDCP_REVOC_RAM_1118(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f98 )
    #define REG_DPTX_HDCP_REVOC_RAM_1119(i) (DPTX_CTRL_CFG_BASE(i) + 0x1f9c )
    #define REG_DPTX_HDCP_REVOC_RAM_1120(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fa0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1121(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fa4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1122(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fa8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1123(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fac )
    #define REG_DPTX_HDCP_REVOC_RAM_1124(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fb0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1125(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fb4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1126(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fb8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1127(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fbc )
    #define REG_DPTX_HDCP_REVOC_RAM_1128(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fc0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1129(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fc4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1130(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fc8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1131(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fcc )
    #define REG_DPTX_HDCP_REVOC_RAM_1132(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fd0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1133(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fd4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1134(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fd8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1135(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fdc )
    #define REG_DPTX_HDCP_REVOC_RAM_1136(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fe0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1137(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fe4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1138(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fe8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1139(i) (DPTX_CTRL_CFG_BASE(i) + 0x1fec )
    #define REG_DPTX_HDCP_REVOC_RAM_1140(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ff0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1141(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ff4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1142(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ff8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1143(i) (DPTX_CTRL_CFG_BASE(i) + 0x1ffc )
    #define REG_DPTX_HDCP_REVOC_RAM_1144(i) (DPTX_CTRL_CFG_BASE(i) + 0x2000 )
    #define REG_DPTX_HDCP_REVOC_RAM_1145(i) (DPTX_CTRL_CFG_BASE(i) + 0x2004 )
    #define REG_DPTX_HDCP_REVOC_RAM_1146(i) (DPTX_CTRL_CFG_BASE(i) + 0x2008 )
    #define REG_DPTX_HDCP_REVOC_RAM_1147(i) (DPTX_CTRL_CFG_BASE(i) + 0x200c )
    #define REG_DPTX_HDCP_REVOC_RAM_1148(i) (DPTX_CTRL_CFG_BASE(i) + 0x2010 )
    #define REG_DPTX_HDCP_REVOC_RAM_1149(i) (DPTX_CTRL_CFG_BASE(i) + 0x2014 )
    #define REG_DPTX_HDCP_REVOC_RAM_1150(i) (DPTX_CTRL_CFG_BASE(i) + 0x2018 )
    #define REG_DPTX_HDCP_REVOC_RAM_1151(i) (DPTX_CTRL_CFG_BASE(i) + 0x201c )
    #define REG_DPTX_HDCP_REVOC_RAM_1152(i) (DPTX_CTRL_CFG_BASE(i) + 0x2020 )
    #define REG_DPTX_HDCP_REVOC_RAM_1153(i) (DPTX_CTRL_CFG_BASE(i) + 0x2024 )
    #define REG_DPTX_HDCP_REVOC_RAM_1154(i) (DPTX_CTRL_CFG_BASE(i) + 0x2028 )
    #define REG_DPTX_HDCP_REVOC_RAM_1155(i) (DPTX_CTRL_CFG_BASE(i) + 0x202c )
    #define REG_DPTX_HDCP_REVOC_RAM_1156(i) (DPTX_CTRL_CFG_BASE(i) + 0x2030 )
    #define REG_DPTX_HDCP_REVOC_RAM_1157(i) (DPTX_CTRL_CFG_BASE(i) + 0x2034 )
    #define REG_DPTX_HDCP_REVOC_RAM_1158(i) (DPTX_CTRL_CFG_BASE(i) + 0x2038 )
    #define REG_DPTX_HDCP_REVOC_RAM_1159(i) (DPTX_CTRL_CFG_BASE(i) + 0x203c )
    #define REG_DPTX_HDCP_REVOC_RAM_1160(i) (DPTX_CTRL_CFG_BASE(i) + 0x2040 )
    #define REG_DPTX_HDCP_REVOC_RAM_1161(i) (DPTX_CTRL_CFG_BASE(i) + 0x2044 )
    #define REG_DPTX_HDCP_REVOC_RAM_1162(i) (DPTX_CTRL_CFG_BASE(i) + 0x2048 )
    #define REG_DPTX_HDCP_REVOC_RAM_1163(i) (DPTX_CTRL_CFG_BASE(i) + 0x204c )
    #define REG_DPTX_HDCP_REVOC_RAM_1164(i) (DPTX_CTRL_CFG_BASE(i) + 0x2050 )
    #define REG_DPTX_HDCP_REVOC_RAM_1165(i) (DPTX_CTRL_CFG_BASE(i) + 0x2054 )
    #define REG_DPTX_HDCP_REVOC_RAM_1166(i) (DPTX_CTRL_CFG_BASE(i) + 0x2058 )
    #define REG_DPTX_HDCP_REVOC_RAM_1167(i) (DPTX_CTRL_CFG_BASE(i) + 0x205c )
    #define REG_DPTX_HDCP_REVOC_RAM_1168(i) (DPTX_CTRL_CFG_BASE(i) + 0x2060 )
    #define REG_DPTX_HDCP_REVOC_RAM_1169(i) (DPTX_CTRL_CFG_BASE(i) + 0x2064 )
    #define REG_DPTX_HDCP_REVOC_RAM_1170(i) (DPTX_CTRL_CFG_BASE(i) + 0x2068 )
    #define REG_DPTX_HDCP_REVOC_RAM_1171(i) (DPTX_CTRL_CFG_BASE(i) + 0x206c )
    #define REG_DPTX_HDCP_REVOC_RAM_1172(i) (DPTX_CTRL_CFG_BASE(i) + 0x2070 )
    #define REG_DPTX_HDCP_REVOC_RAM_1173(i) (DPTX_CTRL_CFG_BASE(i) + 0x2074 )
    #define REG_DPTX_HDCP_REVOC_RAM_1174(i) (DPTX_CTRL_CFG_BASE(i) + 0x2078 )
    #define REG_DPTX_HDCP_REVOC_RAM_1175(i) (DPTX_CTRL_CFG_BASE(i) + 0x207c )
    #define REG_DPTX_HDCP_REVOC_RAM_1176(i) (DPTX_CTRL_CFG_BASE(i) + 0x2080 )
    #define REG_DPTX_HDCP_REVOC_RAM_1177(i) (DPTX_CTRL_CFG_BASE(i) + 0x2084 )
    #define REG_DPTX_HDCP_REVOC_RAM_1178(i) (DPTX_CTRL_CFG_BASE(i) + 0x2088 )
    #define REG_DPTX_HDCP_REVOC_RAM_1179(i) (DPTX_CTRL_CFG_BASE(i) + 0x208c )
    #define REG_DPTX_HDCP_REVOC_RAM_1180(i) (DPTX_CTRL_CFG_BASE(i) + 0x2090 )
    #define REG_DPTX_HDCP_REVOC_RAM_1181(i) (DPTX_CTRL_CFG_BASE(i) + 0x2094 )
    #define REG_DPTX_HDCP_REVOC_RAM_1182(i) (DPTX_CTRL_CFG_BASE(i) + 0x2098 )
    #define REG_DPTX_HDCP_REVOC_RAM_1183(i) (DPTX_CTRL_CFG_BASE(i) + 0x209c )
    #define REG_DPTX_HDCP_REVOC_RAM_1184(i) (DPTX_CTRL_CFG_BASE(i) + 0x20a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1185(i) (DPTX_CTRL_CFG_BASE(i) + 0x20a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1186(i) (DPTX_CTRL_CFG_BASE(i) + 0x20a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1187(i) (DPTX_CTRL_CFG_BASE(i) + 0x20ac )
    #define REG_DPTX_HDCP_REVOC_RAM_1188(i) (DPTX_CTRL_CFG_BASE(i) + 0x20b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1189(i) (DPTX_CTRL_CFG_BASE(i) + 0x20b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1190(i) (DPTX_CTRL_CFG_BASE(i) + 0x20b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1191(i) (DPTX_CTRL_CFG_BASE(i) + 0x20bc )
    #define REG_DPTX_HDCP_REVOC_RAM_1192(i) (DPTX_CTRL_CFG_BASE(i) + 0x20c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1193(i) (DPTX_CTRL_CFG_BASE(i) + 0x20c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1194(i) (DPTX_CTRL_CFG_BASE(i) + 0x20c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1195(i) (DPTX_CTRL_CFG_BASE(i) + 0x20cc )
    #define REG_DPTX_HDCP_REVOC_RAM_1196(i) (DPTX_CTRL_CFG_BASE(i) + 0x20d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1197(i) (DPTX_CTRL_CFG_BASE(i) + 0x20d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1198(i) (DPTX_CTRL_CFG_BASE(i) + 0x20d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1199(i) (DPTX_CTRL_CFG_BASE(i) + 0x20dc )
    #define REG_DPTX_HDCP_REVOC_RAM_1200(i) (DPTX_CTRL_CFG_BASE(i) + 0x20e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1201(i) (DPTX_CTRL_CFG_BASE(i) + 0x20e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1202(i) (DPTX_CTRL_CFG_BASE(i) + 0x20e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1203(i) (DPTX_CTRL_CFG_BASE(i) + 0x20ec )
    #define REG_DPTX_HDCP_REVOC_RAM_1204(i) (DPTX_CTRL_CFG_BASE(i) + 0x20f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1205(i) (DPTX_CTRL_CFG_BASE(i) + 0x20f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1206(i) (DPTX_CTRL_CFG_BASE(i) + 0x20f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1207(i) (DPTX_CTRL_CFG_BASE(i) + 0x20fc )
    #define REG_DPTX_HDCP_REVOC_RAM_1208(i) (DPTX_CTRL_CFG_BASE(i) + 0x2100 )
    #define REG_DPTX_HDCP_REVOC_RAM_1209(i) (DPTX_CTRL_CFG_BASE(i) + 0x2104 )
    #define REG_DPTX_HDCP_REVOC_RAM_1210(i) (DPTX_CTRL_CFG_BASE(i) + 0x2108 )
    #define REG_DPTX_HDCP_REVOC_RAM_1211(i) (DPTX_CTRL_CFG_BASE(i) + 0x210c )
    #define REG_DPTX_HDCP_REVOC_RAM_1212(i) (DPTX_CTRL_CFG_BASE(i) + 0x2110 )
    #define REG_DPTX_HDCP_REVOC_RAM_1213(i) (DPTX_CTRL_CFG_BASE(i) + 0x2114 )
    #define REG_DPTX_HDCP_REVOC_RAM_1214(i) (DPTX_CTRL_CFG_BASE(i) + 0x2118 )
    #define REG_DPTX_HDCP_REVOC_RAM_1215(i) (DPTX_CTRL_CFG_BASE(i) + 0x211c )
    #define REG_DPTX_HDCP_REVOC_RAM_1216(i) (DPTX_CTRL_CFG_BASE(i) + 0x2120 )
    #define REG_DPTX_HDCP_REVOC_RAM_1217(i) (DPTX_CTRL_CFG_BASE(i) + 0x2124 )
    #define REG_DPTX_HDCP_REVOC_RAM_1218(i) (DPTX_CTRL_CFG_BASE(i) + 0x2128 )
    #define REG_DPTX_HDCP_REVOC_RAM_1219(i) (DPTX_CTRL_CFG_BASE(i) + 0x212c )
    #define REG_DPTX_HDCP_REVOC_RAM_1220(i) (DPTX_CTRL_CFG_BASE(i) + 0x2130 )
    #define REG_DPTX_HDCP_REVOC_RAM_1221(i) (DPTX_CTRL_CFG_BASE(i) + 0x2134 )
    #define REG_DPTX_HDCP_REVOC_RAM_1222(i) (DPTX_CTRL_CFG_BASE(i) + 0x2138 )
    #define REG_DPTX_HDCP_REVOC_RAM_1223(i) (DPTX_CTRL_CFG_BASE(i) + 0x213c )
    #define REG_DPTX_HDCP_REVOC_RAM_1224(i) (DPTX_CTRL_CFG_BASE(i) + 0x2140 )
    #define REG_DPTX_HDCP_REVOC_RAM_1225(i) (DPTX_CTRL_CFG_BASE(i) + 0x2144 )
    #define REG_DPTX_HDCP_REVOC_RAM_1226(i) (DPTX_CTRL_CFG_BASE(i) + 0x2148 )
    #define REG_DPTX_HDCP_REVOC_RAM_1227(i) (DPTX_CTRL_CFG_BASE(i) + 0x214c )
    #define REG_DPTX_HDCP_REVOC_RAM_1228(i) (DPTX_CTRL_CFG_BASE(i) + 0x2150 )
    #define REG_DPTX_HDCP_REVOC_RAM_1229(i) (DPTX_CTRL_CFG_BASE(i) + 0x2154 )
    #define REG_DPTX_HDCP_REVOC_RAM_1230(i) (DPTX_CTRL_CFG_BASE(i) + 0x2158 )
    #define REG_DPTX_HDCP_REVOC_RAM_1231(i) (DPTX_CTRL_CFG_BASE(i) + 0x215c )
    #define REG_DPTX_HDCP_REVOC_RAM_1232(i) (DPTX_CTRL_CFG_BASE(i) + 0x2160 )
    #define REG_DPTX_HDCP_REVOC_RAM_1233(i) (DPTX_CTRL_CFG_BASE(i) + 0x2164 )
    #define REG_DPTX_HDCP_REVOC_RAM_1234(i) (DPTX_CTRL_CFG_BASE(i) + 0x2168 )
    #define REG_DPTX_HDCP_REVOC_RAM_1235(i) (DPTX_CTRL_CFG_BASE(i) + 0x216c )
    #define REG_DPTX_HDCP_REVOC_RAM_1236(i) (DPTX_CTRL_CFG_BASE(i) + 0x2170 )
    #define REG_DPTX_HDCP_REVOC_RAM_1237(i) (DPTX_CTRL_CFG_BASE(i) + 0x2174 )
    #define REG_DPTX_HDCP_REVOC_RAM_1238(i) (DPTX_CTRL_CFG_BASE(i) + 0x2178 )
    #define REG_DPTX_HDCP_REVOC_RAM_1239(i) (DPTX_CTRL_CFG_BASE(i) + 0x217c )
    #define REG_DPTX_HDCP_REVOC_RAM_1240(i) (DPTX_CTRL_CFG_BASE(i) + 0x2180 )
    #define REG_DPTX_HDCP_REVOC_RAM_1241(i) (DPTX_CTRL_CFG_BASE(i) + 0x2184 )
    #define REG_DPTX_HDCP_REVOC_RAM_1242(i) (DPTX_CTRL_CFG_BASE(i) + 0x2188 )
    #define REG_DPTX_HDCP_REVOC_RAM_1243(i) (DPTX_CTRL_CFG_BASE(i) + 0x218c )
    #define REG_DPTX_HDCP_REVOC_RAM_1244(i) (DPTX_CTRL_CFG_BASE(i) + 0x2190 )
    #define REG_DPTX_HDCP_REVOC_RAM_1245(i) (DPTX_CTRL_CFG_BASE(i) + 0x2194 )
    #define REG_DPTX_HDCP_REVOC_RAM_1246(i) (DPTX_CTRL_CFG_BASE(i) + 0x2198 )
    #define REG_DPTX_HDCP_REVOC_RAM_1247(i) (DPTX_CTRL_CFG_BASE(i) + 0x219c )
    #define REG_DPTX_HDCP_REVOC_RAM_1248(i) (DPTX_CTRL_CFG_BASE(i) + 0x21a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1249(i) (DPTX_CTRL_CFG_BASE(i) + 0x21a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1250(i) (DPTX_CTRL_CFG_BASE(i) + 0x21a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1251(i) (DPTX_CTRL_CFG_BASE(i) + 0x21ac )
    #define REG_DPTX_HDCP_REVOC_RAM_1252(i) (DPTX_CTRL_CFG_BASE(i) + 0x21b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1253(i) (DPTX_CTRL_CFG_BASE(i) + 0x21b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1254(i) (DPTX_CTRL_CFG_BASE(i) + 0x21b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1255(i) (DPTX_CTRL_CFG_BASE(i) + 0x21bc )
    #define REG_DPTX_HDCP_REVOC_RAM_1256(i) (DPTX_CTRL_CFG_BASE(i) + 0x21c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1257(i) (DPTX_CTRL_CFG_BASE(i) + 0x21c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1258(i) (DPTX_CTRL_CFG_BASE(i) + 0x21c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1259(i) (DPTX_CTRL_CFG_BASE(i) + 0x21cc )
    #define REG_DPTX_HDCP_REVOC_RAM_1260(i) (DPTX_CTRL_CFG_BASE(i) + 0x21d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1261(i) (DPTX_CTRL_CFG_BASE(i) + 0x21d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1262(i) (DPTX_CTRL_CFG_BASE(i) + 0x21d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1263(i) (DPTX_CTRL_CFG_BASE(i) + 0x21dc )
    #define REG_DPTX_HDCP_REVOC_RAM_1264(i) (DPTX_CTRL_CFG_BASE(i) + 0x21e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1265(i) (DPTX_CTRL_CFG_BASE(i) + 0x21e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1266(i) (DPTX_CTRL_CFG_BASE(i) + 0x21e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1267(i) (DPTX_CTRL_CFG_BASE(i) + 0x21ec )
    #define REG_DPTX_HDCP_REVOC_RAM_1268(i) (DPTX_CTRL_CFG_BASE(i) + 0x21f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1269(i) (DPTX_CTRL_CFG_BASE(i) + 0x21f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1270(i) (DPTX_CTRL_CFG_BASE(i) + 0x21f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1271(i) (DPTX_CTRL_CFG_BASE(i) + 0x21fc )
    #define REG_DPTX_HDCP_REVOC_RAM_1272(i) (DPTX_CTRL_CFG_BASE(i) + 0x2200 )
    #define REG_DPTX_HDCP_REVOC_RAM_1273(i) (DPTX_CTRL_CFG_BASE(i) + 0x2204 )
    #define REG_DPTX_HDCP_REVOC_RAM_1274(i) (DPTX_CTRL_CFG_BASE(i) + 0x2208 )
    #define REG_DPTX_HDCP_REVOC_RAM_1275(i) (DPTX_CTRL_CFG_BASE(i) + 0x220c )
    #define REG_DPTX_HDCP_REVOC_RAM_1276(i) (DPTX_CTRL_CFG_BASE(i) + 0x2210 )
    #define REG_DPTX_HDCP_REVOC_RAM_1277(i) (DPTX_CTRL_CFG_BASE(i) + 0x2214 )
    #define REG_DPTX_HDCP_REVOC_RAM_1278(i) (DPTX_CTRL_CFG_BASE(i) + 0x2218 )
    #define REG_DPTX_HDCP_REVOC_RAM_1279(i) (DPTX_CTRL_CFG_BASE(i) + 0x221c )
    #define REG_DPTX_HDCP_REVOC_RAM_1280(i) (DPTX_CTRL_CFG_BASE(i) + 0x2220 )
    #define REG_DPTX_HDCP_REVOC_RAM_1281(i) (DPTX_CTRL_CFG_BASE(i) + 0x2224 )
    #define REG_DPTX_HDCP_REVOC_RAM_1282(i) (DPTX_CTRL_CFG_BASE(i) + 0x2228 )
    #define REG_DPTX_HDCP_REVOC_RAM_1283(i) (DPTX_CTRL_CFG_BASE(i) + 0x222c )
    #define REG_DPTX_HDCP_REVOC_RAM_1284(i) (DPTX_CTRL_CFG_BASE(i) + 0x2230 )
    #define REG_DPTX_HDCP_REVOC_RAM_1285(i) (DPTX_CTRL_CFG_BASE(i) + 0x2234 )
    #define REG_DPTX_HDCP_REVOC_RAM_1286(i) (DPTX_CTRL_CFG_BASE(i) + 0x2238 )
    #define REG_DPTX_HDCP_REVOC_RAM_1287(i) (DPTX_CTRL_CFG_BASE(i) + 0x223c )
    #define REG_DPTX_HDCP_REVOC_RAM_1288(i) (DPTX_CTRL_CFG_BASE(i) + 0x2240 )
    #define REG_DPTX_HDCP_REVOC_RAM_1289(i) (DPTX_CTRL_CFG_BASE(i) + 0x2244 )
    #define REG_DPTX_HDCP_REVOC_RAM_1290(i) (DPTX_CTRL_CFG_BASE(i) + 0x2248 )
    #define REG_DPTX_HDCP_REVOC_RAM_1291(i) (DPTX_CTRL_CFG_BASE(i) + 0x224c )
    #define REG_DPTX_HDCP_REVOC_RAM_1292(i) (DPTX_CTRL_CFG_BASE(i) + 0x2250 )
    #define REG_DPTX_HDCP_REVOC_RAM_1293(i) (DPTX_CTRL_CFG_BASE(i) + 0x2254 )
    #define REG_DPTX_HDCP_REVOC_RAM_1294(i) (DPTX_CTRL_CFG_BASE(i) + 0x2258 )
    #define REG_DPTX_HDCP_REVOC_RAM_1295(i) (DPTX_CTRL_CFG_BASE(i) + 0x225c )
    #define REG_DPTX_HDCP_REVOC_RAM_1296(i) (DPTX_CTRL_CFG_BASE(i) + 0x2260 )
    #define REG_DPTX_HDCP_REVOC_RAM_1297(i) (DPTX_CTRL_CFG_BASE(i) + 0x2264 )
    #define REG_DPTX_HDCP_REVOC_RAM_1298(i) (DPTX_CTRL_CFG_BASE(i) + 0x2268 )
    #define REG_DPTX_HDCP_REVOC_RAM_1299(i) (DPTX_CTRL_CFG_BASE(i) + 0x226c )
    #define REG_DPTX_HDCP_REVOC_RAM_1300(i) (DPTX_CTRL_CFG_BASE(i) + 0x2270 )
    #define REG_DPTX_HDCP_REVOC_RAM_1301(i) (DPTX_CTRL_CFG_BASE(i) + 0x2274 )
    #define REG_DPTX_HDCP_REVOC_RAM_1302(i) (DPTX_CTRL_CFG_BASE(i) + 0x2278 )
    #define REG_DPTX_HDCP_REVOC_RAM_1303(i) (DPTX_CTRL_CFG_BASE(i) + 0x227c )
    #define REG_DPTX_HDCP_REVOC_RAM_1304(i) (DPTX_CTRL_CFG_BASE(i) + 0x2280 )
    #define REG_DPTX_HDCP_REVOC_RAM_1305(i) (DPTX_CTRL_CFG_BASE(i) + 0x2284 )
    #define REG_DPTX_HDCP_REVOC_RAM_1306(i) (DPTX_CTRL_CFG_BASE(i) + 0x2288 )
    #define REG_DPTX_HDCP_REVOC_RAM_1307(i) (DPTX_CTRL_CFG_BASE(i) + 0x228c )
    #define REG_DPTX_HDCP_REVOC_RAM_1308(i) (DPTX_CTRL_CFG_BASE(i) + 0x2290 )
    #define REG_DPTX_HDCP_REVOC_RAM_1309(i) (DPTX_CTRL_CFG_BASE(i) + 0x2294 )
    #define REG_DPTX_HDCP_REVOC_RAM_1310(i) (DPTX_CTRL_CFG_BASE(i) + 0x2298 )
    #define REG_DPTX_HDCP_REVOC_RAM_1311(i) (DPTX_CTRL_CFG_BASE(i) + 0x229c )
    #define REG_DPTX_HDCP_REVOC_RAM_1312(i) (DPTX_CTRL_CFG_BASE(i) + 0x22a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1313(i) (DPTX_CTRL_CFG_BASE(i) + 0x22a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1314(i) (DPTX_CTRL_CFG_BASE(i) + 0x22a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1315(i) (DPTX_CTRL_CFG_BASE(i) + 0x22ac )
    #define REG_DPTX_HDCP_REVOC_RAM_1316(i) (DPTX_CTRL_CFG_BASE(i) + 0x22b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1317(i) (DPTX_CTRL_CFG_BASE(i) + 0x22b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1318(i) (DPTX_CTRL_CFG_BASE(i) + 0x22b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1319(i) (DPTX_CTRL_CFG_BASE(i) + 0x22bc )
    #define REG_DPTX_HDCP_REVOC_RAM_1320(i) (DPTX_CTRL_CFG_BASE(i) + 0x22c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1321(i) (DPTX_CTRL_CFG_BASE(i) + 0x22c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1322(i) (DPTX_CTRL_CFG_BASE(i) + 0x22c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1323(i) (DPTX_CTRL_CFG_BASE(i) + 0x22cc )
    #define REG_DPTX_HDCP_REVOC_RAM_1324(i) (DPTX_CTRL_CFG_BASE(i) + 0x22d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1325(i) (DPTX_CTRL_CFG_BASE(i) + 0x22d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1326(i) (DPTX_CTRL_CFG_BASE(i) + 0x22d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1327(i) (DPTX_CTRL_CFG_BASE(i) + 0x22dc )
    #define REG_DPTX_HDCP_REVOC_RAM_1328(i) (DPTX_CTRL_CFG_BASE(i) + 0x22e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1329(i) (DPTX_CTRL_CFG_BASE(i) + 0x22e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1330(i) (DPTX_CTRL_CFG_BASE(i) + 0x22e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1331(i) (DPTX_CTRL_CFG_BASE(i) + 0x22ec )
    #define REG_DPTX_HDCP_REVOC_RAM_1332(i) (DPTX_CTRL_CFG_BASE(i) + 0x22f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1333(i) (DPTX_CTRL_CFG_BASE(i) + 0x22f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1334(i) (DPTX_CTRL_CFG_BASE(i) + 0x22f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1335(i) (DPTX_CTRL_CFG_BASE(i) + 0x22fc )
    #define REG_DPTX_HDCP_REVOC_RAM_1336(i) (DPTX_CTRL_CFG_BASE(i) + 0x2300 )
    #define REG_DPTX_HDCP_REVOC_RAM_1337(i) (DPTX_CTRL_CFG_BASE(i) + 0x2304 )
    #define REG_DPTX_HDCP_REVOC_RAM_1338(i) (DPTX_CTRL_CFG_BASE(i) + 0x2308 )
    #define REG_DPTX_HDCP_REVOC_RAM_1339(i) (DPTX_CTRL_CFG_BASE(i) + 0x230c )
    #define REG_DPTX_HDCP_REVOC_RAM_1340(i) (DPTX_CTRL_CFG_BASE(i) + 0x2310 )
    #define REG_DPTX_HDCP_REVOC_RAM_1341(i) (DPTX_CTRL_CFG_BASE(i) + 0x2314 )
    #define REG_DPTX_HDCP_REVOC_RAM_1342(i) (DPTX_CTRL_CFG_BASE(i) + 0x2318 )
    #define REG_DPTX_HDCP_REVOC_RAM_1343(i) (DPTX_CTRL_CFG_BASE(i) + 0x231c )
    #define REG_DPTX_HDCP_REVOC_RAM_1344(i) (DPTX_CTRL_CFG_BASE(i) + 0x2320 )
    #define REG_DPTX_HDCP_REVOC_RAM_1345(i) (DPTX_CTRL_CFG_BASE(i) + 0x2324 )
    #define REG_DPTX_HDCP_REVOC_RAM_1346(i) (DPTX_CTRL_CFG_BASE(i) + 0x2328 )
    #define REG_DPTX_HDCP_REVOC_RAM_1347(i) (DPTX_CTRL_CFG_BASE(i) + 0x232c )
    #define REG_DPTX_HDCP_REVOC_RAM_1348(i) (DPTX_CTRL_CFG_BASE(i) + 0x2330 )
    #define REG_DPTX_HDCP_REVOC_RAM_1349(i) (DPTX_CTRL_CFG_BASE(i) + 0x2334 )
    #define REG_DPTX_HDCP_REVOC_RAM_1350(i) (DPTX_CTRL_CFG_BASE(i) + 0x2338 )
    #define REG_DPTX_HDCP_REVOC_RAM_1351(i) (DPTX_CTRL_CFG_BASE(i) + 0x233c )
    #define REG_DPTX_HDCP_REVOC_RAM_1352(i) (DPTX_CTRL_CFG_BASE(i) + 0x2340 )
    #define REG_DPTX_HDCP_REVOC_RAM_1353(i) (DPTX_CTRL_CFG_BASE(i) + 0x2344 )
    #define REG_DPTX_HDCP_REVOC_RAM_1354(i) (DPTX_CTRL_CFG_BASE(i) + 0x2348 )
    #define REG_DPTX_HDCP_REVOC_RAM_1355(i) (DPTX_CTRL_CFG_BASE(i) + 0x234c )
    #define REG_DPTX_HDCP_REVOC_RAM_1356(i) (DPTX_CTRL_CFG_BASE(i) + 0x2350 )
    #define REG_DPTX_HDCP_REVOC_RAM_1357(i) (DPTX_CTRL_CFG_BASE(i) + 0x2354 )
    #define REG_DPTX_HDCP_REVOC_RAM_1358(i) (DPTX_CTRL_CFG_BASE(i) + 0x2358 )
    #define REG_DPTX_HDCP_REVOC_RAM_1359(i) (DPTX_CTRL_CFG_BASE(i) + 0x235c )
    #define REG_DPTX_HDCP_REVOC_RAM_1360(i) (DPTX_CTRL_CFG_BASE(i) + 0x2360 )
    #define REG_DPTX_HDCP_REVOC_RAM_1361(i) (DPTX_CTRL_CFG_BASE(i) + 0x2364 )
    #define REG_DPTX_HDCP_REVOC_RAM_1362(i) (DPTX_CTRL_CFG_BASE(i) + 0x2368 )
    #define REG_DPTX_HDCP_REVOC_RAM_1363(i) (DPTX_CTRL_CFG_BASE(i) + 0x236c )
    #define REG_DPTX_HDCP_REVOC_RAM_1364(i) (DPTX_CTRL_CFG_BASE(i) + 0x2370 )
    #define REG_DPTX_HDCP_REVOC_RAM_1365(i) (DPTX_CTRL_CFG_BASE(i) + 0x2374 )
    #define REG_DPTX_HDCP_REVOC_RAM_1366(i) (DPTX_CTRL_CFG_BASE(i) + 0x2378 )
    #define REG_DPTX_HDCP_REVOC_RAM_1367(i) (DPTX_CTRL_CFG_BASE(i) + 0x237c )
    #define REG_DPTX_HDCP_REVOC_RAM_1368(i) (DPTX_CTRL_CFG_BASE(i) + 0x2380 )
    #define REG_DPTX_HDCP_REVOC_RAM_1369(i) (DPTX_CTRL_CFG_BASE(i) + 0x2384 )
    #define REG_DPTX_HDCP_REVOC_RAM_1370(i) (DPTX_CTRL_CFG_BASE(i) + 0x2388 )
    #define REG_DPTX_HDCP_REVOC_RAM_1371(i) (DPTX_CTRL_CFG_BASE(i) + 0x238c )
    #define REG_DPTX_HDCP_REVOC_RAM_1372(i) (DPTX_CTRL_CFG_BASE(i) + 0x2390 )
    #define REG_DPTX_HDCP_REVOC_RAM_1373(i) (DPTX_CTRL_CFG_BASE(i) + 0x2394 )
    #define REG_DPTX_HDCP_REVOC_RAM_1374(i) (DPTX_CTRL_CFG_BASE(i) + 0x2398 )
    #define REG_DPTX_HDCP_REVOC_RAM_1375(i) (DPTX_CTRL_CFG_BASE(i) + 0x239c )
    #define REG_DPTX_HDCP_REVOC_RAM_1376(i) (DPTX_CTRL_CFG_BASE(i) + 0x23a0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1377(i) (DPTX_CTRL_CFG_BASE(i) + 0x23a4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1378(i) (DPTX_CTRL_CFG_BASE(i) + 0x23a8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1379(i) (DPTX_CTRL_CFG_BASE(i) + 0x23ac )
    #define REG_DPTX_HDCP_REVOC_RAM_1380(i) (DPTX_CTRL_CFG_BASE(i) + 0x23b0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1381(i) (DPTX_CTRL_CFG_BASE(i) + 0x23b4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1382(i) (DPTX_CTRL_CFG_BASE(i) + 0x23b8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1383(i) (DPTX_CTRL_CFG_BASE(i) + 0x23bc )
    #define REG_DPTX_HDCP_REVOC_RAM_1384(i) (DPTX_CTRL_CFG_BASE(i) + 0x23c0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1385(i) (DPTX_CTRL_CFG_BASE(i) + 0x23c4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1386(i) (DPTX_CTRL_CFG_BASE(i) + 0x23c8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1387(i) (DPTX_CTRL_CFG_BASE(i) + 0x23cc )
    #define REG_DPTX_HDCP_REVOC_RAM_1388(i) (DPTX_CTRL_CFG_BASE(i) + 0x23d0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1389(i) (DPTX_CTRL_CFG_BASE(i) + 0x23d4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1390(i) (DPTX_CTRL_CFG_BASE(i) + 0x23d8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1391(i) (DPTX_CTRL_CFG_BASE(i) + 0x23dc )
    #define REG_DPTX_HDCP_REVOC_RAM_1392(i) (DPTX_CTRL_CFG_BASE(i) + 0x23e0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1393(i) (DPTX_CTRL_CFG_BASE(i) + 0x23e4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1394(i) (DPTX_CTRL_CFG_BASE(i) + 0x23e8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1395(i) (DPTX_CTRL_CFG_BASE(i) + 0x23ec )
    #define REG_DPTX_HDCP_REVOC_RAM_1396(i) (DPTX_CTRL_CFG_BASE(i) + 0x23f0 )
    #define REG_DPTX_HDCP_REVOC_RAM_1397(i) (DPTX_CTRL_CFG_BASE(i) + 0x23f4 )
    #define REG_DPTX_HDCP_REVOC_RAM_1398(i) (DPTX_CTRL_CFG_BASE(i) + 0x23f8 )
    #define REG_DPTX_HDCP_REVOC_RAM_1399(i) (DPTX_CTRL_CFG_BASE(i) + 0x23fc )
    #define REG_DPTX_HDCP_REVOC_RAM_1400(i) (DPTX_CTRL_CFG_BASE(i) + 0x2400 )
    #define REG_DPTX_HDCP_REVOC_RAM_1401(i) (DPTX_CTRL_CFG_BASE(i) + 0x2404 )
    #define REG_DPTX_HDCP_REVOC_RAM_1402(i) (DPTX_CTRL_CFG_BASE(i) + 0x2408 )
    #define REG_DPTX_HDCP_REVOC_RAM_1403(i) (DPTX_CTRL_CFG_BASE(i) + 0x240c )
    #define REG_DPTX_HDCP_REVOC_RAM_1404(i) (DPTX_CTRL_CFG_BASE(i) + 0x2410 )
    #define REG_DPTX_HDCP_REVOC_RAM_1405(i) (DPTX_CTRL_CFG_BASE(i) + 0x2414 )
    #define REG_DPTX_HDCP_REVOC_RAM_1406(i) (DPTX_CTRL_CFG_BASE(i) + 0x2418 )
    #define REG_DPTX_HDCP_REVOC_RAM_1407(i) (DPTX_CTRL_CFG_BASE(i) + 0x241c )
    #define REG_DPTX_HDCP_REVOC_RAM_1408(i) (DPTX_CTRL_CFG_BASE(i) + 0x2420 )
    #define REG_DPTX_HDCP_REVOC_RAM_1409(i) (DPTX_CTRL_CFG_BASE(i) + 0x2424 )
    #define REG_DPTX_HDCP_REVOC_RAM_1410(i) (DPTX_CTRL_CFG_BASE(i) + 0x2428 )
    #define REG_DPTX_HDCP_REVOC_RAM_1411(i) (DPTX_CTRL_CFG_BASE(i) + 0x242c )
    #define REG_DPTX_HDCP_REVOC_RAM_1412(i) (DPTX_CTRL_CFG_BASE(i) + 0x2430 )
    #define REG_DPTX_HDCP_REVOC_RAM_1413(i) (DPTX_CTRL_CFG_BASE(i) + 0x2434 )
    #define REG_DPTX_HDCP_REVOC_RAM_1414(i) (DPTX_CTRL_CFG_BASE(i) + 0x2438 )
    #define REG_DPTX_HDCP_REVOC_RAM_1415(i) (DPTX_CTRL_CFG_BASE(i) + 0x243c )
    #define REG_DPTX_HDCP_REVOC_RAM_1416(i) (DPTX_CTRL_CFG_BASE(i) + 0x2440 )
    #define REG_DPTX_HDCP_REVOC_RAM_1417(i) (DPTX_CTRL_CFG_BASE(i) + 0x2444 )
    #define REG_DPTX_HDCP_REVOC_RAM_1418(i) (DPTX_CTRL_CFG_BASE(i) + 0x2448 )
    #define REG_DPTX_HDCP_REVOC_RAM_1419(i) (DPTX_CTRL_CFG_BASE(i) + 0x244c )
    #define REG_DPTX_HDCP_REVOC_RAM_1420(i) (DPTX_CTRL_CFG_BASE(i) + 0x2450 )
    #define REG_DPTX_HDCP_REVOC_RAM_1421(i) (DPTX_CTRL_CFG_BASE(i) + 0x2454 )
    #define REG_DPTX_HDCP_REVOC_RAM_1422(i) (DPTX_CTRL_CFG_BASE(i) + 0x2458 )
    #define REG_DPTX_HDCP_REVOC_RAM_1423(i) (DPTX_CTRL_CFG_BASE(i) + 0x245c )
    #define REG_DPTX_HDCP_REVOC_RAM_1424(i) (DPTX_CTRL_CFG_BASE(i) + 0x2460 )
    #define REG_DPTX_HDCP_REVOC_RAM_1425(i) (DPTX_CTRL_CFG_BASE(i) + 0x2464 )
    #define REG_DPTX_HDCP_REVOC_RAM_1426(i) (DPTX_CTRL_CFG_BASE(i) + 0x2468 )
    #define REG_DPTX_HDCP_REVOC_RAM_1427(i) (DPTX_CTRL_CFG_BASE(i) + 0x246c )
    #define REG_DPTX_HDCP_REVOC_RAM_1428(i) (DPTX_CTRL_CFG_BASE(i) + 0x2470 )
    #define REG_DPTX_HDCP_REVOC_RAM_1429(i) (DPTX_CTRL_CFG_BASE(i) + 0x2474 )
    #define REG_DPTX_HDCP_REVOC_RAM_1430(i) (DPTX_CTRL_CFG_BASE(i) + 0x2478 )
    #define REG_DPTX_HDCP_REVOC_RAM_1431(i) (DPTX_CTRL_CFG_BASE(i) + 0x247c )
    #define REG_DPTX_HDCPREG_BKSV0(i) (DPTX_CTRL_CFG_BASE(i) + 0x3600 )
    #define REG_DPTX_HDCPREG_BKSV1(i) (DPTX_CTRL_CFG_BASE(i) + 0x3604 )
    #define REG_DPTX_HDCPREG_ANCONF(i) (DPTX_CTRL_CFG_BASE(i) + 0x3608 )
    #define REG_DPTX_HDCPREG_AN0(i) (DPTX_CTRL_CFG_BASE(i) + 0x360c )
    #define REG_DPTX_HDCPREG_AN1(i) (DPTX_CTRL_CFG_BASE(i) + 0x3610 )
    #define REG_DPTX_HDCPREG_RMLCTL(i) (DPTX_CTRL_CFG_BASE(i) + 0x3614 )
    #define REG_DPTX_HDCPREG_RMLSTS(i) (DPTX_CTRL_CFG_BASE(i) + 0x3618 )
    #define REG_DPTX_HDCPREG_SEED(i) (DPTX_CTRL_CFG_BASE(i) + 0x361c )
    #define REG_DPTX_HDCPREG_DPK0(i) (DPTX_CTRL_CFG_BASE(i) + 0x3620 )
    #define REG_DPTX_HDCPREG_DPK1(i) (DPTX_CTRL_CFG_BASE(i) + 0x3624 )
    #define REG_DPTX_HDCP22GPIOSTS(i) (DPTX_CTRL_CFG_BASE(i) + 0x3628 )
    #define REG_DPTX_HDCP22GPIOCHNGSTS(i) (DPTX_CTRL_CFG_BASE(i) + 0x362c )
    #define REG_DPTX_HDCPREG_DPK_CRC(i) (DPTX_CTRL_CFG_BASE(i) + 0x3630 )
    #define REG_DPTX_VG_SWRST(i) (DPTX_CTRL_CFG_BASE(i) + 0x3800 )
    #define REG_DPTX_VG_CONFIG1(i) (DPTX_CTRL_CFG_BASE(i) + 0x3804 )
    #define REG_DPTX_VG_CONFIG2(i) (DPTX_CTRL_CFG_BASE(i) + 0x3808 )
    #define REG_DPTX_VG_CONFIG3(i) (DPTX_CTRL_CFG_BASE(i) + 0x380c )
    #define REG_DPTX_VG_CONFIG4(i) (DPTX_CTRL_CFG_BASE(i) + 0x3810 )
    #define REG_DPTX_VG_CONFIG5(i) (DPTX_CTRL_CFG_BASE(i) + 0x3814 )
    #define REG_DPTX_VG_CONFIG6(i) (DPTX_CTRL_CFG_BASE(i) + 0x3818 )
    #define REG_DPTX_VG_RAM_ADDR(i) (DPTX_CTRL_CFG_BASE(i) + 0x381c )
    #define REG_DPTX_VG_WRT_RAM_CTRL(i) (DPTX_CTRL_CFG_BASE(i) + 0x3820 )
    #define REG_DPTX_VG_WRT_RAM_DATA(i) (DPTX_CTRL_CFG_BASE(i) + 0x3824 )
    #define REG_DPTX_VG_WRT_RAM_STOP_ADDR(i) (DPTX_CTRL_CFG_BASE(i) + 0x3828 )
    #define REG_DPTX_VG_CB_PATTERN_CONFIG(i) (DPTX_CTRL_CFG_BASE(i) + 0x382c )
    #define REG_DPTX_VG_CB_COLOR_A_1(i) (DPTX_CTRL_CFG_BASE(i) + 0x3830 )
    #define REG_DPTX_VG_CB_COLOR_A_2(i) (DPTX_CTRL_CFG_BASE(i) + 0x3834 )
    #define REG_DPTX_VG_CB_COLOR_B_1(i) (DPTX_CTRL_CFG_BASE(i) + 0x3838 )
    #define REG_DPTX_VG_CB_COLOR_B_2(i) (DPTX_CTRL_CFG_BASE(i) + 0x383c )
    #define REG_DPTX_AG_SWRSTZ(i) (DPTX_CTRL_CFG_BASE(i) + 0x3900 )
    #define REG_DPTX_AG_CONFIG1(i) (DPTX_CTRL_CFG_BASE(i) + 0x3904 )
    #define REG_DPTX_AG_CONFIG2(i) (DPTX_CTRL_CFG_BASE(i) + 0x3908 )
    #define REG_DPTX_AG_CONFIG3(i) (DPTX_CTRL_CFG_BASE(i) + 0x390c )
    #define REG_DPTX_AG_CONFIG4(i) (DPTX_CTRL_CFG_BASE(i) + 0x3910 )
    #define REG_DPTX_AG_CONFIG5(i) (DPTX_CTRL_CFG_BASE(i) + 0x3914 )
    #define REG_DPTX_AG_CONFIG6(i) (DPTX_CTRL_CFG_BASE(i) + 0x3918 )
    #define REG_DPTX_DSC_PPS_0(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a00 )
    #define REG_DPTX_DSC_PPS_1(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a04 )
    #define REG_DPTX_DSC_PPS_2(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a08 )
    #define REG_DPTX_DSC_PPS_3(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a0c )
    #define REG_DPTX_DSC_PPS_4(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a10 )
    #define REG_DPTX_DSC_PPS_5(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a14 )
    #define REG_DPTX_DSC_PPS_6(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a18 )
    #define REG_DPTX_DSC_PPS_7(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a1c )
    #define REG_DPTX_DSC_PPS_8(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a20 )
    #define REG_DPTX_DSC_PPS_9(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a24 )
    #define REG_DPTX_DSC_PPS_10(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a28 )
    #define REG_DPTX_DSC_PPS_11(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a2c )
    #define REG_DPTX_DSC_PPS_12(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a30 )
    #define REG_DPTX_DSC_PPS_13(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a34 )
    #define REG_DPTX_DSC_PPS_14(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a38 )
    #define REG_DPTX_DSC_PPS_15(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a3c )
    #define REG_DPTX_DSC_PPS_16(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a40 )
    #define REG_DPTX_DSC_PPS_17(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a44 )
    #define REG_DPTX_DSC_PPS_18(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a48 )
    #define REG_DPTX_DSC_PPS_19(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a4c )
    #define REG_DPTX_DSC_PPS_20(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a50 )
    #define REG_DPTX_DSC_PPS_21(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a54 )
    #define REG_DPTX_DSC_PPS_22(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a58 )
    #define REG_DPTX_DSC_PPS_23(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a5c )
    #define REG_DPTX_DSC_PPS_24(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a60 )
    #define REG_DPTX_DSC_PPS_25(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a64 )
    #define REG_DPTX_DSC_PPS_26(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a68 )
    #define REG_DPTX_DSC_PPS_27(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a6c )
    #define REG_DPTX_DSC_PPS_28(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a70 )
    #define REG_DPTX_DSC_PPS_29(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a74 )
    #define REG_DPTX_DSC_PPS_30(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a78 )
    #define REG_DPTX_DSC_PPS_31(i) (DPTX_CTRL_CFG_BASE(i) + 0x3a7c )
    
    //// self reserch register
    //#define REG_DP_AUX(i)           ((HDCP_BASE(i) + 0x100 + 0x00))
    //#define REG_DP_TRNG(i)          ((HDCP_BASE(i) + 0x100 + 0x04))
    //#define REG_DP_TRNG_CONTROL(i)  ((HDCP_BASE(i) + 0x100 + 0x08))
    //#define REG_DP_KPF_WORD0(i)     ((HDCP_BASE(i) + 0x100 + 0x0C))
    //#define REG_DP_KPF_WORD1(i)     ((HDCP_BASE(i) + 0x100 + 0x10))
    //#define REG_DP_KPF_WORD2(i)     ((HDCP_BASE(i) + 0x100 + 0x14))
    //#define REG_DP_KPF_WORD3(i)     ((HDCP_BASE(i) + 0x100 + 0x18))
    //#define REG_DP_DUK_WORD0(i)     ((HDCP_BASE(i) + 0x100 + 0x1C))
    //#define REG_DP_DUK_WORD1(i)     ((HDCP_BASE(i) + 0x100 + 0x20))
    //#define REG_DP_DUK_WORD2(i)     ((HDCP_BASE(i) + 0x100 + 0x24))
    //#define REG_DP_DUK_WORD3(i)     ((HDCP_BASE(i) + 0x100 + 0x28))
    //#define REG_DP_PIPE_CFG(i)      ((HDCP_BASE(i) + 0x100 + 0x2C))
    //#define REG_DP_DPTX_CFG(i)      ((HDCP_BASE(i) + 0x100 + 0x30))
    //#define REG_DP_DPK_MUX(i)       ((HDCP_BASE(i) + 0x100 + 0x34))
    //#define REG_DP_SRAM(i)          ((HDCP_BASE(i) + 0x100 + 0x38))
    //#define REG_DP_PIPE_TX_CFG(i)   ((HDCP_BASE(i) + 0x100 + 0x3C))
    //#define REG_DP_PHY_STATUS(i)    ((HDCP_BASE(i) + 0x100 + 0x40))
    //#define REG_DP_PHY_LANE_CFG(i)  ((HDCP_BASE(i) + 0x100 + 0x44))
    //#define REG_DP_MESSAGEBUS0(i)   ((HDCP_BASE(i) + 0x100 + 0x48))
    //#define REG_DP_MESSAGEBUS1(i)   ((HDCP_BASE(i) + 0x100 + 0x4C))


// --------------------------------------------------------------------
//DP_PHY_CFG
    #define DP_PHY_RAWCMN_DIG_AON_CMN_SRAM_BL_CFG(i) (DPTX_PHY_CFG_BASE(i)  + 0x2038)
    #define DP_PHY_SUP_DIG_MPLLB_OVRD_IN_0(i)        (DPTX_PHY_CFG_BASE(i)  + 0x13)
    #define DP_PHY_RAWLANEN_DIG_PCS_XF_TX_OVRD_IN_1(i)        (DPTX_PHY_CFG_BASE(i)  + 0x3001)
    #define DP_PHY_RAWLANEN_DIG_PCS_XF_TX_OVRD_IN_2(i)        (DPTX_PHY_CFG_BASE(i)  + 0x3101)
    #define DP_PHY_RAWLANEN_DIG_PCS_XF_TX_OVRD_IN_3(i)        (DPTX_PHY_CFG_BASE(i)  + 0x3201)
    #define DP_PHY_RAWLANEN_DIG_PCS_XF_TX_OVRD_IN_4(i)        (DPTX_PHY_CFG_BASE(i)  + 0x3301)
    #define DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_1(i)            (DPTX_PHY_CFG_BASE(i)  + 0x401c)
    #define DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2(i)            (DPTX_PHY_CFG_BASE(i)  + 0x411c)
    #define DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_3(i)            (DPTX_PHY_CFG_BASE(i)  + 0x421c)
    #define DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_4(i)            (DPTX_PHY_CFG_BASE(i)  + 0x431c)
    #define DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2_1(i)          (DPTX_PHY_CFG_BASE(i)  + 0x402d)
    #define DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2_2(i)          (DPTX_PHY_CFG_BASE(i)  + 0x412d)
    #define DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2_3(i)          (DPTX_PHY_CFG_BASE(i)  + 0x422d)
    #define DP_PHY_RAWAONLANEN_DIG_FAST_FLAGS_2_4(i)          (DPTX_PHY_CFG_BASE(i)  + 0x432d)
    



// --------------------------------------------------------------------
// HDCP_CFG
// --------------------------------------------------------------------
#define REG_HDCP_FW_INFO_0(i)           (HDCP_CFG_BASE(i) + 0x0008)
#define REG_HDCP_FW_INFO_1(i)           (HDCP_CFG_BASE(i) + 0x000C)
#define REG_HDCP_HOST_IRQ_EN(i)         (HDCP_CFG_BASE(i) + 0x0010)
#define REG_HDCP_HOST_IRQ_STAT(i)       (HDCP_CFG_BASE(i) + 0x0014)
#define REG_HDCP_FW_ADDR(i)             (HDCP_CFG_BASE(i) + 0x0020)
#define REG_HDCP_HOST_CTRL(i)           (HDCP_CFG_BASE(i) + 0x002C)
#define REG_HDCP_HOST_MB_P0(i)          (HDCP_CFG_BASE(i) + 0x0030)
#define REG_HDCP_HOST_MB_P1(i)          (HDCP_CFG_BASE(i) + 0x0034)
#define REG_HDCP_HOST_MB_CTRL(i)        (HDCP_CFG_BASE(i) + 0x0038)
#define REG_HDCP_HOST_MB_OWN(i)         (HDCP_CFG_BASE(i) + 0x003C)
#define REG_HDCP_CPU_MB_P0(i)           (HDCP_CFG_BASE(i) + 0x0040)
#define REG_HDCP_CPU_MB_P1(i)           (HDCP_CFG_BASE(i) + 0x0044)
#define REG_HDCP_CPU_MB_CTRL(i)         (HDCP_CFG_BASE(i) + 0x0048)
#define REG_HDCP_CPU_MB_OWN(i)          (HDCP_CFG_BASE(i) + 0x004C)
#define REG_HDCP_OOB_STAT(i)            (HDCP_CFG_BASE(i) + 0x005C)
#define REG_HDCP_ERR_STAT(i)            (HDCP_CFG_BASE(i) + 0x0060)
#define REG_HDCP_USER_NOTIFY(i)         (HDCP_CFG_BASE(i) + 0x0064)
#define REG_HDCP_VERSION_0(i)           (HDCP_CFG_BASE(i) + 0x0070)

// --------------------------------------------------------------------
// TRNG_CFG
// --------------------------------------------------------------------
#define REG_DP_TRNG_CTRL(i)             (TRNG_CFG_BASE(i) + 0x0000)
#define REG_DP_TRNG_STAT(i)             (TRNG_CFG_BASE(i) + 0x0004)
#define REG_DP_TRNG_MODE(i)             (TRNG_CFG_BASE(i) + 0x0008)
#define REG_DP_TRNG_SMODE(i)            (TRNG_CFG_BASE(i) + 0x000C)
#define REG_DP_TRNG_IE(i)               (TRNG_CFG_BASE(i) + 0x0010)
#define REG_DP_TRNG_ISTAT(i)            (TRNG_CFG_BASE(i) + 0x0014)
#define REG_DP_TRNG_COREKIT_REL(i)      (TRNG_CFG_BASE(i) + 0x0018)
#define REG_DP_TRNG_FEATURES(i)         (TRNG_CFG_BASE(i) + 0x001C)
#define REG_DP_TRNG_RAND0(i)            (TRNG_CFG_BASE(i) + 0x0020)
#define REG_DP_TRNG_RAND1(i)            (TRNG_CFG_BASE(i) + 0x0024)
#define REG_DP_TRNG_RAND2(i)            (TRNG_CFG_BASE(i) + 0x0028)
#define REG_DP_TRNG_RAND3(i)            (TRNG_CFG_BASE(i) + 0x002C)
#define REG_DP_TRNG_RAND4(i)            (TRNG_CFG_BASE(i) + 0x0030)
#define REG_DP_TRNG_RAND5(i)            (TRNG_CFG_BASE(i) + 0x0034)
#define REG_DP_TRNG_RAND6(i)            (TRNG_CFG_BASE(i) + 0x0038)
#define REG_DP_TRNG_RAND7(i)            (TRNG_CFG_BASE(i) + 0x003C)
#define REG_DP_TRNG_SEED0(i)            (TRNG_CFG_BASE(i) + 0x0040)
#define REG_DP_TRNG_SEED1(i)            (TRNG_CFG_BASE(i) + 0x0044)
#define REG_DP_TRNG_SEED2(i)            (TRNG_CFG_BASE(i) + 0x0048)
#define REG_DP_TRNG_SEED3(i)            (TRNG_CFG_BASE(i) + 0x004C)
#define REG_DP_TRNG_SEED4(i)            (TRNG_CFG_BASE(i) + 0x0050)
#define REG_DP_TRNG_SEED5(i)            (TRNG_CFG_BASE(i) + 0x0054)
#define REG_DP_TRNG_SEED6(i)            (TRNG_CFG_BASE(i) + 0x0058)
#define REG_DP_TRNG_SEED7(i)            (TRNG_CFG_BASE(i) + 0x005C)
#define REG_DP_TRNG_AUTO_RQSTS(i)       (TRNG_CFG_BASE(i) + 0x0060)
#define REG_DP_TRNG_AUTO_AGE(i)         (TRNG_CFG_BASE(i) + 0x0064)
#define REG_DP_TRNG_TIME_TO_SEED(i)     (TRNG_CFG_BASE(i) + 0x006C)
#define REG_DP_TRNG_BUILD_CFG0(i)       (TRNG_CFG_BASE(i) + 0x00F0)

//// --------------------------------------------------------------------
//// DP_CUST_CFG
//// --------------------------------------------------------------------
//#define REG_DP_CUST_AUX(i)              (DP_CUST_BASE(i) + 0x0000)
//#define REG_DP_CUST_TRNG(i)             (DP_CUST_BASE(i) + 0x0004)
//#define REG_DP_CUST_TRNG_CTRL(i)        (DP_CUST_BASE(i) + 0x0008)
//#define REG_DP_CUST_KPF_W0(i)           (DP_CUST_BASE(i) + 0x000C)
//#define REG_DP_CUST_KPF_W1(i)           (DP_CUST_BASE(i) + 0x0010)
//#define REG_DP_CUST_KPF_W2(i)           (DP_CUST_BASE(i) + 0x0014)
//#define REG_DP_CUST_KPF_W3(i)           (DP_CUST_BASE(i) + 0x0018)
//#define REG_DP_CUST_DUK_W0(i)           (DP_CUST_BASE(i) + 0x001C)
//#define REG_DP_CUST_DUK_W1(i)           (DP_CUST_BASE(i) + 0x0020)
//#define REG_DP_CUST_DUK_W2(i)           (DP_CUST_BASE(i) + 0x0024)
//#define REG_DP_CUST_DUK_W3(i)           (DP_CUST_BASE(i) + 0x0028)
//#define REG_DP_CUST_PIPE_CFG(i)         (DP_CUST_BASE(i) + 0x002C)
//#define REG_DP_CUST_DPTX_CFG(i)         (DP_CUST_BASE(i) + 0x0030)
//#define REG_DP_CUST_DPK_MUX(i)          (DP_CUST_BASE(i) + 0x0034)
//#define REG_DP_CUST_SRAM(i)             (DP_CUST_BASE(i) + 0x0038)
//#define REG_DP_CUST_PIPE_TX_CFG(i)      (DP_CUST_BASE(i) + 0x003C)
//#define REG_DP_CUST_PHY_STATUS(i)       (DP_CUST_BASE(i) + 0x0040)
//#define REG_DP_CUST_PHY_LANE_CFG(i)     (DP_CUST_BASE(i) + 0x0044)
//#define REG_DP_CUST_MSG_BUS0(i)         (DP_CUST_BASE(i) + 0x0048)
//#define REG_DP_CUST_MSG_BUS1(i)         (DP_CUST_BASE(i) + 0x004C)

//// --------------------------------------------------------------------
//// FEC_SS_CFG
//// --------------------------------------------------------------------
//#define REG_NS_FEC_UART_ADDR_OFFSET       (FE_SS_CFG_NS_BASE + 0x0)
#define REG_NS_MBOX_TO_FEC_ADDR_H         (FE_SS_CFG_NS_BASE + 0x10)
#define REG_NS_MBOX_TO_FEC_ADDR_L         (FE_SS_CFG_NS_BASE + 0x14)
#define REG_NS_MBOX_TO_FEC_SIZE           (FE_SS_CFG_NS_BASE + 0x18)
#define REG_NS_MBOX_TO_FEC_INTR_SET       (FE_SS_CFG_NS_BASE + 0x1c)
#define REG_NS_MBOX_TO_FEC_INTR_CLEAR     (FE_SS_CFG_NS_BASE + 0x20)
#define REG_NS_MBOX_TO_FEC_INTR_STATUS    (FE_SS_CFG_NS_BASE + 0x24)
#define REG_NS_MBOX_TO_SMC_ADDR_H         (FE_SS_CFG_NS_BASE + 0x30)
#define REG_NS_MBOX_TO_SMC_ADDR_L         (FE_SS_CFG_NS_BASE + 0x34)
#define REG_NS_MBOX_TO_SMC_SIZE           (FE_SS_CFG_NS_BASE + 0x38)
#define REG_NS_MBOX_TO_SMC_INTR_SET       (FE_SS_CFG_NS_BASE + 0x3c)
#define REG_NS_MBOX_TO_SMC_INTR_CLEAR     (FE_SS_CFG_NS_BASE + 0x40)
#define REG_NS_MBOX_TO_SMC_INTR_STATUS    (FE_SS_CFG_NS_BASE + 0x44)
#define REG_NS_MBOX_TO_PCIE_ADDR_H        (FE_SS_CFG_NS_BASE + 0x50)
#define REG_NS_MBOX_TO_PCIE_ADDR_L        (FE_SS_CFG_NS_BASE + 0x54)
#define REG_NS_MBOX_TO_PCIE_SIZE          (FE_SS_CFG_NS_BASE + 0x58)
#define REG_NS_MBOX_TO_PCIE_INTR_SET      (FE_SS_CFG_NS_BASE + 0x5c)
#define REG_NS_MBOX_TO_PCIE_INTR_CLEAR    (FE_SS_CFG_NS_BASE + 0x60)
#define REG_NS_MBOX_TO_PCIE_INTR_STATUS   (FE_SS_CFG_NS_BASE + 0x64)

//// --------------------------------------------------------------------
//// FEC_SS_CFG
//// --------------------------------------------------------------------
#define REG_FEC_RVBARADDR0             (FE_SS_CFG_S_BASE)
#define REG_FEC_RVBARADDR1             (FE_SS_CFG_S_BASE + 0x4)
#define REG_FEC_RVBARADDR2             (FE_SS_CFG_S_BASE + 0x8)
#define REG_FEC_RVBARADDR3             (FE_SS_CFG_S_BASE + 0xc)
#define REG_FEC_L2_FLUSH               (FE_SS_CFG_S_BASE + 0x10)
#define REG_FEC_DBGPWR_CTRL            (FE_SS_CFG_S_BASE + 0x14)
#define REG_FEC_GIC_CFGSDISABLE        (FE_SS_CFG_S_BASE + 0x18)
#define REG_FEC_INTERRUPT_STATUS       (FE_SS_CFG_S_BASE + 0x1c)
#define REG_FEC_INTERRUPT_MASK         (FE_SS_CFG_S_BASE + 0x20)
#define REG_FEC_WDOG_INTERRUPT_STATUS  (FE_SS_CFG_S_BASE + 0x24)
#define REG_FEC_WDOG_INTERRUPT_MASK    (FE_SS_CFG_S_BASE + 0x28)
//#define REG_DSP_PRID                (FE_SS_CFG_S_BASE + 0x040) 
//#define REG_DSP_RESETVEC            (FE_SS_CFG_S_BASE + 0x044)
//#define REG_DSP_PCONTROL            (FE_SS_CFG_S_BASE + 0x048)
#define REG_MBOX_TO_FEC_ADDR_H         (FE_SS_CFG_S_BASE + 0x50)
#define REG_MBOX_TO_FEC_ADDR_L         (FE_SS_CFG_S_BASE + 0x54)
#define REG_MBOX_TO_FEC_SIZE           (FE_SS_CFG_S_BASE + 0x58)
#define REG_MBOX_TO_SMC_ADDR_H         (FE_SS_CFG_S_BASE + 0x60)
#define REG_MBOX_TO_SMC_ADDR_L         (FE_SS_CFG_S_BASE + 0x64)
#define REG_MBOX_TO_SMC_SIZE           (FE_SS_CFG_S_BASE + 0x68)
#define REG_MBOX_TO_PCIE_ADDR_H        (FE_SS_CFG_S_BASE + 0x70)
#define REG_MBOX_TO_PCIE_ADDR_L        (FE_SS_CFG_S_BASE + 0x74)
#define REG_MBOX_TO_PCIE_SIZE          (FE_SS_CFG_S_BASE + 0x78)

//// --------------------------------------------------------------------
//// SM_AMT
//// --------------------------------------------------------------------
//#define REG_SM_AMT_HASH_CFG_SET0  (SM_AMF_BASE+0x0020)  
//#define REG_SM_AMT_HASH_CFG_SET1  (SM_AMF_BASE+0x0024)
//#define REG_SM_AMT_HASH_CFG_SET2  (SM_AMF_BASE+0x0028)
//#define REG_SM_AMT_HASH_CFG_SET3  (SM_AMF_BASE+0x002C)
//
//// --------------------------------------------------------------------
//// PCIE PHY_APP
//// --------------------------------------------------------------------
//
//// --------------------------------------------------------------------
//// PCIE VFMSI
//// --------------------------------------------------------------------
//#define REG_PCIESS_VFMSI_VF(i)                                   (PCIE_SS_CFG_VFMSI_BASE + i*4)
//#define REG_PCIESS_VFMSI_GPU_INT                                 (PCIE_SS_CFG_VFMSI_BASE + 0x0000000080)
//#define REG_PCIESS_VFMSI_GLOBAL                                  (PCIE_SS_CFG_VFMSI_BASE + 0x0000000084)
//#define REG_PCIESS_VFMSI_SOFT_MSI_CLR                            (PCIE_SS_CFG_VFMSI_BASE + 0x0000000088)
//
// --------------------------------------------------------------------
// PCIE CTRL_APP
// --------------------------------------------------------------------
//#define REG_PCIESS_CTRL_APP_SRIS_MODE                            (PCIE_SS_CFG_BASE + 0x0000) 
//#define REG_PCIESS_CTRL_APP_LTSSM_ENABLE                         (PCIE_SS_CFG_BASE + 0x0004) 
//#define REG_PCIESS_CTRL_APP_HOLD_PHY_RST                         (PCIE_SS_CFG_BASE + 0x0008) 
//#define REG_PCIESS_CTRL_APP_CLK_REQ_N                            (PCIE_SS_CFG_BASE + 0x000C) 
//#define REG_PCIESS_CTRL_APP_CLK_PM_EN                            (PCIE_SS_CFG_BASE + 0x0010) 
//#define REG_PCIESS_CTRL_APP_INIT_RST                             (PCIE_SS_CFG_BASE + 0x0014) 
//#define REG_PCIESS_CTRL_APP_REQ_ENTR_L1                          (PCIE_SS_CFG_BASE + 0x0018) 
//#define REG_PCIESS_CTRL_APP_READY_ENTR_L23                       (PCIE_SS_CFG_BASE + 0x001C) 
//#define REG_PCIESS_CTRL_APP_REQ_EXIT_L1                          (PCIE_SS_CFG_BASE + 0x0020) 
//#define REG_PCIESS_CTRL_APP_XFER_PENDING                         (PCIE_SS_CFG_BASE + 0x0024) 
//#define REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_STATUS_STROBE     (PCIE_SS_CFG_BASE + 0x0028) 
//#define REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_STATUS            (PCIE_SS_CFG_BASE + 0x002C) 
//#define REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_DETAILS_STROBE    (PCIE_SS_CFG_BASE + 0x0030) 
//#define REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_DETAILS           (PCIE_SS_CFG_BASE + 0x0034) 
//#define REG_PCIESS_CTRL_APP_REQ_RETRY_EN                         (PCIE_SS_CFG_BASE + 0x0038) 
//#define REG_PCIESS_CTRL_APP_PF_REQ_RETRY_EN                      (PCIE_SS_CFG_BASE + 0x003C) 
//#define REG_PCIESS_CTRL_APP_VF_REQ_RETRY_EN                      (PCIE_SS_CFG_BASE + 0x0040) 
//#define REG_PCIESS_CTRL_APP_CFG_ACS                              (PCIE_SS_CFG_BASE + 0x0044) 
//#define REG_PCIESS_CTRL_APP_CFG_ACS_P2P                          (PCIE_SS_CFG_BASE + 0x0048) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_P2P_REQ_REDIRECT_EN           (PCIE_SS_CFG_BASE + 0x004C) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_P2P_COMPL_REDIRECT_EN         (PCIE_SS_CFG_BASE + 0x0050) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_P2P_EGRESS_CTRL_EN            (PCIE_SS_CFG_BASE + 0x0054) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_P2P_DIRECT_TRANSL_EN          (PCIE_SS_CFG_BASE + 0x0058) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_EGRESS_CTRL_VEC_0_3           (PCIE_SS_CFG_BASE + 0x005C) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_EGRESS_CTRL_VEC_4_7           (PCIE_SS_CFG_BASE + 0x0060) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_EGRESS_CTRL_VEC_8_11          (PCIE_SS_CFG_BASE + 0x0064) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_EGRESS_CTRL_VEC_12_15         (PCIE_SS_CFG_BASE + 0x0068) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_EGRESS_CTRL_VEC_16_19         (PCIE_SS_CFG_BASE + 0x006C) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_EGRESS_CTRL_VEC_20_23         (PCIE_SS_CFG_BASE + 0x0070) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_EGRESS_CTRL_VEC_24_27         (PCIE_SS_CFG_BASE + 0x0074) 
//#define REG_PCIESS_CTRL_APP_ACS_VF_EGRESS_CTRL_VEC_28_31         (PCIE_SS_CFG_BASE + 0x0078) 
//#define REG_PCIESS_CTRL_APP_CFG_ARI_FUNC_GRP                     (PCIE_SS_CFG_BASE + 0x007C) 
//#define REG_PCIESS_CTRL_APP_CFG_VF_ARI_FUNC_GRP_0                (PCIE_SS_CFG_BASE + 0x0080) 
//#define REG_PCIESS_CTRL_APP_CFG_VF_ARI_FUNC_GRP_1                (PCIE_SS_CFG_BASE + 0x0084) 
//#define REG_PCIESS_CTRL_APP_CFG_VF_ARI_FUNC_GRP_2                (PCIE_SS_CFG_BASE + 0x0088) 
//#define REG_PCIESS_CTRL_APP_CFG_HP_SLOT_CTRL_ACCESS              (PCIE_SS_CFG_BASE + 0x008C) 
//#define REG_PCIESS_CTRL_APP_CFG_HW_AUTO_SP_DIS                   (PCIE_SS_CFG_BASE + 0x0090) 
//#define REG_PCIESS_CTRL_APP_RADM_TRGT1_VC                        (PCIE_SS_CFG_BASE + 0x0094) 
//#define REG_PCIESS_CTRL_APP_DBI_RO_WR_DISABLE                    (PCIE_SS_CFG_BASE + 0x0098) 
//#define REG_PCIESS_CTRL_APP_DBG_TABLE                            (PCIE_SS_CFG_BASE + 0x009C) 
//#define REG_PCIESS_CTRL_APP_CFG_VF_BME                           (PCIE_SS_CFG_BASE + 0x00A0) 
//#define REG_PCIESS_CTRL_APP_CFG_VF_EN                            (PCIE_SS_CFG_BASE + 0x00A4) 
//#define REG_PCIESS_CTRL_APP_CFG_NUM_VF                           (PCIE_SS_CFG_BASE + 0x00A8) 
//#define REG_PCIESS_CTRL_APP_FLR_PF_DONE                          (PCIE_SS_CFG_BASE + 0x00AC) 
//#define REG_PCIESS_CTRL_APP_CFG_FLR_PF_ACTIVE                    (PCIE_SS_CFG_BASE + 0x00B0) 
//#define REG_PCIESS_CTRL_APP_FLR_VF_DONE                          (PCIE_SS_CFG_BASE + 0x00B4) 
//#define REG_PCIESS_CTRL_APP_CFG_FLR_VF_ACTIVE                    (PCIE_SS_CFG_BASE + 0x00B8) 
//#define REG_PCIESS_CTRL_APP_RX_LANE_FLIP_EN                      (PCIE_SS_CFG_BASE + 0x00BC) 
//#define REG_PCIESS_CTRL_APP_TX_LANE_FLIP_EN                      (PCIE_SS_CFG_BASE + 0x00C0) 
//#define REG_PCIESS_CTRL_APP_APPS_PM_XMT_PME                      (PCIE_SS_CFG_BASE + 0x00C4) 
//#define REG_PCIESS_CTRL_APP_PM_CURNT_STATE                       (PCIE_SS_CFG_BASE + 0x00C8) 
//#define REG_PCIESS_CTRL_APP_SMLH_LTSSM_STATE                     (PCIE_SS_CFG_BASE + 0x0090) 
//#define REG_PCIESS_CTRL_APP_PM_DSTATE                            (PCIE_SS_CFG_BASE + 0x00D0) 
//#define REG_PCIESS_CTRL_APP_PM_PME_EN                            (PCIE_SS_CFG_BASE + 0x00D4) 
//#define REG_PCIESS_CTRL_APP_PM_LINKST_IN                         (PCIE_SS_CFG_BASE + 0x00D8) 
//#define REG_PCIESS_CTRL_APP_PM_MASTER_STATE                      (PCIE_SS_CFG_BASE + 0x00DC) 
//#define REG_PCIESS_CTRL_APP_PM_SLAVE_STATE                       (PCIE_SS_CFG_BASE + 0x00E0) 
//#define REG_PCIESS_CTRL_APP_PM_STATUS                            (PCIE_SS_CFG_BASE + 0x00E8) 
//#define REG_PCIESS_CTRL_APP_AUX_PM_EN                            (PCIE_SS_CFG_BASE + 0x00EC) 
//#define REG_PCIESS_CTRL_APP_ERR_ADVISORY                         (PCIE_SS_CFG_BASE + 0x00F0) 
//#define REG_PCIESS_CTRL_APP_ERR_BUS                              (PCIE_SS_CFG_BASE + 0x00B4) 
//#define REG_PCIESS_CTRL_APP_ERR_FUNC_NUM                         (PCIE_SS_CFG_BASE + 0x00B8) 
//#define REG_PCIESS_CTRL_APP_ERR_VFUNC_ACTIVE                     (PCIE_SS_CFG_BASE + 0x00BC) 
//#define REG_PCIESS_CTRL_APP_ERR_VFUNC_NUM                        (PCIE_SS_CFG_BASE + 0x00C0) 
//#define REG_PCIESS_CTRL_APP_HDR_LOG_0                            (PCIE_SS_CFG_BASE + 0x00C4) 
//#define REG_PCIESS_CTRL_APP_HDR_LOG_1                            (PCIE_SS_CFG_BASE + 0x00C8) 
//#define REG_PCIESS_CTRL_APP_HDR_LOG_2                            (PCIE_SS_CFG_BASE + 0x00CC) 
//#define REG_PCIESS_CTRL_APP_HDR_LOG_3                            (PCIE_SS_CFG_BASE + 0x00D0) 
//#define REG_PCIESS_CTRL_APP_HDR_VALID                            (PCIE_SS_CFG_BASE + 0x00D4) 
//#define REG_PCIESS_CTRL_APP_L1_PWR_OFF_EN                        (PCIE_SS_CFG_BASE + 0x0118) 
//#define REG_PCIESS_CTRL_APP_MARGINING_READY                      (PCIE_SS_CFG_BASE + 0x012C) 
//#define REG_PCIESS_CTRL_APP_MARGINING_SOFTWARE_READY             (PCIE_SS_CFG_BASE + 0x0130) 
//#define REG_PCIESS_CTRL_APP_OUTBAND_PWRUP_CMD                    (PCIE_SS_CFG_BASE + 0x013C) 
//#define REG_PCIESS_CTRL_APP_RESTORE_STATE_ACK                    (PCIE_SS_CFG_BASE + 0x0140) 
//#define REG_PCIESS_CTRL_APP_SAVE_STATE_ACK                       (PCIE_SS_CFG_BASE + 0x0144) 
//#define REG_PCIESS_CTRL_APP_SYS_AUX_PWR_DET                      (PCIE_SS_CFG_BASE + 0x0150) 
//#define REG_PCIESS_CTRL_APP_VEN_MSI_TC                           (PCIE_SS_CFG_BASE + 0x0154) 
//#define REG_PCIESS_CTRL_APP_SOFT_INT                             (PCIE_SS_CFG_BASE + 0x0158) 
//#define REG_PCIESS_CTRL_APP_PHY_MAC_PHYSTATUS                    (PCIE_SS_CFG_BASE + 0x015C) 
//#define REG_PCIESS_CTRL_APP_DIAG_CTRL_BUS                        (PCIE_SS_CFG_BASE + 0x0160) 
//#define REG_PCIESS_CTRL_APP_RADM                                 (PCIE_SS_CFG_BASE + 0x0164) 
//#define REG_PCIESS_CTRL_APP_PARITY                               (PCIE_SS_CFG_BASE + 0x0168) 
//#define REG_PCIESS_CTRL_APP_SLV_ARMISC                           (PCIE_SS_CFG_BASE + 0x016C) 
//#define REG_PCIESS_CTRL_APP_SLV_AWMISC                           (PCIE_SS_CFG_BASE + 0x0170) 
//#define REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_HDR_LOW              (PCIE_SS_CFG_BASE + 0x0174) 
//#define REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_HDR_HIGH             (PCIE_SS_CFG_BASE + 0x0178) 
//#define REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_P                    (PCIE_SS_CFG_BASE + 0x017C) 
//#define REG_PCIESS_CTRL_APP_SLV_WMISC_INFO                       (PCIE_SS_CFG_BASE + 0x0180) 
//#define REG_PCIESS_CTRL_APP_SLV_BMISC                            (PCIE_SS_CFG_BASE + 0x0184) 
//#define REG_PCIESS_CTRL_APP_SLV_RMISC                            (PCIE_SS_CFG_BASE + 0x0188) 
//#define REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO_LOW                 (PCIE_SS_CFG_BASE + 0x018C) 
//#define REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO_HIGH                (PCIE_SS_CFG_BASE + 0x0190) 
//#define REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO                     (PCIE_SS_CFG_BASE + 0x0194) 
//#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_LOW                 (PCIE_SS_CFG_BASE + 0x0198) 
//#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HIGH                (PCIE_SS_CFG_BASE + 0x019C) 
//#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO                     (PCIE_SS_CFG_BASE + 0x01A0) 
//#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HDR_LOW             (PCIE_SS_CFG_BASE + 0x01A4) 
//#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HDR_HIGH            (PCIE_SS_CFG_BASE + 0x01A8) 
//#define REG_PCIESS_CTRL_APP_MSTR_BMISC_INFO                      (PCIE_SS_CFG_BASE + 0x01AC) 
//#define REG_PCIESS_CTRL_APP_MSTR_RMISC                           (PCIE_SS_CFG_BASE + 0x01B0) 
//#define REG_PCIESS_CTRL_APP_CPL_TIMEOUT                          (PCIE_SS_CFG_BASE + 0x01D0) 
//#define REG_PCIESS_CTRL_APP_CPL_TIMEOUT_INT_MASK                 (PCIE_SS_CFG_BASE + 0x1004) 
//#define REG_PCIESS_CTRL_APP_LINK_EQ_REQ_INT_MASK                 (PCIE_SS_CFG_BASE + 0x1008) 
//#define REG_PCIESS_CTRL_APP_USP_EQ_REDO_EXECUTED_INT_MASK        (PCIE_SS_CFG_BASE + 0x100C) 
//#define REG_PCIESS_CTRL_APP_EDMA_INT_MASK_WR_CH                  (PCIE_SS_CFG_BASE + 0x1010) 
//#define REG_PCIESS_CTRL_APP_EDMA_INT_MASK_RD_CH                  (PCIE_SS_CFG_BASE + 0x1014) 
//#define REG_PCIESS_CTRL_APP_UNCOR_ERR_MASK                       (PCIE_SS_CFG_BASE + 0x1018) 
//#define REG_PCIESS_CTRL_APP_CORRECTED_ERR_MASK                   (PCIE_SS_CFG_BASE + 0x101C) 
//#define REG_PCIESS_CTRL_APP_RADM_QOVERFLOW_MASK                  (PCIE_SS_CFG_BASE + 0x1020) 
//#define REG_PCIESS_CTRL_APP_PARITY_ERRS_MASK                     (PCIE_SS_CFG_BASE + 0x1024) 
//#define REG_PCIESS_CTRL_APP_LINK_REQ_RST_NOT_MASK                (PCIE_SS_CFG_BASE + 0x1028) 
//#define REG_PCIESS_CTRL_APP_VF_EN                                (PCIE_SS_CFG_BASE + 0x102C) 
//#define REG_PCIESS_CTRL_APP_CFG_MSIX_EN                          (PCIE_SS_CFG_BASE + 0x1030) 
//#define REG_PCIESS_CTRL_APP_CFG_VF_MSIX_EN                       (PCIE_SS_CFG_BASE + 0x1034) 
//#define REG_PCIESS_CTRL_APP_PF0_INT_SEL                          (PCIE_SS_CFG_BASE + 0x1038) 
//#define REG_PCIESS_CTRL_APP_PF1_INT_SEL                          (PCIE_SS_CFG_BASE + 0x103C) 
//#define REG_PCIESS_CTRL_APP_FLR_FLUSH_CFG                        (PCIE_SS_CFG_BASE + 0x1140) 
//#define REG_PCIESS_CTRL_APP_FLR_FLUSH_RDATA                      (PCIE_SS_CFG_BASE + 0x1144) 
//#define REG_PCIESS_CTRL_APP_FLR_FLUSH_PEND                       (PCIE_SS_CFG_BASE + 0x1148) 
//#define REG_PCIESS_CTRL_APP_PF_DONE                              (PCIE_SS_CFG_BASE + 0x114C) 
//#define REG_PCIESS_CTRL_APP_VF_DONE0                             (PCIE_SS_CFG_BASE + 0x1150) 
//#define REG_PCIESS_CTRL_APP_VF_DONE1                             (PCIE_SS_CFG_BASE + 0x1154) 
//#define REG_PCIESS_CTRL_APP_VF_DONE2                             (PCIE_SS_CFG_BASE + 0x1158) 
//#define REG_PCIESS_CTRL_APP_VF_DONE3                             (PCIE_SS_CFG_BASE + 0x115C) 
//#define REG_PCIESS_CTRL_APP_PCIE_SS_INT_ENABLE                   (PCIE_SS_CFG_BASE + 0x1160) 
//#define REG_PCIESS_CTRL_APP_PCIE_SS_INT_STATUS                   (PCIE_SS_CFG_BASE + 0x1164) 
//#define REG_PCIESS_CTRL_APP_PCIE_SS_INT2_ENABLE_0_31             (PCIE_SS_CFG_BASE + 0x1168) 
//#define REG_PCIESS_CTRL_APP_PCIE_SS_INT2_ENABLE_32_63            (PCIE_SS_CFG_BASE + 0x116C) 
//#define REG_PCIESS_CTRL_APP_PCIE_SS_INT2_STATUS_0_31             (PCIE_SS_CFG_BASE + 0x1170) 
//#define REG_PCIESS_CTRL_APP_PCIE_SS_INT2_STATUS_32_63            (PCIE_SS_CFG_BASE + 0x1174) 
//#define REG_PCIESS_CTRL_APP_SMLH_REQ_RST                         (PCIE_SS_CFG_BASE + 0x1178) 
//#define REG_PCIESS_CTRL_APP_RELINK_UP                            (PCIE_SS_CFG_BASE + 0x117C) 
#define REG_PCIESS_CTRL_APP_SRIS_MODE         (PCIE_SS_CFG_BASE + 0x0)
#define REG_PCIESS_CTRL_APP_LTSSM_ENABLE      (PCIE_SS_CFG_BASE + 0x4)
#define REG_PCIESS_CTRL_APP_HOLD_PHY_RST      (PCIE_SS_CFG_BASE + 0x8)
#define REG_PCIESS_CTRL_APP_CLK_REQ_N         (PCIE_SS_CFG_BASE + 0xc)
#define REG_PCIESS_CTRL_APP_CLK_PM_EN         (PCIE_SS_CFG_BASE + 0x10)
#define REG_PCIESS_CTRL_APP_INIT_RST          (PCIE_SS_CFG_BASE + 0x14)
#define REG_PCIESS_CTRL_APP_REQ_ENTR_L1       (PCIE_SS_CFG_BASE + 0x18)
#define REG_PCIESS_CTRL_APP_READY_ENTR_L23    (PCIE_SS_CFG_BASE + 0x1c)
#define REG_PCIESS_CTRL_APP_REQ_EXIT_L1       (PCIE_SS_CFG_BASE + 0x20)
//#define REG_PCIESS_CTRL_APP_XFER_PENDING      (PCIE_SS_CFG_BASE + 0x24)
#define REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_STATUS_STROBE (PCIE_SS_CFG_BASE + 0x28)
#define REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_STATUS (PCIE_SS_CFG_BASE + 0x2c)
#define REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_DETAILS_STROBE (PCIE_SS_CFG_BASE + 0x30)
#define REG_PCIESS_CTRL_APP_EXP_ROM_VALIDATION_DETAILS (PCIE_SS_CFG_BASE + 0x34)
#define REG_PCIESS_CTRL_APP_REQ_RETRY_EN      (PCIE_SS_CFG_BASE + 0x38)
#define REG_PCIESS_CTRL_APP_PF_REQ_RETRY_EN   (PCIE_SS_CFG_BASE + 0x3c)
#define REG_PCIESS_CTRL_APP_VF_REQ_RETRY_EN_0_31 (PCIE_SS_CFG_BASE + 0x40)
#define REG_PCIESS_CTRL_APP_VF_REQ_RETRY_EN_32_47 (PCIE_SS_CFG_BASE + 0x44)
#define REG_PCIESS_CTRL_APP_CFG_HP_SLOT_CTRL_ACCESS (PCIE_SS_CFG_BASE + 0x48)
#define REG_PCIESS_CTRL_APP_CFG_HW_AUTO_SP_DIS    (PCIE_SS_CFG_BASE + 0x4c)
#define REG_PCIESS_CTRL_APP_RADM_TRGT1_VC         (PCIE_SS_CFG_BASE + 0x50)
#define REG_PCIESS_CTRL_APP_DBI_RO_WR_DISABLE (PCIE_SS_CFG_BASE + 0x54)
#define REG_PCIESS_CTRL_APP_CFG_VF_BME_0_31       (PCIE_SS_CFG_BASE + 0x58)
#define REG_PCIESS_CTRL_APP_CFG_VF_BME_32_47      (PCIE_SS_CFG_BASE + 0x5c)
#define REG_PCIESS_CTRL_APP_CFG_VF_EN             (PCIE_SS_CFG_BASE + 0x60)
#define REG_PCIESS_CTRL_APP_CFG_NUM_VF            (PCIE_SS_CFG_BASE + 0x64)
#define REG_PCIESS_CTRL_APP_FLR_PF_DONE       (PCIE_SS_CFG_BASE + 0x68)
#define REG_PCIESS_CTRL_APP_CFG_FLR_PF_ACTIVE     (PCIE_SS_CFG_BASE + 0x6c)
#define REG_PCIESS_CTRL_APP_FLR_VF_DONE_0_31  (PCIE_SS_CFG_BASE + 0x70)
#define REG_PCIESS_CTRL_APP_FLR_VF_DONE_32_47 (PCIE_SS_CFG_BASE + 0x74)
#define REG_PCIESS_CTRL_APP_CFG_FLR_VF_ACTIVE_0_31 (PCIE_SS_CFG_BASE + 0x78)
#define REG_PCIESS_CTRL_APP_CFG_FLR_VF_ACTIVE_32_47 (PCIE_SS_CFG_BASE + 0x7c)
#define REG_PCIESS_CTRL_APP_RX_LANE_FLIP_EN       (PCIE_SS_CFG_BASE + 0x80)
#define REG_PCIESS_CTRL_APP_TX_LANE_FLIP_EN       (PCIE_SS_CFG_BASE + 0x84)
#define REG_PCIESS_CTRL_APP_APPS_PM_XMT_PME       (PCIE_SS_CFG_BASE + 0x88)
#define REG_PCIESS_CTRL_APP_PM_CURNT_STATE        (PCIE_SS_CFG_BASE + 0x8c)
#define REG_PCIESS_CTRL_APP_SMLH_LTSSM_STATE      (PCIE_SS_CFG_BASE + 0x90)
#define REG_PCIESS_CTRL_APP_PM_DSTATE             (PCIE_SS_CFG_BASE + 0x94)
#define REG_PCIESS_CTRL_APP_PM_PME_EN             (PCIE_SS_CFG_BASE + 0x98)
#define REG_PCIESS_CTRL_APP_PM_LINKST_IN          (PCIE_SS_CFG_BASE + 0x9c)
#define REG_PCIESS_CTRL_APP_PM_MASTER_STATE       (PCIE_SS_CFG_BASE + 0xa0)
#define REG_PCIESS_CTRL_APP_PM_SLAVE_STATE        (PCIE_SS_CFG_BASE + 0xa4)
#define REG_PCIESS_CTRL_APP_PM_STATUS             (PCIE_SS_CFG_BASE + 0xa8)
#define REG_PCIESS_CTRL_APP_AUX_PM_EN             (PCIE_SS_CFG_BASE + 0xac)
#define REG_PCIESS_CTRL_APP_ERR_ADVISORY      (PCIE_SS_CFG_BASE + 0xb0)
#define REG_PCIESS_CTRL_APP_ERR_BUS           (PCIE_SS_CFG_BASE + 0xb4)
#define REG_PCIESS_CTRL_APP_ERR_FUNC_NUM      (PCIE_SS_CFG_BASE + 0xb8)
#define REG_PCIESS_CTRL_APP_ERR_VFUNC_ACTIVE  (PCIE_SS_CFG_BASE + 0xbc)
#define REG_PCIESS_CTRL_APP_ERR_VFUNC_NUM     (PCIE_SS_CFG_BASE + 0xc0)
#define REG_PCIESS_CTRL_APP_HDR_LOG_0         (PCIE_SS_CFG_BASE + 0xc4)
#define REG_PCIESS_CTRL_APP_HDR_LOG_1         (PCIE_SS_CFG_BASE + 0xc8)
#define REG_PCIESS_CTRL_APP_HDR_LOG_2         (PCIE_SS_CFG_BASE + 0xcc)
#define REG_PCIESS_CTRL_APP_HDR_LOG_3         (PCIE_SS_CFG_BASE + 0xd0)
#define REG_PCIESS_CTRL_APP_HDR_VALID         (PCIE_SS_CFG_BASE + 0xd4)
#define REG_PCIESS_CTRL_APP_MARGINING_READY   (PCIE_SS_CFG_BASE + 0xd8)
#define REG_PCIESS_CTRL_APP_MARGINING_SOFTWARE_READY (PCIE_SS_CFG_BASE + 0xdc)
#define REG_PCIESS_CTRL_APP_OUTBAND_PWRUP_CMD     (PCIE_SS_CFG_BASE + 0xe0)
#define REG_PCIESS_CTRL_APP_SYS_AUX_PWR_DET       (PCIE_SS_CFG_BASE + 0xe4)
#define REG_PCIESS_CTRL_APP_VEN_MSI_TC            (PCIE_SS_CFG_BASE + 0xe8)
#define REG_PCIESS_CTRL_APP_PHY_MAC_PHYSTATUS     (PCIE_SS_CFG_BASE + 0xec)
#define REG_PCIESS_CTRL_APP_DIAG_CTRL_BUS         (PCIE_SS_CFG_BASE + 0xf0)
#define REG_PCIESS_CTRL_APP_SLV_ARMISC            (PCIE_SS_CFG_BASE + 0xf4)
#define REG_PCIESS_CTRL_APP_SLV_AWMISC            (PCIE_SS_CFG_BASE + 0xf8)
#define REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_HDR_LOW (PCIE_SS_CFG_BASE + 0xfc)
#define REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_HDR_HIGH (PCIE_SS_CFG_BASE + 0x100)
#define REG_PCIESS_CTRL_APP_SLV_AWMISC_INFO_P     (PCIE_SS_CFG_BASE + 0x104)
#define REG_PCIESS_CTRL_APP_SLV_WMISC_INFO        (PCIE_SS_CFG_BASE + 0x108)
#define REG_PCIESS_CTRL_APP_SLV_BMISC             (PCIE_SS_CFG_BASE + 0x10c)
#define REG_PCIESS_CTRL_APP_SLV_RMISC             (PCIE_SS_CFG_BASE + 0x110)
#define REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO_LOW  (PCIE_SS_CFG_BASE + 0x114)
#define REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO_HIGH (PCIE_SS_CFG_BASE + 0x118)
#define REG_PCIESS_CTRL_APP_MSTR_ARMISC_INFO      (PCIE_SS_CFG_BASE + 0x11c)
#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_LOW  (PCIE_SS_CFG_BASE + 0x120)
#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HIGH (PCIE_SS_CFG_BASE + 0x124)
#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO      (PCIE_SS_CFG_BASE + 0x128)
#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HDR_LOW (PCIE_SS_CFG_BASE + 0x12c)
#define REG_PCIESS_CTRL_APP_MSTR_AWMISC_INFO_HDR_HIGH (PCIE_SS_CFG_BASE + 0x130)
#define REG_PCIESS_CTRL_APP_MSTR_BMISC_INFO       (PCIE_SS_CFG_BASE + 0x134)
#define REG_PCIESS_CTRL_APP_MSTR_RMISC            (PCIE_SS_CFG_BASE + 0x138)
#define REG_PCIESS_CTRL_APP_RBAR_CTRL_UPDATE      (PCIE_SS_CFG_BASE + 0x13c)
#define REG_PCIESS_CTRL_APP_XFER_PENDING          (PCIE_SS_CFG_BASE + 0x140)
#define REG_PCIESS_CTRL_APP_CXPL_DEBUG_INFO       (PCIE_SS_CFG_BASE + 0x144)
#define REG_PCIESS_CTRL_APP_CXPL_DEBUG_INFO_0_31  (PCIE_SS_CFG_BASE + 0x148)
#define REG_PCIESS_CTRL_APP_CXPL_DEBUG_INFO_32_63 (PCIE_SS_CFG_BASE + 0x14c)
#define REG_PCIESS_CTRL_APP_RADM_TIMEOUT_CPL      (PCIE_SS_CFG_BASE + 0x150)
#define REG_PCIESS_CTRL_APP_RADM_TIMEOUT          (PCIE_SS_CFG_BASE + 0x154)
#define REG_PCIESS_CTRL_APP_TRGT_TIMEOUT          (PCIE_SS_CFG_BASE + 0x15c)
#define REG_PCIESS_CTRL_APP_TRGT_TIMEOUT_CPL      (PCIE_SS_CFG_BASE + 0x160)
#define REG_PCIESS_CTRL_APP_RAS_DES           (PCIE_SS_CFG_BASE + 0x164)
#define REG_PCIESS_CTRL_APP_CFG_SEND              (PCIE_SS_CFG_BASE + 0x168)
#define REG_PCIESS_CTRL_APP_RADM_Q                (PCIE_SS_CFG_BASE + 0x16c)
#define REG_PCIESS_CTRL_APP_RADM_TRGT1_ATU_CBUF_ERR_0_31 (PCIE_SS_CFG_BASE + 0x170)
#define REG_PCIESS_CTRL_APP_RADM_TRGT1_ATU_CBUF_ERR_32_33 (PCIE_SS_CFG_BASE + 0x174)
#define REG_PCIESS_CTRL_APP_LINK_UP               (PCIE_SS_CFG_BASE + 0x178)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_0_31      (PCIE_SS_CFG_BASE + 0x17c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_32_63     (PCIE_SS_CFG_BASE + 0x180)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_64_95     (PCIE_SS_CFG_BASE + 0x184)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_96_127    (PCIE_SS_CFG_BASE + 0x188)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_128_159   (PCIE_SS_CFG_BASE + 0x18c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_160_191   (PCIE_SS_CFG_BASE + 0x190)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_192_223   (PCIE_SS_CFG_BASE + 0x194)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_224_255   (PCIE_SS_CFG_BASE + 0x198)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_256_287   (PCIE_SS_CFG_BASE + 0x19c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_288_319   (PCIE_SS_CFG_BASE + 0x1a0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_320_351   (PCIE_SS_CFG_BASE + 0x1a4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_352_383   (PCIE_SS_CFG_BASE + 0x1a8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_384_415   (PCIE_SS_CFG_BASE + 0x1ac)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_416_447   (PCIE_SS_CFG_BASE + 0x1b0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_448_479   (PCIE_SS_CFG_BASE + 0x1b4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_480_511   (PCIE_SS_CFG_BASE + 0x1b8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_512_543   (PCIE_SS_CFG_BASE + 0x1bc)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_544_575   (PCIE_SS_CFG_BASE + 0x1c0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_576_607   (PCIE_SS_CFG_BASE + 0x1c4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_608_639   (PCIE_SS_CFG_BASE + 0x1c8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_640_671   (PCIE_SS_CFG_BASE + 0x1cc)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_672_703   (PCIE_SS_CFG_BASE + 0x1d0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_704_735   (PCIE_SS_CFG_BASE + 0x1d4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_736_767   (PCIE_SS_CFG_BASE + 0x1d8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_768_799   (PCIE_SS_CFG_BASE + 0x1dc)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_800_831   (PCIE_SS_CFG_BASE + 0x1e0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_832_863   (PCIE_SS_CFG_BASE + 0x1e4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_864_895   (PCIE_SS_CFG_BASE + 0x1e8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_896_927   (PCIE_SS_CFG_BASE + 0x1ec)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_928_959   (PCIE_SS_CFG_BASE + 0x1f0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_960_991   (PCIE_SS_CFG_BASE + 0x1f4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_992_1023  (PCIE_SS_CFG_BASE + 0x1f8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1024_1055 (PCIE_SS_CFG_BASE + 0x1fc)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1056_1087 (PCIE_SS_CFG_BASE + 0x200)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1088_1119 (PCIE_SS_CFG_BASE + 0x204)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1120_1151 (PCIE_SS_CFG_BASE + 0x208)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1152_1183 (PCIE_SS_CFG_BASE + 0x20c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1184_1215 (PCIE_SS_CFG_BASE + 0x210)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1216_1247 (PCIE_SS_CFG_BASE + 0x214)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1248_1279 (PCIE_SS_CFG_BASE + 0x218)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1280_1311 (PCIE_SS_CFG_BASE + 0x21c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1312_1343 (PCIE_SS_CFG_BASE + 0x220)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1344_1375 (PCIE_SS_CFG_BASE + 0x224)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1376_1407 (PCIE_SS_CFG_BASE + 0x228)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1408_1439 (PCIE_SS_CFG_BASE + 0x22c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1440_1471 (PCIE_SS_CFG_BASE + 0x230)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1472_1503 (PCIE_SS_CFG_BASE + 0x234)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1504_1535 (PCIE_SS_CFG_BASE + 0x238)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1536_1567 (PCIE_SS_CFG_BASE + 0x23c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1568_1599 (PCIE_SS_CFG_BASE + 0x240)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1600_1631 (PCIE_SS_CFG_BASE + 0x244)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1632_1663 (PCIE_SS_CFG_BASE + 0x248)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1664_1695 (PCIE_SS_CFG_BASE + 0x24c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1696_1727 (PCIE_SS_CFG_BASE + 0x250)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1728_1759 (PCIE_SS_CFG_BASE + 0x254)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1760_1791 (PCIE_SS_CFG_BASE + 0x258)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1792_1823 (PCIE_SS_CFG_BASE + 0x25c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1824_1855 (PCIE_SS_CFG_BASE + 0x260)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1856_1887 (PCIE_SS_CFG_BASE + 0x264)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1888_1919 (PCIE_SS_CFG_BASE + 0x268)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1920_1951 (PCIE_SS_CFG_BASE + 0x26c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1952_1983 (PCIE_SS_CFG_BASE + 0x270)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_1984_2015 (PCIE_SS_CFG_BASE + 0x274)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2016_2047 (PCIE_SS_CFG_BASE + 0x278)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2048_2079 (PCIE_SS_CFG_BASE + 0x27c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2080_2111 (PCIE_SS_CFG_BASE + 0x280)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2112_2143 (PCIE_SS_CFG_BASE + 0x284)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2144_2175 (PCIE_SS_CFG_BASE + 0x288)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2176_2207 (PCIE_SS_CFG_BASE + 0x28c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2208_2239 (PCIE_SS_CFG_BASE + 0x290)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2240_2271 (PCIE_SS_CFG_BASE + 0x294)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2272_2303 (PCIE_SS_CFG_BASE + 0x298)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2304_2335 (PCIE_SS_CFG_BASE + 0x29c)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2336_2367 (PCIE_SS_CFG_BASE + 0x2a0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2368_2399 (PCIE_SS_CFG_BASE + 0x2a4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2400_2431 (PCIE_SS_CFG_BASE + 0x2a8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2432_2463 (PCIE_SS_CFG_BASE + 0x2ac)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2464_2495 (PCIE_SS_CFG_BASE + 0x2b0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2496_2527 (PCIE_SS_CFG_BASE + 0x2b4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2528_2559 (PCIE_SS_CFG_BASE + 0x2b8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2560_2591 (PCIE_SS_CFG_BASE + 0x2bc)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2592_2623 (PCIE_SS_CFG_BASE + 0x2c0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2624_2655 (PCIE_SS_CFG_BASE + 0x2c4)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2656_2687 (PCIE_SS_CFG_BASE + 0x2c8)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2688_2719 (PCIE_SS_CFG_BASE + 0x2cc)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2720_2751 (PCIE_SS_CFG_BASE + 0x2d0)
#define REG_PCIESS_CTRL_APP_DIAG_STATUS_2752_2769 (PCIE_SS_CFG_BASE + 0x2d4)
#define REG_PCIESS_CTRL_APP_DEVICE_TYPE           (PCIE_SS_CFG_BASE + 0x2d8)
#define REG_PCIESS_CTRL_APP_BUS_NUM               (PCIE_SS_CFG_BASE + 0x2dc)
#define REG_PCIESS_CTRL_APP_DEV_NUM               (PCIE_SS_CFG_BASE + 0x2e0)
#define REG_PCIESS_CTRL_APP_MESSAGE               (PCIE_SS_CFG_BASE + 0x2e4)
#define REG_PCIESS_CTRL_APP_HOT_PLUG              (PCIE_SS_CFG_BASE + 0x2e8)
#define REG_PCIESS_CTRL_APP_CORE_IN_DPC           (PCIE_SS_CFG_BASE + 0x2ec)
#define REG_PCIESS_CTRL_APP_RTLH_RFC              (PCIE_SS_CFG_BASE + 0x2f0)
#define REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_0       (PCIE_SS_CFG_BASE + 0x2f4)
#define REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_1       (PCIE_SS_CFG_BASE + 0x2f8)
#define REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_2       (PCIE_SS_CFG_BASE + 0x2fc)
#define REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_3       (PCIE_SS_CFG_BASE + 0x300)
#define REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_4       (PCIE_SS_CFG_BASE + 0x304)
#define REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_5       (PCIE_SS_CFG_BASE + 0x308)
#define REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_6       (PCIE_SS_CFG_BASE + 0x30c)
#define REG_PCIESS_CTRL_APP_RTLH_RFC_DATA_7       (PCIE_SS_CFG_BASE + 0x310)
#define REG_PCIESS_CTRL_APP_MSI_CTRL_INT          (PCIE_SS_CFG_BASE + 0x314)
#define REG_PCIESS_CTRL_APP_IATU_SETTING          (PCIE_SS_CFG_BASE + 0x318)
#define REG_PCIESS_CTRL_PF0_BAR0_OFFSET           (PCIE_SS_CFG_BASE + 0x3f4)
#define REG_PCIESS_CTRL_PF1_BAR0_OFFSET           (PCIE_SS_CFG_BASE + 0x3f8)
#define REG_PCIESS_CTRL_APP_SOFT_INT              (PCIE_SS_CFG_BASE + 0x1000)
#define REG_PCIESS_CTRL_APP_CPL_TIMEOUT           (PCIE_SS_CFG_BASE + 0x1004)
#define REG_PCIESS_CTRL_APP_RADM                  (PCIE_SS_CFG_BASE + 0x1008)
#define REG_PCIESS_CTRL_APP_PARITY                (PCIE_SS_CFG_BASE + 0x100c)
#define REG_PCIESS_CTRL_APP_SMLH_REQ_RST          (PCIE_SS_CFG_BASE + 0x1010)
#define REG_PCIESS_CTRL_APP_LINK_UP_INT           (PCIE_SS_CFG_BASE + 0x1014)
#define REG_PCIESS_CTRL_APP_CFG_PME               (PCIE_SS_CFG_BASE + 0x1018)
#define REG_PCIESS_CTRL_APP_CFG_AER_RC_ERR        (PCIE_SS_CFG_BASE + 0x101c)
#define REG_PCIESS_CTRL_APP_CFG_LINK_AUTO_BW      (PCIE_SS_CFG_BASE + 0x1020)
#define REG_PCIESS_CTRL_APP_CFG_BW_MGT            (PCIE_SS_CFG_BASE + 0x1024)
#define REG_PCIESS_CTRL_APP_DPC                   (PCIE_SS_CFG_BASE + 0x1028)
#define REG_PCIESS_CTRL_APP_HP                    (PCIE_SS_CFG_BASE + 0x102c)
#define REG_PCIESS_CTRL_APP_CPL_TIMEOUT_MASK      (PCIE_SS_CFG_BASE + 0x1030)
#define REG_PCIESS_CTRL_APP_LINK_EQ_REQ_INT_MASK  (PCIE_SS_CFG_BASE + 0x1034)
#define REG_PCIESS_CTRL_APP_USP_EQ_REDO_EXECUTED_INT_MASK (PCIE_SS_CFG_BASE + 0x1038)
#define REG_PCIESS_CTRL_APP_UNCOR_ERR_MASK        (PCIE_SS_CFG_BASE + 0x103c)
#define REG_PCIESS_CTRL_APP_CORRECTED_ERR_MASK    (PCIE_SS_CFG_BASE + 0x1040)
#define REG_PCIESS_CTRL_APP_RADM_QOVERFLOW_MASK   (PCIE_SS_CFG_BASE + 0x1044)
#define REG_PCIESS_CTRL_APP_APP_PARITY_ERRS_MASK  (PCIE_SS_CFG_BASE + 0x1048)
#define REG_PCIESS_CTRL_APP_LINK_REQ_RST_NOT_MASK (PCIE_SS_CFG_BASE + 0x104c)
#define REG_PCIESS_CTRL_APP_PCIE_SS_INT_ENABLE_0  (PCIE_SS_CFG_BASE + 0x1050)
#define REG_PCIESS_CTRL_APP_PCIE_SS_INT_STATUS_0  (PCIE_SS_CFG_BASE + 0x1054)
#define REG_PCIESS_CTRL_APP_PCIE_SS_INT_ENABLE_1  (PCIE_SS_CFG_BASE + 0x1058)
#define REG_PCIESS_CTRL_APP_PCIE_SS_INT_STATUS_1  (PCIE_SS_CFG_BASE + 0x105c)
#define REG_PCIESS_CTRL_APP_OSID                  (PCIE_SS_CFG_BASE + 0x1060)
#define REG_PCIESS_CTRL_APP_FLR_FLUSH_CFG         (PCIE_SS_CFG_BASE + 0x1064)
#define REG_PCIESS_CTRL_APP_FLR_FLUSH_RDATA       (PCIE_SS_CFG_BASE + 0x1068)
#define REG_PCIESS_CTRL_APP_FLR_FLUSH_PEND        (PCIE_SS_CFG_BASE + 0x106c)
#define REG_PCIESS_CTRL_APP_PF_DONE               (PCIE_SS_CFG_BASE + 0x1070)
#define REG_PCIESS_CTRL_APP_VF_DONE0              (PCIE_SS_CFG_BASE + 0x1074)
#define REG_PCIESS_CTRL_APP_VF_DONE1              (PCIE_SS_CFG_BASE + 0x1078)
#define REG_PCIESS_CTRL_APP_VF_DONE2              (PCIE_SS_CFG_BASE + 0x107c)
#define REG_PCIESS_CTRL_APP_VF_DONE3              (PCIE_SS_CFG_BASE + 0x1080)
#define REG_PCIESS_CTRL_APP_VF_DONE4              (PCIE_SS_CFG_BASE + 0x1084)
#define REG_PCIESS_CTRL_APP_VF_DONE5              (PCIE_SS_CFG_BASE + 0x1088)
#define REG_PCIESS_CTRL_APP_SOFT_MSI_CLR          (PCIE_SS_CFG_BASE + 0x108c)
#define REG_PCIESS_CTRL_APP_PF_MONITOR_INT_NUM    (PCIE_SS_CFG_BASE + 0x1090)
#define REG_PCIESS_CTRL_APP_PF_INT_NUM            (PCIE_SS_CFG_BASE + 0x1094)
#define REG_PCIESS_CTRL_APP_VF0_GPU_INT_SET_H     (PCIE_SS_CFG_BASE + 0x1098)
#define REG_PCIESS_CTRL_APP_VF0_GPU_INT_SET_L     (PCIE_SS_CFG_BASE + 0x109C)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x4000)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x4004)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x4008)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x400c)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x4010)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x4014)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x4018)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x401c)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x4020)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x4024)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x4028)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x402c)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x4030)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x4034)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x4038)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x403c)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x4040)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x4044)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x4048)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x404c)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x4050)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x4054)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x4058)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x405c)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x4060)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x4064)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x4068)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x406c)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x4070)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x4074)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x4078)
#define REG_PCIESS_CTRL_APP_PF0_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x407c)
#define REG_PCIESS_CTRL_APP_PF0_LEGACY_NUM        (PCIE_SS_CFG_BASE + 0x4080)
#define REG_PCIESS_CTRL_APP_PF0_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x4084)
#define REG_PCIESS_CTRL_APP_PF0_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x4088)
#define REG_PCIESS_CTRL_APP_PF0_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x408c)
#define REG_PCIESS_CTRL_APP_PF0_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x4090)
#define REG_PCIESS_CTRL_APP_PF0_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x4094)
#define REG_PCIESS_CTRL_APP_PF0_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x4098)
#define REG_PCIESS_CTRL_APP_PF0_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x409c)
#define REG_PCIESS_CTRL_APP_PF0_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x40a0)
#define REG_PCIESS_CTRL_APP_PF0_PBA_32_63         (PCIE_SS_CFG_BASE + 0x5000)
#define REG_PCIESS_CTRL_APP_PF0_PBA_0_31          (PCIE_SS_CFG_BASE + 0x5004)
#define REG_PCIESS_CTRL_APP_PF1_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x6000)
#define REG_PCIESS_CTRL_APP_PF1_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x6004)
#define REG_PCIESS_CTRL_APP_PF1_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x6008)
#define REG_PCIESS_CTRL_APP_PF1_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x600c)
#define REG_PCIESS_CTRL_APP_PF1_LEGACY_NUM        (PCIE_SS_CFG_BASE + 0x6010)
#define REG_PCIESS_CTRL_APP_PF1_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x6014)
#define REG_PCIESS_CTRL_APP_PF1_PBA_32_63         (PCIE_SS_CFG_BASE + 0x7000)
#define REG_PCIESS_CTRL_APP_PF1_PBA_0_31          (PCIE_SS_CFG_BASE + 0x7004)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x8000)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x8004)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x8008)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x800c)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x8010)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x8014)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x8018)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x801c)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x8020)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x8024)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x8028)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x802c)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x8030)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x8034)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x8038)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x803c)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x8040)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x8044)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x8048)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x804c)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x8050)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x8054)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x8058)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x805c)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x8060)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x8064)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x8068)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x806c)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x8070)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x8074)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x8078)
#define REG_PCIESS_CTRL_APP_VF0_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x807c)
#define REG_PCIESS_CTRL_APP_VF0_PBA_32_63         (PCIE_SS_CFG_BASE + 0x8080)
#define REG_PCIESS_CTRL_APP_VF0_PBA_0_31          (PCIE_SS_CFG_BASE + 0x8084)
//#define REG_PCIESS_CTRL_APP_VF0                 (PCIE_SS_CFG_BASE + 0x8088)
#define REG_PCIESS_CTRL_APP_VF0_SOFT_INT_STATUS   (PCIE_SS_CFG_BASE + 0x8088)
#define REG_PCIESS_CTRL_APP_VF0_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x808c)
#define REG_PCIESS_CTRL_APP_VF0_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8090)
#define REG_PCIESS_CTRL_APP_VF0_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8094)
#define REG_PCIESS_CTRL_APP_VF0_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x8098)
#define REG_PCIESS_CTRL_APP_VF0_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x809c)
#define REG_PCIESS_CTRL_APP_VF0_INT_MASK          (PCIE_SS_CFG_BASE + 0x80a0)
#define REG_PCIESS_CTRL_APP_VF0_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x80a4)
#define REG_PCIESS_CTRL_APP_VF0_INT_NUM           (PCIE_SS_CFG_BASE + 0x80a8)
#define REG_PCIESS_CTRL_APP_VF0_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x80ac)
#define REG_PCIESS_CTRL_APP_VF0_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x80b0)
#define REG_PCIESS_CTRL_APP_VF0_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x80b4)
#define REG_PCIESS_CTRL_APP_VF0_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x80b8)
#define REG_PCIESS_CTRL_APP_VF0_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x80bc)
#define REG_PCIESS_CTRL_APP_VF0_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x80c0)
#define REG_PCIESS_CTRL_APP_VF0_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x80c4)
#define REG_PCIESS_CTRL_APP_VF0_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x80c8)
#define REG_PCIESS_CTRL_APP_VF0_INT_STATUS        (PCIE_SS_CFG_BASE + 0x80cc)
#define REG_PCIESS_CTRL_APP_VF0_HW_INT_TEST       (PCIE_SS_CFG_BASE + 0x80d0)
#define REG_PCIESS_CTRL_APP_VF0_SOFT_INT_SET      (PCIE_SS_CFG_BASE + 0x80d4)
#define REG_PCIESS_CTRL_APP_VF0_SOFT_INT_CLR      (PCIE_SS_CFG_BASE + 0x80d8)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x8200)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x8204)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x8208)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x820c)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x8210)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x8214)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x8218)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x821c)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x8220)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x8224)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x8228)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x822c)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x8230)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x8234)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x8238)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x823c)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x8240)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x8244)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x8248)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x824c)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x8250)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x8254)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x8258)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x825c)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x8260)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x8264)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x8268)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x826c)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x8270)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x8274)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x8278)
#define REG_PCIESS_CTRL_APP_VF1_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x827c)
#define REG_PCIESS_CTRL_APP_VF1_PBA_32_63         (PCIE_SS_CFG_BASE + 0x8280)
#define REG_PCIESS_CTRL_APP_VF1_PBA_0_31          (PCIE_SS_CFG_BASE + 0x8284)
#define REG_PCIESS_CTRL_APP_VF1                   (PCIE_SS_CFG_BASE + 0x8288)
#define REG_PCIESS_CTRL_APP_VF1_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x828c)
#define REG_PCIESS_CTRL_APP_VF1_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8290)
#define REG_PCIESS_CTRL_APP_VF1_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8294)
#define REG_PCIESS_CTRL_APP_VF1_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x8298)
#define REG_PCIESS_CTRL_APP_VF1_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x829c)
#define REG_PCIESS_CTRL_APP_VF1_INT_MASK          (PCIE_SS_CFG_BASE + 0x82a0)
#define REG_PCIESS_CTRL_APP_VF1_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x82a4)
#define REG_PCIESS_CTRL_APP_VF1_INT_NUM           (PCIE_SS_CFG_BASE + 0x82a8)
#define REG_PCIESS_CTRL_APP_VF1_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x82ac)
#define REG_PCIESS_CTRL_APP_VF1_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x82b0)
#define REG_PCIESS_CTRL_APP_VF1_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x82b4)
#define REG_PCIESS_CTRL_APP_VF1_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x82b8)
#define REG_PCIESS_CTRL_APP_VF1_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x82bc)
#define REG_PCIESS_CTRL_APP_VF1_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x82c0)
#define REG_PCIESS_CTRL_APP_VF1_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x82c4)
#define REG_PCIESS_CTRL_APP_VF1_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x82c8)
#define REG_PCIESS_CTRL_APP_VF1_INT_STATUS        (PCIE_SS_CFG_BASE + 0x82cc)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x8400)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x8404)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x8408)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x840c)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x8410)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x8414)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x8418)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x841c)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x8420)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x8424)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x8428)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x842c)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x8430)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x8434)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x8438)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x843c)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x8440)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x8444)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x8448)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x844c)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x8450)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x8454)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x8458)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x845c)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x8460)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x8464)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x8468)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x846c)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x8470)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x8474)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x8478)
#define REG_PCIESS_CTRL_APP_VF2_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x847c)
#define REG_PCIESS_CTRL_APP_VF2_PBA_32_63         (PCIE_SS_CFG_BASE + 0x8480)
#define REG_PCIESS_CTRL_APP_VF2_PBA_0_31          (PCIE_SS_CFG_BASE + 0x8484)
#define REG_PCIESS_CTRL_APP_VF2                   (PCIE_SS_CFG_BASE + 0x8488)
#define REG_PCIESS_CTRL_APP_VF2_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x848c)
#define REG_PCIESS_CTRL_APP_VF2_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8490)
#define REG_PCIESS_CTRL_APP_VF2_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8494)
#define REG_PCIESS_CTRL_APP_VF2_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x8498)
#define REG_PCIESS_CTRL_APP_VF2_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x849c)
#define REG_PCIESS_CTRL_APP_VF2_INT_MASK          (PCIE_SS_CFG_BASE + 0x84a0)
#define REG_PCIESS_CTRL_APP_VF2_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x84a4)
#define REG_PCIESS_CTRL_APP_VF2_INT_NUM           (PCIE_SS_CFG_BASE + 0x84a8)
#define REG_PCIESS_CTRL_APP_VF2_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x84ac)
#define REG_PCIESS_CTRL_APP_VF2_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x84b0)
#define REG_PCIESS_CTRL_APP_VF2_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x84b4)
#define REG_PCIESS_CTRL_APP_VF2_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x84b8)
#define REG_PCIESS_CTRL_APP_VF2_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x84bc)
#define REG_PCIESS_CTRL_APP_VF2_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x84c0)
#define REG_PCIESS_CTRL_APP_VF2_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x84c4)
#define REG_PCIESS_CTRL_APP_VF2_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x84c8)
#define REG_PCIESS_CTRL_APP_VF2_INT_STATUS        (PCIE_SS_CFG_BASE + 0x84cc)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x8600)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x8604)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x8608)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x860c)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x8610)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x8614)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x8618)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x861c)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x8620)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x8624)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x8628)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x862c)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x8630)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x8634)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x8638)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x863c)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x8640)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x8644)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x8648)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x864c)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x8650)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x8654)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x8658)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x865c)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x8660)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x8664)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x8668)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x866c)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x8670)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x8674)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x8678)
#define REG_PCIESS_CTRL_APP_VF3_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x867c)
#define REG_PCIESS_CTRL_APP_VF3_PBA_32_63         (PCIE_SS_CFG_BASE + 0x8680)
#define REG_PCIESS_CTRL_APP_VF3_PBA_0_31          (PCIE_SS_CFG_BASE + 0x8684)
#define REG_PCIESS_CTRL_APP_VF3                   (PCIE_SS_CFG_BASE + 0x8688)
#define REG_PCIESS_CTRL_APP_VF3_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x868c)
#define REG_PCIESS_CTRL_APP_VF3_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8690)
#define REG_PCIESS_CTRL_APP_VF3_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8694)
#define REG_PCIESS_CTRL_APP_VF3_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x8698)
#define REG_PCIESS_CTRL_APP_VF3_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x869c)
#define REG_PCIESS_CTRL_APP_VF3_INT_MASK          (PCIE_SS_CFG_BASE + 0x86a0)
#define REG_PCIESS_CTRL_APP_VF3_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x86a4)
#define REG_PCIESS_CTRL_APP_VF3_INT_NUM           (PCIE_SS_CFG_BASE + 0x86a8)
#define REG_PCIESS_CTRL_APP_VF3_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x86ac)
#define REG_PCIESS_CTRL_APP_VF3_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x86b0)
#define REG_PCIESS_CTRL_APP_VF3_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x86b4)
#define REG_PCIESS_CTRL_APP_VF3_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x86b8)
#define REG_PCIESS_CTRL_APP_VF3_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x86bc)
#define REG_PCIESS_CTRL_APP_VF3_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x86c0)
#define REG_PCIESS_CTRL_APP_VF3_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x86c4)
#define REG_PCIESS_CTRL_APP_VF3_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x86c8)
#define REG_PCIESS_CTRL_APP_VF3_INT_STATUS        (PCIE_SS_CFG_BASE + 0x86cc)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x8800)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x8804)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x8808)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x880c)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x8810)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x8814)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x8818)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x881c)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x8820)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x8824)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x8828)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x882c)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x8830)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x8834)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x8838)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x883c)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x8840)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x8844)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x8848)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x884c)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x8850)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x8854)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x8858)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x885c)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x8860)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x8864)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x8868)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x886c)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x8870)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x8874)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x8878)
#define REG_PCIESS_CTRL_APP_VF4_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x887c)
#define REG_PCIESS_CTRL_APP_VF4_PBA_32_63         (PCIE_SS_CFG_BASE + 0x8880)
#define REG_PCIESS_CTRL_APP_VF4_PBA_0_31          (PCIE_SS_CFG_BASE + 0x8884)
#define REG_PCIESS_CTRL_APP_VF4                   (PCIE_SS_CFG_BASE + 0x8888)
#define REG_PCIESS_CTRL_APP_VF4_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x888c)
#define REG_PCIESS_CTRL_APP_VF4_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8890)
#define REG_PCIESS_CTRL_APP_VF4_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8894)
#define REG_PCIESS_CTRL_APP_VF4_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x8898)
#define REG_PCIESS_CTRL_APP_VF4_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x889c)
#define REG_PCIESS_CTRL_APP_VF4_INT_MASK          (PCIE_SS_CFG_BASE + 0x88a0)
#define REG_PCIESS_CTRL_APP_VF4_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x88a4)
#define REG_PCIESS_CTRL_APP_VF4_INT_NUM           (PCIE_SS_CFG_BASE + 0x88a8)
#define REG_PCIESS_CTRL_APP_VF4_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x88ac)
#define REG_PCIESS_CTRL_APP_VF4_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x88b0)
#define REG_PCIESS_CTRL_APP_VF4_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x88b4)
#define REG_PCIESS_CTRL_APP_VF4_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x88b8)
#define REG_PCIESS_CTRL_APP_VF4_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x88bc)
#define REG_PCIESS_CTRL_APP_VF4_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x88c0)
#define REG_PCIESS_CTRL_APP_VF4_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x88c4)
#define REG_PCIESS_CTRL_APP_VF4_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x88c8)
#define REG_PCIESS_CTRL_APP_VF4_INT_STATUS        (PCIE_SS_CFG_BASE + 0x88cc)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x8a00)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x8a04)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x8a08)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x8a0c)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x8a10)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x8a14)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x8a18)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x8a1c)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x8a20)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x8a24)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x8a28)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x8a2c)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x8a30)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x8a34)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x8a38)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x8a3c)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x8a40)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x8a44)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x8a48)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x8a4c)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x8a50)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x8a54)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x8a58)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x8a5c)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x8a60)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x8a64)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x8a68)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x8a6c)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x8a70)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x8a74)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x8a78)
#define REG_PCIESS_CTRL_APP_VF5_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x8a7c)
#define REG_PCIESS_CTRL_APP_VF5_PBA_32_63         (PCIE_SS_CFG_BASE + 0x8a80)
#define REG_PCIESS_CTRL_APP_VF5_PBA_0_31          (PCIE_SS_CFG_BASE + 0x8a84)
#define REG_PCIESS_CTRL_APP_VF5                   (PCIE_SS_CFG_BASE + 0x8a88)
#define REG_PCIESS_CTRL_APP_VF5_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x8a8c)
#define REG_PCIESS_CTRL_APP_VF5_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8a90)
#define REG_PCIESS_CTRL_APP_VF5_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8a94)
#define REG_PCIESS_CTRL_APP_VF5_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x8a98)
#define REG_PCIESS_CTRL_APP_VF5_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x8a9c)
#define REG_PCIESS_CTRL_APP_VF5_INT_MASK          (PCIE_SS_CFG_BASE + 0x8aa0)
#define REG_PCIESS_CTRL_APP_VF5_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x8aa4)
#define REG_PCIESS_CTRL_APP_VF5_INT_NUM           (PCIE_SS_CFG_BASE + 0x8aa8)
#define REG_PCIESS_CTRL_APP_VF5_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8aac)
#define REG_PCIESS_CTRL_APP_VF5_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ab0)
#define REG_PCIESS_CTRL_APP_VF5_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ab4)
#define REG_PCIESS_CTRL_APP_VF5_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ab8)
#define REG_PCIESS_CTRL_APP_VF5_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8abc)
#define REG_PCIESS_CTRL_APP_VF5_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ac0)
#define REG_PCIESS_CTRL_APP_VF5_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ac4)
#define REG_PCIESS_CTRL_APP_VF5_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ac8)
#define REG_PCIESS_CTRL_APP_VF5_INT_STATUS        (PCIE_SS_CFG_BASE + 0x8acc)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x8c00)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x8c04)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x8c08)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x8c0c)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x8c10)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x8c14)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x8c18)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x8c1c)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x8c20)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x8c24)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x8c28)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x8c2c)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x8c30)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x8c34)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x8c38)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x8c3c)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x8c40)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x8c44)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x8c48)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x8c4c)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x8c50)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x8c54)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x8c58)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x8c5c)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x8c60)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x8c64)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x8c68)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x8c6c)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x8c70)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x8c74)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x8c78)
#define REG_PCIESS_CTRL_APP_VF6_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x8c7c)
#define REG_PCIESS_CTRL_APP_VF6_PBA_32_63         (PCIE_SS_CFG_BASE + 0x8c80)
#define REG_PCIESS_CTRL_APP_VF6_PBA_0_31          (PCIE_SS_CFG_BASE + 0x8c84)
#define REG_PCIESS_CTRL_APP_VF6                   (PCIE_SS_CFG_BASE + 0x8c88)
#define REG_PCIESS_CTRL_APP_VF6_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x8c8c)
#define REG_PCIESS_CTRL_APP_VF6_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8c90)
#define REG_PCIESS_CTRL_APP_VF6_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8c94)
#define REG_PCIESS_CTRL_APP_VF6_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x8c98)
#define REG_PCIESS_CTRL_APP_VF6_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x8c9c)
#define REG_PCIESS_CTRL_APP_VF6_INT_MASK          (PCIE_SS_CFG_BASE + 0x8ca0)
#define REG_PCIESS_CTRL_APP_VF6_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x8ca4)
#define REG_PCIESS_CTRL_APP_VF6_INT_NUM           (PCIE_SS_CFG_BASE + 0x8ca8)
#define REG_PCIESS_CTRL_APP_VF6_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8cac)
#define REG_PCIESS_CTRL_APP_VF6_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8cb0)
#define REG_PCIESS_CTRL_APP_VF6_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8cb4)
#define REG_PCIESS_CTRL_APP_VF6_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8cb8)
#define REG_PCIESS_CTRL_APP_VF6_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8cbc)
#define REG_PCIESS_CTRL_APP_VF6_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8cc0)
#define REG_PCIESS_CTRL_APP_VF6_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8cc4)
#define REG_PCIESS_CTRL_APP_VF6_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8cc8)
#define REG_PCIESS_CTRL_APP_VF6_INT_STATUS        (PCIE_SS_CFG_BASE + 0x8ccc)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x8e00)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x8e04)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x8e08)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x8e0c)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x8e10)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x8e14)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x8e18)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x8e1c)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x8e20)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x8e24)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x8e28)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x8e2c)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x8e30)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x8e34)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x8e38)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x8e3c)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x8e40)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x8e44)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x8e48)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x8e4c)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x8e50)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x8e54)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x8e58)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x8e5c)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x8e60)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x8e64)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x8e68)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x8e6c)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x8e70)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x8e74)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x8e78)
#define REG_PCIESS_CTRL_APP_VF7_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x8e7c)
#define REG_PCIESS_CTRL_APP_VF7_PBA_32_63         (PCIE_SS_CFG_BASE + 0x8e80)
#define REG_PCIESS_CTRL_APP_VF7_PBA_0_31          (PCIE_SS_CFG_BASE + 0x8e84)
#define REG_PCIESS_CTRL_APP_VF7                   (PCIE_SS_CFG_BASE + 0x8e88)
#define REG_PCIESS_CTRL_APP_VF7_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x8e8c)
#define REG_PCIESS_CTRL_APP_VF7_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8e90)
#define REG_PCIESS_CTRL_APP_VF7_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x8e94)
#define REG_PCIESS_CTRL_APP_VF7_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x8e98)
#define REG_PCIESS_CTRL_APP_VF7_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x8e9c)
#define REG_PCIESS_CTRL_APP_VF7_INT_MASK          (PCIE_SS_CFG_BASE + 0x8ea0)
#define REG_PCIESS_CTRL_APP_VF7_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x8ea4)
#define REG_PCIESS_CTRL_APP_VF7_INT_NUM           (PCIE_SS_CFG_BASE + 0x8ea8)
#define REG_PCIESS_CTRL_APP_VF7_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8eac)
#define REG_PCIESS_CTRL_APP_VF7_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8eb0)
#define REG_PCIESS_CTRL_APP_VF7_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8eb4)
#define REG_PCIESS_CTRL_APP_VF7_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8eb8)
#define REG_PCIESS_CTRL_APP_VF7_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ebc)
#define REG_PCIESS_CTRL_APP_VF7_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ec0)
#define REG_PCIESS_CTRL_APP_VF7_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ec4)
#define REG_PCIESS_CTRL_APP_VF7_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x8ec8)
#define REG_PCIESS_CTRL_APP_VF7_INT_STATUS        (PCIE_SS_CFG_BASE + 0x8ecc)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x9000)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x9004)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x9008)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x900c)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x9010)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x9014)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x9018)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x901c)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x9020)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x9024)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x9028)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x902c)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x9030)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x9034)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x9038)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x903c)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x9040)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x9044)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x9048)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x904c)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x9050)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x9054)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x9058)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x905c)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x9060)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x9064)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x9068)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x906c)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x9070)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x9074)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x9078)
#define REG_PCIESS_CTRL_APP_VF8_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x907c)
#define REG_PCIESS_CTRL_APP_VF8_PBA_32_63         (PCIE_SS_CFG_BASE + 0x9080)
#define REG_PCIESS_CTRL_APP_VF8_PBA_0_31          (PCIE_SS_CFG_BASE + 0x9084)
#define REG_PCIESS_CTRL_APP_VF8                   (PCIE_SS_CFG_BASE + 0x9088)
#define REG_PCIESS_CTRL_APP_VF8_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x908c)
#define REG_PCIESS_CTRL_APP_VF8_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x9090)
#define REG_PCIESS_CTRL_APP_VF8_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x9094)
#define REG_PCIESS_CTRL_APP_VF8_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x9098)
#define REG_PCIESS_CTRL_APP_VF8_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x909c)
#define REG_PCIESS_CTRL_APP_VF8_INT_MASK          (PCIE_SS_CFG_BASE + 0x90a0)
#define REG_PCIESS_CTRL_APP_VF8_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x90a4)
#define REG_PCIESS_CTRL_APP_VF8_INT_NUM           (PCIE_SS_CFG_BASE + 0x90a8)
#define REG_PCIESS_CTRL_APP_VF8_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x90ac)
#define REG_PCIESS_CTRL_APP_VF8_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x90b0)
#define REG_PCIESS_CTRL_APP_VF8_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x90b4)
#define REG_PCIESS_CTRL_APP_VF8_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x90b8)
#define REG_PCIESS_CTRL_APP_VF8_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x90bc)
#define REG_PCIESS_CTRL_APP_VF8_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x90c0)
#define REG_PCIESS_CTRL_APP_VF8_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x90c4)
#define REG_PCIESS_CTRL_APP_VF8_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x90c8)
#define REG_PCIESS_CTRL_APP_VF8_INT_STATUS        (PCIE_SS_CFG_BASE + 0x90cc)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC0_DW0     (PCIE_SS_CFG_BASE + 0x9200)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC0_DW1     (PCIE_SS_CFG_BASE + 0x9204)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC0_DW2     (PCIE_SS_CFG_BASE + 0x9208)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC0_DW3     (PCIE_SS_CFG_BASE + 0x920c)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC1_DW0     (PCIE_SS_CFG_BASE + 0x9210)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC1_DW1     (PCIE_SS_CFG_BASE + 0x9214)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC1_DW2     (PCIE_SS_CFG_BASE + 0x9218)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC1_DW3     (PCIE_SS_CFG_BASE + 0x921c)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC2_DW0     (PCIE_SS_CFG_BASE + 0x9220)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC2_DW1     (PCIE_SS_CFG_BASE + 0x9224)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC2_DW2     (PCIE_SS_CFG_BASE + 0x9228)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC2_DW3     (PCIE_SS_CFG_BASE + 0x922c)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC3_DW0     (PCIE_SS_CFG_BASE + 0x9230)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC3_DW1     (PCIE_SS_CFG_BASE + 0x9234)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC3_DW2     (PCIE_SS_CFG_BASE + 0x9238)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC3_DW3     (PCIE_SS_CFG_BASE + 0x923c)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC4_DW0     (PCIE_SS_CFG_BASE + 0x9240)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC4_DW1     (PCIE_SS_CFG_BASE + 0x9244)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC4_DW2     (PCIE_SS_CFG_BASE + 0x9248)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC4_DW3     (PCIE_SS_CFG_BASE + 0x924c)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC5_DW0     (PCIE_SS_CFG_BASE + 0x9250)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC5_DW1     (PCIE_SS_CFG_BASE + 0x9254)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC5_DW2     (PCIE_SS_CFG_BASE + 0x9258)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC5_DW3     (PCIE_SS_CFG_BASE + 0x925c)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC6_DW0     (PCIE_SS_CFG_BASE + 0x9260)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC6_DW1     (PCIE_SS_CFG_BASE + 0x9264)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC6_DW2     (PCIE_SS_CFG_BASE + 0x9268)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC6_DW3     (PCIE_SS_CFG_BASE + 0x926c)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC7_DW0     (PCIE_SS_CFG_BASE + 0x9270)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC7_DW1     (PCIE_SS_CFG_BASE + 0x9274)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC7_DW2     (PCIE_SS_CFG_BASE + 0x9278)
#define REG_PCIESS_CTRL_APP_VF9_MSIX_VEC7_DW3     (PCIE_SS_CFG_BASE + 0x927c)
#define REG_PCIESS_CTRL_APP_VF9_PBA_32_63         (PCIE_SS_CFG_BASE + 0x9280)
#define REG_PCIESS_CTRL_APP_VF9_PBA_0_31          (PCIE_SS_CFG_BASE + 0x9284)
#define REG_PCIESS_CTRL_APP_VF9                   (PCIE_SS_CFG_BASE + 0x9288)
#define REG_PCIESS_CTRL_APP_VF9_GPU_INT_MASK      (PCIE_SS_CFG_BASE + 0x928c)
#define REG_PCIESS_CTRL_APP_VF9_DMA_WCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x9290)
#define REG_PCIESS_CTRL_APP_VF9_DMA_RCH_INT_MASK  (PCIE_SS_CFG_BASE + 0x9294)
#define REG_PCIESS_CTRL_APP_VF9_WAVE517_INT_MASK  (PCIE_SS_CFG_BASE + 0x9298)
#define REG_PCIESS_CTRL_APP_VF9_WAVE627_INT_MASK  (PCIE_SS_CFG_BASE + 0x929c)
#define REG_PCIESS_CTRL_APP_VF9_INT_MASK          (PCIE_SS_CFG_BASE + 0x92a0)
#define REG_PCIESS_CTRL_APP_VF9_MONITOR_INT_NUM   (PCIE_SS_CFG_BASE + 0x92a4)
#define REG_PCIESS_CTRL_APP_VF9_INT_NUM           (PCIE_SS_CFG_BASE + 0x92a8)
#define REG_PCIESS_CTRL_APP_VF9_VEC0_MSI_NUM      (PCIE_SS_CFG_BASE + 0x92ac)
#define REG_PCIESS_CTRL_APP_VF9_VEC1_MSI_NUM      (PCIE_SS_CFG_BASE + 0x92b0)
#define REG_PCIESS_CTRL_APP_VF9_VEC2_MSI_NUM      (PCIE_SS_CFG_BASE + 0x92b4)
#define REG_PCIESS_CTRL_APP_VF9_VEC3_MSI_NUM      (PCIE_SS_CFG_BASE + 0x92b8)
#define REG_PCIESS_CTRL_APP_VF9_VEC4_MSI_NUM      (PCIE_SS_CFG_BASE + 0x92bc)
#define REG_PCIESS_CTRL_APP_VF9_VEC5_MSI_NUM      (PCIE_SS_CFG_BASE + 0x92c0)
#define REG_PCIESS_CTRL_APP_VF9_VEC6_MSI_NUM      (PCIE_SS_CFG_BASE + 0x92c4)
#define REG_PCIESS_CTRL_APP_VF9_VEC7_MSI_NUM      (PCIE_SS_CFG_BASE + 0x92c8)
#define REG_PCIESS_CTRL_APP_VF9_INT_STATUS        (PCIE_SS_CFG_BASE + 0x92cc)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0x9400)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0x9404)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0x9408)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0x940c)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0x9410)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0x9414)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0x9418)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0x941c)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0x9420)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0x9424)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0x9428)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0x942c)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0x9430)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0x9434)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0x9438)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0x943c)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0x9440)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0x9444)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0x9448)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0x944c)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0x9450)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0x9454)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0x9458)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0x945c)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0x9460)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0x9464)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0x9468)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0x946c)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0x9470)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0x9474)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0x9478)
#define REG_PCIESS_CTRL_APP_VF10_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0x947c)
#define REG_PCIESS_CTRL_APP_VF10_PBA_32_63        (PCIE_SS_CFG_BASE + 0x9480)
#define REG_PCIESS_CTRL_APP_VF10_PBA_0_31         (PCIE_SS_CFG_BASE + 0x9484)
#define REG_PCIESS_CTRL_APP_VF10                  (PCIE_SS_CFG_BASE + 0x9488)
#define REG_PCIESS_CTRL_APP_VF10_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0x948c)
#define REG_PCIESS_CTRL_APP_VF10_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9490)
#define REG_PCIESS_CTRL_APP_VF10_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9494)
#define REG_PCIESS_CTRL_APP_VF10_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0x9498)
#define REG_PCIESS_CTRL_APP_VF10_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0x949c)
#define REG_PCIESS_CTRL_APP_VF10_INT_MASK         (PCIE_SS_CFG_BASE + 0x94a0)
#define REG_PCIESS_CTRL_APP_VF10_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0x94a4)
#define REG_PCIESS_CTRL_APP_VF10_INT_NUM          (PCIE_SS_CFG_BASE + 0x94a8)
#define REG_PCIESS_CTRL_APP_VF10_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0x94ac)
#define REG_PCIESS_CTRL_APP_VF10_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0x94b0)
#define REG_PCIESS_CTRL_APP_VF10_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0x94b4)
#define REG_PCIESS_CTRL_APP_VF10_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0x94b8)
#define REG_PCIESS_CTRL_APP_VF10_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0x94bc)
#define REG_PCIESS_CTRL_APP_VF10_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0x94c0)
#define REG_PCIESS_CTRL_APP_VF10_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0x94c4)
#define REG_PCIESS_CTRL_APP_VF10_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0x94c8)
#define REG_PCIESS_CTRL_APP_VF10_INT_STATUS       (PCIE_SS_CFG_BASE + 0x94cc)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0x9600)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0x9604)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0x9608)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0x960c)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0x9610)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0x9614)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0x9618)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0x961c)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0x9620)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0x9624)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0x9628)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0x962c)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0x9630)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0x9634)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0x9638)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0x963c)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0x9640)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0x9644)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0x9648)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0x964c)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0x9650)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0x9654)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0x9658)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0x965c)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0x9660)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0x9664)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0x9668)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0x966c)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0x9670)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0x9674)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0x9678)
#define REG_PCIESS_CTRL_APP_VF11_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0x967c)
#define REG_PCIESS_CTRL_APP_VF11_PBA_32_63        (PCIE_SS_CFG_BASE + 0x9680)
#define REG_PCIESS_CTRL_APP_VF11_PBA_0_31         (PCIE_SS_CFG_BASE + 0x9684)
#define REG_PCIESS_CTRL_APP_VF11                  (PCIE_SS_CFG_BASE + 0x9688)
#define REG_PCIESS_CTRL_APP_VF11_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0x968c)
#define REG_PCIESS_CTRL_APP_VF11_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9690)
#define REG_PCIESS_CTRL_APP_VF11_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9694)
#define REG_PCIESS_CTRL_APP_VF11_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0x9698)
#define REG_PCIESS_CTRL_APP_VF11_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0x969c)
#define REG_PCIESS_CTRL_APP_VF11_INT_MASK         (PCIE_SS_CFG_BASE + 0x96a0)
#define REG_PCIESS_CTRL_APP_VF11_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0x96a4)
#define REG_PCIESS_CTRL_APP_VF11_INT_NUM          (PCIE_SS_CFG_BASE + 0x96a8)
#define REG_PCIESS_CTRL_APP_VF11_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0x96ac)
#define REG_PCIESS_CTRL_APP_VF11_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0x96b0)
#define REG_PCIESS_CTRL_APP_VF11_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0x96b4)
#define REG_PCIESS_CTRL_APP_VF11_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0x96b8)
#define REG_PCIESS_CTRL_APP_VF11_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0x96bc)
#define REG_PCIESS_CTRL_APP_VF11_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0x96c0)
#define REG_PCIESS_CTRL_APP_VF11_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0x96c4)
#define REG_PCIESS_CTRL_APP_VF11_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0x96c8)
#define REG_PCIESS_CTRL_APP_VF11_INT_STATUS       (PCIE_SS_CFG_BASE + 0x96cc)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0x9800)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0x9804)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0x9808)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0x980c)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0x9810)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0x9814)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0x9818)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0x981c)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0x9820)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0x9824)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0x9828)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0x982c)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0x9830)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0x9834)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0x9838)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0x983c)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0x9840)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0x9844)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0x9848)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0x984c)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0x9850)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0x9854)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0x9858)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0x985c)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0x9860)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0x9864)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0x9868)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0x986c)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0x9870)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0x9874)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0x9878)
#define REG_PCIESS_CTRL_APP_VF12_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0x987c)
#define REG_PCIESS_CTRL_APP_VF12_PBA_32_63        (PCIE_SS_CFG_BASE + 0x9880)
#define REG_PCIESS_CTRL_APP_VF12_PBA_0_31         (PCIE_SS_CFG_BASE + 0x9884)
#define REG_PCIESS_CTRL_APP_VF12                  (PCIE_SS_CFG_BASE + 0x9888)
#define REG_PCIESS_CTRL_APP_VF12_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0x988c)
#define REG_PCIESS_CTRL_APP_VF12_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9890)
#define REG_PCIESS_CTRL_APP_VF12_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9894)
#define REG_PCIESS_CTRL_APP_VF12_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0x9898)
#define REG_PCIESS_CTRL_APP_VF12_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0x989c)
#define REG_PCIESS_CTRL_APP_VF12_INT_MASK         (PCIE_SS_CFG_BASE + 0x98a0)
#define REG_PCIESS_CTRL_APP_VF12_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0x98a4)
#define REG_PCIESS_CTRL_APP_VF12_INT_NUM          (PCIE_SS_CFG_BASE + 0x98a8)
#define REG_PCIESS_CTRL_APP_VF12_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0x98ac)
#define REG_PCIESS_CTRL_APP_VF12_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0x98b0)
#define REG_PCIESS_CTRL_APP_VF12_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0x98b4)
#define REG_PCIESS_CTRL_APP_VF12_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0x98b8)
#define REG_PCIESS_CTRL_APP_VF12_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0x98bc)
#define REG_PCIESS_CTRL_APP_VF12_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0x98c0)
#define REG_PCIESS_CTRL_APP_VF12_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0x98c4)
#define REG_PCIESS_CTRL_APP_VF12_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0x98c8)
#define REG_PCIESS_CTRL_APP_VF12_INT_STATUS       (PCIE_SS_CFG_BASE + 0x98cc)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0x9a00)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0x9a04)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0x9a08)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0x9a0c)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0x9a10)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0x9a14)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0x9a18)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0x9a1c)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0x9a20)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0x9a24)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0x9a28)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0x9a2c)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0x9a30)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0x9a34)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0x9a38)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0x9a3c)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0x9a40)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0x9a44)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0x9a48)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0x9a4c)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0x9a50)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0x9a54)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0x9a58)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0x9a5c)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0x9a60)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0x9a64)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0x9a68)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0x9a6c)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0x9a70)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0x9a74)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0x9a78)
#define REG_PCIESS_CTRL_APP_VF13_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0x9a7c)
#define REG_PCIESS_CTRL_APP_VF13_PBA_32_63        (PCIE_SS_CFG_BASE + 0x9a80)
#define REG_PCIESS_CTRL_APP_VF13_PBA_0_31         (PCIE_SS_CFG_BASE + 0x9a84)
#define REG_PCIESS_CTRL_APP_VF13                  (PCIE_SS_CFG_BASE + 0x9a88)
#define REG_PCIESS_CTRL_APP_VF13_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0x9a8c)
#define REG_PCIESS_CTRL_APP_VF13_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9a90)
#define REG_PCIESS_CTRL_APP_VF13_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9a94)
#define REG_PCIESS_CTRL_APP_VF13_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0x9a98)
#define REG_PCIESS_CTRL_APP_VF13_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0x9a9c)
#define REG_PCIESS_CTRL_APP_VF13_INT_MASK         (PCIE_SS_CFG_BASE + 0x9aa0)
#define REG_PCIESS_CTRL_APP_VF13_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0x9aa4)
#define REG_PCIESS_CTRL_APP_VF13_INT_NUM          (PCIE_SS_CFG_BASE + 0x9aa8)
#define REG_PCIESS_CTRL_APP_VF13_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9aac)
#define REG_PCIESS_CTRL_APP_VF13_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ab0)
#define REG_PCIESS_CTRL_APP_VF13_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ab4)
#define REG_PCIESS_CTRL_APP_VF13_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ab8)
#define REG_PCIESS_CTRL_APP_VF13_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9abc)
#define REG_PCIESS_CTRL_APP_VF13_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ac0)
#define REG_PCIESS_CTRL_APP_VF13_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ac4)
#define REG_PCIESS_CTRL_APP_VF13_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ac8)
#define REG_PCIESS_CTRL_APP_VF13_INT_STATUS       (PCIE_SS_CFG_BASE + 0x9acc)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0x9c00)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0x9c04)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0x9c08)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0x9c0c)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0x9c10)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0x9c14)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0x9c18)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0x9c1c)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0x9c20)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0x9c24)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0x9c28)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0x9c2c)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0x9c30)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0x9c34)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0x9c38)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0x9c3c)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0x9c40)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0x9c44)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0x9c48)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0x9c4c)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0x9c50)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0x9c54)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0x9c58)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0x9c5c)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0x9c60)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0x9c64)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0x9c68)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0x9c6c)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0x9c70)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0x9c74)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0x9c78)
#define REG_PCIESS_CTRL_APP_VF14_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0x9c7c)
#define REG_PCIESS_CTRL_APP_VF14_PBA_32_63        (PCIE_SS_CFG_BASE + 0x9c80)
#define REG_PCIESS_CTRL_APP_VF14_PBA_0_31         (PCIE_SS_CFG_BASE + 0x9c84)
#define REG_PCIESS_CTRL_APP_VF14                  (PCIE_SS_CFG_BASE + 0x9c88)
#define REG_PCIESS_CTRL_APP_VF14_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0x9c8c)
#define REG_PCIESS_CTRL_APP_VF14_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9c90)
#define REG_PCIESS_CTRL_APP_VF14_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9c94)
#define REG_PCIESS_CTRL_APP_VF14_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0x9c98)
#define REG_PCIESS_CTRL_APP_VF14_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0x9c9c)
#define REG_PCIESS_CTRL_APP_VF14_INT_MASK         (PCIE_SS_CFG_BASE + 0x9ca0)
#define REG_PCIESS_CTRL_APP_VF14_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0x9ca4)
#define REG_PCIESS_CTRL_APP_VF14_INT_NUM          (PCIE_SS_CFG_BASE + 0x9ca8)
#define REG_PCIESS_CTRL_APP_VF14_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9cac)
#define REG_PCIESS_CTRL_APP_VF14_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9cb0)
#define REG_PCIESS_CTRL_APP_VF14_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9cb4)
#define REG_PCIESS_CTRL_APP_VF14_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9cb8)
#define REG_PCIESS_CTRL_APP_VF14_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9cbc)
#define REG_PCIESS_CTRL_APP_VF14_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9cc0)
#define REG_PCIESS_CTRL_APP_VF14_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9cc4)
#define REG_PCIESS_CTRL_APP_VF14_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9cc8)
#define REG_PCIESS_CTRL_APP_VF14_INT_STATUS       (PCIE_SS_CFG_BASE + 0x9ccc)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0x9e00)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0x9e04)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0x9e08)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0x9e0c)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0x9e10)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0x9e14)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0x9e18)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0x9e1c)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0x9e20)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0x9e24)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0x9e28)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0x9e2c)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0x9e30)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0x9e34)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0x9e38)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0x9e3c)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0x9e40)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0x9e44)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0x9e48)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0x9e4c)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0x9e50)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0x9e54)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0x9e58)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0x9e5c)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0x9e60)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0x9e64)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0x9e68)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0x9e6c)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0x9e70)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0x9e74)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0x9e78)
#define REG_PCIESS_CTRL_APP_VF15_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0x9e7c)
#define REG_PCIESS_CTRL_APP_VF15_PBA_32_63        (PCIE_SS_CFG_BASE + 0x9e80)
#define REG_PCIESS_CTRL_APP_VF15_PBA_0_31         (PCIE_SS_CFG_BASE + 0x9e84)
#define REG_PCIESS_CTRL_APP_VF15                  (PCIE_SS_CFG_BASE + 0x9e88)
#define REG_PCIESS_CTRL_APP_VF15_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0x9e8c)
#define REG_PCIESS_CTRL_APP_VF15_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9e90)
#define REG_PCIESS_CTRL_APP_VF15_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0x9e94)
#define REG_PCIESS_CTRL_APP_VF15_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0x9e98)
#define REG_PCIESS_CTRL_APP_VF15_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0x9e9c)
#define REG_PCIESS_CTRL_APP_VF15_INT_MASK         (PCIE_SS_CFG_BASE + 0x9ea0)
#define REG_PCIESS_CTRL_APP_VF15_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0x9ea4)
#define REG_PCIESS_CTRL_APP_VF15_INT_NUM          (PCIE_SS_CFG_BASE + 0x9ea8)
#define REG_PCIESS_CTRL_APP_VF15_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9eac)
#define REG_PCIESS_CTRL_APP_VF15_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9eb0)
#define REG_PCIESS_CTRL_APP_VF15_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9eb4)
#define REG_PCIESS_CTRL_APP_VF15_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9eb8)
#define REG_PCIESS_CTRL_APP_VF15_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ebc)
#define REG_PCIESS_CTRL_APP_VF15_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ec0)
#define REG_PCIESS_CTRL_APP_VF15_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ec4)
#define REG_PCIESS_CTRL_APP_VF15_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0x9ec8)
#define REG_PCIESS_CTRL_APP_VF15_INT_STATUS       (PCIE_SS_CFG_BASE + 0x9ecc)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xa000)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xa004)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xa008)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xa00c)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xa010)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xa014)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xa018)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xa01c)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xa020)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xa024)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xa028)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xa02c)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xa030)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xa034)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xa038)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xa03c)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xa040)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xa044)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xa048)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xa04c)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xa050)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xa054)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xa058)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xa05c)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xa060)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xa064)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xa068)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xa06c)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xa070)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xa074)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xa078)
#define REG_PCIESS_CTRL_APP_VF16_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xa07c)
#define REG_PCIESS_CTRL_APP_VF16_PBA_32_63        (PCIE_SS_CFG_BASE + 0xa080)
#define REG_PCIESS_CTRL_APP_VF16_PBA_0_31         (PCIE_SS_CFG_BASE + 0xa084)
#define REG_PCIESS_CTRL_APP_VF16                  (PCIE_SS_CFG_BASE + 0xa088)
#define REG_PCIESS_CTRL_APP_VF16_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xa08c)
#define REG_PCIESS_CTRL_APP_VF16_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa090)
#define REG_PCIESS_CTRL_APP_VF16_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa094)
#define REG_PCIESS_CTRL_APP_VF16_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xa098)
#define REG_PCIESS_CTRL_APP_VF16_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xa09c)
#define REG_PCIESS_CTRL_APP_VF16_INT_MASK         (PCIE_SS_CFG_BASE + 0xa0a0)
#define REG_PCIESS_CTRL_APP_VF16_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xa0a4)
#define REG_PCIESS_CTRL_APP_VF16_INT_NUM          (PCIE_SS_CFG_BASE + 0xa0a8)
#define REG_PCIESS_CTRL_APP_VF16_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa0ac)
#define REG_PCIESS_CTRL_APP_VF16_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa0b0)
#define REG_PCIESS_CTRL_APP_VF16_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa0b4)
#define REG_PCIESS_CTRL_APP_VF16_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa0b8)
#define REG_PCIESS_CTRL_APP_VF16_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa0bc)
#define REG_PCIESS_CTRL_APP_VF16_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa0c0)
#define REG_PCIESS_CTRL_APP_VF16_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa0c4)
#define REG_PCIESS_CTRL_APP_VF16_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa0c8)
#define REG_PCIESS_CTRL_APP_VF16_INT_STATUS       (PCIE_SS_CFG_BASE + 0xa0cc)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xa200)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xa204)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xa208)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xa20c)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xa210)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xa214)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xa218)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xa21c)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xa220)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xa224)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xa228)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xa22c)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xa230)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xa234)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xa238)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xa23c)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xa240)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xa244)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xa248)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xa24c)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xa250)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xa254)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xa258)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xa25c)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xa260)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xa264)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xa268)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xa26c)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xa270)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xa274)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xa278)
#define REG_PCIESS_CTRL_APP_VF17_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xa27c)
#define REG_PCIESS_CTRL_APP_VF17_PBA_32_63        (PCIE_SS_CFG_BASE + 0xa280)
#define REG_PCIESS_CTRL_APP_VF17_PBA_0_31         (PCIE_SS_CFG_BASE + 0xa284)
#define REG_PCIESS_CTRL_APP_VF17                  (PCIE_SS_CFG_BASE + 0xa288)
#define REG_PCIESS_CTRL_APP_VF17_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xa28c)
#define REG_PCIESS_CTRL_APP_VF17_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa290)
#define REG_PCIESS_CTRL_APP_VF17_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa294)
#define REG_PCIESS_CTRL_APP_VF17_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xa298)
#define REG_PCIESS_CTRL_APP_VF17_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xa29c)
#define REG_PCIESS_CTRL_APP_VF17_INT_MASK         (PCIE_SS_CFG_BASE + 0xa2a0)
#define REG_PCIESS_CTRL_APP_VF17_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xa2a4)
#define REG_PCIESS_CTRL_APP_VF17_INT_NUM          (PCIE_SS_CFG_BASE + 0xa2a8)
#define REG_PCIESS_CTRL_APP_VF17_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa2ac)
#define REG_PCIESS_CTRL_APP_VF17_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa2b0)
#define REG_PCIESS_CTRL_APP_VF17_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa2b4)
#define REG_PCIESS_CTRL_APP_VF17_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa2b8)
#define REG_PCIESS_CTRL_APP_VF17_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa2bc)
#define REG_PCIESS_CTRL_APP_VF17_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa2c0)
#define REG_PCIESS_CTRL_APP_VF17_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa2c4)
#define REG_PCIESS_CTRL_APP_VF17_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa2c8)
#define REG_PCIESS_CTRL_APP_VF17_INT_STATUS       (PCIE_SS_CFG_BASE + 0xa2cc)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xa400)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xa404)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xa408)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xa40c)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xa410)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xa414)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xa418)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xa41c)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xa420)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xa424)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xa428)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xa42c)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xa430)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xa434)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xa438)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xa43c)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xa440)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xa444)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xa448)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xa44c)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xa450)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xa454)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xa458)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xa45c)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xa460)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xa464)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xa468)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xa46c)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xa470)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xa474)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xa478)
#define REG_PCIESS_CTRL_APP_VF18_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xa47c)
#define REG_PCIESS_CTRL_APP_VF18_PBA_32_63        (PCIE_SS_CFG_BASE + 0xa480)
#define REG_PCIESS_CTRL_APP_VF18_PBA_0_31         (PCIE_SS_CFG_BASE + 0xa484)
#define REG_PCIESS_CTRL_APP_VF18                  (PCIE_SS_CFG_BASE + 0xa488)
#define REG_PCIESS_CTRL_APP_VF18_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xa48c)
#define REG_PCIESS_CTRL_APP_VF18_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa490)
#define REG_PCIESS_CTRL_APP_VF18_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa494)
#define REG_PCIESS_CTRL_APP_VF18_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xa498)
#define REG_PCIESS_CTRL_APP_VF18_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xa49c)
#define REG_PCIESS_CTRL_APP_VF18_INT_MASK         (PCIE_SS_CFG_BASE + 0xa4a0)
#define REG_PCIESS_CTRL_APP_VF18_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xa4a4)
#define REG_PCIESS_CTRL_APP_VF18_INT_NUM          (PCIE_SS_CFG_BASE + 0xa4a8)
#define REG_PCIESS_CTRL_APP_VF18_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa4ac)
#define REG_PCIESS_CTRL_APP_VF18_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa4b0)
#define REG_PCIESS_CTRL_APP_VF18_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa4b4)
#define REG_PCIESS_CTRL_APP_VF18_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa4b8)
#define REG_PCIESS_CTRL_APP_VF18_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa4bc)
#define REG_PCIESS_CTRL_APP_VF18_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa4c0)
#define REG_PCIESS_CTRL_APP_VF18_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa4c4)
#define REG_PCIESS_CTRL_APP_VF18_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa4c8)
#define REG_PCIESS_CTRL_APP_VF18_INT_STATUS       (PCIE_SS_CFG_BASE + 0xa4cc)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xa600)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xa604)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xa608)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xa60c)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xa610)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xa614)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xa618)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xa61c)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xa620)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xa624)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xa628)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xa62c)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xa630)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xa634)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xa638)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xa63c)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xa640)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xa644)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xa648)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xa64c)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xa650)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xa654)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xa658)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xa65c)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xa660)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xa664)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xa668)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xa66c)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xa670)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xa674)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xa678)
#define REG_PCIESS_CTRL_APP_VF19_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xa67c)
#define REG_PCIESS_CTRL_APP_VF19_PBA_32_63        (PCIE_SS_CFG_BASE + 0xa680)
#define REG_PCIESS_CTRL_APP_VF19_PBA_0_31         (PCIE_SS_CFG_BASE + 0xa684)
#define REG_PCIESS_CTRL_APP_VF19                  (PCIE_SS_CFG_BASE + 0xa688)
#define REG_PCIESS_CTRL_APP_VF19_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xa68c)
#define REG_PCIESS_CTRL_APP_VF19_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa690)
#define REG_PCIESS_CTRL_APP_VF19_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa694)
#define REG_PCIESS_CTRL_APP_VF19_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xa698)
#define REG_PCIESS_CTRL_APP_VF19_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xa69c)
#define REG_PCIESS_CTRL_APP_VF19_INT_MASK         (PCIE_SS_CFG_BASE + 0xa6a0)
#define REG_PCIESS_CTRL_APP_VF19_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xa6a4)
#define REG_PCIESS_CTRL_APP_VF19_INT_NUM          (PCIE_SS_CFG_BASE + 0xa6a8)
#define REG_PCIESS_CTRL_APP_VF19_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa6ac)
#define REG_PCIESS_CTRL_APP_VF19_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa6b0)
#define REG_PCIESS_CTRL_APP_VF19_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa6b4)
#define REG_PCIESS_CTRL_APP_VF19_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa6b8)
#define REG_PCIESS_CTRL_APP_VF19_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa6bc)
#define REG_PCIESS_CTRL_APP_VF19_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa6c0)
#define REG_PCIESS_CTRL_APP_VF19_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa6c4)
#define REG_PCIESS_CTRL_APP_VF19_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa6c8)
#define REG_PCIESS_CTRL_APP_VF19_INT_STATUS       (PCIE_SS_CFG_BASE + 0xa6cc)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xa800)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xa804)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xa808)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xa80c)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xa810)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xa814)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xa818)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xa81c)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xa820)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xa824)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xa828)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xa82c)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xa830)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xa834)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xa838)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xa83c)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xa840)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xa844)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xa848)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xa84c)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xa850)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xa854)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xa858)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xa85c)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xa860)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xa864)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xa868)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xa86c)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xa870)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xa874)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xa878)
#define REG_PCIESS_CTRL_APP_VF20_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xa87c)
#define REG_PCIESS_CTRL_APP_VF20_PBA_32_63        (PCIE_SS_CFG_BASE + 0xa880)
#define REG_PCIESS_CTRL_APP_VF20_PBA_0_31         (PCIE_SS_CFG_BASE + 0xa884)
#define REG_PCIESS_CTRL_APP_VF20                  (PCIE_SS_CFG_BASE + 0xa888)
#define REG_PCIESS_CTRL_APP_VF20_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xa88c)
#define REG_PCIESS_CTRL_APP_VF20_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa890)
#define REG_PCIESS_CTRL_APP_VF20_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xa894)
#define REG_PCIESS_CTRL_APP_VF20_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xa898)
#define REG_PCIESS_CTRL_APP_VF20_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xa89c)
#define REG_PCIESS_CTRL_APP_VF20_INT_MASK         (PCIE_SS_CFG_BASE + 0xa8a0)
#define REG_PCIESS_CTRL_APP_VF20_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xa8a4)
#define REG_PCIESS_CTRL_APP_VF20_INT_NUM          (PCIE_SS_CFG_BASE + 0xa8a8)
#define REG_PCIESS_CTRL_APP_VF20_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa8ac)
#define REG_PCIESS_CTRL_APP_VF20_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa8b0)
#define REG_PCIESS_CTRL_APP_VF20_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa8b4)
#define REG_PCIESS_CTRL_APP_VF20_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa8b8)
#define REG_PCIESS_CTRL_APP_VF20_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa8bc)
#define REG_PCIESS_CTRL_APP_VF20_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa8c0)
#define REG_PCIESS_CTRL_APP_VF20_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa8c4)
#define REG_PCIESS_CTRL_APP_VF20_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xa8c8)
#define REG_PCIESS_CTRL_APP_VF20_INT_STATUS       (PCIE_SS_CFG_BASE + 0xa8cc)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xaa00)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xaa04)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xaa08)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xaa0c)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xaa10)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xaa14)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xaa18)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xaa1c)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xaa20)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xaa24)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xaa28)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xaa2c)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xaa30)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xaa34)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xaa38)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xaa3c)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xaa40)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xaa44)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xaa48)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xaa4c)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xaa50)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xaa54)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xaa58)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xaa5c)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xaa60)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xaa64)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xaa68)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xaa6c)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xaa70)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xaa74)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xaa78)
#define REG_PCIESS_CTRL_APP_VF21_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xaa7c)
#define REG_PCIESS_CTRL_APP_VF21_PBA_32_63        (PCIE_SS_CFG_BASE + 0xaa80)
#define REG_PCIESS_CTRL_APP_VF21_PBA_0_31         (PCIE_SS_CFG_BASE + 0xaa84)
#define REG_PCIESS_CTRL_APP_VF21                  (PCIE_SS_CFG_BASE + 0xaa88)
#define REG_PCIESS_CTRL_APP_VF21_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xaa8c)
#define REG_PCIESS_CTRL_APP_VF21_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xaa90)
#define REG_PCIESS_CTRL_APP_VF21_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xaa94)
#define REG_PCIESS_CTRL_APP_VF21_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xaa98)
#define REG_PCIESS_CTRL_APP_VF21_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xaa9c)
#define REG_PCIESS_CTRL_APP_VF21_INT_MASK         (PCIE_SS_CFG_BASE + 0xaaa0)
#define REG_PCIESS_CTRL_APP_VF21_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xaaa4)
#define REG_PCIESS_CTRL_APP_VF21_INT_NUM          (PCIE_SS_CFG_BASE + 0xaaa8)
#define REG_PCIESS_CTRL_APP_VF21_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaaac)
#define REG_PCIESS_CTRL_APP_VF21_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaab0)
#define REG_PCIESS_CTRL_APP_VF21_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaab4)
#define REG_PCIESS_CTRL_APP_VF21_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaab8)
#define REG_PCIESS_CTRL_APP_VF21_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaabc)
#define REG_PCIESS_CTRL_APP_VF21_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaac0)
#define REG_PCIESS_CTRL_APP_VF21_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaac4)
#define REG_PCIESS_CTRL_APP_VF21_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaac8)
#define REG_PCIESS_CTRL_APP_VF21_INT_STATUS       (PCIE_SS_CFG_BASE + 0xaacc)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xac00)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xac04)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xac08)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xac0c)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xac10)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xac14)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xac18)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xac1c)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xac20)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xac24)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xac28)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xac2c)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xac30)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xac34)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xac38)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xac3c)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xac40)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xac44)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xac48)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xac4c)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xac50)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xac54)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xac58)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xac5c)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xac60)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xac64)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xac68)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xac6c)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xac70)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xac74)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xac78)
#define REG_PCIESS_CTRL_APP_VF22_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xac7c)
#define REG_PCIESS_CTRL_APP_VF22_PBA_32_63        (PCIE_SS_CFG_BASE + 0xac80)
#define REG_PCIESS_CTRL_APP_VF22_PBA_0_31         (PCIE_SS_CFG_BASE + 0xac84)
#define REG_PCIESS_CTRL_APP_VF22                  (PCIE_SS_CFG_BASE + 0xac88)
#define REG_PCIESS_CTRL_APP_VF22_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xac8c)
#define REG_PCIESS_CTRL_APP_VF22_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xac90)
#define REG_PCIESS_CTRL_APP_VF22_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xac94)
#define REG_PCIESS_CTRL_APP_VF22_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xac98)
#define REG_PCIESS_CTRL_APP_VF22_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xac9c)
#define REG_PCIESS_CTRL_APP_VF22_INT_MASK         (PCIE_SS_CFG_BASE + 0xaca0)
#define REG_PCIESS_CTRL_APP_VF22_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xaca4)
#define REG_PCIESS_CTRL_APP_VF22_INT_NUM          (PCIE_SS_CFG_BASE + 0xaca8)
#define REG_PCIESS_CTRL_APP_VF22_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xacac)
#define REG_PCIESS_CTRL_APP_VF22_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xacb0)
#define REG_PCIESS_CTRL_APP_VF22_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xacb4)
#define REG_PCIESS_CTRL_APP_VF22_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xacb8)
#define REG_PCIESS_CTRL_APP_VF22_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xacbc)
#define REG_PCIESS_CTRL_APP_VF22_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xacc0)
#define REG_PCIESS_CTRL_APP_VF22_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xacc4)
#define REG_PCIESS_CTRL_APP_VF22_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xacc8)
#define REG_PCIESS_CTRL_APP_VF22_INT_STATUS       (PCIE_SS_CFG_BASE + 0xaccc)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xae00)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xae04)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xae08)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xae0c)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xae10)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xae14)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xae18)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xae1c)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xae20)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xae24)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xae28)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xae2c)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xae30)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xae34)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xae38)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xae3c)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xae40)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xae44)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xae48)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xae4c)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xae50)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xae54)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xae58)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xae5c)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xae60)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xae64)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xae68)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xae6c)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xae70)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xae74)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xae78)
#define REG_PCIESS_CTRL_APP_VF23_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xae7c)
#define REG_PCIESS_CTRL_APP_VF23_PBA_32_63        (PCIE_SS_CFG_BASE + 0xae80)
#define REG_PCIESS_CTRL_APP_VF23_PBA_0_31         (PCIE_SS_CFG_BASE + 0xae84)
#define REG_PCIESS_CTRL_APP_VF23                  (PCIE_SS_CFG_BASE + 0xae88)
#define REG_PCIESS_CTRL_APP_VF23_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xae8c)
#define REG_PCIESS_CTRL_APP_VF23_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xae90)
#define REG_PCIESS_CTRL_APP_VF23_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xae94)
#define REG_PCIESS_CTRL_APP_VF23_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xae98)
#define REG_PCIESS_CTRL_APP_VF23_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xae9c)
#define REG_PCIESS_CTRL_APP_VF23_INT_MASK         (PCIE_SS_CFG_BASE + 0xaea0)
#define REG_PCIESS_CTRL_APP_VF23_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xaea4)
#define REG_PCIESS_CTRL_APP_VF23_INT_NUM          (PCIE_SS_CFG_BASE + 0xaea8)
#define REG_PCIESS_CTRL_APP_VF23_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaeac)
#define REG_PCIESS_CTRL_APP_VF23_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaeb0)
#define REG_PCIESS_CTRL_APP_VF23_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaeb4)
#define REG_PCIESS_CTRL_APP_VF23_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaeb8)
#define REG_PCIESS_CTRL_APP_VF23_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaebc)
#define REG_PCIESS_CTRL_APP_VF23_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaec0)
#define REG_PCIESS_CTRL_APP_VF23_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaec4)
#define REG_PCIESS_CTRL_APP_VF23_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xaec8)
#define REG_PCIESS_CTRL_APP_VF23_INT_STATUS       (PCIE_SS_CFG_BASE + 0xaecc)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xb000)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xb004)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xb008)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xb00c)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xb010)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xb014)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xb018)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xb01c)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xb020)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xb024)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xb028)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xb02c)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xb030)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xb034)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xb038)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xb03c)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xb040)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xb044)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xb048)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xb04c)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xb050)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xb054)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xb058)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xb05c)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xb060)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xb064)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xb068)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xb06c)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xb070)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xb074)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xb078)
#define REG_PCIESS_CTRL_APP_VF24_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xb07c)
#define REG_PCIESS_CTRL_APP_VF24_PBA_32_63        (PCIE_SS_CFG_BASE + 0xb080)
#define REG_PCIESS_CTRL_APP_VF24_PBA_0_31         (PCIE_SS_CFG_BASE + 0xb084)
#define REG_PCIESS_CTRL_APP_VF24                  (PCIE_SS_CFG_BASE + 0xb088)
#define REG_PCIESS_CTRL_APP_VF24_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xb08c)
#define REG_PCIESS_CTRL_APP_VF24_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb090)
#define REG_PCIESS_CTRL_APP_VF24_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb094)
#define REG_PCIESS_CTRL_APP_VF24_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xb098)
#define REG_PCIESS_CTRL_APP_VF24_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xb09c)
#define REG_PCIESS_CTRL_APP_VF24_INT_MASK         (PCIE_SS_CFG_BASE + 0xb0a0)
#define REG_PCIESS_CTRL_APP_VF24_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xb0a4)
#define REG_PCIESS_CTRL_APP_VF24_INT_NUM          (PCIE_SS_CFG_BASE + 0xb0a8)
#define REG_PCIESS_CTRL_APP_VF24_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb0ac)
#define REG_PCIESS_CTRL_APP_VF24_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb0b0)
#define REG_PCIESS_CTRL_APP_VF24_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb0b4)
#define REG_PCIESS_CTRL_APP_VF24_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb0b8)
#define REG_PCIESS_CTRL_APP_VF24_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb0bc)
#define REG_PCIESS_CTRL_APP_VF24_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb0c0)
#define REG_PCIESS_CTRL_APP_VF24_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb0c4)
#define REG_PCIESS_CTRL_APP_VF24_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb0c8)
#define REG_PCIESS_CTRL_APP_VF24_INT_STATUS       (PCIE_SS_CFG_BASE + 0xb0cc)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xb200)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xb204)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xb208)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xb20c)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xb210)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xb214)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xb218)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xb21c)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xb220)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xb224)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xb228)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xb22c)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xb230)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xb234)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xb238)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xb23c)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xb240)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xb244)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xb248)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xb24c)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xb250)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xb254)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xb258)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xb25c)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xb260)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xb264)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xb268)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xb26c)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xb270)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xb274)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xb278)
#define REG_PCIESS_CTRL_APP_VF25_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xb27c)
#define REG_PCIESS_CTRL_APP_VF25_PBA_32_63        (PCIE_SS_CFG_BASE + 0xb280)
#define REG_PCIESS_CTRL_APP_VF25_PBA_0_31         (PCIE_SS_CFG_BASE + 0xb284)
#define REG_PCIESS_CTRL_APP_VF25                  (PCIE_SS_CFG_BASE + 0xb288)
#define REG_PCIESS_CTRL_APP_VF25_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xb28c)
#define REG_PCIESS_CTRL_APP_VF25_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb290)
#define REG_PCIESS_CTRL_APP_VF25_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb294)
#define REG_PCIESS_CTRL_APP_VF25_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xb298)
#define REG_PCIESS_CTRL_APP_VF25_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xb29c)
#define REG_PCIESS_CTRL_APP_VF25_INT_MASK         (PCIE_SS_CFG_BASE + 0xb2a0)
#define REG_PCIESS_CTRL_APP_VF25_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xb2a4)
#define REG_PCIESS_CTRL_APP_VF25_INT_NUM          (PCIE_SS_CFG_BASE + 0xb2a8)
#define REG_PCIESS_CTRL_APP_VF25_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb2ac)
#define REG_PCIESS_CTRL_APP_VF25_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb2b0)
#define REG_PCIESS_CTRL_APP_VF25_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb2b4)
#define REG_PCIESS_CTRL_APP_VF25_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb2b8)
#define REG_PCIESS_CTRL_APP_VF25_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb2bc)
#define REG_PCIESS_CTRL_APP_VF25_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb2c0)
#define REG_PCIESS_CTRL_APP_VF25_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb2c4)
#define REG_PCIESS_CTRL_APP_VF25_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb2c8)
#define REG_PCIESS_CTRL_APP_VF25_INT_STATUS       (PCIE_SS_CFG_BASE + 0xb2cc)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xb400)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xb404)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xb408)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xb40c)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xb410)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xb414)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xb418)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xb41c)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xb420)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xb424)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xb428)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xb42c)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xb430)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xb434)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xb438)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xb43c)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xb440)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xb444)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xb448)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xb44c)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xb450)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xb454)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xb458)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xb45c)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xb460)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xb464)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xb468)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xb46c)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xb470)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xb474)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xb478)
#define REG_PCIESS_CTRL_APP_VF26_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xb47c)
#define REG_PCIESS_CTRL_APP_VF26_PBA_32_63        (PCIE_SS_CFG_BASE + 0xb480)
#define REG_PCIESS_CTRL_APP_VF26_PBA_0_31         (PCIE_SS_CFG_BASE + 0xb484)
#define REG_PCIESS_CTRL_APP_VF26                  (PCIE_SS_CFG_BASE + 0xb488)
#define REG_PCIESS_CTRL_APP_VF26_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xb48c)
#define REG_PCIESS_CTRL_APP_VF26_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb490)
#define REG_PCIESS_CTRL_APP_VF26_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb494)
#define REG_PCIESS_CTRL_APP_VF26_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xb498)
#define REG_PCIESS_CTRL_APP_VF26_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xb49c)
#define REG_PCIESS_CTRL_APP_VF26_INT_MASK         (PCIE_SS_CFG_BASE + 0xb4a0)
#define REG_PCIESS_CTRL_APP_VF26_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xb4a4)
#define REG_PCIESS_CTRL_APP_VF26_INT_NUM          (PCIE_SS_CFG_BASE + 0xb4a8)
#define REG_PCIESS_CTRL_APP_VF26_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb4ac)
#define REG_PCIESS_CTRL_APP_VF26_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb4b0)
#define REG_PCIESS_CTRL_APP_VF26_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb4b4)
#define REG_PCIESS_CTRL_APP_VF26_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb4b8)
#define REG_PCIESS_CTRL_APP_VF26_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb4bc)
#define REG_PCIESS_CTRL_APP_VF26_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb4c0)
#define REG_PCIESS_CTRL_APP_VF26_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb4c4)
#define REG_PCIESS_CTRL_APP_VF26_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb4c8)
#define REG_PCIESS_CTRL_APP_VF26_INT_STATUS       (PCIE_SS_CFG_BASE + 0xb4cc)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xb600)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xb604)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xb608)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xb60c)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xb610)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xb614)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xb618)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xb61c)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xb620)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xb624)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xb628)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xb62c)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xb630)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xb634)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xb638)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xb63c)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xb640)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xb644)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xb648)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xb64c)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xb650)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xb654)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xb658)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xb65c)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xb660)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xb664)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xb668)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xb66c)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xb670)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xb674)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xb678)
#define REG_PCIESS_CTRL_APP_VF27_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xb67c)
#define REG_PCIESS_CTRL_APP_VF27_PBA_32_63        (PCIE_SS_CFG_BASE + 0xb680)
#define REG_PCIESS_CTRL_APP_VF27_PBA_0_31         (PCIE_SS_CFG_BASE + 0xb684)
#define REG_PCIESS_CTRL_APP_VF27                  (PCIE_SS_CFG_BASE + 0xb688)
#define REG_PCIESS_CTRL_APP_VF27_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xb68c)
#define REG_PCIESS_CTRL_APP_VF27_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb690)
#define REG_PCIESS_CTRL_APP_VF27_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb694)
#define REG_PCIESS_CTRL_APP_VF27_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xb698)
#define REG_PCIESS_CTRL_APP_VF27_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xb69c)
#define REG_PCIESS_CTRL_APP_VF27_INT_MASK         (PCIE_SS_CFG_BASE + 0xb6a0)
#define REG_PCIESS_CTRL_APP_VF27_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xb6a4)
#define REG_PCIESS_CTRL_APP_VF27_INT_NUM          (PCIE_SS_CFG_BASE + 0xb6a8)
#define REG_PCIESS_CTRL_APP_VF27_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb6ac)
#define REG_PCIESS_CTRL_APP_VF27_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb6b0)
#define REG_PCIESS_CTRL_APP_VF27_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb6b4)
#define REG_PCIESS_CTRL_APP_VF27_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb6b8)
#define REG_PCIESS_CTRL_APP_VF27_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb6bc)
#define REG_PCIESS_CTRL_APP_VF27_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb6c0)
#define REG_PCIESS_CTRL_APP_VF27_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb6c4)
#define REG_PCIESS_CTRL_APP_VF27_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb6c8)
#define REG_PCIESS_CTRL_APP_VF27_INT_STATUS       (PCIE_SS_CFG_BASE + 0xb6cc)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xb800)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xb804)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xb808)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xb80c)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xb810)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xb814)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xb818)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xb81c)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xb820)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xb824)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xb828)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xb82c)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xb830)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xb834)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xb838)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xb83c)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xb840)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xb844)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xb848)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xb84c)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xb850)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xb854)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xb858)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xb85c)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xb860)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xb864)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xb868)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xb86c)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xb870)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xb874)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xb878)
#define REG_PCIESS_CTRL_APP_VF28_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xb87c)
#define REG_PCIESS_CTRL_APP_VF28_PBA_32_63        (PCIE_SS_CFG_BASE + 0xb880)
#define REG_PCIESS_CTRL_APP_VF28_PBA_0_31         (PCIE_SS_CFG_BASE + 0xb884)
#define REG_PCIESS_CTRL_APP_VF28                  (PCIE_SS_CFG_BASE + 0xb888)
#define REG_PCIESS_CTRL_APP_VF28_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xb88c)
#define REG_PCIESS_CTRL_APP_VF28_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb890)
#define REG_PCIESS_CTRL_APP_VF28_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xb894)
#define REG_PCIESS_CTRL_APP_VF28_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xb898)
#define REG_PCIESS_CTRL_APP_VF28_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xb89c)
#define REG_PCIESS_CTRL_APP_VF28_INT_MASK         (PCIE_SS_CFG_BASE + 0xb8a0)
#define REG_PCIESS_CTRL_APP_VF28_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xb8a4)
#define REG_PCIESS_CTRL_APP_VF28_INT_NUM          (PCIE_SS_CFG_BASE + 0xb8a8)
#define REG_PCIESS_CTRL_APP_VF28_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb8ac)
#define REG_PCIESS_CTRL_APP_VF28_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb8b0)
#define REG_PCIESS_CTRL_APP_VF28_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb8b4)
#define REG_PCIESS_CTRL_APP_VF28_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb8b8)
#define REG_PCIESS_CTRL_APP_VF28_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb8bc)
#define REG_PCIESS_CTRL_APP_VF28_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb8c0)
#define REG_PCIESS_CTRL_APP_VF28_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb8c4)
#define REG_PCIESS_CTRL_APP_VF28_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xb8c8)
#define REG_PCIESS_CTRL_APP_VF28_INT_STATUS       (PCIE_SS_CFG_BASE + 0xb8cc)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xba00)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xba04)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xba08)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xba0c)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xba10)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xba14)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xba18)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xba1c)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xba20)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xba24)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xba28)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xba2c)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xba30)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xba34)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xba38)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xba3c)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xba40)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xba44)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xba48)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xba4c)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xba50)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xba54)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xba58)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xba5c)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xba60)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xba64)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xba68)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xba6c)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xba70)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xba74)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xba78)
#define REG_PCIESS_CTRL_APP_VF29_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xba7c)
#define REG_PCIESS_CTRL_APP_VF29_PBA_32_63        (PCIE_SS_CFG_BASE + 0xba80)
#define REG_PCIESS_CTRL_APP_VF29_PBA_0_31         (PCIE_SS_CFG_BASE + 0xba84)
#define REG_PCIESS_CTRL_APP_VF29                  (PCIE_SS_CFG_BASE + 0xba88)
#define REG_PCIESS_CTRL_APP_VF29_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xba8c)
#define REG_PCIESS_CTRL_APP_VF29_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xba90)
#define REG_PCIESS_CTRL_APP_VF29_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xba94)
#define REG_PCIESS_CTRL_APP_VF29_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xba98)
#define REG_PCIESS_CTRL_APP_VF29_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xba9c)
#define REG_PCIESS_CTRL_APP_VF29_INT_MASK         (PCIE_SS_CFG_BASE + 0xbaa0)
#define REG_PCIESS_CTRL_APP_VF29_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xbaa4)
#define REG_PCIESS_CTRL_APP_VF29_INT_NUM          (PCIE_SS_CFG_BASE + 0xbaa8)
#define REG_PCIESS_CTRL_APP_VF29_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbaac)
#define REG_PCIESS_CTRL_APP_VF29_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbab0)
#define REG_PCIESS_CTRL_APP_VF29_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbab4)
#define REG_PCIESS_CTRL_APP_VF29_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbab8)
#define REG_PCIESS_CTRL_APP_VF29_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbabc)
#define REG_PCIESS_CTRL_APP_VF29_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbac0)
#define REG_PCIESS_CTRL_APP_VF29_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbac4)
#define REG_PCIESS_CTRL_APP_VF29_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbac8)
#define REG_PCIESS_CTRL_APP_VF29_INT_STATUS       (PCIE_SS_CFG_BASE + 0xbacc)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xbc00)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xbc04)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xbc08)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xbc0c)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xbc10)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xbc14)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xbc18)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xbc1c)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xbc20)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xbc24)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xbc28)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xbc2c)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xbc30)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xbc34)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xbc38)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xbc3c)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xbc40)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xbc44)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xbc48)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xbc4c)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xbc50)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xbc54)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xbc58)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xbc5c)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xbc60)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xbc64)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xbc68)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xbc6c)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xbc70)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xbc74)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xbc78)
#define REG_PCIESS_CTRL_APP_VF30_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xbc7c)
#define REG_PCIESS_CTRL_APP_VF30_PBA_32_63        (PCIE_SS_CFG_BASE + 0xbc80)
#define REG_PCIESS_CTRL_APP_VF30_PBA_0_31         (PCIE_SS_CFG_BASE + 0xbc84)
#define REG_PCIESS_CTRL_APP_VF30                  (PCIE_SS_CFG_BASE + 0xbc88)
#define REG_PCIESS_CTRL_APP_VF30_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xbc8c)
#define REG_PCIESS_CTRL_APP_VF30_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xbc90)
#define REG_PCIESS_CTRL_APP_VF30_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xbc94)
#define REG_PCIESS_CTRL_APP_VF30_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xbc98)
#define REG_PCIESS_CTRL_APP_VF30_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xbc9c)
#define REG_PCIESS_CTRL_APP_VF30_INT_MASK         (PCIE_SS_CFG_BASE + 0xbca0)
#define REG_PCIESS_CTRL_APP_VF30_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xbca4)
#define REG_PCIESS_CTRL_APP_VF30_INT_NUM          (PCIE_SS_CFG_BASE + 0xbca8)
#define REG_PCIESS_CTRL_APP_VF30_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbcac)
#define REG_PCIESS_CTRL_APP_VF30_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbcb0)
#define REG_PCIESS_CTRL_APP_VF30_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbcb4)
#define REG_PCIESS_CTRL_APP_VF30_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbcb8)
#define REG_PCIESS_CTRL_APP_VF30_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbcbc)
#define REG_PCIESS_CTRL_APP_VF30_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbcc0)
#define REG_PCIESS_CTRL_APP_VF30_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbcc4)
#define REG_PCIESS_CTRL_APP_VF30_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbcc8)
#define REG_PCIESS_CTRL_APP_VF30_INT_STATUS       (PCIE_SS_CFG_BASE + 0xbccc)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xbe00)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xbe04)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xbe08)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xbe0c)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xbe10)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xbe14)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xbe18)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xbe1c)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xbe20)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xbe24)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xbe28)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xbe2c)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xbe30)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xbe34)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xbe38)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xbe3c)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xbe40)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xbe44)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xbe48)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xbe4c)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xbe50)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xbe54)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xbe58)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xbe5c)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xbe60)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xbe64)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xbe68)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xbe6c)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xbe70)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xbe74)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xbe78)
#define REG_PCIESS_CTRL_APP_VF31_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xbe7c)
#define REG_PCIESS_CTRL_APP_VF31_PBA_32_63        (PCIE_SS_CFG_BASE + 0xbe80)
#define REG_PCIESS_CTRL_APP_VF31_PBA_0_31         (PCIE_SS_CFG_BASE + 0xbe84)
#define REG_PCIESS_CTRL_APP_VF31                  (PCIE_SS_CFG_BASE + 0xbe88)
#define REG_PCIESS_CTRL_APP_VF31_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xbe8c)
#define REG_PCIESS_CTRL_APP_VF31_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xbe90)
#define REG_PCIESS_CTRL_APP_VF31_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xbe94)
#define REG_PCIESS_CTRL_APP_VF31_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xbe98)
#define REG_PCIESS_CTRL_APP_VF31_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xbe9c)
#define REG_PCIESS_CTRL_APP_VF31_INT_MASK         (PCIE_SS_CFG_BASE + 0xbea0)
#define REG_PCIESS_CTRL_APP_VF31_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xbea4)
#define REG_PCIESS_CTRL_APP_VF31_INT_NUM          (PCIE_SS_CFG_BASE + 0xbea8)
#define REG_PCIESS_CTRL_APP_VF31_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbeac)
#define REG_PCIESS_CTRL_APP_VF31_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbeb0)
#define REG_PCIESS_CTRL_APP_VF31_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbeb4)
#define REG_PCIESS_CTRL_APP_VF31_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbeb8)
#define REG_PCIESS_CTRL_APP_VF31_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbebc)
#define REG_PCIESS_CTRL_APP_VF31_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbec0)
#define REG_PCIESS_CTRL_APP_VF31_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbec4)
#define REG_PCIESS_CTRL_APP_VF31_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xbec8)
#define REG_PCIESS_CTRL_APP_VF31_INT_STATUS       (PCIE_SS_CFG_BASE + 0xbecc)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xc000)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xc004)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xc008)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xc00c)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xc010)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xc014)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xc018)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xc01c)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xc020)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xc024)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xc028)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xc02c)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xc030)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xc034)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xc038)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xc03c)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xc040)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xc044)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xc048)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xc04c)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xc050)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xc054)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xc058)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xc05c)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xc060)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xc064)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xc068)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xc06c)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xc070)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xc074)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xc078)
#define REG_PCIESS_CTRL_APP_VF32_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xc07c)
#define REG_PCIESS_CTRL_APP_VF32_PBA_32_63        (PCIE_SS_CFG_BASE + 0xc080)
#define REG_PCIESS_CTRL_APP_VF32_PBA_0_31         (PCIE_SS_CFG_BASE + 0xc084)
#define REG_PCIESS_CTRL_APP_VF32                  (PCIE_SS_CFG_BASE + 0xc088)
#define REG_PCIESS_CTRL_APP_VF32_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xc08c)
#define REG_PCIESS_CTRL_APP_VF32_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc090)
#define REG_PCIESS_CTRL_APP_VF32_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc094)
#define REG_PCIESS_CTRL_APP_VF32_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xc098)
#define REG_PCIESS_CTRL_APP_VF32_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xc09c)
#define REG_PCIESS_CTRL_APP_VF32_INT_MASK         (PCIE_SS_CFG_BASE + 0xc0a0)
#define REG_PCIESS_CTRL_APP_VF32_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xc0a4)
#define REG_PCIESS_CTRL_APP_VF32_INT_NUM          (PCIE_SS_CFG_BASE + 0xc0a8)
#define REG_PCIESS_CTRL_APP_VF32_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc0ac)
#define REG_PCIESS_CTRL_APP_VF32_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc0b0)
#define REG_PCIESS_CTRL_APP_VF32_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc0b4)
#define REG_PCIESS_CTRL_APP_VF32_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc0b8)
#define REG_PCIESS_CTRL_APP_VF32_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc0bc)
#define REG_PCIESS_CTRL_APP_VF32_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc0c0)
#define REG_PCIESS_CTRL_APP_VF32_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc0c4)
#define REG_PCIESS_CTRL_APP_VF32_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc0c8)
#define REG_PCIESS_CTRL_APP_VF32_INT_STATUS       (PCIE_SS_CFG_BASE + 0xc0cc)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xc200)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xc204)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xc208)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xc20c)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xc210)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xc214)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xc218)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xc21c)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xc220)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xc224)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xc228)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xc22c)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xc230)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xc234)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xc238)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xc23c)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xc240)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xc244)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xc248)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xc24c)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xc250)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xc254)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xc258)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xc25c)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xc260)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xc264)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xc268)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xc26c)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xc270)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xc274)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xc278)
#define REG_PCIESS_CTRL_APP_VF33_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xc27c)
#define REG_PCIESS_CTRL_APP_VF33_PBA_32_63        (PCIE_SS_CFG_BASE + 0xc280)
#define REG_PCIESS_CTRL_APP_VF33_PBA_0_31         (PCIE_SS_CFG_BASE + 0xc284)
#define REG_PCIESS_CTRL_APP_VF33                  (PCIE_SS_CFG_BASE + 0xc288)
#define REG_PCIESS_CTRL_APP_VF33_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xc28c)
#define REG_PCIESS_CTRL_APP_VF33_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc290)
#define REG_PCIESS_CTRL_APP_VF33_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc294)
#define REG_PCIESS_CTRL_APP_VF33_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xc298)
#define REG_PCIESS_CTRL_APP_VF33_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xc29c)
#define REG_PCIESS_CTRL_APP_VF33_INT_MASK         (PCIE_SS_CFG_BASE + 0xc2a0)
#define REG_PCIESS_CTRL_APP_VF33_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xc2a4)
#define REG_PCIESS_CTRL_APP_VF33_INT_NUM          (PCIE_SS_CFG_BASE + 0xc2a8)
#define REG_PCIESS_CTRL_APP_VF33_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc2ac)
#define REG_PCIESS_CTRL_APP_VF33_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc2b0)
#define REG_PCIESS_CTRL_APP_VF33_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc2b4)
#define REG_PCIESS_CTRL_APP_VF33_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc2b8)
#define REG_PCIESS_CTRL_APP_VF33_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc2bc)
#define REG_PCIESS_CTRL_APP_VF33_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc2c0)
#define REG_PCIESS_CTRL_APP_VF33_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc2c4)
#define REG_PCIESS_CTRL_APP_VF33_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc2c8)
#define REG_PCIESS_CTRL_APP_VF33_INT_STATUS       (PCIE_SS_CFG_BASE + 0xc2cc)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xc400)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xc404)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xc408)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xc40c)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xc410)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xc414)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xc418)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xc41c)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xc420)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xc424)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xc428)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xc42c)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xc430)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xc434)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xc438)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xc43c)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xc440)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xc444)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xc448)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xc44c)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xc450)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xc454)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xc458)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xc45c)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xc460)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xc464)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xc468)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xc46c)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xc470)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xc474)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xc478)
#define REG_PCIESS_CTRL_APP_VF34_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xc47c)
#define REG_PCIESS_CTRL_APP_VF34_PBA_32_63        (PCIE_SS_CFG_BASE + 0xc480)
#define REG_PCIESS_CTRL_APP_VF34_PBA_0_31         (PCIE_SS_CFG_BASE + 0xc484)
#define REG_PCIESS_CTRL_APP_VF34                  (PCIE_SS_CFG_BASE + 0xc488)
#define REG_PCIESS_CTRL_APP_VF34_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xc48c)
#define REG_PCIESS_CTRL_APP_VF34_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc490)
#define REG_PCIESS_CTRL_APP_VF34_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc494)
#define REG_PCIESS_CTRL_APP_VF34_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xc498)
#define REG_PCIESS_CTRL_APP_VF34_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xc49c)
#define REG_PCIESS_CTRL_APP_VF34_INT_MASK         (PCIE_SS_CFG_BASE + 0xc4a0)
#define REG_PCIESS_CTRL_APP_VF34_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xc4a4)
#define REG_PCIESS_CTRL_APP_VF34_INT_NUM          (PCIE_SS_CFG_BASE + 0xc4a8)
#define REG_PCIESS_CTRL_APP_VF34_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc4ac)
#define REG_PCIESS_CTRL_APP_VF34_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc4b0)
#define REG_PCIESS_CTRL_APP_VF34_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc4b4)
#define REG_PCIESS_CTRL_APP_VF34_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc4b8)
#define REG_PCIESS_CTRL_APP_VF34_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc4bc)
#define REG_PCIESS_CTRL_APP_VF34_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc4c0)
#define REG_PCIESS_CTRL_APP_VF34_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc4c4)
#define REG_PCIESS_CTRL_APP_VF34_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc4c8)
#define REG_PCIESS_CTRL_APP_VF34_INT_STATUS       (PCIE_SS_CFG_BASE + 0xc4cc)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xc600)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xc604)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xc608)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xc60c)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xc610)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xc614)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xc618)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xc61c)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xc620)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xc624)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xc628)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xc62c)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xc630)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xc634)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xc638)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xc63c)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xc640)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xc644)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xc648)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xc64c)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xc650)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xc654)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xc658)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xc65c)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xc660)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xc664)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xc668)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xc66c)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xc670)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xc674)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xc678)
#define REG_PCIESS_CTRL_APP_VF35_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xc67c)
#define REG_PCIESS_CTRL_APP_VF35_PBA_32_63        (PCIE_SS_CFG_BASE + 0xc680)
#define REG_PCIESS_CTRL_APP_VF35_PBA_0_31         (PCIE_SS_CFG_BASE + 0xc684)
#define REG_PCIESS_CTRL_APP_VF35                  (PCIE_SS_CFG_BASE + 0xc688)
#define REG_PCIESS_CTRL_APP_VF35_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xc68c)
#define REG_PCIESS_CTRL_APP_VF35_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc690)
#define REG_PCIESS_CTRL_APP_VF35_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc694)
#define REG_PCIESS_CTRL_APP_VF35_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xc698)
#define REG_PCIESS_CTRL_APP_VF35_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xc69c)
#define REG_PCIESS_CTRL_APP_VF35_INT_MASK         (PCIE_SS_CFG_BASE + 0xc6a0)
#define REG_PCIESS_CTRL_APP_VF35_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xc6a4)
#define REG_PCIESS_CTRL_APP_VF35_INT_NUM          (PCIE_SS_CFG_BASE + 0xc6a8)
#define REG_PCIESS_CTRL_APP_VF35_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc6ac)
#define REG_PCIESS_CTRL_APP_VF35_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc6b0)
#define REG_PCIESS_CTRL_APP_VF35_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc6b4)
#define REG_PCIESS_CTRL_APP_VF35_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc6b8)
#define REG_PCIESS_CTRL_APP_VF35_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc6bc)
#define REG_PCIESS_CTRL_APP_VF35_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc6c0)
#define REG_PCIESS_CTRL_APP_VF35_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc6c4)
#define REG_PCIESS_CTRL_APP_VF35_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc6c8)
#define REG_PCIESS_CTRL_APP_VF35_INT_STATUS       (PCIE_SS_CFG_BASE + 0xc6cc)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xc800)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xc804)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xc808)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xc80c)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xc810)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xc814)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xc818)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xc81c)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xc820)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xc824)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xc828)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xc82c)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xc830)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xc834)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xc838)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xc83c)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xc840)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xc844)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xc848)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xc84c)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xc850)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xc854)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xc858)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xc85c)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xc860)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xc864)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xc868)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xc86c)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xc870)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xc874)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xc878)
#define REG_PCIESS_CTRL_APP_VF36_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xc87c)
#define REG_PCIESS_CTRL_APP_VF36_PBA_32_63        (PCIE_SS_CFG_BASE + 0xc880)
#define REG_PCIESS_CTRL_APP_VF36_PBA_0_31         (PCIE_SS_CFG_BASE + 0xc884)
#define REG_PCIESS_CTRL_APP_VF36                  (PCIE_SS_CFG_BASE + 0xc888)
#define REG_PCIESS_CTRL_APP_VF36_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xc88c)
#define REG_PCIESS_CTRL_APP_VF36_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc890)
#define REG_PCIESS_CTRL_APP_VF36_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xc894)
#define REG_PCIESS_CTRL_APP_VF36_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xc898)
#define REG_PCIESS_CTRL_APP_VF36_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xc89c)
#define REG_PCIESS_CTRL_APP_VF36_INT_MASK         (PCIE_SS_CFG_BASE + 0xc8a0)
#define REG_PCIESS_CTRL_APP_VF36_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xc8a4)
#define REG_PCIESS_CTRL_APP_VF36_INT_NUM          (PCIE_SS_CFG_BASE + 0xc8a8)
#define REG_PCIESS_CTRL_APP_VF36_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc8ac)
#define REG_PCIESS_CTRL_APP_VF36_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc8b0)
#define REG_PCIESS_CTRL_APP_VF36_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc8b4)
#define REG_PCIESS_CTRL_APP_VF36_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc8b8)
#define REG_PCIESS_CTRL_APP_VF36_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc8bc)
#define REG_PCIESS_CTRL_APP_VF36_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc8c0)
#define REG_PCIESS_CTRL_APP_VF36_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc8c4)
#define REG_PCIESS_CTRL_APP_VF36_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xc8c8)
#define REG_PCIESS_CTRL_APP_VF36_INT_STATUS       (PCIE_SS_CFG_BASE + 0xc8cc)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xca00)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xca04)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xca08)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xca0c)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xca10)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xca14)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xca18)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xca1c)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xca20)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xca24)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xca28)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xca2c)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xca30)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xca34)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xca38)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xca3c)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xca40)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xca44)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xca48)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xca4c)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xca50)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xca54)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xca58)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xca5c)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xca60)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xca64)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xca68)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xca6c)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xca70)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xca74)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xca78)
#define REG_PCIESS_CTRL_APP_VF37_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xca7c)
#define REG_PCIESS_CTRL_APP_VF37_PBA_32_63        (PCIE_SS_CFG_BASE + 0xca80)
#define REG_PCIESS_CTRL_APP_VF37_PBA_0_31         (PCIE_SS_CFG_BASE + 0xca84)
#define REG_PCIESS_CTRL_APP_VF37                  (PCIE_SS_CFG_BASE + 0xca88)
#define REG_PCIESS_CTRL_APP_VF37_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xca8c)
#define REG_PCIESS_CTRL_APP_VF37_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xca90)
#define REG_PCIESS_CTRL_APP_VF37_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xca94)
#define REG_PCIESS_CTRL_APP_VF37_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xca98)
#define REG_PCIESS_CTRL_APP_VF37_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xca9c)
#define REG_PCIESS_CTRL_APP_VF37_INT_MASK         (PCIE_SS_CFG_BASE + 0xcaa0)
#define REG_PCIESS_CTRL_APP_VF37_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xcaa4)
#define REG_PCIESS_CTRL_APP_VF37_INT_NUM          (PCIE_SS_CFG_BASE + 0xcaa8)
#define REG_PCIESS_CTRL_APP_VF37_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcaac)
#define REG_PCIESS_CTRL_APP_VF37_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcab0)
#define REG_PCIESS_CTRL_APP_VF37_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcab4)
#define REG_PCIESS_CTRL_APP_VF37_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcab8)
#define REG_PCIESS_CTRL_APP_VF37_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcabc)
#define REG_PCIESS_CTRL_APP_VF37_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcac0)
#define REG_PCIESS_CTRL_APP_VF37_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcac4)
#define REG_PCIESS_CTRL_APP_VF37_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcac8)
#define REG_PCIESS_CTRL_APP_VF37_INT_STATUS       (PCIE_SS_CFG_BASE + 0xcacc)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xcc00)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xcc04)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xcc08)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xcc0c)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xcc10)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xcc14)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xcc18)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xcc1c)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xcc20)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xcc24)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xcc28)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xcc2c)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xcc30)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xcc34)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xcc38)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xcc3c)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xcc40)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xcc44)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xcc48)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xcc4c)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xcc50)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xcc54)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xcc58)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xcc5c)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xcc60)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xcc64)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xcc68)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xcc6c)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xcc70)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xcc74)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xcc78)
#define REG_PCIESS_CTRL_APP_VF38_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xcc7c)
#define REG_PCIESS_CTRL_APP_VF38_PBA_32_63        (PCIE_SS_CFG_BASE + 0xcc80)
#define REG_PCIESS_CTRL_APP_VF38_PBA_0_31         (PCIE_SS_CFG_BASE + 0xcc84)
#define REG_PCIESS_CTRL_APP_VF38                  (PCIE_SS_CFG_BASE + 0xcc88)
#define REG_PCIESS_CTRL_APP_VF38_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xcc8c)
#define REG_PCIESS_CTRL_APP_VF38_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xcc90)
#define REG_PCIESS_CTRL_APP_VF38_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xcc94)
#define REG_PCIESS_CTRL_APP_VF38_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xcc98)
#define REG_PCIESS_CTRL_APP_VF38_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xcc9c)
#define REG_PCIESS_CTRL_APP_VF38_INT_MASK         (PCIE_SS_CFG_BASE + 0xcca0)
#define REG_PCIESS_CTRL_APP_VF38_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xcca4)
#define REG_PCIESS_CTRL_APP_VF38_INT_NUM          (PCIE_SS_CFG_BASE + 0xcca8)
#define REG_PCIESS_CTRL_APP_VF38_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xccac)
#define REG_PCIESS_CTRL_APP_VF38_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xccb0)
#define REG_PCIESS_CTRL_APP_VF38_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xccb4)
#define REG_PCIESS_CTRL_APP_VF38_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xccb8)
#define REG_PCIESS_CTRL_APP_VF38_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xccbc)
#define REG_PCIESS_CTRL_APP_VF38_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xccc0)
#define REG_PCIESS_CTRL_APP_VF38_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xccc4)
#define REG_PCIESS_CTRL_APP_VF38_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xccc8)
#define REG_PCIESS_CTRL_APP_VF38_INT_STATUS       (PCIE_SS_CFG_BASE + 0xcccc)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xce00)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xce04)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xce08)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xce0c)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xce10)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xce14)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xce18)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xce1c)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xce20)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xce24)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xce28)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xce2c)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xce30)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xce34)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xce38)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xce3c)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xce40)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xce44)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xce48)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xce4c)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xce50)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xce54)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xce58)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xce5c)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xce60)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xce64)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xce68)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xce6c)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xce70)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xce74)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xce78)
#define REG_PCIESS_CTRL_APP_VF39_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xce7c)
#define REG_PCIESS_CTRL_APP_VF39_PBA_32_63        (PCIE_SS_CFG_BASE + 0xce80)
#define REG_PCIESS_CTRL_APP_VF39_PBA_0_31         (PCIE_SS_CFG_BASE + 0xce84)
#define REG_PCIESS_CTRL_APP_VF39                  (PCIE_SS_CFG_BASE + 0xce88)
#define REG_PCIESS_CTRL_APP_VF39_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xce8c)
#define REG_PCIESS_CTRL_APP_VF39_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xce90)
#define REG_PCIESS_CTRL_APP_VF39_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xce94)
#define REG_PCIESS_CTRL_APP_VF39_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xce98)
#define REG_PCIESS_CTRL_APP_VF39_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xce9c)
#define REG_PCIESS_CTRL_APP_VF39_INT_MASK         (PCIE_SS_CFG_BASE + 0xcea0)
#define REG_PCIESS_CTRL_APP_VF39_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xcea4)
#define REG_PCIESS_CTRL_APP_VF39_INT_NUM          (PCIE_SS_CFG_BASE + 0xcea8)
#define REG_PCIESS_CTRL_APP_VF39_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xceac)
#define REG_PCIESS_CTRL_APP_VF39_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xceb0)
#define REG_PCIESS_CTRL_APP_VF39_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xceb4)
#define REG_PCIESS_CTRL_APP_VF39_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xceb8)
#define REG_PCIESS_CTRL_APP_VF39_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcebc)
#define REG_PCIESS_CTRL_APP_VF39_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcec0)
#define REG_PCIESS_CTRL_APP_VF39_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcec4)
#define REG_PCIESS_CTRL_APP_VF39_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xcec8)
#define REG_PCIESS_CTRL_APP_VF39_INT_STATUS       (PCIE_SS_CFG_BASE + 0xcecc)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xd000)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xd004)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xd008)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xd00c)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xd010)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xd014)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xd018)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xd01c)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xd020)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xd024)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xd028)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xd02c)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xd030)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xd034)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xd038)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xd03c)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xd040)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xd044)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xd048)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xd04c)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xd050)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xd054)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xd058)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xd05c)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xd060)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xd064)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xd068)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xd06c)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xd070)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xd074)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xd078)
#define REG_PCIESS_CTRL_APP_VF40_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xd07c)
#define REG_PCIESS_CTRL_APP_VF40_PBA_32_63        (PCIE_SS_CFG_BASE + 0xd080)
#define REG_PCIESS_CTRL_APP_VF40_PBA_0_31         (PCIE_SS_CFG_BASE + 0xd084)
#define REG_PCIESS_CTRL_APP_VF40                  (PCIE_SS_CFG_BASE + 0xd088)
#define REG_PCIESS_CTRL_APP_VF40_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xd08c)
#define REG_PCIESS_CTRL_APP_VF40_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd090)
#define REG_PCIESS_CTRL_APP_VF40_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd094)
#define REG_PCIESS_CTRL_APP_VF40_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xd098)
#define REG_PCIESS_CTRL_APP_VF40_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xd09c)
#define REG_PCIESS_CTRL_APP_VF40_INT_MASK         (PCIE_SS_CFG_BASE + 0xd0a0)
#define REG_PCIESS_CTRL_APP_VF40_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xd0a4)
#define REG_PCIESS_CTRL_APP_VF40_INT_NUM          (PCIE_SS_CFG_BASE + 0xd0a8)
#define REG_PCIESS_CTRL_APP_VF40_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd0ac)
#define REG_PCIESS_CTRL_APP_VF40_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd0b0)
#define REG_PCIESS_CTRL_APP_VF40_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd0b4)
#define REG_PCIESS_CTRL_APP_VF40_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd0b8)
#define REG_PCIESS_CTRL_APP_VF40_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd0bc)
#define REG_PCIESS_CTRL_APP_VF40_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd0c0)
#define REG_PCIESS_CTRL_APP_VF40_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd0c4)
#define REG_PCIESS_CTRL_APP_VF40_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd0c8)
#define REG_PCIESS_CTRL_APP_VF40_INT_STATUS       (PCIE_SS_CFG_BASE + 0xd0cc)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xd200)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xd204)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xd208)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xd20c)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xd210)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xd214)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xd218)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xd21c)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xd220)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xd224)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xd228)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xd22c)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xd230)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xd234)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xd238)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xd23c)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xd240)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xd244)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xd248)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xd24c)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xd250)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xd254)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xd258)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xd25c)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xd260)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xd264)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xd268)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xd26c)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xd270)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xd274)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xd278)
#define REG_PCIESS_CTRL_APP_VF41_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xd27c)
#define REG_PCIESS_CTRL_APP_VF41_PBA_32_63        (PCIE_SS_CFG_BASE + 0xd280)
#define REG_PCIESS_CTRL_APP_VF41_PBA_0_31         (PCIE_SS_CFG_BASE + 0xd284)
#define REG_PCIESS_CTRL_APP_VF41                  (PCIE_SS_CFG_BASE + 0xd288)
#define REG_PCIESS_CTRL_APP_VF41_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xd28c)
#define REG_PCIESS_CTRL_APP_VF41_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd290)
#define REG_PCIESS_CTRL_APP_VF41_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd294)
#define REG_PCIESS_CTRL_APP_VF41_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xd298)
#define REG_PCIESS_CTRL_APP_VF41_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xd29c)
#define REG_PCIESS_CTRL_APP_VF41_INT_MASK         (PCIE_SS_CFG_BASE + 0xd2a0)
#define REG_PCIESS_CTRL_APP_VF41_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xd2a4)
#define REG_PCIESS_CTRL_APP_VF41_INT_NUM          (PCIE_SS_CFG_BASE + 0xd2a8)
#define REG_PCIESS_CTRL_APP_VF41_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd2ac)
#define REG_PCIESS_CTRL_APP_VF41_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd2b0)
#define REG_PCIESS_CTRL_APP_VF41_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd2b4)
#define REG_PCIESS_CTRL_APP_VF41_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd2b8)
#define REG_PCIESS_CTRL_APP_VF41_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd2bc)
#define REG_PCIESS_CTRL_APP_VF41_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd2c0)
#define REG_PCIESS_CTRL_APP_VF41_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd2c4)
#define REG_PCIESS_CTRL_APP_VF41_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd2c8)
#define REG_PCIESS_CTRL_APP_VF41_INT_STATUS       (PCIE_SS_CFG_BASE + 0xd2cc)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xd400)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xd404)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xd408)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xd40c)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xd410)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xd414)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xd418)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xd41c)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xd420)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xd424)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xd428)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xd42c)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xd430)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xd434)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xd438)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xd43c)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xd440)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xd444)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xd448)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xd44c)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xd450)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xd454)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xd458)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xd45c)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xd460)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xd464)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xd468)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xd46c)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xd470)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xd474)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xd478)
#define REG_PCIESS_CTRL_APP_VF42_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xd47c)
#define REG_PCIESS_CTRL_APP_VF42_PBA_32_63        (PCIE_SS_CFG_BASE + 0xd480)
#define REG_PCIESS_CTRL_APP_VF42_PBA_0_31         (PCIE_SS_CFG_BASE + 0xd484)
#define REG_PCIESS_CTRL_APP_VF42                  (PCIE_SS_CFG_BASE + 0xd488)
#define REG_PCIESS_CTRL_APP_VF42_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xd48c)
#define REG_PCIESS_CTRL_APP_VF42_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd490)
#define REG_PCIESS_CTRL_APP_VF42_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd494)
#define REG_PCIESS_CTRL_APP_VF42_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xd498)
#define REG_PCIESS_CTRL_APP_VF42_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xd49c)
#define REG_PCIESS_CTRL_APP_VF42_INT_MASK         (PCIE_SS_CFG_BASE + 0xd4a0)
#define REG_PCIESS_CTRL_APP_VF42_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xd4a4)
#define REG_PCIESS_CTRL_APP_VF42_INT_NUM          (PCIE_SS_CFG_BASE + 0xd4a8)
#define REG_PCIESS_CTRL_APP_VF42_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd4ac)
#define REG_PCIESS_CTRL_APP_VF42_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd4b0)
#define REG_PCIESS_CTRL_APP_VF42_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd4b4)
#define REG_PCIESS_CTRL_APP_VF42_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd4b8)
#define REG_PCIESS_CTRL_APP_VF42_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd4bc)
#define REG_PCIESS_CTRL_APP_VF42_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd4c0)
#define REG_PCIESS_CTRL_APP_VF42_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd4c4)
#define REG_PCIESS_CTRL_APP_VF42_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd4c8)
#define REG_PCIESS_CTRL_APP_VF42_INT_STATUS       (PCIE_SS_CFG_BASE + 0xd4cc)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xd600)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xd604)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xd608)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xd60c)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xd610)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xd614)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xd618)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xd61c)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xd620)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xd624)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xd628)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xd62c)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xd630)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xd634)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xd638)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xd63c)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xd640)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xd644)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xd648)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xd64c)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xd650)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xd654)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xd658)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xd65c)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xd660)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xd664)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xd668)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xd66c)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xd670)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xd674)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xd678)
#define REG_PCIESS_CTRL_APP_VF43_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xd67c)
#define REG_PCIESS_CTRL_APP_VF43_PBA_32_63        (PCIE_SS_CFG_BASE + 0xd680)
#define REG_PCIESS_CTRL_APP_VF43_PBA_0_31         (PCIE_SS_CFG_BASE + 0xd684)
#define REG_PCIESS_CTRL_APP_VF43                  (PCIE_SS_CFG_BASE + 0xd688)
#define REG_PCIESS_CTRL_APP_VF43_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xd68c)
#define REG_PCIESS_CTRL_APP_VF43_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd690)
#define REG_PCIESS_CTRL_APP_VF43_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd694)
#define REG_PCIESS_CTRL_APP_VF43_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xd698)
#define REG_PCIESS_CTRL_APP_VF43_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xd69c)
#define REG_PCIESS_CTRL_APP_VF43_INT_MASK         (PCIE_SS_CFG_BASE + 0xd6a0)
#define REG_PCIESS_CTRL_APP_VF43_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xd6a4)
#define REG_PCIESS_CTRL_APP_VF43_INT_NUM          (PCIE_SS_CFG_BASE + 0xd6a8)
#define REG_PCIESS_CTRL_APP_VF43_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd6ac)
#define REG_PCIESS_CTRL_APP_VF43_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd6b0)
#define REG_PCIESS_CTRL_APP_VF43_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd6b4)
#define REG_PCIESS_CTRL_APP_VF43_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd6b8)
#define REG_PCIESS_CTRL_APP_VF43_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd6bc)
#define REG_PCIESS_CTRL_APP_VF43_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd6c0)
#define REG_PCIESS_CTRL_APP_VF43_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd6c4)
#define REG_PCIESS_CTRL_APP_VF43_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd6c8)
#define REG_PCIESS_CTRL_APP_VF43_INT_STATUS       (PCIE_SS_CFG_BASE + 0xd6cc)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xd800)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xd804)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xd808)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xd80c)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xd810)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xd814)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xd818)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xd81c)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xd820)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xd824)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xd828)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xd82c)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xd830)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xd834)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xd838)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xd83c)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xd840)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xd844)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xd848)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xd84c)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xd850)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xd854)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xd858)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xd85c)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xd860)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xd864)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xd868)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xd86c)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xd870)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xd874)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xd878)
#define REG_PCIESS_CTRL_APP_VF44_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xd87c)
#define REG_PCIESS_CTRL_APP_VF44_PBA_32_63        (PCIE_SS_CFG_BASE + 0xd880)
#define REG_PCIESS_CTRL_APP_VF44_PBA_0_31         (PCIE_SS_CFG_BASE + 0xd884)
#define REG_PCIESS_CTRL_APP_VF44                  (PCIE_SS_CFG_BASE + 0xd888)
#define REG_PCIESS_CTRL_APP_VF44_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xd88c)
#define REG_PCIESS_CTRL_APP_VF44_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd890)
#define REG_PCIESS_CTRL_APP_VF44_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xd894)
#define REG_PCIESS_CTRL_APP_VF44_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xd898)
#define REG_PCIESS_CTRL_APP_VF44_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xd89c)
#define REG_PCIESS_CTRL_APP_VF44_INT_MASK         (PCIE_SS_CFG_BASE + 0xd8a0)
#define REG_PCIESS_CTRL_APP_VF44_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xd8a4)
#define REG_PCIESS_CTRL_APP_VF44_INT_NUM          (PCIE_SS_CFG_BASE + 0xd8a8)
#define REG_PCIESS_CTRL_APP_VF44_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd8ac)
#define REG_PCIESS_CTRL_APP_VF44_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd8b0)
#define REG_PCIESS_CTRL_APP_VF44_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd8b4)
#define REG_PCIESS_CTRL_APP_VF44_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd8b8)
#define REG_PCIESS_CTRL_APP_VF44_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd8bc)
#define REG_PCIESS_CTRL_APP_VF44_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd8c0)
#define REG_PCIESS_CTRL_APP_VF44_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd8c4)
#define REG_PCIESS_CTRL_APP_VF44_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xd8c8)
#define REG_PCIESS_CTRL_APP_VF44_INT_STATUS       (PCIE_SS_CFG_BASE + 0xd8cc)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xda00)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xda04)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xda08)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xda0c)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xda10)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xda14)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xda18)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xda1c)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xda20)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xda24)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xda28)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xda2c)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xda30)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xda34)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xda38)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xda3c)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xda40)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xda44)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xda48)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xda4c)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xda50)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xda54)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xda58)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xda5c)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xda60)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xda64)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xda68)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xda6c)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xda70)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xda74)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xda78)
#define REG_PCIESS_CTRL_APP_VF45_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xda7c)
#define REG_PCIESS_CTRL_APP_VF45_PBA_32_63        (PCIE_SS_CFG_BASE + 0xda80)
#define REG_PCIESS_CTRL_APP_VF45_PBA_0_31         (PCIE_SS_CFG_BASE + 0xda84)
#define REG_PCIESS_CTRL_APP_VF45                  (PCIE_SS_CFG_BASE + 0xda88)
#define REG_PCIESS_CTRL_APP_VF45_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xda8c)
#define REG_PCIESS_CTRL_APP_VF45_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xda90)
#define REG_PCIESS_CTRL_APP_VF45_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xda94)
#define REG_PCIESS_CTRL_APP_VF45_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xda98)
#define REG_PCIESS_CTRL_APP_VF45_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xda9c)
#define REG_PCIESS_CTRL_APP_VF45_INT_MASK         (PCIE_SS_CFG_BASE + 0xdaa0)
#define REG_PCIESS_CTRL_APP_VF45_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xdaa4)
#define REG_PCIESS_CTRL_APP_VF45_INT_NUM          (PCIE_SS_CFG_BASE + 0xdaa8)
#define REG_PCIESS_CTRL_APP_VF45_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdaac)
#define REG_PCIESS_CTRL_APP_VF45_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdab0)
#define REG_PCIESS_CTRL_APP_VF45_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdab4)
#define REG_PCIESS_CTRL_APP_VF45_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdab8)
#define REG_PCIESS_CTRL_APP_VF45_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdabc)
#define REG_PCIESS_CTRL_APP_VF45_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdac0)
#define REG_PCIESS_CTRL_APP_VF45_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdac4)
#define REG_PCIESS_CTRL_APP_VF45_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdac8)
#define REG_PCIESS_CTRL_APP_VF45_INT_STATUS       (PCIE_SS_CFG_BASE + 0xdacc)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xdc00)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xdc04)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xdc08)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xdc0c)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xdc10)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xdc14)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xdc18)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xdc1c)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xdc20)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xdc24)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xdc28)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xdc2c)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xdc30)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xdc34)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xdc38)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xdc3c)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xdc40)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xdc44)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xdc48)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xdc4c)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xdc50)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xdc54)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xdc58)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xdc5c)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xdc60)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xdc64)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xdc68)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xdc6c)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xdc70)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xdc74)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xdc78)
#define REG_PCIESS_CTRL_APP_VF46_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xdc7c)
#define REG_PCIESS_CTRL_APP_VF46_PBA_32_63        (PCIE_SS_CFG_BASE + 0xdc80)
#define REG_PCIESS_CTRL_APP_VF46_PBA_0_31         (PCIE_SS_CFG_BASE + 0xdc84)
#define REG_PCIESS_CTRL_APP_VF46                  (PCIE_SS_CFG_BASE + 0xdc88)
#define REG_PCIESS_CTRL_APP_VF46_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xdc8c)
#define REG_PCIESS_CTRL_APP_VF46_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xdc90)
#define REG_PCIESS_CTRL_APP_VF46_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xdc94)
#define REG_PCIESS_CTRL_APP_VF46_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xdc98)
#define REG_PCIESS_CTRL_APP_VF46_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xdc9c)
#define REG_PCIESS_CTRL_APP_VF46_INT_MASK         (PCIE_SS_CFG_BASE + 0xdca0)
#define REG_PCIESS_CTRL_APP_VF46_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xdca4)
#define REG_PCIESS_CTRL_APP_VF46_INT_NUM          (PCIE_SS_CFG_BASE + 0xdca8)
#define REG_PCIESS_CTRL_APP_VF46_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdcac)
#define REG_PCIESS_CTRL_APP_VF46_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdcb0)
#define REG_PCIESS_CTRL_APP_VF46_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdcb4)
#define REG_PCIESS_CTRL_APP_VF46_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdcb8)
#define REG_PCIESS_CTRL_APP_VF46_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdcbc)
#define REG_PCIESS_CTRL_APP_VF46_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdcc0)
#define REG_PCIESS_CTRL_APP_VF46_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdcc4)
#define REG_PCIESS_CTRL_APP_VF46_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdcc8)
#define REG_PCIESS_CTRL_APP_VF46_INT_STATUS       (PCIE_SS_CFG_BASE + 0xdccc)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC0_DW0    (PCIE_SS_CFG_BASE + 0xde00)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC0_DW1    (PCIE_SS_CFG_BASE + 0xde04)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC0_DW2    (PCIE_SS_CFG_BASE + 0xde08)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC0_DW3    (PCIE_SS_CFG_BASE + 0xde0c)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC1_DW0    (PCIE_SS_CFG_BASE + 0xde10)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC1_DW1    (PCIE_SS_CFG_BASE + 0xde14)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC1_DW2    (PCIE_SS_CFG_BASE + 0xde18)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC1_DW3    (PCIE_SS_CFG_BASE + 0xde1c)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC2_DW0    (PCIE_SS_CFG_BASE + 0xde20)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC2_DW1    (PCIE_SS_CFG_BASE + 0xde24)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC2_DW2    (PCIE_SS_CFG_BASE + 0xde28)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC2_DW3    (PCIE_SS_CFG_BASE + 0xde2c)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC3_DW0    (PCIE_SS_CFG_BASE + 0xde30)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC3_DW1    (PCIE_SS_CFG_BASE + 0xde34)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC3_DW2    (PCIE_SS_CFG_BASE + 0xde38)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC3_DW3    (PCIE_SS_CFG_BASE + 0xde3c)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC4_DW0    (PCIE_SS_CFG_BASE + 0xde40)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC4_DW1    (PCIE_SS_CFG_BASE + 0xde44)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC4_DW2    (PCIE_SS_CFG_BASE + 0xde48)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC4_DW3    (PCIE_SS_CFG_BASE + 0xde4c)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC5_DW0    (PCIE_SS_CFG_BASE + 0xde50)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC5_DW1    (PCIE_SS_CFG_BASE + 0xde54)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC5_DW2    (PCIE_SS_CFG_BASE + 0xde58)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC5_DW3    (PCIE_SS_CFG_BASE + 0xde5c)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC6_DW0    (PCIE_SS_CFG_BASE + 0xde60)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC6_DW1    (PCIE_SS_CFG_BASE + 0xde64)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC6_DW2    (PCIE_SS_CFG_BASE + 0xde68)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC6_DW3    (PCIE_SS_CFG_BASE + 0xde6c)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC7_DW0    (PCIE_SS_CFG_BASE + 0xde70)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC7_DW1    (PCIE_SS_CFG_BASE + 0xde74)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC7_DW2    (PCIE_SS_CFG_BASE + 0xde78)
#define REG_PCIESS_CTRL_APP_VF47_MSIX_VEC7_DW3    (PCIE_SS_CFG_BASE + 0xde7c)
#define REG_PCIESS_CTRL_APP_VF47_PBA_32_63        (PCIE_SS_CFG_BASE + 0xde80)
#define REG_PCIESS_CTRL_APP_VF47_PBA_0_31         (PCIE_SS_CFG_BASE + 0xde84)
#define REG_PCIESS_CTRL_APP_VF47                  (PCIE_SS_CFG_BASE + 0xde88)
#define REG_PCIESS_CTRL_APP_VF47_GPU_INT_MASK     (PCIE_SS_CFG_BASE + 0xde8c)
#define REG_PCIESS_CTRL_APP_VF47_DMA_WCH_INT_MASK (PCIE_SS_CFG_BASE + 0xde90)
#define REG_PCIESS_CTRL_APP_VF47_DMA_RCH_INT_MASK (PCIE_SS_CFG_BASE + 0xde94)
#define REG_PCIESS_CTRL_APP_VF47_WAVE517_INT_MASK (PCIE_SS_CFG_BASE + 0xde98)
#define REG_PCIESS_CTRL_APP_VF47_WAVE627_INT_MASK (PCIE_SS_CFG_BASE + 0xde9c)
#define REG_PCIESS_CTRL_APP_VF47_INT_MASK         (PCIE_SS_CFG_BASE + 0xdea0)
#define REG_PCIESS_CTRL_APP_VF47_MONITOR_INT_NUM  (PCIE_SS_CFG_BASE + 0xdea4)
#define REG_PCIESS_CTRL_APP_VF47_INT_NUM          (PCIE_SS_CFG_BASE + 0xdea8)
#define REG_PCIESS_CTRL_APP_VF47_VEC0_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdeac)
#define REG_PCIESS_CTRL_APP_VF47_VEC1_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdeb0)
#define REG_PCIESS_CTRL_APP_VF47_VEC2_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdeb4)
#define REG_PCIESS_CTRL_APP_VF47_VEC3_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdeb8)
#define REG_PCIESS_CTRL_APP_VF47_VEC4_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdebc)
#define REG_PCIESS_CTRL_APP_VF47_VEC5_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdec0)
#define REG_PCIESS_CTRL_APP_VF47_VEC6_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdec4)
#define REG_PCIESS_CTRL_APP_VF47_VEC7_MSI_NUM     (PCIE_SS_CFG_BASE + 0xdec8)
#define REG_PCIESS_CTRL_APP_VF47_INT_STATUS       (PCIE_SS_CFG_BASE + 0xdecc)
//PCIE PERF REG
#define REG_PCIE_SS_CTRL_APP_PERI_BASE            (PCIE_PHY_CFG_BASE + 0xa0000)
#define REG_PCIE_SS_CTRL_APP_PERI_T0_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0004)
#define REG_PCIE_SS_CTRL_APP_PERI_T1_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0008)
#define REG_PCIE_SS_CTRL_APP_PERI_T2_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x000c)
#define REG_PCIE_SS_CTRL_APP_PERI_T3_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0010)
#define REG_PCIE_SS_CTRL_APP_PERI_T4_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0014)
#define REG_PCIE_SS_CTRL_APP_PERI_T5_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0018)
#define REG_PCIE_SS_CTRL_APP_PERI_T6_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x001c)
#define REG_PCIE_SS_CTRL_APP_PERI_T7_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0020)
#define REG_PCIE_SS_CTRL_APP_PERI_T8_EIP          (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0024)
#define REG_PCIE_SS_CTRL_APP_PERI_PERF_START      (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0028)
#define REG_PCIE_SS_CTRL_APP_PERI_PERF_CTRL       (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x002C)
#define REG_PCIE_SS_CTRL_APP_PERI_PERF_CNT0_LOW   (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0030)
#define REG_PCIE_SS_CTRL_APP_PERI_PERF_CNT0_HIG   (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0034)
#define REG_PCIE_SS_CTRL_APP_PERI_PERF_CNT1_LOW   (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x0038)
#define REG_PCIE_SS_CTRL_APP_PERI_PERF_CNT1_HIG   (REG_PCIE_SS_CTRL_APP_PERI_BASE + 0x003C)


// --------------------------------------------------------------------
// PCIE GPUADDR
// --------------------------------------------------------------------
#define PCIE_SS_CFG_GPUADDR_BASE                                 (REG_BASE + 0x007e0000)
#define PCIE_SS_CFG_GPUADDR_LIMIT                                (PCIE_SS_CFG_GPUADDR_BASE + 0x10000)
#define REG_PCIESS_GPUADDR(i)                                    (PCIE_SS_CFG_GPUADDR_BASE + i*4)
#define PCIE_SS_CFG_VF_DMA_BASE                                  (PCIE_SS_CFG_GPUADDR_BASE + 0x100)
#define PCIE_SS_CFG_VF_517_BASE                                  (PCIE_SS_CFG_GPUADDR_BASE + 0x200)
#define PCIE_SS_CFG_VF_627_BASE                                  (PCIE_SS_CFG_GPUADDR_BASE + 0x300)




//// --------------------------------------------------------------------
//// SM_PMU
//// --------------------------------------------------------------------
#define REG_SM_PMU_ISOENA			(PMU_CFG_BASE + 0x130)
#define REG_SM_PMU_INTGENA			(PMU_CFG_BASE + 0x26C)
#define REG_SM_PMU_INTGSRC0			(PMU_CFG_BASE + 0x240)
#define REG_SM_PMU_INTGSRC1			(PMU_CFG_BASE + 0x244)
#define REG_SM_PMU_INTGSRC2			(PMU_CFG_BASE + 0x248)
#define REG_SM_PMU_INTGSRC3			(PMU_CFG_BASE + 0x24C)
#define REG_SM_PMU_INTGSRC4			(PMU_CFG_BASE + 0x250)
#define REG_SM_PMU_INTGSRC5			(PMU_CFG_BASE + 0x254)
#define REG_SM_PMU_INTGSRC6			(PMU_CFG_BASE + 0x258)
#define REG_SM_PMU_INTGSRC7			(PMU_CFG_BASE + 0x25C)
#define REG_SM_PMU_INTGSTAT			(PMU_CFG_BASE + 0x260)
#define REG_SM_PMU_INTGMASK			(PMU_CFG_BASE + 0x264)
#define REG_SM_PMU_GPIOREQ			(PMU_CFG_BASE + 0x268)
#define REG_SM_PMU_INTGENA			(PMU_CFG_BASE + 0x26C)
#define REG_SM_PMU_INTGRESP			(PMU_CFG_BASE + 0x270)
#define REG_SM_PMU_GPR0				(PMU_CFG_BASE + 0x300)
#define REG_SM_PMU_GPR1				(PMU_CFG_BASE + 0x304)
#define REG_SM_PMU_GPR2				(PMU_CFG_BASE + 0x308)
#define REG_SM_PMU_GPR3				(PMU_CFG_BASE + 0x30C)
#define REG_SM_PMU_GPR4				(PMU_CFG_BASE + 0x310)
#define REG_SM_PMU_GPR5				(PMU_CFG_BASE + 0x314)
#define REG_SM_PMU_GPR6				(PMU_CFG_BASE + 0x318)
#define REG_SM_PMU_GPR7				(PMU_CFG_BASE + 0x31C)
#define REG_SM_PMU_GPR8				(PMU_CFG_BASE + 0x320)
#define REG_SM_PMU_GPR9				(PMU_CFG_BASE + 0x324)
#define REG_SM_PMU_GPR10		    (PMU_CFG_BASE + 0x328)
#define REG_SM_PMU_GPR11		    (PMU_CFG_BASE + 0x32C)
#define REG_SM_PMU_GPR12		    (PMU_CFG_BASE + 0x330)
#define REG_SM_PMU_GPR13		    (PMU_CFG_BASE + 0x334)
#define REG_SM_PMU_GPR14		    (PMU_CFG_BASE + 0x338)
#define REG_SM_PMU_GPR15		    (PMU_CFG_BASE + 0x33C)
#define REG_SM_PMU_IDLEDONE			(PMU_CFG_BASE + 0x000)
#define REG_SM_PMU_IDLESEL0			(PMU_CFG_BASE + 0x010)
#define REG_SM_PMU_IDLESEL1			(PMU_CFG_BASE + 0x014)
#define REG_SM_PMU_IDLESEL2			(PMU_CFG_BASE + 0x018)
#define REG_SM_PMU_IDLESEL3			(PMU_CFG_BASE + 0x01C)
#define REG_SM_PMU_IDLESEL4			(PMU_CFG_BASE + 0x020)
#define REG_SM_PMU_IDLESEL5			(PMU_CFG_BASE + 0x024)
#define REG_SM_PMU_IDLESEL6			(PMU_CFG_BASE + 0x028)
#define REG_SM_PMU_IDLESEL7			(PMU_CFG_BASE + 0x02C)
#define REG_SM_PMU_IDLESEL8			(PMU_CFG_BASE + 0x030)
#define REG_SM_PMU_IDLECTRL			(PMU_CFG_BASE + 0x040)
#define REG_SM_PMU_IDLESTAT0		(PMU_CFG_BASE + 0x050)
#define REG_SM_PMU_IDLESTAT1		(PMU_CFG_BASE + 0x054)
#define REG_SM_PMU_IDLESTAT2		(PMU_CFG_BASE + 0x058)
#define REG_SM_PMU_IDLESTAT3		(PMU_CFG_BASE + 0x05C)
#define REG_SM_PMU_IDLESTAT4		(PMU_CFG_BASE + 0x060)
#define REG_SM_PMU_IDLESTAT5		(PMU_CFG_BASE + 0x064)
#define REG_SM_PMU_IDLESTAT6		(PMU_CFG_BASE + 0x068)
#define REG_SM_PMU_IDLESTAT7		(PMU_CFG_BASE + 0x06C)
#define REG_SM_PMU_IDLESTAT8		(PMU_CFG_BASE + 0x070)
#define REG_SM_PMU_SYSSTAT          (PMU_CFG_BASE + 0x120)
#define REG_SM_PMU_IDLE0			(PMU_CFG_BASE + 0x080)
#define REG_SM_PMU_IDLE1			(PMU_CFG_BASE + 0x084)
#define REG_SM_PMU_IDLE2			(PMU_CFG_BASE + 0x088)
#define REG_SM_PMU_IDLE3			(PMU_CFG_BASE + 0x08C)
#define REG_SM_PMU_IDLE4			(PMU_CFG_BASE + 0x090)
#define REG_SM_PMU_IDLE5			(PMU_CFG_BASE + 0x094)
#define REG_SM_PMU_IDLE6			(PMU_CFG_BASE + 0x098)
#define REG_SM_PMU_IDLE7			(PMU_CFG_BASE + 0x09C)
#define REG_SM_PMU_IDLE8			(PMU_CFG_BASE + 0x0A0)
#define REG_SM_PMU_IDLEACK0			(PMU_CFG_BASE + 0x0C0)
#define REG_SM_PMU_IDLEACK1			(PMU_CFG_BASE + 0x0C4)
#define REG_SM_PMU_IDLEACK2			(PMU_CFG_BASE + 0x0C8)
#define REG_SM_PMU_IDLEACK3			(PMU_CFG_BASE + 0x0CC)
#define REG_SM_PMU_IDLEACK4			(PMU_CFG_BASE + 0x0D0)
#define REG_SM_PMU_IDLEACK5			(PMU_CFG_BASE + 0x0D4)
#define REG_SM_PMU_IDLEACK6			(PMU_CFG_BASE + 0x0D8)
#define REG_SM_PMU_IDLEACK7			(PMU_CFG_BASE + 0x0DC)
#define REG_SM_PMU_IDLEACK8			(PMU_CFG_BASE + 0x0E0)
#define REG_SM_PMU_TMRCTRL			(PMU_CFG_BASE + 0x100)
#define REG_SM_PMU_TMRPRD			(PMU_CFG_BASE + 0x104)
#define REG_SM_PMU_TMRSTAT			(PMU_CFG_BASE + 0x108)
#define REG_SM_PMU_TMRCNT			(PMU_CFG_BASE + 0x10C)
//
#define REG_NOC_PMU_IDLEDONE		(NOC_PMU_CFG_BASE + 0x000)
#define	REG_NOC_PMU_IDLESEL0		(NOC_PMU_CFG_BASE + 0x010)
#define	REG_NOC_PMU_IDLESEL1		(NOC_PMU_CFG_BASE + 0x014)
#define	REG_NOC_PMU_IDLESEL2		(NOC_PMU_CFG_BASE + 0x018)
#define	REG_NOC_PMU_IDLESEL3		(NOC_PMU_CFG_BASE + 0x01C)
#define	REG_NOC_PMU_IDLESEL4		(NOC_PMU_CFG_BASE + 0x020)
#define	REG_NOC_PMU_IDLECTRL		(NOC_PMU_CFG_BASE + 0x040)
#define	REG_NOC_PMU_IDLESTAT0		(NOC_PMU_CFG_BASE + 0x050)
#define	REG_NOC_PMU_IDLESTAT1		(NOC_PMU_CFG_BASE + 0x054)
#define	REG_NOC_PMU_IDLESTAT2		(NOC_PMU_CFG_BASE + 0x058)
#define	REG_NOC_PMU_IDLESTAT3		(NOC_PMU_CFG_BASE + 0x05C)
#define	REG_NOC_PMU_IDLESTAT4		(NOC_PMU_CFG_BASE + 0x060)
#define	REG_NOC_PMU_IDLE0			(NOC_PMU_CFG_BASE + 0x080)
#define	REG_NOC_PMU_IDLE1			(NOC_PMU_CFG_BASE + 0x084)
#define	REG_NOC_PMU_IDLE2			(NOC_PMU_CFG_BASE + 0x088)
#define	REG_NOC_PMU_IDLE3			(NOC_PMU_CFG_BASE + 0x08C)
#define	REG_NOC_PMU_IDLE4			(NOC_PMU_CFG_BASE + 0x090)
#define	REG_NOC_PMU_IDLEACK0		(NOC_PMU_CFG_BASE + 0x0C0)
#define	REG_NOC_PMU_IDLEACK1		(NOC_PMU_CFG_BASE + 0x0C4)
#define	REG_NOC_PMU_IDLEACK2		(NOC_PMU_CFG_BASE + 0x0C8)
#define	REG_NOC_PMU_IDLEACK2		(NOC_PMU_CFG_BASE + 0x0C8)
#define	REG_NOC_PMU_IDLEACK3		(NOC_PMU_CFG_BASE + 0x0CC)
#define	REG_NOC_PMU_IDLEACK4		(NOC_PMU_CFG_BASE + 0x0D0)
#define	REG_NOC_PMU_TMRCTRL			(NOC_PMU_CFG_BASE + 0x100)
#define	REG_NOC_PMU_TMRPRD			(NOC_PMU_CFG_BASE + 0x104)
#define	REG_NOC_PMU_TMRSTAT			(NOC_PMU_CFG_BASE + 0x108)
#define	REG_NOC_PMU_TMRCNT			(NOC_PMU_CFG_BASE + 0x10C)
//
#define REG_VID_PMU_IDLESEL0		(VID_PMU_CFG_BASE + 0x010)
#define REG_VID_PMU_IDLESEL1		(VID_PMU_CFG_BASE + 0x014)
#define REG_VID_PMU_IDLECTRL		(VID_PMU_CFG_BASE + 0x040)
#define REG_VID_PMU_IDLESTAT0		(VID_PMU_CFG_BASE + 0x050)
#define REG_VID_PMU_IDLESTAT1		(VID_PMU_CFG_BASE + 0x054)
#define REG_VID_PMU_IDLE0			(VID_PMU_CFG_BASE + 0x080)
#define REG_VID_PMU_IDLE1			(VID_PMU_CFG_BASE + 0x084)
#define REG_VID_PMU_IDLEACK0		(VID_PMU_CFG_BASE + 0x0C0)
#define REG_VID_PMU_IDLEACK1		(VID_PMU_CFG_BASE + 0x0C4)
#define REG_VID_PMU_TMRCTRL			(VID_PMU_CFG_BASE + 0x0A0)
#define REG_VID_PMU_TMRPRD			(VID_PMU_CFG_BASE + 0x0A4)
#define REG_VID_PMU_TMRSTAT			(VID_PMU_CFG_BASE + 0x0A8)
#define REG_VID_PMU_TMRCNT			(VID_PMU_CFG_BASE + 0x0AC)
#define REG_VID_PMU_IDLEDONE		(VID_PMU_CFG_BASE + 0x000)

//    // --------------------------------------------------------------------
//    // PWM's Blocks' Base Addr
//    // --------------------------------------------------------------------

#define REG_CE_IDLE(i)                               (CE_CFG_BASE(i) + 0x0 + 0x0)
#define REG_CE_RESET(i)                              (CE_CFG_BASE(i) + 0x0 + 0x8)
#define REG_CE_CLK_CTRL_MODE(i)                      (CE_CFG_BASE(i) + 0x0 + 0x10)
#define REG_CE_MODE_CTRL(i)                          (CE_CFG_BASE(i) + 0x0 + 0x18)
#define REG_CE_LOCAL_EVENT(i)                        (CE_CFG_BASE(i) + 0x0 + 0x20)
#define REG_CE_LOCAL_EVENT_ENABLE(i)                 (CE_CFG_BASE(i) + 0x0 + 0x28)
#define REG_CE_LOCAL_EVENT_CLEAR(i)                  (CE_CFG_BASE(i) + 0x0 + 0x30)
#define REG_CE_MMU_CTRL_INVAL(i)                     (CE_CFG_BASE(i) + 0x0 + 0x38)
#define REG_CE_MMU_CBASE_MAPPING_CONTEXT(i)          (CE_CFG_BASE(i) + 0x0 + 0x40)
#define REG_CE_MMU_CBASE_MAPPING(i)                  (CE_CFG_BASE(i) + 0x0 + 0x48)
#define REG_CE_MMU_FAULT_STATUS(i)                   (CE_CFG_BASE(i) + 0x0 + 0x50)
#define REG_CE_MMU_STATUS(i)                         (CE_CFG_BASE(i) + 0x0 + 0x58)
#define REG_CE_MMU_PAGE_SIZE_RANGE_ONE(i)            (CE_CFG_BASE(i) + 0x0 + 0x60)
#define REG_CE_MMU_PAGE_SIZE_RANGE_TWO(i)            (CE_CFG_BASE(i) + 0x0 + 0x68)
#define REG_CE_MMU_PAGE_SIZE_RANGE_THREE(i)          (CE_CFG_BASE(i) + 0x0 + 0x70)
#define REG_CE_MMU_PAGE_SIZE_RANGE_FOUR(i)           (CE_CFG_BASE(i) + 0x0 + 0x78)
#define REG_CE_AXI_CTRL(i)                           (CE_CFG_BASE(i) + 0x0 + 0x80)
#define REG_CE_MMU_OSID_CTXT_MAPPING0(i)             (CE_CFG_BASE(i) + 0x0 + 0x88)
#define REG_CE_MMU_OSID_CTXT_MAPPING1(i)             (CE_CFG_BASE(i) + 0x0 + 0x90)
#define REG_CE_CTRL_INVAL(i)                         (CE_CFG_BASE(i) + 0x0 + 0x98)
#define REG_CE_FBCDC_CC(i)                           (CE_CFG_BASE(i) + 0x0 + 0xa0)
#define REG_CE_FBCDC_YUV(i)                          (CE_CFG_BASE(i) + 0x0 + 0xa8)
#define REG_CE_TIMEOUT_COUNT(i)                      (CE_CFG_BASE(i) + 0x0 + 0xb0)
#define REG_CE_PCIE(i)                               (CE_CFG_BASE(i) + 0x0 + 0xb8)
#define REG_CE_ACE_PROT_CTRL(i)                      (CE_CFG_BASE(i) + 0x0 + 0xc0)
#define REG_CE_FBDC_FILETER_ENABLE(i)                (CE_CFG_BASE(i) + 0x0 + 0xc8)
#define REG_CE_FBDC_FILTER_STATUS(i)                 (CE_CFG_BASE(i) + 0x0 + 0xd0)
#define REG_CE_FBDC_FILTER_CLEAR(i)                  (CE_CFG_BASE(i) + 0x0 + 0xd8)
#define REG_CE_FBC_LOSSY_THRESH_ARGB10(i)            (CE_CFG_BASE(i) + 0x0 + 0xe0)
#define REG_CE_FBC_LOSSY_THRESH_YUV8(i)              (CE_CFG_BASE(i) + 0x0 + 0xe8)
#define REG_CE_FBC_LOSSY_THRESH_YUV10P10(i)          (CE_CFG_BASE(i) + 0x0 + 0xf0)
#define REG_CE_FBC_LOSSY_THRESH_YUV10P16(i)          (CE_CFG_BASE(i) + 0x0 + 0xf8)
#define REG_CE_FBC_LOSSY_ALPHA_THRESH(i)             (CE_CFG_BASE(i) + 0x0 + 0x100)
#define REG_CE_FBC_LOSSY_COLOUR_DIFF_8BIT_THRESH(i)  (CE_CFG_BASE(i) + 0x0 + 0x108)
#define REG_CE_FBC_LOSSY_COLOUR_DIFF_10BIT_THRESH(i) (CE_CFG_BASE(i) + 0x0 + 0x110)
#define REG_CE_FBC_PREDICTOR_MODE(i)                 (CE_CFG_BASE(i) + 0x0 + 0x118)
#define REG_CE_AXI_STATUS(i)                         (CE_CFG_BASE(i) + 0x0 + 0x120)
#define REG_CE_DUMMY_RD(i)                           (CE_CFG_BASE(i) + 0x0 + 0x128)
#define REG_CE_DEBUG_REG_INDIRECT(i)                 (CE_CFG_BASE(i) + 0x0 + 0x130)
#define REG_CE_DEBUG_REG_READ(i)                     (CE_CFG_BASE(i) + 0x0 + 0x138)
#define REG_CE_QUEUE_0_CONTEXT_MAPPING_QUEUE(i)      (CE_CFG_BASE(i) + 0x1000 + 0x0)
#define REG_CE_QUEUE_0_PRIMARY_CORE(i)               (CE_CFG_BASE(i) + 0x1000 + 0x8)
#define REG_CE_QUEUE_0_START(i)                      (CE_CFG_BASE(i) + 0x1000 + 0x10)
#define REG_CE_QUEUE_0_CB_BASE(i)                    (CE_CFG_BASE(i) + 0x1000 + 0x18)
#define REG_CE_QUEUE_0_CB(i)                         (CE_CFG_BASE(i) + 0x1000 + 0x20)
#define REG_CE_QUEUE_0_CB_WRITE_POINTER_GUARD(i)     (CE_CFG_BASE(i) + 0x1000 + 0x28)
#define REG_CE_QUEUE_0_CB_QUEUE(i)                   (CE_CFG_BASE(i) + 0x1000 + 0x30)
#define REG_CE_QUEUE_0_CB_READ_POINTER_UPDATE(i)     (CE_CFG_BASE(i) + 0x1000 + 0x38)
#define REG_CE_QUEUE_0_CB_READ(i)                    (CE_CFG_BASE(i) + 0x1000 + 0x40)
#define REG_CE_QUEUE_0_FENCE(i)                      (CE_CFG_BASE(i) + 0x1000 + 0x48)
#define REG_CE_QUEUE_0_CONTEXT_BASE(i)               (CE_CFG_BASE(i) + 0x1000 + 0x50)
#define REG_CE_QUEUE_0_CONTEXT_STORE(i)              (CE_CFG_BASE(i) + 0x1000 + 0x58)
#define REG_CE_QUEUE_0_CONTEXT_STORE_STATUS(i)       (CE_CFG_BASE(i) + 0x1000 + 0x60)
#define REG_CE_QUEUE_0_SIGNAL_ADDRESS(i)             (CE_CFG_BASE(i) + 0x1000 + 0x68)
#define REG_CE_QUEUE_0_DATA_EXPECTED(i)              (CE_CFG_BASE(i) + 0x1000 + 0x70)
#define REG_CE_QUEUE_0_DATA_RETURNED(i)              (CE_CFG_BASE(i) + 0x1000 + 0x78)
#define REG_CE_QUEUE_0_SIGNAL_MODE(i)                (CE_CFG_BASE(i) + 0x1000 + 0x80)
#define REG_CE_QUEUE_0_RESUME(i)                     (CE_CFG_BASE(i) + 0x1000 + 0x88)
#define REG_CE_QUEUE_0_MMU(i)                        (CE_CFG_BASE(i) + 0x1000 + 0x90)
#define REG_CE_QUEUE_1_CONTEXT_MAPPING_QUEUE(i)      (CE_CFG_BASE(i) + 0x2000 + 0x0)
#define REG_CE_QUEUE_1_PRIMARY_CORE(i)               (CE_CFG_BASE(i) + 0x2000 + 0x8)
#define REG_CE_QUEUE_1_START(i)                      (CE_CFG_BASE(i) + 0x2000 + 0x10)
#define REG_CE_QUEUE_1_CB_BASE(i)                    (CE_CFG_BASE(i) + 0x2000 + 0x18)
#define REG_CE_QUEUE_1_CB(i)                         (CE_CFG_BASE(i) + 0x2000 + 0x20)
#define REG_CE_QUEUE_1_CB_WRITE_POINTER_GUARD(i)     (CE_CFG_BASE(i) + 0x2000 + 0x28)
#define REG_CE_QUEUE_1_CB_QUEUE(i)                   (CE_CFG_BASE(i) + 0x2000 + 0x30)
#define REG_CE_QUEUE_1_CB_READ_POINTER_UPDATE(i)     (CE_CFG_BASE(i) + 0x2000 + 0x38)
#define REG_CE_QUEUE_1_CB_READ(i)                    (CE_CFG_BASE(i) + 0x2000 + 0x40)
#define REG_CE_QUEUE_1_FENCE(i)                      (CE_CFG_BASE(i) + 0x2000 + 0x48)
#define REG_CE_QUEUE_1_CONTEXT_BASE(i)               (CE_CFG_BASE(i) + 0x2000 + 0x50)
#define REG_CE_QUEUE_1_CONTEXT_STORE(i)              (CE_CFG_BASE(i) + 0x2000 + 0x58)
#define REG_CE_QUEUE_1_CONTEXT_STORE_STATUS(i)       (CE_CFG_BASE(i) + 0x2000 + 0x60)
#define REG_CE_QUEUE_1_SIGNAL_ADDRESS(i)             (CE_CFG_BASE(i) + 0x2000 + 0x68)
#define REG_CE_QUEUE_1_DATA_EXPECTED(i)              (CE_CFG_BASE(i) + 0x2000 + 0x70)
#define REG_CE_QUEUE_1_DATA_RETURNED(i)              (CE_CFG_BASE(i) + 0x2000 + 0x78)
#define REG_CE_QUEUE_1_SIGNAL_MODE(i)                (CE_CFG_BASE(i) + 0x2000 + 0x80)
#define REG_CE_QUEUE_1_RESUME(i)                     (CE_CFG_BASE(i) + 0x2000 + 0x88)
#define REG_CE_QUEUE_1_MMU(i)                        (CE_CFG_BASE(i) + 0x2000 + 0x90)
#define REG_CE_QUEUE_2_CONTEXT_MAPPING_QUEUE(i)      (CE_CFG_BASE(i) + 0x3000 + 0x0)
#define REG_CE_QUEUE_2_PRIMARY_CORE(i)               (CE_CFG_BASE(i) + 0x3000 + 0x8)
#define REG_CE_QUEUE_2_START(i)                      (CE_CFG_BASE(i) + 0x3000 + 0x10)
#define REG_CE_QUEUE_2_CB_BASE(i)                    (CE_CFG_BASE(i) + 0x3000 + 0x18)
#define REG_CE_QUEUE_2_CB(i)                         (CE_CFG_BASE(i) + 0x3000 + 0x20)
#define REG_CE_QUEUE_2_CB_WRITE_POINTER_GUARD(i)     (CE_CFG_BASE(i) + 0x3000 + 0x28)
#define REG_CE_QUEUE_2_CB_QUEUE(i)                   (CE_CFG_BASE(i) + 0x3000 + 0x30)
#define REG_CE_QUEUE_2_CB_READ_POINTER_UPDATE(i)     (CE_CFG_BASE(i) + 0x3000 + 0x38)
#define REG_CE_QUEUE_2_CB_READ(i)                    (CE_CFG_BASE(i) + 0x3000 + 0x40)
#define REG_CE_QUEUE_2_FENCE(i)                      (CE_CFG_BASE(i) + 0x3000 + 0x48)
#define REG_CE_QUEUE_2_CONTEXT_BASE(i)               (CE_CFG_BASE(i) + 0x3000 + 0x50)
#define REG_CE_QUEUE_2_CONTEXT_STORE(i)              (CE_CFG_BASE(i) + 0x3000 + 0x58)
#define REG_CE_QUEUE_2_CONTEXT_STORE_STATUS(i)       (CE_CFG_BASE(i) + 0x3000 + 0x60)
#define REG_CE_QUEUE_2_SIGNAL_ADDRESS(i)             (CE_CFG_BASE(i) + 0x3000 + 0x68)
#define REG_CE_QUEUE_2_DATA_EXPECTED(i)              (CE_CFG_BASE(i) + 0x3000 + 0x70)
#define REG_CE_QUEUE_2_DATA_RETURNED(i)              (CE_CFG_BASE(i) + 0x3000 + 0x78)
#define REG_CE_QUEUE_2_SIGNAL_MODE(i)                (CE_CFG_BASE(i) + 0x3000 + 0x80)
#define REG_CE_QUEUE_2_RESUME(i)                     (CE_CFG_BASE(i) + 0x3000 + 0x88)
#define REG_CE_QUEUE_2_MMU(i)                        (CE_CFG_BASE(i) + 0x3000 + 0x90)
#define REG_CE_QUEUE_3_CONTEXT_MAPPING_QUEUE(i)      (CE_CFG_BASE(i) + 0x4000 + 0x0)
#define REG_CE_QUEUE_3_PRIMARY_CORE(i)               (CE_CFG_BASE(i) + 0x4000 + 0x8)
#define REG_CE_QUEUE_3_START(i)                      (CE_CFG_BASE(i) + 0x4000 + 0x10)
#define REG_CE_QUEUE_3_CB_BASE(i)                    (CE_CFG_BASE(i) + 0x4000 + 0x18)
#define REG_CE_QUEUE_3_CB(i)                         (CE_CFG_BASE(i) + 0x4000 + 0x20)
#define REG_CE_QUEUE_3_CB_WRITE_POINTER_GUARD(i)     (CE_CFG_BASE(i) + 0x4000 + 0x28)
#define REG_CE_QUEUE_3_CB_QUEUE(i)                   (CE_CFG_BASE(i) + 0x4000 + 0x30)
#define REG_CE_QUEUE_3_CB_READ_POINTER_UPDATE(i)     (CE_CFG_BASE(i) + 0x4000 + 0x38)
#define REG_CE_QUEUE_3_CB_READ(i)                    (CE_CFG_BASE(i) + 0x4000 + 0x40)
#define REG_CE_QUEUE_3_FENCE(i)                      (CE_CFG_BASE(i) + 0x4000 + 0x48)
#define REG_CE_QUEUE_3_CONTEXT_BASE(i)               (CE_CFG_BASE(i) + 0x4000 + 0x50)
#define REG_CE_QUEUE_3_CONTEXT_STORE(i)              (CE_CFG_BASE(i) + 0x4000 + 0x58)
#define REG_CE_QUEUE_3_CONTEXT_STORE_STATUS(i)       (CE_CFG_BASE(i) + 0x4000 + 0x60)
#define REG_CE_QUEUE_3_SIGNAL_ADDRESS(i)             (CE_CFG_BASE(i) + 0x4000 + 0x68)
#define REG_CE_QUEUE_3_DATA_EXPECTED(i)              (CE_CFG_BASE(i) + 0x4000 + 0x70)
#define REG_CE_QUEUE_3_DATA_RETURNED(i)              (CE_CFG_BASE(i) + 0x4000 + 0x78)
#define REG_CE_QUEUE_3_SIGNAL_MODE(i)                (CE_CFG_BASE(i) + 0x4000 + 0x80)
#define REG_CE_QUEUE_3_RESUME(i)                     (CE_CFG_BASE(i) + 0x4000 + 0x88)
#define REG_CE_QUEUE_3_MMU(i)                        (CE_CFG_BASE(i) + 0x4000 + 0x90)
#define REG_CE_QUEUE_4_CONTEXT_MAPPING_QUEUE(i)      (CE_CFG_BASE(i) + 0x5000 + 0x0)
#define REG_CE_QUEUE_4_PRIMARY_CORE(i)               (CE_CFG_BASE(i) + 0x5000 + 0x8)
#define REG_CE_QUEUE_4_START(i)                      (CE_CFG_BASE(i) + 0x5000 + 0x10)
#define REG_CE_QUEUE_4_CB_BASE(i)                    (CE_CFG_BASE(i) + 0x5000 + 0x18)
#define REG_CE_QUEUE_4_CB(i)                         (CE_CFG_BASE(i) + 0x5000 + 0x20)
#define REG_CE_QUEUE_4_CB_WRITE_POINTER_GUARD(i)     (CE_CFG_BASE(i) + 0x5000 + 0x28)
#define REG_CE_QUEUE_4_CB_QUEUE(i)                   (CE_CFG_BASE(i) + 0x5000 + 0x30)
#define REG_CE_QUEUE_4_CB_READ_POINTER_UPDATE(i)     (CE_CFG_BASE(i) + 0x5000 + 0x38)
#define REG_CE_QUEUE_4_CB_READ(i)                    (CE_CFG_BASE(i) + 0x5000 + 0x40)
#define REG_CE_QUEUE_4_FENCE(i)                      (CE_CFG_BASE(i) + 0x5000 + 0x48)
#define REG_CE_QUEUE_4_CONTEXT_BASE(i)               (CE_CFG_BASE(i) + 0x5000 + 0x50)
#define REG_CE_QUEUE_4_CONTEXT_STORE(i)              (CE_CFG_BASE(i) + 0x5000 + 0x58)
#define REG_CE_QUEUE_4_CONTEXT_STORE_STATUS(i)       (CE_CFG_BASE(i) + 0x5000 + 0x60)
#define REG_CE_QUEUE_4_SIGNAL_ADDRESS(i)             (CE_CFG_BASE(i) + 0x5000 + 0x68)
#define REG_CE_QUEUE_4_DATA_EXPECTED(i)              (CE_CFG_BASE(i) + 0x5000 + 0x70)
#define REG_CE_QUEUE_4_DATA_RETURNED(i)              (CE_CFG_BASE(i) + 0x5000 + 0x78)
#define REG_CE_QUEUE_4_SIGNAL_MODE(i)                (CE_CFG_BASE(i) + 0x5000 + 0x80)
#define REG_CE_QUEUE_4_RESUME(i)                     (CE_CFG_BASE(i) + 0x5000 + 0x88)
#define REG_CE_QUEUE_4_MMU(i)                        (CE_CFG_BASE(i) + 0x5000 + 0x90)
#define REG_CE_QUEUE_5_CONTEXT_MAPPING_QUEUE(i)      (CE_CFG_BASE(i) + 0x6000 + 0x0)
#define REG_CE_QUEUE_5_PRIMARY_CORE(i)               (CE_CFG_BASE(i) + 0x6000 + 0x8)
#define REG_CE_QUEUE_5_START(i)                      (CE_CFG_BASE(i) + 0x6000 + 0x10)
#define REG_CE_QUEUE_5_CB_BASE(i)                    (CE_CFG_BASE(i) + 0x6000 + 0x18)
#define REG_CE_QUEUE_5_CB(i)                         (CE_CFG_BASE(i) + 0x6000 + 0x20)
#define REG_CE_QUEUE_5_CB_WRITE_POINTER_GUARD(i)     (CE_CFG_BASE(i) + 0x6000 + 0x28)
#define REG_CE_QUEUE_5_CB_QUEUE(i)                   (CE_CFG_BASE(i) + 0x6000 + 0x30)
#define REG_CE_QUEUE_5_CB_READ_POINTER_UPDATE(i)     (CE_CFG_BASE(i) + 0x6000 + 0x38)
#define REG_CE_QUEUE_5_CB_READ(i)                    (CE_CFG_BASE(i) + 0x6000 + 0x40)
#define REG_CE_QUEUE_5_FENCE(i)                      (CE_CFG_BASE(i) + 0x6000 + 0x48)
#define REG_CE_QUEUE_5_CONTEXT_BASE(i)               (CE_CFG_BASE(i) + 0x6000 + 0x50)
#define REG_CE_QUEUE_5_CONTEXT_STORE(i)              (CE_CFG_BASE(i) + 0x6000 + 0x58)
#define REG_CE_QUEUE_5_CONTEXT_STORE_STATUS(i)       (CE_CFG_BASE(i) + 0x6000 + 0x60)
#define REG_CE_QUEUE_5_SIGNAL_ADDRESS(i)             (CE_CFG_BASE(i) + 0x6000 + 0x68)
#define REG_CE_QUEUE_5_DATA_EXPECTED(i)              (CE_CFG_BASE(i) + 0x6000 + 0x70)
#define REG_CE_QUEUE_5_DATA_RETURNED(i)              (CE_CFG_BASE(i) + 0x6000 + 0x78)
#define REG_CE_QUEUE_5_SIGNAL_MODE(i)                (CE_CFG_BASE(i) + 0x6000 + 0x80)
#define REG_CE_QUEUE_5_RESUME(i)                     (CE_CFG_BASE(i) + 0x6000 + 0x88)
#define REG_CE_QUEUE_5_MMU(i)                        (CE_CFG_BASE(i) + 0x6000 + 0x90)
#define REG_CE_QUEUE_6_CONTEXT_MAPPING_QUEUE(i)      (CE_CFG_BASE(i) + 0x7000 + 0x0)
#define REG_CE_QUEUE_6_PRIMARY_CORE(i)               (CE_CFG_BASE(i) + 0x7000 + 0x8)
#define REG_CE_QUEUE_6_START(i)                      (CE_CFG_BASE(i) + 0x7000 + 0x10)
#define REG_CE_QUEUE_6_CB_BASE(i)                    (CE_CFG_BASE(i) + 0x7000 + 0x18)
#define REG_CE_QUEUE_6_CB(i)                         (CE_CFG_BASE(i) + 0x7000 + 0x20)
#define REG_CE_QUEUE_6_CB_WRITE_POINTER_GUARD(i)     (CE_CFG_BASE(i) + 0x7000 + 0x28)
#define REG_CE_QUEUE_6_CB_QUEUE(i)                   (CE_CFG_BASE(i) + 0x7000 + 0x30)
#define REG_CE_QUEUE_6_CB_READ_POINTER_UPDATE(i)     (CE_CFG_BASE(i) + 0x7000 + 0x38)
#define REG_CE_QUEUE_6_CB_READ(i)                    (CE_CFG_BASE(i) + 0x7000 + 0x40)
#define REG_CE_QUEUE_6_FENCE(i)                      (CE_CFG_BASE(i) + 0x7000 + 0x48)
#define REG_CE_QUEUE_6_CONTEXT_BASE(i)               (CE_CFG_BASE(i) + 0x7000 + 0x50)
#define REG_CE_QUEUE_6_CONTEXT_STORE(i)              (CE_CFG_BASE(i) + 0x7000 + 0x58)
#define REG_CE_QUEUE_6_CONTEXT_STORE_STATUS(i)       (CE_CFG_BASE(i) + 0x7000 + 0x60)
#define REG_CE_QUEUE_6_SIGNAL_ADDRESS(i)             (CE_CFG_BASE(i) + 0x7000 + 0x68)
#define REG_CE_QUEUE_6_DATA_EXPECTED(i)              (CE_CFG_BASE(i) + 0x7000 + 0x70)
#define REG_CE_QUEUE_6_DATA_RETURNED(i)              (CE_CFG_BASE(i) + 0x7000 + 0x78)
#define REG_CE_QUEUE_6_SIGNAL_MODE(i)                (CE_CFG_BASE(i) + 0x7000 + 0x80)
#define REG_CE_QUEUE_6_RESUME(i)                     (CE_CFG_BASE(i) + 0x7000 + 0x88)
#define REG_CE_QUEUE_6_MMU(i)                        (CE_CFG_BASE(i) + 0x7000 + 0x90)
#define REG_CE_QUEUE_7_CONTEXT_MAPPING_QUEUE(i)      (CE_CFG_BASE(i) + 0x8000 + 0x0)
#define REG_CE_QUEUE_7_PRIMARY_CORE(i)               (CE_CFG_BASE(i) + 0x8000 + 0x8)
#define REG_CE_QUEUE_7_START(i)                      (CE_CFG_BASE(i) + 0x8000 + 0x10)
#define REG_CE_QUEUE_7_CB_BASE(i)                    (CE_CFG_BASE(i) + 0x8000 + 0x18)
#define REG_CE_QUEUE_7_CB(i)                         (CE_CFG_BASE(i) + 0x8000 + 0x20)
#define REG_CE_QUEUE_7_CB_WRITE_POINTER_GUARD(i)     (CE_CFG_BASE(i) + 0x8000 + 0x28)
#define REG_CE_QUEUE_7_CB_QUEUE(i)                   (CE_CFG_BASE(i) + 0x8000 + 0x30)
#define REG_CE_QUEUE_7_CB_READ_POINTER_UPDATE(i)     (CE_CFG_BASE(i) + 0x8000 + 0x38)
#define REG_CE_QUEUE_7_CB_READ(i)                    (CE_CFG_BASE(i) + 0x8000 + 0x40)
#define REG_CE_QUEUE_7_FENCE(i)                      (CE_CFG_BASE(i) + 0x8000 + 0x48)
#define REG_CE_QUEUE_7_CONTEXT_BASE(i)               (CE_CFG_BASE(i) + 0x8000 + 0x50)
#define REG_CE_QUEUE_7_CONTEXT_STORE(i)              (CE_CFG_BASE(i) + 0x8000 + 0x58)
#define REG_CE_QUEUE_7_CONTEXT_STORE_STATUS(i)       (CE_CFG_BASE(i) + 0x8000 + 0x60)
#define REG_CE_QUEUE_7_SIGNAL_ADDRESS(i)             (CE_CFG_BASE(i) + 0x8000 + 0x68)
#define REG_CE_QUEUE_7_DATA_EXPECTED(i)              (CE_CFG_BASE(i) + 0x8000 + 0x70)
#define REG_CE_QUEUE_7_DATA_RETURNED(i)              (CE_CFG_BASE(i) + 0x8000 + 0x78)
#define REG_CE_QUEUE_7_SIGNAL_MODE(i)                (CE_CFG_BASE(i) + 0x8000 + 0x80)
#define REG_CE_QUEUE_7_RESUME(i)                     (CE_CFG_BASE(i) + 0x8000 + 0x88)
#define REG_CE_QUEUE_7_MMU(i)                        (CE_CFG_BASE(i) + 0x8000 + 0x90)


#define REG_PCIE_PF_CTRL_APP_BASE                       (0x238000)
#define REG_PCIE_PF_CTRL_APP_BASE_ERR_BUS		(REG_PCIE_PF_CTRL_APP_BASE+0xb4)
#define REG_PCIE_PF_CTRL_APP_BASE_ERR_FUNC		(REG_PCIE_PF_CTRL_APP_BASE+0xb8)
#define REG_PCIE_PF_CTRL_APP_BASE_ERR_VF_ACTIVE		(REG_PCIE_PF_CTRL_APP_BASE+0xbc)
#define REG_PCIE_PF_CTRL_APP_BASE_HDR_VALID		(REG_PCIE_PF_CTRL_APP_BASE+0xd4)
#define REG_PCIE_PF_CTRL_APP_PF0_MSI_NUM_CLEAR		(REG_PCIE_PF_CTRL_APP_BASE+0x580)
#define REG_PCIE_PF_CTRL_APP_PF0_MSI_NUM(i)		(REG_PCIE_PF_CTRL_APP_BASE+0x684+i*4)
#define REG_PCIE_PF_CTRL_APP_PF1_MSI_NUM_CLEAR		(REG_PCIE_PF_CTRL_APP_BASE+0x2018)
#define REG_PCIE_PF_CTRL_APP_PF1_MSI_NUM		(REG_PCIE_PF_CTRL_APP_BASE+0x2020)
#define REG_PCIE_PF_CTRL_APP_PF0_PBA(i)			(REG_PCIE_PF_CTRL_APP_BASE+0x900+i*4)
#define REG_PCIE_PF_CTRL_APP_PF1_PBA(i)			(REG_PCIE_PF_CTRL_APP_BASE+0x2024+i*4)
#define REG_PCIE_PF_CTRL_APP_PF0_OFFSET			(REG_PCIE_PF_CTRL_APP_BASE+0x3f0)
#define REG_PCIE_PF_CTRL_APP_PF1_OFFSET			(REG_PCIE_PF_CTRL_APP_BASE+0x2010)

#define REG_PCIE_PF_INT_MUX_BASE			(0x23c000)
#define REG_PCIE_PF_INT_MUX_SRC_SOFT(i)                 (REG_PCIE_PF_INT_MUX_BASE+0x000+i*4)
#define REG_PCIE_PF_INT_MUX_SRC_PRIORITY(i)             (REG_PCIE_PF_INT_MUX_BASE+0x001+i*4)
#define REG_PCIE_PF_INT_MUX_SRC_MASK(i)			(REG_PCIE_PF_INT_MUX_BASE+0x002+i*4)
#define REG_PCIE_PF_INT_MUX_SRC_PEND(i)                 (REG_PCIE_PF_INT_MUX_BASE+0x003+i*4)
#define REG_PCIE_PF_INT_MUX_TARGET_SOFT(i)		(REG_PCIE_PF_INT_MUX_BASE+0x800+i*4)
#define REG_PCIE_PF_INT_MUX_TARGET_PRIORITY(i)		(REG_PCIE_PF_INT_MUX_BASE+0x801+i*4)
#define REG_PCIE_PF_INT_MUX_TARGET_MASK(i)		(REG_PCIE_PF_INT_MUX_BASE+0x802+i*4)
#define REG_PCIE_PF_INT_MUX_ENABLE(i)			(REG_PCIE_PF_INT_MUX_BASE+0x884+i*4)
#define REG_PCIE_PF_INT_MUX_TARGET_CLAIM(i)		(REG_PCIE_PF_INT_MUX_BASE+0xca4+i*4)
#define REG_PCIE_PF_INT_MUX_TARGET_COMP(i)		(REG_PCIE_PF_INT_MUX_BASE+0xd28+i*4)

#define APU_REG_PCIE_PF_INT_MUX_BASE			(0x81000)
#define APU_REG_PCIE_PF_INT_MUX_SRC_SOFT(i)             (APU_REG_PCIE_PF_INT_MUX_BASE+0x000+i*4)
#define APU_REG_PCIE_PF_INT_MUX_SRC_PRIORITY(i)         (APU_REG_PCIE_PF_INT_MUX_BASE+0x001+i*4)
#define APU_REG_PCIE_PF_INT_MUX_SRC_MASK(i)             (APU_REG_PCIE_PF_INT_MUX_BASE+0x002+i*4)
#define APU_REG_PCIE_PF_INT_MUX_SRC_PEND(i)             (APU_REG_PCIE_PF_INT_MUX_BASE+0x003+i*4)
#define APU_REG_PCIE_PF_INT_MUX_TARGET_SOFT(i)          (APU_REG_PCIE_PF_INT_MUX_BASE+0x800+i*4)
#define APU_REG_PCIE_PF_INT_MUX_TARGET_PRIORITY(i)      (APU_REG_PCIE_PF_INT_MUX_BASE+0x801+i*4)
#define APU_REG_PCIE_PF_INT_MUX_TARGET_MASK(i)          (APU_REG_PCIE_PF_INT_MUX_BASE+0x802+i*4)
#define APU_REG_PCIE_PF_INT_MUX_ENABLE(i)               (APU_REG_PCIE_PF_INT_MUX_BASE+0x884+i*4)
#define APU_REG_PCIE_PF_INT_MUX_TARGET_CLAIM(i)         (APU_REG_PCIE_PF_INT_MUX_BASE+0xca4+i*4)
#define APU_REG_PCIE_PF_INT_MUX_TARGET_COMP(i)          (APU_REG_PCIE_PF_INT_MUX_BASE+0xd28+i*4)

#define VPU_REG_PCIE_VF_INT_MUX_BASE			(0x0000)
#define VPU_REG_PCIE_VF_INT_MUX_CLEAR                 	(VPU_REG_PCIE_VF_INT_MUX_BASE+0x2010)
#define VPU_REG_PCIE_VF_INT_MUX_NUM(i)			(VPU_REG_PCIE_VF_INT_MUX_BASE+0x2014+i*4)
#define VPU_REG_PCIE_VF_INT_MUX_SRC_SOFT(i)             (VPU_REG_PCIE_VF_INT_MUX_BASE+0x2080+i*4)
#define VPU_REG_PCIE_VF_INT_MUX_SRC_PRIORITY(i)         (VPU_REG_PCIE_VF_INT_MUX_BASE+0x2081+i*4)
#define VPU_REG_PCIE_VF_INT_MUX_MASK(i)			(VPU_REG_PCIE_VF_INT_MUX_BASE+0x2082+i*4)
#define VPU_REG_PCIE_VF_INT_MUX_SRC_PRIORITY(i)         (VPU_REG_PCIE_VF_INT_MUX_BASE+0x2083+i*4)
#define VPU_REG_PCIE_VF_INT_MUX_TARGET_SOFT(i)		(VPU_REG_PCIE_VF_INT_MUX_BASE+0x2098+i*4)
#define VPU_REG_PCIE_VF_INT_MUX_TARGET_PRIORITY(i)	(VPU_REG_PCIE_VF_INT_MUX_BASE+0x2099+i*4)
#define VPU_REG_PCIE_VF_INT_MUX_TARGET_MASK(i)		(VPU_REG_PCIE_VF_INT_MUX_BASE+0x209a+i*4)
//#define VPU_REG_PCIE_VF_INT_MUX_ENABLE(i)		(VPU_REG_PCIE_VF_INT_MUX_BASE+0x20b0+i*4+i/4*16)
#define VPU_REG_PCIE_VF_INT_MUX_ENABLE(i)		(VPU_REG_PCIE_VF_INT_MUX_BASE+0x20b8+i*4)
#define VPU_REG_PCIE_VF_INT_MUX_TARGET_CLAIM(i)         (VPU_REG_PCIE_VF_INT_MUX_BASE+0x20d8+i*4)
//#define VPU_REG_PCIE_VF_INT_MUX_TARGET_COMP(i)		(VPU_REG_PCIE_VF_INT_MUX_BASE+0x2100+i*4)

#endif

