{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640941135873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640941135873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 31 12:28:55 2021 " "Processing started: Fri Dec 31 12:28:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640941135873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640941135873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FreqDev177 -c FreqDev177 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FreqDev177 -c FreqDev177" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640941135873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1640941136338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FreqDev177_7_1200mv_125c_slow.vo G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/ simulation " "Generated file FreqDev177_7_1200mv_125c_slow.vo in folder \"G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640941136734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FreqDev177_7_1200mv_-40c_slow.vo G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/ simulation " "Generated file FreqDev177_7_1200mv_-40c_slow.vo in folder \"G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640941136755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FreqDev177_min_1200mv_-40c_fast.vo G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/ simulation " "Generated file FreqDev177_min_1200mv_-40c_fast.vo in folder \"G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640941136778 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FreqDev177.vo G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/ simulation " "Generated file FreqDev177.vo in folder \"G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640941136805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FreqDev177_7_1200mv_125c_v_slow.sdo G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/ simulation " "Generated file FreqDev177_7_1200mv_125c_v_slow.sdo in folder \"G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640941136872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FreqDev177_7_1200mv_-40c_v_slow.sdo G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/ simulation " "Generated file FreqDev177_7_1200mv_-40c_v_slow.sdo in folder \"G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640941136902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FreqDev177_min_1200mv_-40c_v_fast.sdo G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/ simulation " "Generated file FreqDev177_min_1200mv_-40c_v_fast.sdo in folder \"G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640941136928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FreqDev177_v.sdo G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/ simulation " "Generated file FreqDev177_v.sdo in folder \"G:/Uni/term 3/madar manteghi/Computer Assignments/CA5/HBabalou99380-CA05-ECE367/b/i-edited/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640941136954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640941137029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 31 12:28:57 2021 " "Processing ended: Fri Dec 31 12:28:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640941137029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640941137029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640941137029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640941137029 ""}
