<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AmbiqSuite User Guide: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="paramAlign.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="am_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">AmbiqSuite User Guide<span id="projectnumber">&#160;R3.1.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_u" name="index_u"></a>- u -</h3><ul>
<li>U&#160;:&#160;<a class="el" href="structam__hal__gpio__mask__t.html#a3a70128ad2852af98af13127ebbe0f2a">am_hal_gpio_mask_t</a></li>
<li>u16UFSR&#160;:&#160;<a class="el" href="structam__fault__t.html#a5347b4daabd868f6067004e7b1154701">am_fault_t</a></li>
<li>u32&#160;:&#160;<a class="el" href="unionam__hal__handle__prefix__t.html#a3f859b7085183cd42b28f0b9e5a5feb7">am_hal_handle_prefix_t</a>, <a class="el" href="unionam__hal__version__t.html#a1fc141a283bc96b58771326a46db8ec9">am_hal_version_t</a></li>
<li>u32BFAR&#160;:&#160;<a class="el" href="structam__fault__t.html#a3386fa19bf4f14fd05b025ad939d0a86">am_fault_t</a></li>
<li>u32CFSR&#160;:&#160;<a class="el" href="structam__fault__t.html#aa6517965c2762623b9d5ba190197048b">am_fault_t</a></li>
<li>u32FaultAddr&#160;:&#160;<a class="el" href="structam__fault__t.html#a81078b3f2f480670e4c122a73f69e394">am_fault_t</a></li>
<li>u32LR&#160;:&#160;<a class="el" href="structam__fault__t.html#a626bcb3a41d230cee4e22de0b79000d5">am_fault_t</a></li>
<li>u32PC&#160;:&#160;<a class="el" href="structam__fault__t.html#abe87b754fe1d569ef81cc42ab4c5f5ba">am_fault_t</a></li>
<li>u32PSR&#160;:&#160;<a class="el" href="structam__fault__t.html#a4d548fc9374e9822b1266e13d86cb013">am_fault_t</a></li>
<li>u32R0&#160;:&#160;<a class="el" href="structam__fault__t.html#af8d6b83f7bcbe805e9801f423017c92a">am_fault_t</a></li>
<li>u32R1&#160;:&#160;<a class="el" href="structam__fault__t.html#a2ebfb053bbd05db9c2b0d6d40d4b267c">am_fault_t</a></li>
<li>u32R12&#160;:&#160;<a class="el" href="structam__fault__t.html#a2df6864518ac40d638d6ee730f487627">am_fault_t</a></li>
<li>u32R2&#160;:&#160;<a class="el" href="structam__fault__t.html#adc6afbe3229775507a1d533dc25fb87c">am_fault_t</a></li>
<li>u32R3&#160;:&#160;<a class="el" href="structam__fault__t.html#a4c7aabca678f4449132a0b9431966213">am_fault_t</a></li>
<li>u8BFSR&#160;:&#160;<a class="el" href="structam__fault__t.html#a3e2234dcbc8ac98da76b4c8fb7f15660">am_fault_t</a></li>
<li>u8MMSR&#160;:&#160;<a class="el" href="structam__fault__t.html#abd19e96ea6fb64a4cea7936ab47bc7f7">am_fault_t</a></li>
<li>uFuncSel&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#a4a2483a04472e4c0bcacb172876b7779">am_hal_gpio_pincfg_t</a></li>
<li>ui16DeviceInstr&#160;:&#160;<a class="el" href="structam__hal__mspi__pio__transfer__t.html#add834daef8fd46caa0d00d7777bdd69b">am_hal_mspi_pio_transfer_t</a></li>
<li>ui16DMATimeLimit&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a26e8f4d7cdafb94347d691028ba5d2a5">am_hal_mspi_dev_config_t</a></li>
<li>ui16InterruptCount&#160;:&#160;<a class="el" href="structam__hal__wdt__config__t.html#af7383e377226290b802564050f7ad90d">am_hal_wdt_config_t</a></li>
<li>ui16Length&#160;:&#160;<a class="el" href="structam__hal__ble__transfer__t.html#a50dd78256545e58320f8711e8580889b">am_hal_ble_transfer_t</a></li>
<li>ui16ResetCount&#160;:&#160;<a class="el" href="structam__hal__wdt__config__t.html#a43b4014ac6e532580cda0cb9adcf61c6">am_hal_wdt_config_t</a></li>
<li>ui32&#160;:&#160;<a class="el" href="structam__image__hdr__common__t.html#a5b17b841c2bd6dd79634ce06cdc08693">am_image_hdr_common_t</a></li>
<li>ui32ADDRAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#a4fec50eae1ad301a289733fc651fa972">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32ADDRVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#aba614faf0ab6afee85fb9769090ebe3a">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32BaudRate&#160;:&#160;<a class="el" href="structam__hal__scard__state__t.html#a46a33559f3c88a8ed22743c997b826ca">am_hal_scard_state_t</a>, <a class="el" href="structam__hal__uart__config__t.html#a67b66fd1c274d02ec8729072ea75f5bf">am_hal_uart_config_t</a>, <a class="el" href="structam__hal__uart__state__t.html#a94d1a9608fa22e8a5679b36e89bcd05a">am_hal_uart_state_t</a></li>
<li>ui32BitTimeTicks&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a7e63925c0da2e7a896c3ba1b6be39301">am_hal_iom_state_t</a></li>
<li>ui32BleClockConfig&#160;:&#160;<a class="el" href="structam__hal__ble__config__t.html#ac45500cfd6747426f13d2f4850355d4e">am_hal_ble_config_t</a></li>
<li>ui32BusAddress&#160;:&#160;<a class="el" href="structam__hal__iom__i2c__device__t.html#a16943bb6b4b2c08127af557c6182d323">am_hal_iom_i2c_device_t</a></li>
<li>ui32Capacity&#160;:&#160;<a class="el" href="structam__hal__ios__buffer__t.html#a3a59fc33ecb1666c7e36a753ebaf1cbf">am_hal_ios_buffer_t</a>, <a class="el" href="structam__hal__queue__t.html#afe03cd7c18366a1f2240528dba1bccd8">am_hal_queue_t</a></li>
<li>ui32Century&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a92c0c0e85006ca73086968c409361b73">am_hal_rtc_time_struct</a></li>
<li>ui32CenturyEnable&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a37c24e1ad658d8f28a90a9fb66f7e8b0">am_hal_rtc_time_struct</a></li>
<li>ui32ChipID0&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#aee8d8fc372b98d7be17f324fe40528c3">am_hal_mcuctrl_device_t</a></li>
<li>ui32ChipID1&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a2da9631d9c7db3a65568e6541766679a">am_hal_mcuctrl_device_t</a></li>
<li>ui32ChipPN&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#aa29ea4e7a046f060f3148250d6e6431d">am_hal_mcuctrl_device_t</a></li>
<li>ui32ChipRev&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a71e7ac00093b6f0f77e2750633bfd709">am_hal_mcuctrl_device_t</a></li>
<li>ui32ChipSelect&#160;:&#160;<a class="el" href="structam__devices__spiflash__t.html#adc7633393a46d8c98086ad3bf448c742">am_devices_spiflash_t</a>, <a class="el" href="structam__hal__iom__spi__device__t.html#ad1275c34b2c7377941aa330d5a7848c2">am_hal_iom_spi_device_t</a></li>
<li>ui32ClkLevel&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#ac53d8873ce7ae809e12ffccd463ca538">am_hal_scard_config_t</a></li>
<li>ui32ClockDrift&#160;:&#160;<a class="el" href="structam__hal__ble__config__t.html#a98996f8dbce7277342f68f53a7b762d3">am_hal_ble_config_t</a></li>
<li>ui32ClockFreq&#160;:&#160;<a class="el" href="structam__devices__mb85rc256v__config__t.html#a5c7ba6d2d4f6497b5f7532eaefc6f73c">am_devices_mb85rc256v_config_t</a>, <a class="el" href="structam__devices__mb85rs1mt__config__t.html#a57e50ba86102a783666951885e4823d9">am_devices_mb85rs1mt_config_t</a>, <a class="el" href="structam__hal__iom__config__t.html#a912884db268224ebeec162df3af59121">am_hal_iom_config_t</a></li>
<li>ui32ClockPrescaler&#160;:&#160;<a class="el" href="structam__hal__tpiu__config__t.html#aaf7abde5f6b337b237052a7c5f70b8f0">am_hal_tpiu_config_t</a></li>
<li>ui32CMDAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a5979727b85d8ea4018cc9108fb05613e">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32CMDVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#af1b27a5f79954ed6e95a2a2d6818410f">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a4ac2c0c7ef2a874e2dce4c716ad7bc46">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32Config&#160;:&#160;<a class="el" href="structam__hal__wdt__config__t.html#ab58417b11a932a13cb50310dbbde8ae3">am_hal_wdt_config_t</a></li>
<li>ui32Count&#160;:&#160;<a class="el" href="structam__devices__button__t.html#a07fa920fa8b3994db16ee14f9cb64913">am_devices_button_t</a></li>
<li>ui32CRC&#160;:&#160;<a class="el" href="structam__hal__ble__patch__t.html#a4df04ec6fb79638894dd8f292bd359e0">am_hal_ble_patch_t</a></li>
<li>ui32CS&#160;:&#160;<a class="el" href="structam__devices__iom__mb85rs1mt__t.html#ab395aa8d6a4a43cf0ec4e944b0778180">am_devices_iom_mb85rs1mt_t</a></li>
<li>ui32CTRLAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#a857c3a7c627f98dd446ef789629c7817">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32CTRLVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#a159aedeb801436fef510d58b1a32a91e">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32DataBits&#160;:&#160;<a class="el" href="structam__hal__uart__config__t.html#a4fd40f78040da249370e152c86354831">am_hal_uart_config_t</a></li>
<li>ui32DayOfMonth&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a370cbe6391ad73c590e35afaaf25d2c2">am_hal_rtc_time_struct</a></li>
<li>ui32DCODE&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__fault__t.html#a3244f9aaef1d830e525aec8a2d67b431">am_hal_mcuctrl_fault_t</a></li>
<li>ui32DCXAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a42a8696a2e66417a59373d592339abb4">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DCXVal&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#aebffb0a458354cc1fe7fb6f31b6beca9">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DecimationRate&#160;:&#160;<a class="el" href="structam__hal__pdm__config__t.html#a1ebb944ee5e4772509f5f96efdf324cb">am_hal_pdm_config_t</a></li>
<li>ui32DEVCFGAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a09d4743526556aff814e7c6963169186">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DEVCFGVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#aa605945df8871811d358d05ca348abcf">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a23469a87294a73eee2588843d0aabcbb">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32Device&#160;:&#160;<a class="el" href="structam__util__id__t.html#a56a7558e054e0ef0dbad869d13f496e7">am_util_id_t</a></li>
<li>ui32DeviceAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__pio__transfer__t.html#a3d2fbbf25076204345362a964157d4ba">am_hal_mspi_pio_transfer_t</a></li>
<li>ui32DeviceAddress&#160;:&#160;<a class="el" href="structam__hal__mspi__dma__transfer__t.html#ad85ba4db180a26d697b1728f972e40c2">am_hal_mspi_dma_transfer_t</a></li>
<li>ui32Direction&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#a8449ba023dc5a786fd1a9daa09033d98">am_hal_scard_config_t</a>, <a class="el" href="structam__hal__scard__transfer__t.html#a8f08084378e1d99fdc18f7e355b42d7c">am_hal_scard_transfer_t</a>, <a class="el" href="structam__hal__uart__transfer__t.html#a015fb57150d1cb5966681738555d8d61">am_hal_uart_transfer_t</a></li>
<li>ui32DMACFG1Addr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#aa5d2c15d2155e7afe5771ecaad9bc689">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMACFG1Val&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a0899502b3283370c3bee076ddf7f213a">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#a62deb28668c9fc4b5ca52961b44d21cd">am_hal_mspi_dma_entry_t</a></li>
<li>ui32DMACFG2Addr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ae5929b88c271c4297b83729fff9123d9">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMACFG2Val&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a4b09ba08049cab1e30f5061ecc6f477d">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMACFGAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a28e414577761bd6156bbc3120f2dbf96">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DMACFGdis1Addr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a8795283241a74cce0e0996cdecae27c8">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DMACFGdis1Val&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a253c2a2107e5a7410e2d5d49efc0d2d0">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DMACFGVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#a59f4515d2ad7e29cc5745c07edce84fe">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a9f63315b5cbd7706109218a306682dfe">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DMADEVADDRAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#abb122fc701444401c4cc998de646ee9a">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMADEVADDRVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a617981e8ed46f6531a9d9747370fc4ca">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#af3acad3b9ee94a3498a1a4403b01f7e8">am_hal_mspi_dma_entry_t</a></li>
<li>ui32DmaStat&#160;:&#160;<a class="el" href="structam__hal__iom__status__t.html#a23ad0ff0bba81cab7fe950b9c79120be">am_hal_iom_status_t</a></li>
<li>ui32DMATARGADDRAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a1fabf0d298c38dd9c781b69d15a4142a">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ad0b2bb0ac66261da04bc0152e92e26b3">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMATARGADDRVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#a51b1ac8587a0c5fde39116d01b5bbe19">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#ac018ddea1a3071ffada2ae538e06cd49">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a07e68c36823f21524185e0322376e2f2">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#addd809092ffdd613247eb6aa8699cb84">am_hal_mspi_dma_entry_t</a></li>
<li>ui32DMATOTCOUNTAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a06ccbde474780ed988dbcd8bd4d413e1">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a8f328d85028f04075dac5e45b02de66c">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMATOTCOUNTVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#ae4d476371831ab8fdd22e7f36a3f574c">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a15e22248cfb424fc4b9aee89bdd80b4f">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a2e139403664e1106a617b061b9f2d6cc">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#a7b6dcd0536995c9d0f469a379d3144d9">am_hal_mspi_dma_entry_t</a></li>
<li>ui32DummyAddr1&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ac32185bfe32d1cf64a9bbf2784879dac">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DummyAddr2&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ad9eb0ccffa9ef0a49f1f4090e9732978">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DummyVal1&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a678648cb7d8c5710760d375959081b6e">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DummyVal2&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ae1bab8157264fac9bc8bc9f02896e0aa">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32EndAddr&#160;:&#160;<a class="el" href="structam__hal__cachectrl__nc__cfg__t.html#a30ce11f1e7e4ec7d29cc414b9c063692">am_hal_cachectrl_nc_cfg_t</a></li>
<li>ui32Fidi&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#a0b8cb170fdae5d4be6abc329eed20850">am_hal_scard_config_t</a></li>
<li>ui32FIFOBase&#160;:&#160;<a class="el" href="structam__hal__ios__config__t.html#a3385040ea502f4d31f729b2ad05a1391">am_hal_ios_config_t</a></li>
<li>ui32FifoBaseOffset&#160;:&#160;<a class="el" href="structam__hal__ios__state__t.html#ad6150c5ed70f8d00eae124e20fec0930">am_hal_ios_state_t</a></li>
<li>ui32FifoLevels&#160;:&#160;<a class="el" href="structam__hal__uart__config__t.html#a52c31b18debf3d7dbbb343ca53edfd5b">am_hal_uart_config_t</a></li>
<li>ui32FIFOThreshold&#160;:&#160;<a class="el" href="structam__hal__ios__config__t.html#a681b2bd74004b8212267af3593fe7ef9">am_hal_ios_config_t</a></li>
<li>ui32FlashSize&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a7683777978ee2746e524e615ee06bd0e">am_hal_mcuctrl_device_t</a></li>
<li>ui32FlowControl&#160;:&#160;<a class="el" href="structam__hal__uart__config__t.html#a0edab8f838d5ec5010b7ed0a6b40ab4b">am_hal_uart_config_t</a></li>
<li>ui32GainChangeDelay&#160;:&#160;<a class="el" href="structam__hal__pdm__config__t.html#a3fa2a5bc62fcdd3448fab9dc80776d67">am_hal_pdm_config_t</a></li>
<li>ui32GPIONumber&#160;:&#160;<a class="el" href="structam__devices__button__t.html#ad610c46957deb4c9c813e7befa48efac">am_devices_button_t</a>, <a class="el" href="structam__devices__led__t.html#af06571594e5553d7b2c2ea87977792dc">am_devices_led_t</a></li>
<li>ui32GuardTime&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#ad0a64a4ecd4ba5c561582a7a095caf95">am_hal_scard_config_t</a></li>
<li>ui32HighPassCutoff&#160;:&#160;<a class="el" href="structam__hal__pdm__config__t.html#a6db9b6772b9a38d3920b5efc2b33d478">am_hal_pdm_config_t</a></li>
<li>ui32Hour&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a2f55c11e10a542bf0779e6bd23eb8392">am_hal_rtc_time_struct</a></li>
<li>ui32Hundredths&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#ade79a1b08a0b5d0058cef410d63f9726">am_hal_rtc_time_struct</a></li>
<li>ui32HwFifoSize&#160;:&#160;<a class="el" href="structam__hal__ios__state__t.html#a3c0af7514c0d7ad4f7fd34de88f09c7c">am_hal_ios_state_t</a></li>
<li>ui32I2CDevAddr&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a267715da97afabbb4c5dff9d05dc0277">am_hal_iom_transfer_t</a></li>
<li>ui32ICODE&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__fault__t.html#a9c3c88a357ddc012123027beeaf01fe3">am_hal_mcuctrl_fault_t</a></li>
<li>ui32Index&#160;:&#160;<a class="el" href="structam__hal__entropy__collector__s.html#aef39656554840d27c92ede08345dab73">am_hal_entropy_collector_s</a></li>
<li>ui32Instr&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a641ee643046fd18ff648a0c25e378cbf">am_hal_iom_transfer_t</a></li>
<li>ui32INSTRAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#ac7b4df7fb8059ed642e728993da801af">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32InstrLen&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#ab84a5b41129cbcdbf3811822052dd08f">am_hal_iom_transfer_t</a></li>
<li>ui32INSTRVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#a55b071767ba66d3f26730cf063876664">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32InterfaceSelect&#160;:&#160;<a class="el" href="structam__hal__ios__config__t.html#ab54b0de9564ec0d43298a1a10d2eb0c9">am_hal_ios_config_t</a></li>
<li>ui32IOMModule&#160;:&#160;<a class="el" href="structam__devices__spiflash__t.html#a9b2f71dadb045cb9612776c17867d763">am_devices_spiflash_t</a></li>
<li>ui32ItemSize&#160;:&#160;<a class="el" href="structam__hal__queue__t.html#a79b2edc9eb5d3f012398c3384823b7c4">am_hal_queue_t</a></li>
<li>ui32JedecCHIPREV&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a873e736b144df3ac364ebce0add7a98c">am_hal_mcuctrl_device_t</a></li>
<li>ui32JedecCID&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#ac094489823a99d61658595a3bc4741e8">am_hal_mcuctrl_device_t</a></li>
<li>ui32JedecJEPID&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a462875a6e2187ff2b1cff8115ec950db">am_hal_mcuctrl_device_t</a></li>
<li>ui32JedecPN&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#af4f455846ab8476a747b425d12f88431">am_hal_mcuctrl_device_t</a></li>
<li>ui32LastHPIdxProcessed&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#aced7a96a808fe623d52572f7805b7be6">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a7d204dc705edff09963b6a0d62b27ca9">am_hal_mspi_state_t</a></li>
<li>ui32LastIdxProcessed&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a9ad2b7b13969daca5405e82e92e9a330">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a817d4a3cb16bc2c556558aa7f311f2bf">am_hal_mspi_state_t</a></li>
<li>ui32Length&#160;:&#160;<a class="el" href="structam__hal__ble__patch__t.html#a9d9a13de1102ecbd63f3ca8fe1ee8602">am_hal_ble_patch_t</a>, <a class="el" href="structam__hal__entropy__collector__s.html#a02dc802048d913dde0cbde78b04b5c42">am_hal_entropy_collector_s</a>, <a class="el" href="structam__hal__ios__buffer__t.html#ada7704aadf397e9baa4880c1270423dc">am_hal_ios_buffer_t</a>, <a class="el" href="structam__hal__queue__t.html#a5a8602555ce4233c80dbf7e68bf601d7">am_hal_queue_t</a></li>
<li>ui32Link&#160;:&#160;<a class="el" href="structam__hal__ctimer__config__t.html#a5693de33517805d643ee86005bea88dc">am_hal_ctimer_config_t</a></li>
<li>ui32Lower&#160;:&#160;<a class="el" href="structam__hal__adc__window__config__t.html#a0821f9e73943850308177e16c1b1edc2">am_hal_adc_window_config_t</a></li>
<li>ui32MaxHPTransactions&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#ac373b3b993f2d7c4be2cf0171c246c71">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#ad59b130fe779296c18d07a283b7d41f5">am_hal_mspi_state_t</a></li>
<li>ui32MaxPending&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#aec1303b88e2b09dae7cca79ec50ffc7a">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#af4b05e2bd48f83c0a11b72fca752c832">am_hal_mspi_state_t</a></li>
<li>ui32MaxTransactions&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a494c99c3a7624f4d1e9462f53cdabc35">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__iom__status__t.html#a8467c7d64aafa569947de1af40b16033">am_hal_iom_status_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a8acc23c1fb33942ba89982e871db32d5">am_hal_mspi_state_t</a></li>
<li>ui32Minute&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a72cd4c07aff78683504da156a6e030f2">am_hal_rtc_time_struct</a></li>
<li>ui32Module&#160;:&#160;<a class="el" href="structam__devices__iom__mb85rc256v__t.html#a9e1ff00b1c0ebe4a946eece6cbfac35c">am_devices_iom_mb85rc256v_t</a>, <a class="el" href="structam__devices__iom__mb85rs1mt__t.html#a09c90d7bdc7169e906bc51fbb9cd08ae">am_devices_iom_mb85rs1mt_t</a>, <a class="el" href="structam__devices__mspi__atxp032__t.html#a87052565fda7ff687bd67ac201dd9beb">am_devices_mspi_atxp032_t</a>, <a class="el" href="structam__devices__mspi__psram__t.html#a41d893cc5ac8351882b14332b8262d27">am_devices_mspi_psram_t</a>, <a class="el" href="structam__devices__mspi__rm67162__t.html#a0a59cf54c1952c4045abf7c0a61f7a9c">am_devices_mspi_rm67162_t</a>, <a class="el" href="structam__devices__mspi__rm69330__t.html#a4f9c65da032087734a152e0797eed574">am_devices_mspi_rm69330_t</a>, <a class="el" href="structam__devices__mspi__s25fs064s__t.html#add32a517adbaa84c2085d0a21c66a3f3">am_devices_mspi_s25fs064s_t</a>, <a class="el" href="structam__hal__adc__state__t.html#a884e675e8c1adfd387ab815b241f28f8">am_hal_adc_state_t</a>, <a class="el" href="structam__hal__ble__state__t.html#a5189caae1121591a97854c3c21676f26">am_hal_ble_state_t</a>, <a class="el" href="structam__hal__iom__i2c__device__t.html#a51653d842b3cbce2a4961f42a5d76e52">am_hal_iom_i2c_device_t</a>, <a class="el" href="structam__hal__iom__spi__device__t.html#a1118b59f0636615927e4b0c15226f283">am_hal_iom_spi_device_t</a>, <a class="el" href="structam__hal__iom__state__t.html#a887ff8a173e925924a5622eacd32b0fb">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__ios__state__t.html#af0e13235590a0d4b2d7986a5bceb31da">am_hal_ios_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a3449badd1af361a936bb207f7ad49f69">am_hal_mspi_state_t</a>, <a class="el" href="structam__hal__pdm__state__t.html#a929c246e8b8c7b9685b003c70a33990c">am_hal_pdm_state_t</a>, <a class="el" href="structam__hal__scard__state__t.html#a69297f2c2943f547aaf1bb0dc2cb1a7e">am_hal_scard_state_t</a>, <a class="el" href="structam__hal__uart__state__t.html#a4b20cfb1e2096f1c70cffbdbcf8f9281">am_hal_uart_state_t</a></li>
<li>ui32Month&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a0516ed70d431b841eb9c69713d259fd5">am_hal_rtc_time_struct</a></li>
<li>ui32NBTxnBufLength&#160;:&#160;<a class="el" href="structam__devices__mb85rc256v__config__t.html#a18dd69b59a3af68f9e1fef204a45da59">am_devices_mb85rc256v_config_t</a>, <a class="el" href="structam__devices__mb85rs1mt__config__t.html#ae71875dedeb8a9a76fe7670a0c0cdf5d">am_devices_mb85rs1mt_config_t</a>, <a class="el" href="structam__devices__mspi__atxp032__config__t.html#a845c2254439b3f4ed13f9c27329504f9">am_devices_mspi_atxp032_config_t</a>, <a class="el" href="structam__devices__mspi__psram__config__t.html#a456a85bdab36edd2cae97bc7a54b45a7">am_devices_mspi_psram_config_t</a>, <a class="el" href="structam__devices__mspi__rm67162__config__t.html#ae834fa54860d923386a87c75e15b9562">am_devices_mspi_rm67162_config_t</a>, <a class="el" href="structam__devices__mspi__rm69330__config__t.html#af7ea34746a1fa19f62c4928448ce0d47">am_devices_mspi_rm69330_config_t</a>, <a class="el" href="structam__devices__mspi__s25fs064s__config__t.html#a37ac9f2ae439e9986db3b6b28166507d">am_devices_mspi_s25fs064s_config_t</a>, <a class="el" href="structam__hal__iom__config__t.html#aa966d9bb8e7e1981ebddb8db59e7133c">am_hal_iom_config_t</a>, <a class="el" href="structam__hal__iom__state__t.html#ad4485c08b26820b4c10c8b7d074aa352">am_hal_iom_state_t</a></li>
<li>ui32NextHPIdx&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a03f3620caf10ea737fb00a68f9bc6187">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a1fdff729f86c026e85c7c5dd4054d394">am_hal_mspi_state_t</a></li>
<li>ui32NextIdx&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#ac0e728d9307c97aedef0c124d0a901aa">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#af0924fcc035d8739bcf4eb3f41c868e5">am_hal_mspi_state_t</a></li>
<li>ui32NumBytes&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#ab5111856cbab44ff7a4299522b9f4740">am_hal_iom_transfer_t</a>, <a class="el" href="structam__hal__mspi__pio__transfer__t.html#a4d3a7c6a79759eb3b2ac427952277314">am_hal_mspi_pio_transfer_t</a>, <a class="el" href="structam__hal__scard__transfer__t.html#a881a0db27ce128ffb4bf3295329c0da3">am_hal_scard_transfer_t</a>, <a class="el" href="structam__hal__uart__transfer__t.html#a2fb540da2bffbf495e53840341f4c10d">am_hal_uart_transfer_t</a></li>
<li>ui32NumCQEntries&#160;:&#160;<a class="el" href="structam__hal__mspi__state__t.html#a36ce7ebcc6ca8a322b1fa97f451a021b">am_hal_mspi_state_t</a>, <a class="el" href="structam__hal__mspi__status__t.html#a5806c1782d00e0cf79fe0307daefe795">am_hal_mspi_status_t</a></li>
<li>ui32NumHPEntries&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a491974608b3bcd01e7f0245228364155">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#ae8b86c2d5026eb0ea7aa17665c97e007">am_hal_mspi_state_t</a></li>
<li>ui32NumHPPendingEntries&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#ae237abb89d6568bbe385622a75be3cd0">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a8fc5509b5fb8b5e3475359bf68ff16ae">am_hal_mspi_state_t</a></li>
<li>ui32NumPendTransactions&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a90486fdc7c0ba5aab0416ff0b7717e2c">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__iom__status__t.html#ae5b93205ecfde217fd6df441724b403f">am_hal_iom_status_t</a></li>
<li>ui32NumSeqTransactions&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#ab2ba273f272ec10bb88719b868f70c8b">am_hal_iom_state_t</a></li>
<li>ui32NumTransactions&#160;:&#160;<a class="el" href="structam__hal__mspi__state__t.html#af977380edae3506262e9154e029cade6">am_hal_mspi_state_t</a></li>
<li>ui32NumUnSolicited&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a05a4b809048d0f447c30d137d163dd20">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#abc72ef5f976b8b8489ef12f5090b7776">am_hal_mspi_state_t</a></li>
<li>ui32Offset&#160;:&#160;<a class="el" href="structam__util__regdump__t.html#ab7f773a5aecb3178c77435dc38a1a1fd">am_util_regdump_t</a></li>
<li>ui32OFFSETHIAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a9935d35595ef359e5e46d80c50343977">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32OFFSETHIVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#afc908b94dfb04663eaa10590b17ffd75">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a6929f7d5f93b2d2f6ef1103b68843bc3">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32Options&#160;:&#160;<a class="el" href="structam__hal__iom__i2c__device__t.html#accc83689070974f9d0f956c3229c73ed">am_hal_iom_i2c_device_t</a>, <a class="el" href="structam__hal__iom__spi__device__t.html#a8036cc154fccf431f21af652563dc504">am_hal_iom_spi_device_t</a></li>
<li>ui32ParallelPortSize&#160;:&#160;<a class="el" href="structam__hal__tpiu__config__t.html#af061fa6c1db9c32e79ae6794f84c1281">am_hal_tpiu_config_t</a></li>
<li>ui32Parity&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#a843b4d99b14076c23f966abeb7b5ddeb">am_hal_scard_config_t</a>, <a class="el" href="structam__hal__uart__config__t.html#a4c4935765858187e077cf6c66be32a62">am_hal_uart_config_t</a></li>
<li>ui32PauseCondition&#160;:&#160;<a class="el" href="structam__hal__iom__cq__raw__t.html#acfcd9763728a89bf25ab6d4f9c14a76f">am_hal_iom_cq_raw_t</a>, <a class="el" href="structam__hal__iom__seq__end__t.html#ae5c6cfe6f90507044f40e2954bcc1fe6">am_hal_iom_seq_end_t</a>, <a class="el" href="structam__hal__iom__transfer__t.html#aa3d6609ffcb8bd4c5813a5ad7c8fbc8d">am_hal_iom_transfer_t</a>, <a class="el" href="structam__hal__mspi__cq__raw__t.html#a28a63b89b96d0a3bfbc27ddb0f532fa5">am_hal_mspi_cq_raw_t</a>, <a class="el" href="structam__hal__mspi__dma__transfer__t.html#a5bfc2ad30ef3e87f2cc430662afc99cf">am_hal_mspi_dma_transfer_t</a>, <a class="el" href="structam__hal__mspi__seq__end__t.html#ae6506f9404b6dee01d8815268b3b2b9a">am_hal_mspi_seq_end_t</a></li>
<li>ui32PAUSEEN2Val&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#aade8c272bbea6d422a8914c7015279df">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a0d1483c475a69a08e35e8f5b859f8cd4">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#af7dee4255e201330fc15e10c3e420d4f">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a1c08d14a77ace41536573e321ac981be">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32PAUSEENVal&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a3f63dc90142937041ade59fdcc8cd892">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a8a38049bc18d5849d38373f658ae48b8">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a735465ecd4a12cef0a9252ec97d4747d">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a87fe3607f4f8698ba7819fb0eb008c71">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32PAUSEN2Addr&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a92250c23ae8fc9a2b5956235752af4df">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a18adcc69b8e97833c9d74791f26419df">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a6f2de02528cac7642768acea1cc6e27e">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a899fc7fd3a8a4525eee5eba5006e37d1">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32PAUSENAddr&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a87033aaa8284c627e06ab9739648f833">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#afa7cf14b4128ee74f2273f8f59f5dd66">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a1eec8b0ead5b73d3ede52ef3c236501a">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a0c1c7938214d947924bb0dcd0d59599d">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32PinProtocol&#160;:&#160;<a class="el" href="structam__hal__tpiu__config__t.html#a96825333cc4a71af3535ee115e61349b">am_hal_tpiu_config_t</a></li>
<li>ui32Polarity&#160;:&#160;<a class="el" href="structam__devices__button__t.html#aed67304e44b046bcbdb4968f2b13f15b">am_devices_button_t</a>, <a class="el" href="structam__devices__led__t.html#a0b86fe07e7e5e921cdfa499f7782588c">am_devices_led_t</a></li>
<li>ui32Protocol&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#a4020235bd6a66ffbb8c4760550797a9a">am_hal_scard_config_t</a></li>
<li>ui32Qualified&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#adbb55e06e545205e65954a540f2394b6">am_hal_mcuctrl_device_t</a></li>
<li>ui32RAMBase&#160;:&#160;<a class="el" href="structam__hal__ios__config__t.html#ae0d8d9b8398a07c5aecbd494ead5dcfe">am_hal_ios_config_t</a></li>
<li>ui32ReadError&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a77ca64632758b6f567c3cf688116cb49">am_hal_rtc_time_struct</a></li>
<li>ui32ReadIndex&#160;:&#160;<a class="el" href="structam__hal__ios__buffer__t.html#ad58e73a340f8135fb4f349e1b199db2d">am_hal_ios_buffer_t</a>, <a class="el" href="structam__hal__queue__t.html#ad8a5dd633b9a57a014d108f0f0e0ea58">am_hal_queue_t</a></li>
<li>ui32ReadThreshold&#160;:&#160;<a class="el" href="structam__hal__ble__config__t.html#a3e642f36f2df1c29b85e7396937ea244">am_hal_ble_config_t</a></li>
<li>ui32ROBase&#160;:&#160;<a class="el" href="structam__hal__ios__config__t.html#a5cce1c826e674fbf98fa8289b237ba27">am_hal_ios_config_t</a></li>
<li>ui32RxBufferSize&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#a5d6a8beb278637c065e79d46c4891b69">am_hal_scard_config_t</a>, <a class="el" href="structam__hal__uart__config__t.html#a18e890bfe2ea9c1d3abac894d964c957">am_hal_uart_config_t</a></li>
<li>ui32Rxdqsdelay&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__sdr__timing__config__t.html#ac54e02c4fba0e941e9d335fac75e41ca">am_devices_mspi_psram_sdr_timing_config_t</a></li>
<li>ui32Rxneg&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__sdr__timing__config__t.html#a01ba91ee04bab77ba45705ec0ea294a8">am_devices_mspi_psram_sdr_timing_config_t</a></li>
<li>ui32RxTimeout&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#aa0a7b3672cfd97b81486a4e40ac1ae26">am_hal_scard_config_t</a></li>
<li>ui32Sample&#160;:&#160;<a class="el" href="structam__hal__adc__sample__t.html#a5634dfecd89cf5ef7bc9056a8a710d9d">am_hal_adc_sample_t</a></li>
<li>ui32SampleCount&#160;:&#160;<a class="el" href="structam__hal__adc__dma__config__t.html#a3f4b6d2cbd5762e2f74efe3984a461ff">am_hal_adc_dma_config_t</a></li>
<li>ui32ScramblingEndAddr&#160;:&#160;<a class="el" href="structam__devices__mspi__atxp032__config__t.html#a587adcce7f81ca0795817c225d7d6a0e">am_devices_mspi_atxp032_config_t</a>, <a class="el" href="structam__devices__mspi__psram__config__t.html#a08b81f4bc0922bb266ef846a4718f5b0">am_devices_mspi_psram_config_t</a>, <a class="el" href="structam__devices__mspi__rm67162__config__t.html#a452d25e7700e51040d137760f7a45563">am_devices_mspi_rm67162_config_t</a>, <a class="el" href="structam__devices__mspi__s25fs064s__config__t.html#aa91f0478e5bc0876fe90f80c7f9c5862">am_devices_mspi_s25fs064s_config_t</a></li>
<li>ui32ScramblingStartAddr&#160;:&#160;<a class="el" href="structam__devices__mspi__atxp032__config__t.html#a1dd72501ece7d9ff28e4fcffa99dae57">am_devices_mspi_atxp032_config_t</a>, <a class="el" href="structam__devices__mspi__psram__config__t.html#aad829bed30f5ed44ac3bc368676c30f4">am_devices_mspi_psram_config_t</a>, <a class="el" href="structam__devices__mspi__rm67162__config__t.html#aa22851837f0ba8a474b64bbdf4c8b36f">am_devices_mspi_rm67162_config_t</a>, <a class="el" href="structam__devices__mspi__s25fs064s__config__t.html#a2e330515d2c4e74c38a40e8efe357206">am_devices_mspi_s25fs064s_config_t</a></li>
<li>ui32Second&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a1ef2c549d6ab4a7e2c25663d93c4635d">am_hal_rtc_time_struct</a></li>
<li>ui32SETCLRAddr&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a807bc6c57d9d69ae2be3f33d661e82a7">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#ab5823fab2a12b7b4b5747716f1ea1265">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ab6a9ea5884bf0bf3970973f1978f8491">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a753037c857e5c6f7bd704f577d6defdc">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32SETCLRVal&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a0224644c8c1fd2d353fbc9c8b4d6d027">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#ad58878c03eb1dcaa20c74c27171751e1">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a564a7909aec2f7bfe4bff0c7b2e00333">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a02fd0f6245453e5e3fa1de47162d1cbd">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32SetItmBaud&#160;:&#160;<a class="el" href="structam__hal__tpiu__config__t.html#a5fc24c08daed5982dd23e1bb9e1cc53b">am_hal_tpiu_config_t</a></li>
<li>ui32SKU&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#af36bf49480a57a130dcd3cf2cecbc45c">am_hal_mcuctrl_device_t</a></li>
<li>ui32SleepClockDrift&#160;:&#160;<a class="el" href="structam__hal__ble__config__t.html#affbaf462bc4ac32c81859c79cc1e7c82">am_hal_ble_config_t</a></li>
<li>ui32Slot&#160;:&#160;<a class="el" href="structam__hal__adc__sample__t.html#a2f9073fcf5b048186e059e4cebcc5f02">am_hal_adc_sample_t</a></li>
<li>ui32SpiChipSelect&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a02fa2f2fdde84f1c0837d65bdcd53b23">am_hal_iom_transfer_t</a></li>
<li>ui32SpiClkCfg&#160;:&#160;<a class="el" href="structam__hal__ble__config__t.html#a04de3b9145016d4c95a3292b1456bd0e">am_hal_ble_config_t</a></li>
<li>ui32SRAMAddress&#160;:&#160;<a class="el" href="structam__hal__mspi__dma__transfer__t.html#a51ce78811de62d482ba63a167eaa151f">am_hal_mspi_dma_transfer_t</a></li>
<li>ui32SRAMBufferCap&#160;:&#160;<a class="el" href="structam__hal__ios__config__t.html#a53d7ebc52950fac99b5958b07785fa9c">am_hal_ios_config_t</a></li>
<li>ui32SRAMSize&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#ac7b02de65026b1e5d3b54a9864c11f04">am_hal_mcuctrl_device_t</a></li>
<li>ui32StartAddr&#160;:&#160;<a class="el" href="structam__hal__cachectrl__nc__cfg__t.html#abb12786862d4960d804a6bdae1155114">am_hal_cachectrl_nc_cfg_t</a></li>
<li>ui32StatusSetClr&#160;:&#160;<a class="el" href="structam__hal__iom__cq__raw__t.html#a46dd7f9d45012c8b48176a802c6007f2">am_hal_iom_cq_raw_t</a>, <a class="el" href="structam__hal__iom__seq__end__t.html#a699df17e946d6c7f00f67bd362439223">am_hal_iom_seq_end_t</a>, <a class="el" href="structam__hal__iom__transfer__t.html#a13fb2810c72c80a0105ac1a9ebeeeec9">am_hal_iom_transfer_t</a>, <a class="el" href="structam__hal__mspi__cq__raw__t.html#a17ab896d5458da5373b35938b39f19a4">am_hal_mspi_cq_raw_t</a>, <a class="el" href="structam__hal__mspi__dma__transfer__t.html#a24a979e7a62bccb766ecf542a1c4b30e">am_hal_mspi_dma_transfer_t</a>, <a class="el" href="structam__hal__mspi__seq__end__t.html#a5fff7d6211ed3083967d038c0b3afe5a">am_hal_mspi_seq_end_t</a></li>
<li>ui32STimerConfig&#160;:&#160;<a class="el" href="structam__hal__stimer__config__t.html#a5dd3014fe4df32138051db5bea6701ea">am_hal_stimer_config_t</a></li>
<li>ui32StopBits&#160;:&#160;<a class="el" href="structam__hal__uart__config__t.html#a8f3c2a9f014e5d28c81f9cdb858c50d3">am_hal_uart_config_t</a></li>
<li>ui32SYS&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__fault__t.html#ad014fddcf992873fd18b2242ac99cb0f">am_hal_mcuctrl_fault_t</a></li>
<li>ui32SysclkFreq&#160;:&#160;<a class="el" href="structam__hal__clkgen__status__t.html#a5fda349f6e5f70a0768a33d22029a97a">am_hal_clkgen_status_t</a></li>
<li>ui32TargetAddr&#160;:&#160;<a class="el" href="structam__hal__pdm__transfer__t.html#ab3ddb6b2ce7f036172a3d362fffc7c04">am_hal_pdm_transfer_t</a></li>
<li>ui32TargetAddress&#160;:&#160;<a class="el" href="structam__hal__adc__dma__config__t.html#af56bbb07d4cf3fbb43b6812fed686911">am_hal_adc_dma_config_t</a></li>
<li>ui32TCBSize&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a813a5f6fcb49905e3df4f2243efd9063">am_hal_mspi_dev_config_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a21d2731691330604c27058e43f4c40a6">am_hal_mspi_state_t</a></li>
<li>ui32TimeoutMs&#160;:&#160;<a class="el" href="structam__hal__scard__transfer__t.html#a00df19d3943a74c1bca99a40ec0436e3">am_hal_scard_transfer_t</a>, <a class="el" href="structam__hal__uart__transfer__t.html#ac325c9fdaecbc28c4fe8f65a75b8f8d2">am_hal_uart_transfer_t</a></li>
<li>ui32TimerAConfig&#160;:&#160;<a class="el" href="structam__hal__ctimer__config__t.html#a413aef1112866a3f789844fb3d905380">am_hal_ctimer_config_t</a></li>
<li>ui32TimerBConfig&#160;:&#160;<a class="el" href="structam__hal__ctimer__config__t.html#a0ef8e6b81894baf794350c5368fc6899">am_hal_ctimer_config_t</a></li>
<li>ui32TotalCount&#160;:&#160;<a class="el" href="structam__hal__pdm__transfer__t.html#a19331f40d1518a09b5422351747c22d7">am_hal_pdm_transfer_t</a></li>
<li>ui32TraceClkIn&#160;:&#160;<a class="el" href="structam__hal__tpiu__config__t.html#a1412202b98eb57c2ab9e837a2b2fb4a4">am_hal_tpiu_config_t</a></li>
<li>ui32TransferCount&#160;:&#160;<a class="el" href="structam__hal__mspi__dma__transfer__t.html#aec4ca08a17740feb593a4251cdf3f243">am_hal_mspi_dma_transfer_t</a></li>
<li>ui32TransferIndex&#160;:&#160;<a class="el" href="structam__hal__ble__state__t.html#afc6e475de32b5e5bc21ab344b825f8d2">am_hal_ble_state_t</a></li>
<li>ui32Turnaround&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__sdr__timing__config__t.html#a81b4a655dc081674f8dd262b6d1bcb88">am_devices_mspi_psram_sdr_timing_config_t</a></li>
<li>ui32TxBufferSize&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#aa2a5d828e64f659fa4f37a62e082ec44">am_hal_scard_config_t</a>, <a class="el" href="structam__hal__uart__config__t.html#a8199a91b61190433dbccf581cde71a58">am_hal_uart_config_t</a></li>
<li>ui32TxnInt&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a4e8a4815f81da8dba88287ff235761be">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a00760a984bff192c391d6bfa9c212b76">am_hal_mspi_state_t</a></li>
<li>ui32TxTimeout&#160;:&#160;<a class="el" href="structam__hal__scard__config__t.html#a69dfe482f55494e42bf6781b27974def">am_hal_scard_config_t</a></li>
<li>ui32Type&#160;:&#160;<a class="el" href="structam__hal__ble__patch__t.html#a688d7893c58fd2ecb684af576a692ef9">am_hal_ble_patch_t</a></li>
<li>ui32Upper&#160;:&#160;<a class="el" href="structam__hal__adc__window__config__t.html#a4f39a12f7ee8b1834dd5252198103d94">am_hal_adc_window_config_t</a></li>
<li>ui32UserIntCfg&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a1a08ccbc2747616ea980f8e4d038ecd4">am_hal_iom_state_t</a></li>
<li>ui32VendorID&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#aac35f6931d6425cbaecc358652c95da3">am_hal_mcuctrl_device_t</a></li>
<li>ui32Weekday&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a7003713083bd24f4392451489ae7ea13">am_hal_rtc_time_struct</a></li>
<li>ui32WriteIndex&#160;:&#160;<a class="el" href="structam__hal__ios__buffer__t.html#a814c584a43cad4008bffcd573d885d2b">am_hal_ios_buffer_t</a>, <a class="el" href="structam__hal__queue__t.html#a3d7a7a5bcee348a16ec5683b71393510">am_hal_queue_t</a></li>
<li>ui32WriteThreshold&#160;:&#160;<a class="el" href="structam__hal__ble__config__t.html#a4d8b32c94e34735dd42767a2f52d9071">am_hal_ble_config_t</a></li>
<li>ui32Year&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#aee32ff5e5c74a703d05262845737749b">am_hal_rtc_time_struct</a></li>
<li>ui8ChipRevMaj&#160;:&#160;<a class="el" href="structam__util__id__t.html#ad57f351bcc37cae7e914fe02973368be">am_util_id_t</a></li>
<li>ui8ChipRevMin&#160;:&#160;<a class="el" href="structam__util__id__t.html#a86c4d393dbdc59be1851501a86100e48">am_util_id_t</a></li>
<li>ui8Command&#160;:&#160;<a class="el" href="structam__hal__ble__transfer__t.html#a3bfdcc583e26d6149eb1dca502cdc40b">am_hal_ble_transfer_t</a></li>
<li>ui8DQSDelay&#160;:&#160;<a class="el" href="structam__hal__mspi__dqs__t.html#a73238dc52ea7b2b8785d2797f0412590">am_hal_mspi_dqs_t</a></li>
<li>ui8OffsetLen&#160;:&#160;<a class="el" href="structam__hal__ble__transfer__t.html#ad318ae34a41773a81a525303b2ce0428">am_hal_ble_transfer_t</a></li>
<li>ui8Priority&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a33e713bf6c615e467cec4d4bb550d1a1">am_hal_iom_transfer_t</a>, <a class="el" href="structam__hal__mspi__dma__transfer__t.html#a5582a9c2211f03a588429272e9870858">am_hal_mspi_dma_transfer_t</a></li>
<li>ui8ReadInstr&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a07484a6d0d6b7b904d5171e656253da7">am_hal_mspi_dev_config_t</a></li>
<li>ui8RepeatCount&#160;:&#160;<a class="el" href="structam__hal__ble__transfer__t.html#a8eaf714c6a26625b566bd2c7c6b2acc9">am_hal_ble_transfer_t</a>, <a class="el" href="structam__hal__iom__transfer__t.html#a235325ad16ea516a82b2f07c0e4edec6">am_hal_iom_transfer_t</a></li>
<li>ui8RxDQSDelay&#160;:&#160;<a class="el" href="structam__hal__mspi__dqs__t.html#adba5fb93a0b5ed0020e5a3f19b975c6d">am_hal_mspi_dqs_t</a></li>
<li>ui8SecBootFeature&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__feature__t.html#af4f4c698c212f023064b1553ee66de7e">am_hal_mcuctrl_feature_t</a></li>
<li>ui8TurnAround&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a82521c86f3195997c67ccc6846248fb5">am_hal_mspi_dev_config_t</a></li>
<li>ui8TxDQSDelay&#160;:&#160;<a class="el" href="structam__hal__mspi__dqs__t.html#a654c5bf0d4b1e842b535a176c3a648dd">am_hal_mspi_dqs_t</a></li>
<li>ui8WriteInstr&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a3cd299a29ef025acd3519da3e57661cc">am_hal_mspi_dev_config_t</a></li>
<li>ui8WriteLatency&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a36dd55c213f06be7e497879b96e20a63">am_hal_mspi_dev_config_t</a></li>
<li>uIOMnum&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#ab2bcd8c3074e77ad31234108e6c18e44">am_hal_gpio_pincfg_t</a></li>
<li>uNCE&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#aeb853fefb42fdcafc467a3b11aa98194">am_hal_gpio_pincfg_t</a></li>
<li>uPeerInfo&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#ab317dcb6cba6a9739b013ca2e3e68208">am_hal_iom_transfer_t</a></li>
<li>uRsvd22&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#a1bd4c5477a12de156cd75f72bdb6bac0">am_hal_gpio_pincfg_t</a></li>
<li>uRsvd23&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#a37f4199e36aa59f70440421acab9553e">am_hal_gpio_pincfg_t</a></li>
</ul>
</div><!-- contents -->
<hr size="1">
    <body>
        <div id="footer" align="right">        
            <small>
                Generated on Fri Mar 17 2023 22:40:41 for the AmbiqSuite User Guide by&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="./ambiq_logo.png" alt="Ambiq"/></a>&nbsp&nbsp Copyright &copy; 2023&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>
