
![mux41](https://github.com/imvietp/Verilog_modules/assets/125435826/55ce8077-b33a-4142-a4a6-f98194131f7f)
