# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# Date created = 02:59:45  May 22, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM570T100C5
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:59:45  MAY 22, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_location_assignment PIN_36 -to LED_1
set_location_assignment PIN_54 -to SW_2
set_location_assignment PIN_55 -to SW_1
set_location_assignment PIN_53 -to SW_3
set_location_assignment PIN_38 -to LED_2
set_location_assignment PIN_40 -to LED_3
set_location_assignment PIN_41 -to LED_4
set_location_assignment PIN_42 -to LED_5
set_location_assignment PIN_43 -to LED_6
set_location_assignment PIN_44 -to LED_7
set_location_assignment PIN_47 -to LED_8
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER LED_2 -section_id LED
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER LED_3 -section_id LED
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER LED_4 -section_id LED
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER LED_5 -section_id LED
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER LED_6 -section_id LED
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER LED_7 -section_id LED
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER LED_8 -section_id LED
set_global_assignment -name ASSIGNMENT_GROUP_MEMBER LED_1 -section_id LED
set_location_assignment PIN_64 -to clk
set_location_assignment PIN_52 -to BUZZER
set_location_assignment PIN_20 -to SC1602_DB6
set_location_assignment PIN_19 -to SC1602_DB7
set_location_assignment PIN_21 -to SC1602_DB5
set_location_assignment PIN_26 -to SC1602_DB4
set_location_assignment PIN_27 -to SC1602_DB3
set_location_assignment PIN_28 -to SC1602_DB2
set_location_assignment PIN_29 -to SC1602_DB1
set_location_assignment PIN_30 -to SC1602_DB0
set_location_assignment PIN_33 -to SC1602_ENABLE
set_location_assignment PIN_34 -to SC1602_RW
set_location_assignment PIN_35 -to SC1602_RS
set_location_assignment PIN_5 -to SEG7_A
set_location_assignment PIN_6 -to SEG7_B
set_location_assignment PIN_7 -to SEG7_C
set_location_assignment PIN_8 -to SEG7_D
set_location_assignment PIN_15 -to SEG7_E
set_location_assignment PIN_16 -to SEG7_F
set_location_assignment PIN_17 -to SEG7_G
set_location_assignment PIN_18 -to SEG7_DP
set_location_assignment PIN_1 -to SEG7_CTL1
set_location_assignment PIN_2 -to SEG7_CTL2
set_location_assignment PIN_3 -to SEG7_CTL3
set_location_assignment PIN_4 -to SEG7_CTL4
set_global_assignment -name VERILOG_FILE test.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR"