<stg><name>convolve_Loop_BUFFER_RESET_proc</name>


<trans_list>

<trans id="1200" from="1" to="2">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="2" to="2">
<condition id="137">
<or_exp><and_exp><literal name="exitcond7_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="2" to="3">
<condition id="139">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="3" to="154">
<condition id="295">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="3" to="4">
<condition id="446">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="4" to="5">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="5" to="6">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="6" to="7">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="7" to="8">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="8" to="9">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="9" to="10">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="10" to="11">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="11" to="12">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="12" to="13">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="13" to="14">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="14" to="15">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="15" to="16">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="16" to="17">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="17" to="18">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="18" to="19">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="19" to="20">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="20" to="21">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="21" to="22">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="22" to="23">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="23" to="24">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="24" to="25">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="25" to="26">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="26" to="27">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="27" to="28">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="28" to="29">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="29" to="30">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="30" to="31">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="31" to="32">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="32" to="33">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="33" to="34">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="34" to="35">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="35" to="36">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="36" to="37">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="37" to="38">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="38" to="39">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="39" to="40">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="40" to="41">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="41" to="42">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="42" to="43">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="43" to="44">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="44" to="45">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="45" to="46">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="46" to="47">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="47" to="48">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="48" to="49">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="49" to="50">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="50" to="51">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="51" to="52">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="52" to="53">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="53" to="54">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="54" to="55">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="55" to="56">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="56" to="57">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="57" to="58">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="58" to="59">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="59" to="60">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="60" to="61">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="61" to="62">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="62" to="63">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="63" to="64">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="64" to="65">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="65" to="66">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="66" to="67">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="67" to="68">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="68" to="69">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="69" to="70">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="70" to="71">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="71" to="72">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="72" to="73">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="73" to="74">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="74" to="75">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="75" to="76">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="76" to="77">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="77" to="78">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="78" to="79">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="79" to="80">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="80" to="81">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="81" to="82">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="82" to="83">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="83" to="84">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="84" to="85">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="85" to="86">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="86" to="87">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="87" to="88">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="88" to="89">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="89" to="90">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="90" to="91">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="91" to="92">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="92" to="93">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="93" to="94">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="94" to="95">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="95" to="96">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="96" to="97">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="97" to="98">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="98" to="99">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="99" to="100">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="100" to="101">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="101" to="102">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="102" to="103">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="103" to="104">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="104" to="105">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="105" to="106">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="106" to="107">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="107" to="108">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="108" to="109">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="109" to="110">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="110" to="111">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="111" to="112">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="112" to="113">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="113" to="114">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="114" to="115">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="115" to="116">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="116" to="117">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="117" to="118">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="118" to="119">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="119" to="120">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="120" to="121">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="121" to="122">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="122" to="123">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="123" to="124">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="124" to="125">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="125" to="126">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="126" to="127">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="127" to="128">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="128" to="129">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="129" to="130">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="130" to="131">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="131" to="132">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="132" to="133">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="133" to="134">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="134" to="135">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="135" to="136">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="136" to="137">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="137" to="138">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="138" to="139">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="139" to="140">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="140" to="141">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="141" to="142">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="142" to="143">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="143" to="144">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="144" to="145">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="145" to="146">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="146" to="147">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="147" to="148">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="148" to="149">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="149" to="150">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="150" to="151">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="151" to="152">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="152" to="153">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="153" to="3">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i8* %image_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i8* %conv_output_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface([25 x float]* %weights, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:3  %linebuff = alloca [117 x i8], align 1

]]></node>
<StgValue><ssdm name="linebuff"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %pos_0_i_i = phi i7 [ 0, %newFuncRoot ], [ %pos, %1 ]

]]></node>
<StgValue><ssdm name="pos_0_i_i"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond7_i_i = icmp eq i7 %pos_0_i_i, -11

]]></node>
<StgValue><ssdm name="exitcond7_i_i"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 117, i64 117, i64 117)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %pos = add i7 %pos_0_i_i, 1

]]></node>
<StgValue><ssdm name="pos"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond7_i_i, label %.preheader9.preheader, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond7_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond7_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_i = zext i7 %pos_0_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond7_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %linebuff_addr = getelementptr [117 x i8]* %linebuff, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="linebuff_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond7_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 0, i8* %linebuff_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond7_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:0  %linebuff_addr_1 = getelementptr [117 x i8]* %linebuff, i64 0, i64 1

]]></node>
<StgValue><ssdm name="linebuff_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:1  %linebuff_addr_2 = getelementptr [117 x i8]* %linebuff, i64 0, i64 0

]]></node>
<StgValue><ssdm name="linebuff_addr_2"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:2  %linebuff_addr_3 = getelementptr [117 x i8]* %linebuff, i64 0, i64 2

]]></node>
<StgValue><ssdm name="linebuff_addr_3"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:3  %linebuff_addr_4 = getelementptr [117 x i8]* %linebuff, i64 0, i64 3

]]></node>
<StgValue><ssdm name="linebuff_addr_4"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:4  %linebuff_addr_5 = getelementptr [117 x i8]* %linebuff, i64 0, i64 4

]]></node>
<StgValue><ssdm name="linebuff_addr_5"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:5  %linebuff_addr_6 = getelementptr [117 x i8]* %linebuff, i64 0, i64 5

]]></node>
<StgValue><ssdm name="linebuff_addr_6"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:6  %linebuff_addr_7 = getelementptr [117 x i8]* %linebuff, i64 0, i64 6

]]></node>
<StgValue><ssdm name="linebuff_addr_7"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:7  %linebuff_addr_8 = getelementptr [117 x i8]* %linebuff, i64 0, i64 7

]]></node>
<StgValue><ssdm name="linebuff_addr_8"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:8  %linebuff_addr_9 = getelementptr [117 x i8]* %linebuff, i64 0, i64 8

]]></node>
<StgValue><ssdm name="linebuff_addr_9"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:9  %linebuff_addr_10 = getelementptr [117 x i8]* %linebuff, i64 0, i64 9

]]></node>
<StgValue><ssdm name="linebuff_addr_10"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:10  %linebuff_addr_11 = getelementptr [117 x i8]* %linebuff, i64 0, i64 10

]]></node>
<StgValue><ssdm name="linebuff_addr_11"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:11  %linebuff_addr_12 = getelementptr [117 x i8]* %linebuff, i64 0, i64 11

]]></node>
<StgValue><ssdm name="linebuff_addr_12"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:12  %linebuff_addr_13 = getelementptr [117 x i8]* %linebuff, i64 0, i64 12

]]></node>
<StgValue><ssdm name="linebuff_addr_13"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:13  %linebuff_addr_14 = getelementptr [117 x i8]* %linebuff, i64 0, i64 13

]]></node>
<StgValue><ssdm name="linebuff_addr_14"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:14  %linebuff_addr_15 = getelementptr [117 x i8]* %linebuff, i64 0, i64 14

]]></node>
<StgValue><ssdm name="linebuff_addr_15"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:15  %linebuff_addr_16 = getelementptr [117 x i8]* %linebuff, i64 0, i64 15

]]></node>
<StgValue><ssdm name="linebuff_addr_16"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:16  %linebuff_addr_17 = getelementptr [117 x i8]* %linebuff, i64 0, i64 16

]]></node>
<StgValue><ssdm name="linebuff_addr_17"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:17  %linebuff_addr_18 = getelementptr [117 x i8]* %linebuff, i64 0, i64 17

]]></node>
<StgValue><ssdm name="linebuff_addr_18"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:18  %linebuff_addr_19 = getelementptr [117 x i8]* %linebuff, i64 0, i64 18

]]></node>
<StgValue><ssdm name="linebuff_addr_19"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:19  %linebuff_addr_20 = getelementptr [117 x i8]* %linebuff, i64 0, i64 19

]]></node>
<StgValue><ssdm name="linebuff_addr_20"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:20  %linebuff_addr_21 = getelementptr [117 x i8]* %linebuff, i64 0, i64 20

]]></node>
<StgValue><ssdm name="linebuff_addr_21"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:21  %linebuff_addr_22 = getelementptr [117 x i8]* %linebuff, i64 0, i64 21

]]></node>
<StgValue><ssdm name="linebuff_addr_22"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:22  %linebuff_addr_23 = getelementptr [117 x i8]* %linebuff, i64 0, i64 22

]]></node>
<StgValue><ssdm name="linebuff_addr_23"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:23  %linebuff_addr_24 = getelementptr [117 x i8]* %linebuff, i64 0, i64 23

]]></node>
<StgValue><ssdm name="linebuff_addr_24"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:24  %linebuff_addr_25 = getelementptr [117 x i8]* %linebuff, i64 0, i64 24

]]></node>
<StgValue><ssdm name="linebuff_addr_25"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:25  %linebuff_addr_26 = getelementptr [117 x i8]* %linebuff, i64 0, i64 25

]]></node>
<StgValue><ssdm name="linebuff_addr_26"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:26  %linebuff_addr_27 = getelementptr [117 x i8]* %linebuff, i64 0, i64 26

]]></node>
<StgValue><ssdm name="linebuff_addr_27"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:27  %linebuff_addr_28 = getelementptr [117 x i8]* %linebuff, i64 0, i64 27

]]></node>
<StgValue><ssdm name="linebuff_addr_28"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:28  %linebuff_addr_29 = getelementptr [117 x i8]* %linebuff, i64 0, i64 28

]]></node>
<StgValue><ssdm name="linebuff_addr_29"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:29  %linebuff_addr_30 = getelementptr [117 x i8]* %linebuff, i64 0, i64 29

]]></node>
<StgValue><ssdm name="linebuff_addr_30"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:30  %linebuff_addr_31 = getelementptr [117 x i8]* %linebuff, i64 0, i64 30

]]></node>
<StgValue><ssdm name="linebuff_addr_31"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:31  %linebuff_addr_32 = getelementptr [117 x i8]* %linebuff, i64 0, i64 31

]]></node>
<StgValue><ssdm name="linebuff_addr_32"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:32  %linebuff_addr_33 = getelementptr [117 x i8]* %linebuff, i64 0, i64 32

]]></node>
<StgValue><ssdm name="linebuff_addr_33"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:33  %linebuff_addr_34 = getelementptr [117 x i8]* %linebuff, i64 0, i64 33

]]></node>
<StgValue><ssdm name="linebuff_addr_34"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:34  %linebuff_addr_35 = getelementptr [117 x i8]* %linebuff, i64 0, i64 34

]]></node>
<StgValue><ssdm name="linebuff_addr_35"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:35  %linebuff_addr_36 = getelementptr [117 x i8]* %linebuff, i64 0, i64 35

]]></node>
<StgValue><ssdm name="linebuff_addr_36"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:36  %linebuff_addr_37 = getelementptr [117 x i8]* %linebuff, i64 0, i64 36

]]></node>
<StgValue><ssdm name="linebuff_addr_37"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:37  %linebuff_addr_38 = getelementptr [117 x i8]* %linebuff, i64 0, i64 37

]]></node>
<StgValue><ssdm name="linebuff_addr_38"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:38  %linebuff_addr_39 = getelementptr [117 x i8]* %linebuff, i64 0, i64 38

]]></node>
<StgValue><ssdm name="linebuff_addr_39"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:39  %linebuff_addr_40 = getelementptr [117 x i8]* %linebuff, i64 0, i64 39

]]></node>
<StgValue><ssdm name="linebuff_addr_40"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:40  %linebuff_addr_41 = getelementptr [117 x i8]* %linebuff, i64 0, i64 40

]]></node>
<StgValue><ssdm name="linebuff_addr_41"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:41  %linebuff_addr_42 = getelementptr [117 x i8]* %linebuff, i64 0, i64 41

]]></node>
<StgValue><ssdm name="linebuff_addr_42"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:42  %linebuff_addr_43 = getelementptr [117 x i8]* %linebuff, i64 0, i64 42

]]></node>
<StgValue><ssdm name="linebuff_addr_43"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:43  %linebuff_addr_44 = getelementptr [117 x i8]* %linebuff, i64 0, i64 43

]]></node>
<StgValue><ssdm name="linebuff_addr_44"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:44  %linebuff_addr_45 = getelementptr [117 x i8]* %linebuff, i64 0, i64 44

]]></node>
<StgValue><ssdm name="linebuff_addr_45"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:45  %linebuff_addr_46 = getelementptr [117 x i8]* %linebuff, i64 0, i64 45

]]></node>
<StgValue><ssdm name="linebuff_addr_46"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:46  %linebuff_addr_47 = getelementptr [117 x i8]* %linebuff, i64 0, i64 46

]]></node>
<StgValue><ssdm name="linebuff_addr_47"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:47  %linebuff_addr_48 = getelementptr [117 x i8]* %linebuff, i64 0, i64 47

]]></node>
<StgValue><ssdm name="linebuff_addr_48"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:48  %linebuff_addr_49 = getelementptr [117 x i8]* %linebuff, i64 0, i64 48

]]></node>
<StgValue><ssdm name="linebuff_addr_49"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:49  %linebuff_addr_50 = getelementptr [117 x i8]* %linebuff, i64 0, i64 49

]]></node>
<StgValue><ssdm name="linebuff_addr_50"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:50  %linebuff_addr_51 = getelementptr [117 x i8]* %linebuff, i64 0, i64 50

]]></node>
<StgValue><ssdm name="linebuff_addr_51"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:51  %linebuff_addr_52 = getelementptr [117 x i8]* %linebuff, i64 0, i64 51

]]></node>
<StgValue><ssdm name="linebuff_addr_52"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:52  %linebuff_addr_53 = getelementptr [117 x i8]* %linebuff, i64 0, i64 52

]]></node>
<StgValue><ssdm name="linebuff_addr_53"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:53  %linebuff_addr_54 = getelementptr [117 x i8]* %linebuff, i64 0, i64 53

]]></node>
<StgValue><ssdm name="linebuff_addr_54"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:54  %linebuff_addr_55 = getelementptr [117 x i8]* %linebuff, i64 0, i64 54

]]></node>
<StgValue><ssdm name="linebuff_addr_55"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:55  %linebuff_addr_56 = getelementptr [117 x i8]* %linebuff, i64 0, i64 55

]]></node>
<StgValue><ssdm name="linebuff_addr_56"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:56  %linebuff_addr_57 = getelementptr [117 x i8]* %linebuff, i64 0, i64 56

]]></node>
<StgValue><ssdm name="linebuff_addr_57"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:57  %linebuff_addr_58 = getelementptr [117 x i8]* %linebuff, i64 0, i64 57

]]></node>
<StgValue><ssdm name="linebuff_addr_58"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:58  %linebuff_addr_59 = getelementptr [117 x i8]* %linebuff, i64 0, i64 58

]]></node>
<StgValue><ssdm name="linebuff_addr_59"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:59  %linebuff_addr_60 = getelementptr [117 x i8]* %linebuff, i64 0, i64 59

]]></node>
<StgValue><ssdm name="linebuff_addr_60"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:60  %linebuff_addr_61 = getelementptr [117 x i8]* %linebuff, i64 0, i64 60

]]></node>
<StgValue><ssdm name="linebuff_addr_61"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:61  %linebuff_addr_62 = getelementptr [117 x i8]* %linebuff, i64 0, i64 61

]]></node>
<StgValue><ssdm name="linebuff_addr_62"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:62  %linebuff_addr_63 = getelementptr [117 x i8]* %linebuff, i64 0, i64 62

]]></node>
<StgValue><ssdm name="linebuff_addr_63"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:63  %linebuff_addr_64 = getelementptr [117 x i8]* %linebuff, i64 0, i64 63

]]></node>
<StgValue><ssdm name="linebuff_addr_64"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:64  %linebuff_addr_65 = getelementptr [117 x i8]* %linebuff, i64 0, i64 64

]]></node>
<StgValue><ssdm name="linebuff_addr_65"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:65  %linebuff_addr_66 = getelementptr [117 x i8]* %linebuff, i64 0, i64 65

]]></node>
<StgValue><ssdm name="linebuff_addr_66"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:66  %linebuff_addr_67 = getelementptr [117 x i8]* %linebuff, i64 0, i64 66

]]></node>
<StgValue><ssdm name="linebuff_addr_67"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:67  %linebuff_addr_68 = getelementptr [117 x i8]* %linebuff, i64 0, i64 67

]]></node>
<StgValue><ssdm name="linebuff_addr_68"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:68  %linebuff_addr_69 = getelementptr [117 x i8]* %linebuff, i64 0, i64 68

]]></node>
<StgValue><ssdm name="linebuff_addr_69"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:69  %linebuff_addr_70 = getelementptr [117 x i8]* %linebuff, i64 0, i64 69

]]></node>
<StgValue><ssdm name="linebuff_addr_70"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:70  %linebuff_addr_71 = getelementptr [117 x i8]* %linebuff, i64 0, i64 70

]]></node>
<StgValue><ssdm name="linebuff_addr_71"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:71  %linebuff_addr_72 = getelementptr [117 x i8]* %linebuff, i64 0, i64 71

]]></node>
<StgValue><ssdm name="linebuff_addr_72"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:72  %linebuff_addr_73 = getelementptr [117 x i8]* %linebuff, i64 0, i64 72

]]></node>
<StgValue><ssdm name="linebuff_addr_73"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:73  %linebuff_addr_74 = getelementptr [117 x i8]* %linebuff, i64 0, i64 73

]]></node>
<StgValue><ssdm name="linebuff_addr_74"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:74  %linebuff_addr_75 = getelementptr [117 x i8]* %linebuff, i64 0, i64 74

]]></node>
<StgValue><ssdm name="linebuff_addr_75"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:75  %linebuff_addr_76 = getelementptr [117 x i8]* %linebuff, i64 0, i64 75

]]></node>
<StgValue><ssdm name="linebuff_addr_76"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:76  %linebuff_addr_77 = getelementptr [117 x i8]* %linebuff, i64 0, i64 76

]]></node>
<StgValue><ssdm name="linebuff_addr_77"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:77  %linebuff_addr_78 = getelementptr [117 x i8]* %linebuff, i64 0, i64 77

]]></node>
<StgValue><ssdm name="linebuff_addr_78"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:78  %linebuff_addr_79 = getelementptr [117 x i8]* %linebuff, i64 0, i64 78

]]></node>
<StgValue><ssdm name="linebuff_addr_79"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:79  %linebuff_addr_80 = getelementptr [117 x i8]* %linebuff, i64 0, i64 79

]]></node>
<StgValue><ssdm name="linebuff_addr_80"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:80  %linebuff_addr_81 = getelementptr [117 x i8]* %linebuff, i64 0, i64 80

]]></node>
<StgValue><ssdm name="linebuff_addr_81"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:81  %linebuff_addr_82 = getelementptr [117 x i8]* %linebuff, i64 0, i64 81

]]></node>
<StgValue><ssdm name="linebuff_addr_82"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:82  %linebuff_addr_83 = getelementptr [117 x i8]* %linebuff, i64 0, i64 82

]]></node>
<StgValue><ssdm name="linebuff_addr_83"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:83  %linebuff_addr_84 = getelementptr [117 x i8]* %linebuff, i64 0, i64 83

]]></node>
<StgValue><ssdm name="linebuff_addr_84"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:84  %linebuff_addr_85 = getelementptr [117 x i8]* %linebuff, i64 0, i64 84

]]></node>
<StgValue><ssdm name="linebuff_addr_85"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:85  %linebuff_addr_86 = getelementptr [117 x i8]* %linebuff, i64 0, i64 85

]]></node>
<StgValue><ssdm name="linebuff_addr_86"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:86  %linebuff_addr_87 = getelementptr [117 x i8]* %linebuff, i64 0, i64 86

]]></node>
<StgValue><ssdm name="linebuff_addr_87"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:87  %linebuff_addr_88 = getelementptr [117 x i8]* %linebuff, i64 0, i64 87

]]></node>
<StgValue><ssdm name="linebuff_addr_88"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:88  %linebuff_addr_89 = getelementptr [117 x i8]* %linebuff, i64 0, i64 88

]]></node>
<StgValue><ssdm name="linebuff_addr_89"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:89  %linebuff_addr_90 = getelementptr [117 x i8]* %linebuff, i64 0, i64 89

]]></node>
<StgValue><ssdm name="linebuff_addr_90"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:90  %linebuff_addr_91 = getelementptr [117 x i8]* %linebuff, i64 0, i64 90

]]></node>
<StgValue><ssdm name="linebuff_addr_91"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:91  %linebuff_addr_92 = getelementptr [117 x i8]* %linebuff, i64 0, i64 91

]]></node>
<StgValue><ssdm name="linebuff_addr_92"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:92  %linebuff_addr_93 = getelementptr [117 x i8]* %linebuff, i64 0, i64 92

]]></node>
<StgValue><ssdm name="linebuff_addr_93"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:93  %linebuff_addr_94 = getelementptr [117 x i8]* %linebuff, i64 0, i64 93

]]></node>
<StgValue><ssdm name="linebuff_addr_94"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:94  %linebuff_addr_95 = getelementptr [117 x i8]* %linebuff, i64 0, i64 94

]]></node>
<StgValue><ssdm name="linebuff_addr_95"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:95  %linebuff_addr_96 = getelementptr [117 x i8]* %linebuff, i64 0, i64 95

]]></node>
<StgValue><ssdm name="linebuff_addr_96"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:96  %linebuff_addr_97 = getelementptr [117 x i8]* %linebuff, i64 0, i64 96

]]></node>
<StgValue><ssdm name="linebuff_addr_97"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:97  %linebuff_addr_98 = getelementptr [117 x i8]* %linebuff, i64 0, i64 97

]]></node>
<StgValue><ssdm name="linebuff_addr_98"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:98  %linebuff_addr_99 = getelementptr [117 x i8]* %linebuff, i64 0, i64 98

]]></node>
<StgValue><ssdm name="linebuff_addr_99"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:99  %linebuff_addr_100 = getelementptr [117 x i8]* %linebuff, i64 0, i64 99

]]></node>
<StgValue><ssdm name="linebuff_addr_100"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:100  %linebuff_addr_101 = getelementptr [117 x i8]* %linebuff, i64 0, i64 100

]]></node>
<StgValue><ssdm name="linebuff_addr_101"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:101  %linebuff_addr_102 = getelementptr [117 x i8]* %linebuff, i64 0, i64 101

]]></node>
<StgValue><ssdm name="linebuff_addr_102"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:102  %linebuff_addr_103 = getelementptr [117 x i8]* %linebuff, i64 0, i64 102

]]></node>
<StgValue><ssdm name="linebuff_addr_103"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:103  %linebuff_addr_104 = getelementptr [117 x i8]* %linebuff, i64 0, i64 103

]]></node>
<StgValue><ssdm name="linebuff_addr_104"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:104  %linebuff_addr_105 = getelementptr [117 x i8]* %linebuff, i64 0, i64 104

]]></node>
<StgValue><ssdm name="linebuff_addr_105"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:105  %linebuff_addr_106 = getelementptr [117 x i8]* %linebuff, i64 0, i64 105

]]></node>
<StgValue><ssdm name="linebuff_addr_106"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:106  %linebuff_addr_107 = getelementptr [117 x i8]* %linebuff, i64 0, i64 106

]]></node>
<StgValue><ssdm name="linebuff_addr_107"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:107  %linebuff_addr_108 = getelementptr [117 x i8]* %linebuff, i64 0, i64 107

]]></node>
<StgValue><ssdm name="linebuff_addr_108"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:108  %linebuff_addr_109 = getelementptr [117 x i8]* %linebuff, i64 0, i64 108

]]></node>
<StgValue><ssdm name="linebuff_addr_109"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:109  %linebuff_addr_110 = getelementptr [117 x i8]* %linebuff, i64 0, i64 109

]]></node>
<StgValue><ssdm name="linebuff_addr_110"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:110  %linebuff_addr_111 = getelementptr [117 x i8]* %linebuff, i64 0, i64 110

]]></node>
<StgValue><ssdm name="linebuff_addr_111"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:111  %linebuff_addr_112 = getelementptr [117 x i8]* %linebuff, i64 0, i64 111

]]></node>
<StgValue><ssdm name="linebuff_addr_112"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:112  %linebuff_addr_113 = getelementptr [117 x i8]* %linebuff, i64 0, i64 112

]]></node>
<StgValue><ssdm name="linebuff_addr_113"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:113  %linebuff_addr_114 = getelementptr [117 x i8]* %linebuff, i64 0, i64 113

]]></node>
<StgValue><ssdm name="linebuff_addr_114"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:114  %linebuff_addr_115 = getelementptr [117 x i8]* %linebuff, i64 0, i64 114

]]></node>
<StgValue><ssdm name="linebuff_addr_115"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:115  %linebuff_addr_116 = getelementptr [117 x i8]* %linebuff, i64 0, i64 115

]]></node>
<StgValue><ssdm name="linebuff_addr_116"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:116  %linebuff_addr_117 = getelementptr [117 x i8]* %linebuff, i64 0, i64 116

]]></node>
<StgValue><ssdm name="linebuff_addr_117"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:117  %weights_addr = getelementptr [25 x float]* %weights, i64 0, i64 0

]]></node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:118  %weights_addr_1 = getelementptr [25 x float]* %weights, i64 0, i64 1

]]></node>
<StgValue><ssdm name="weights_addr_1"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:119  %weights_addr_2 = getelementptr [25 x float]* %weights, i64 0, i64 2

]]></node>
<StgValue><ssdm name="weights_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:120  %weights_addr_3 = getelementptr [25 x float]* %weights, i64 0, i64 3

]]></node>
<StgValue><ssdm name="weights_addr_3"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:121  %weights_addr_4 = getelementptr [25 x float]* %weights, i64 0, i64 4

]]></node>
<StgValue><ssdm name="weights_addr_4"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:122  %weights_addr_5 = getelementptr [25 x float]* %weights, i64 0, i64 5

]]></node>
<StgValue><ssdm name="weights_addr_5"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:123  %weights_addr_6 = getelementptr [25 x float]* %weights, i64 0, i64 6

]]></node>
<StgValue><ssdm name="weights_addr_6"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:124  %weights_addr_7 = getelementptr [25 x float]* %weights, i64 0, i64 7

]]></node>
<StgValue><ssdm name="weights_addr_7"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:125  %weights_addr_8 = getelementptr [25 x float]* %weights, i64 0, i64 8

]]></node>
<StgValue><ssdm name="weights_addr_8"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:126  %weights_addr_9 = getelementptr [25 x float]* %weights, i64 0, i64 9

]]></node>
<StgValue><ssdm name="weights_addr_9"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:127  %weights_addr_10 = getelementptr [25 x float]* %weights, i64 0, i64 10

]]></node>
<StgValue><ssdm name="weights_addr_10"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:128  %weights_addr_11 = getelementptr [25 x float]* %weights, i64 0, i64 11

]]></node>
<StgValue><ssdm name="weights_addr_11"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:129  %weights_addr_12 = getelementptr [25 x float]* %weights, i64 0, i64 12

]]></node>
<StgValue><ssdm name="weights_addr_12"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:130  %weights_addr_13 = getelementptr [25 x float]* %weights, i64 0, i64 13

]]></node>
<StgValue><ssdm name="weights_addr_13"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:131  %weights_addr_14 = getelementptr [25 x float]* %weights, i64 0, i64 14

]]></node>
<StgValue><ssdm name="weights_addr_14"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:132  %weights_addr_15 = getelementptr [25 x float]* %weights, i64 0, i64 15

]]></node>
<StgValue><ssdm name="weights_addr_15"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:133  %weights_addr_16 = getelementptr [25 x float]* %weights, i64 0, i64 16

]]></node>
<StgValue><ssdm name="weights_addr_16"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:134  %weights_addr_17 = getelementptr [25 x float]* %weights, i64 0, i64 17

]]></node>
<StgValue><ssdm name="weights_addr_17"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:135  %weights_addr_18 = getelementptr [25 x float]* %weights, i64 0, i64 18

]]></node>
<StgValue><ssdm name="weights_addr_18"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:136  %weights_addr_19 = getelementptr [25 x float]* %weights, i64 0, i64 19

]]></node>
<StgValue><ssdm name="weights_addr_19"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:137  %weights_addr_20 = getelementptr [25 x float]* %weights, i64 0, i64 20

]]></node>
<StgValue><ssdm name="weights_addr_20"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:138  %weights_addr_21 = getelementptr [25 x float]* %weights, i64 0, i64 21

]]></node>
<StgValue><ssdm name="weights_addr_21"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:139  %weights_addr_22 = getelementptr [25 x float]* %weights, i64 0, i64 22

]]></node>
<StgValue><ssdm name="weights_addr_22"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:140  %weights_addr_23 = getelementptr [25 x float]* %weights, i64 0, i64 23

]]></node>
<StgValue><ssdm name="weights_addr_23"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.preheader:141  %weights_addr_24 = getelementptr [25 x float]* %weights, i64 0, i64 24

]]></node>
<StgValue><ssdm name="weights_addr_24"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond7_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:142  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader9:0  %t = phi i32 [ %p_t, %._crit_edge10 ], [ 0, %.preheader9.preheader ]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader9:1  %pixels_read = phi i10 [ %pixels_read_1, %._crit_edge10 ], [ 0, %.preheader9.preheader ]

]]></node>
<StgValue><ssdm name="pixels_read"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:2  %exitcond6 = icmp eq i10 %pixels_read, -240

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:3  %pixels_read_1 = add i10 %pixels_read, 1

]]></node>
<StgValue><ssdm name="pixels_read_1"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %exitcond6, label %.exitStub, label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge.0:0  %pixels_read_cast9 = zext i10 %pixels_read to i32

]]></node>
<StgValue><ssdm name="pixels_read_cast9"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.0:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:8  %m = sub nsw i32 %pixels_read_cast9, %t

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:9  %tmp_4 = icmp sgt i32 %m, 27

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:10  %t_1 = add nsw i32 28, %t

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:11  %p_t = select i1 %tmp_4, i32 %t_1, i32 %t

]]></node>
<StgValue><ssdm name="p_t"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:12  %linebuff_load = load i8* %linebuff_addr_1, align 1

]]></node>
<StgValue><ssdm name="linebuff_load"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:16  %linebuff_load_1 = load i8* %linebuff_addr_3, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:293  %weights_load = load float* %weights_addr, align 4

]]></node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:296  %weights_load_1 = load float* %weights_addr_1, align 4

]]></node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0:404  %tmp_1 = icmp ugt i10 %pixels_read, 116

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:405  %tmp_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %m, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.0:406  %icmp1 = icmp sgt i30 %tmp_18, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:407  %not_s = xor i1 %tmp_4, true

]]></node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:408  %tmp8 = and i1 %tmp_1, %not_s

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge10:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:1  br label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="335" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:5  %read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %image_V)

]]></node>
<StgValue><ssdm name="read"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:6  %tmp_6 = zext i8 %read to i32

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_4"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:12  %linebuff_load = load i8* %linebuff_addr_1, align 1

]]></node>
<StgValue><ssdm name="linebuff_load"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:16  %linebuff_load_1 = load i8* %linebuff_addr_3, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_1"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:20  %linebuff_load_2 = load i8* %linebuff_addr_4, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_2"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:24  %linebuff_load_3 = load i8* %linebuff_addr_5, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_3"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:293  %weights_load = load float* %weights_addr, align 4

]]></node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:296  %weights_load_1 = load float* %weights_addr_1, align 4

]]></node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:299  %weights_load_2 = load float* %weights_addr_2, align 4

]]></node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:302  %weights_load_3 = load float* %weights_addr_3, align 4

]]></node>
<StgValue><ssdm name="weights_load_3"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:409  %or_cond = and i1 %tmp8, %icmp1

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:410  br i1 %or_cond, label %2, label %._crit_edge10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="348" st_id="5" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_4"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:13  %extLd1 = zext i8 %linebuff_load to i32

]]></node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:20  %linebuff_load_2 = load i8* %linebuff_addr_4, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_2"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:24  %linebuff_load_3 = load i8* %linebuff_addr_5, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_3"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:28  %linebuff_load_4 = load i8* %linebuff_addr_6, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_4"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:78  %linebuff_load_28 = load i8* %linebuff_addr_30, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_28"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:299  %weights_load_2 = load float* %weights_addr_2, align 4

]]></node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:302  %weights_load_3 = load float* %weights_addr_3, align 4

]]></node>
<StgValue><ssdm name="weights_load_3"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:305  %weights_load_4 = load float* %weights_addr_4, align 4

]]></node>
<StgValue><ssdm name="weights_load_4"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:308  %weights_load_5 = load float* %weights_addr_5, align 4

]]></node>
<StgValue><ssdm name="weights_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="359" st_id="6" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_4"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:17  %extLd2 = zext i8 %linebuff_load_1 to i32

]]></node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:28  %linebuff_load_4 = load i8* %linebuff_addr_6, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_4"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:78  %linebuff_load_28 = load i8* %linebuff_addr_30, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_28"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:82  %linebuff_load_29 = load i8* %linebuff_addr_31, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_29"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:86  %linebuff_load_30 = load i8* %linebuff_addr_32, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_30"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:305  %weights_load_4 = load float* %weights_addr_4, align 4

]]></node>
<StgValue><ssdm name="weights_load_4"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:308  %weights_load_5 = load float* %weights_addr_5, align 4

]]></node>
<StgValue><ssdm name="weights_load_5"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:311  %weights_load_6 = load float* %weights_addr_6, align 4

]]></node>
<StgValue><ssdm name="weights_load_6"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:314  %weights_load_7 = load float* %weights_addr_7, align 4

]]></node>
<StgValue><ssdm name="weights_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="371" st_id="7" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_4"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:21  %extLd3 = zext i8 %linebuff_load_2 to i32

]]></node>
<StgValue><ssdm name="extLd3"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:82  %linebuff_load_29 = load i8* %linebuff_addr_31, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_29"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:86  %linebuff_load_30 = load i8* %linebuff_addr_32, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_30"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:90  %linebuff_load_31 = load i8* %linebuff_addr_33, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_31"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:94  %linebuff_load_32 = load i8* %linebuff_addr_34, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_32"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:311  %weights_load_6 = load float* %weights_addr_6, align 4

]]></node>
<StgValue><ssdm name="weights_load_6"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:314  %weights_load_7 = load float* %weights_addr_7, align 4

]]></node>
<StgValue><ssdm name="weights_load_7"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:317  %weights_load_8 = load float* %weights_addr_8, align 4

]]></node>
<StgValue><ssdm name="weights_load_8"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:320  %weights_load_9 = load float* %weights_addr_9, align 4

]]></node>
<StgValue><ssdm name="weights_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="384" st_id="8" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_4"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:25  %extLd4 = zext i8 %linebuff_load_3 to i32

]]></node>
<StgValue><ssdm name="extLd4"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_3"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:90  %linebuff_load_31 = load i8* %linebuff_addr_33, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_31"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:94  %linebuff_load_32 = load i8* %linebuff_addr_34, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_32"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:144  %linebuff_load_56 = load i8* %linebuff_addr_58, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_56"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:148  %linebuff_load_57 = load i8* %linebuff_addr_59, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_57"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:317  %weights_load_8 = load float* %weights_addr_8, align 4

]]></node>
<StgValue><ssdm name="weights_load_8"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:320  %weights_load_9 = load float* %weights_addr_9, align 4

]]></node>
<StgValue><ssdm name="weights_load_9"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:323  %weights_load_10 = load float* %weights_addr_10, align 4

]]></node>
<StgValue><ssdm name="weights_load_10"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:326  %weights_load_11 = load float* %weights_addr_11, align 4

]]></node>
<StgValue><ssdm name="weights_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="398" st_id="9" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_4"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_3"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:29  %extLd5 = zext i8 %linebuff_load_4 to i32

]]></node>
<StgValue><ssdm name="extLd5"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_4"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:144  %linebuff_load_56 = load i8* %linebuff_addr_58, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_56"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:148  %linebuff_load_57 = load i8* %linebuff_addr_59, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_57"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:152  %linebuff_load_58 = load i8* %linebuff_addr_60, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_58"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:156  %linebuff_load_59 = load i8* %linebuff_addr_61, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_59"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:323  %weights_load_10 = load float* %weights_addr_10, align 4

]]></node>
<StgValue><ssdm name="weights_load_10"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:326  %weights_load_11 = load float* %weights_addr_11, align 4

]]></node>
<StgValue><ssdm name="weights_load_11"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:329  %weights_load_12 = load float* %weights_addr_12, align 4

]]></node>
<StgValue><ssdm name="weights_load_12"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:332  %weights_load_13 = load float* %weights_addr_13, align 4

]]></node>
<StgValue><ssdm name="weights_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="413" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_3"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_4"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:79  %extLd6 = zext i8 %linebuff_load_28 to i32

]]></node>
<StgValue><ssdm name="extLd6"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:152  %linebuff_load_58 = load i8* %linebuff_addr_60, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_58"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:156  %linebuff_load_59 = load i8* %linebuff_addr_61, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_59"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:160  %linebuff_load_60 = load i8* %linebuff_addr_62, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_60"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:210  %linebuff_load_84 = load i8* %linebuff_addr_86, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_84"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:329  %weights_load_12 = load float* %weights_addr_12, align 4

]]></node>
<StgValue><ssdm name="weights_load_12"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:332  %weights_load_13 = load float* %weights_addr_13, align 4

]]></node>
<StgValue><ssdm name="weights_load_13"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:335  %weights_load_14 = load float* %weights_addr_14, align 4

]]></node>
<StgValue><ssdm name="weights_load_14"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:338  %weights_load_15 = load float* %weights_addr_15, align 4

]]></node>
<StgValue><ssdm name="weights_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="428" st_id="11" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_3"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_4"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:83  %extLd7 = zext i8 %linebuff_load_29 to i32

]]></node>
<StgValue><ssdm name="extLd7"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:160  %linebuff_load_60 = load i8* %linebuff_addr_62, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_60"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:210  %linebuff_load_84 = load i8* %linebuff_addr_86, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_84"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:214  %linebuff_load_85 = load i8* %linebuff_addr_87, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_85"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:218  %linebuff_load_86 = load i8* %linebuff_addr_88, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_86"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_8 = fmul float %tmp_3, %weights_load

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:335  %weights_load_14 = load float* %weights_addr_14, align 4

]]></node>
<StgValue><ssdm name="weights_load_14"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:338  %weights_load_15 = load float* %weights_addr_15, align 4

]]></node>
<StgValue><ssdm name="weights_load_15"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:341  %weights_load_16 = load float* %weights_addr_16, align 4

]]></node>
<StgValue><ssdm name="weights_load_16"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:344  %weights_load_17 = load float* %weights_addr_17, align 4

]]></node>
<StgValue><ssdm name="weights_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="444" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_3"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_4"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:87  %extLd8 = zext i8 %linebuff_load_30 to i32

]]></node>
<StgValue><ssdm name="extLd8"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:214  %linebuff_load_85 = load i8* %linebuff_addr_87, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_85"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:218  %linebuff_load_86 = load i8* %linebuff_addr_88, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_86"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:222  %linebuff_load_87 = load i8* %linebuff_addr_89, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_87"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:226  %linebuff_load_88 = load i8* %linebuff_addr_90, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_88"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_8 = fmul float %tmp_3, %weights_load

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:297  %tmp_23_0_1 = fmul float %tmp_20_0_1, %weights_load_1

]]></node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:341  %weights_load_16 = load float* %weights_addr_16, align 4

]]></node>
<StgValue><ssdm name="weights_load_16"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:344  %weights_load_17 = load float* %weights_addr_17, align 4

]]></node>
<StgValue><ssdm name="weights_load_17"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:347  %weights_load_18 = load float* %weights_addr_18, align 4

]]></node>
<StgValue><ssdm name="weights_load_18"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:350  %weights_load_19 = load float* %weights_addr_19, align 4

]]></node>
<StgValue><ssdm name="weights_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="461" st_id="13" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_3"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_4"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:91  %extLd9 = zext i8 %linebuff_load_31 to i32

]]></node>
<StgValue><ssdm name="extLd9"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_3"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:222  %linebuff_load_87 = load i8* %linebuff_addr_89, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_87"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:226  %linebuff_load_88 = load i8* %linebuff_addr_90, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_88"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:276  %linebuff_load_112 = load i8* %linebuff_addr_114, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_112"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:280  %linebuff_load_113 = load i8* %linebuff_addr_115, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_113"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_8 = fmul float %tmp_3, %weights_load

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:297  %tmp_23_0_1 = fmul float %tmp_20_0_1, %weights_load_1

]]></node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:300  %tmp_23_0_2 = fmul float %tmp_20_0_2, %weights_load_2

]]></node>
<StgValue><ssdm name="tmp_23_0_2"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:347  %weights_load_18 = load float* %weights_addr_18, align 4

]]></node>
<StgValue><ssdm name="weights_load_18"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:350  %weights_load_19 = load float* %weights_addr_19, align 4

]]></node>
<StgValue><ssdm name="weights_load_19"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:353  %weights_load_20 = load float* %weights_addr_20, align 4

]]></node>
<StgValue><ssdm name="weights_load_20"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:356  %weights_load_21 = load float* %weights_addr_21, align 4

]]></node>
<StgValue><ssdm name="weights_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="479" st_id="14" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

]]></node>
<StgValue><ssdm name="tmp_20_0_4"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_3"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:95  %extLd10 = zext i8 %linebuff_load_32 to i32

]]></node>
<StgValue><ssdm name="extLd10"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_4"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:276  %linebuff_load_112 = load i8* %linebuff_addr_114, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_112"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:280  %linebuff_load_113 = load i8* %linebuff_addr_115, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_113"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:284  %linebuff_load_114 = load i8* %linebuff_addr_116, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_114"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:288  %linebuff_load_115 = load i8* %linebuff_addr_117, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_115"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_8 = fmul float %tmp_3, %weights_load

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:297  %tmp_23_0_1 = fmul float %tmp_20_0_1, %weights_load_1

]]></node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:300  %tmp_23_0_2 = fmul float %tmp_20_0_2, %weights_load_2

]]></node>
<StgValue><ssdm name="tmp_23_0_2"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %tmp_23_0_3 = fmul float %tmp_20_0_3, %weights_load_3

]]></node>
<StgValue><ssdm name="tmp_23_0_3"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:353  %weights_load_20 = load float* %weights_addr_20, align 4

]]></node>
<StgValue><ssdm name="weights_load_20"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:356  %weights_load_21 = load float* %weights_addr_21, align 4

]]></node>
<StgValue><ssdm name="weights_load_21"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:359  %weights_load_22 = load float* %weights_addr_22, align 4

]]></node>
<StgValue><ssdm name="weights_load_22"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:362  %weights_load_23 = load float* %weights_addr_23, align 4

]]></node>
<StgValue><ssdm name="weights_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="498" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:19  store i8 %linebuff_load_1, i8* %linebuff_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:23  store i8 %linebuff_load_2, i8* %linebuff_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_3"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_4"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:145  %extLd11 = zext i8 %linebuff_load_56 to i32

]]></node>
<StgValue><ssdm name="extLd11"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:284  %linebuff_load_114 = load i8* %linebuff_addr_116, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_114"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:288  %linebuff_load_115 = load i8* %linebuff_addr_117, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_115"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

]]></node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:297  %tmp_23_0_1 = fmul float %tmp_20_0_1, %weights_load_1

]]></node>
<StgValue><ssdm name="tmp_23_0_1"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:300  %tmp_23_0_2 = fmul float %tmp_20_0_2, %weights_load_2

]]></node>
<StgValue><ssdm name="tmp_23_0_2"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %tmp_23_0_3 = fmul float %tmp_20_0_3, %weights_load_3

]]></node>
<StgValue><ssdm name="tmp_23_0_3"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:306  %tmp_23_0_4 = fmul float %tmp_20_0_4, %weights_load_4

]]></node>
<StgValue><ssdm name="tmp_23_0_4"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:359  %weights_load_22 = load float* %weights_addr_22, align 4

]]></node>
<StgValue><ssdm name="weights_load_22"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:362  %weights_load_23 = load float* %weights_addr_23, align 4

]]></node>
<StgValue><ssdm name="weights_load_23"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:365  %weights_load_24 = load float* %weights_addr_24, align 4

]]></node>
<StgValue><ssdm name="weights_load_24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="517" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:27  store i8 %linebuff_load_3, i8* %linebuff_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:31  store i8 %linebuff_load_4, i8* %linebuff_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_3"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_4"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:149  %extLd12 = zext i8 %linebuff_load_57 to i32

]]></node>
<StgValue><ssdm name="extLd12"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

]]></node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:300  %tmp_23_0_2 = fmul float %tmp_20_0_2, %weights_load_2

]]></node>
<StgValue><ssdm name="tmp_23_0_2"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %tmp_23_0_3 = fmul float %tmp_20_0_3, %weights_load_3

]]></node>
<StgValue><ssdm name="tmp_23_0_3"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:306  %tmp_23_0_4 = fmul float %tmp_20_0_4, %weights_load_4

]]></node>
<StgValue><ssdm name="tmp_23_0_4"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:309  %tmp_23_1 = fmul float %tmp_20_1, %weights_load_5

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.0:365  %weights_load_24 = load float* %weights_addr_24, align 4

]]></node>
<StgValue><ssdm name="weights_load_24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="532" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:32  %linebuff_load_5 = load i8* %linebuff_addr_7, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_5"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:85  store i8 %linebuff_load_29, i8* %linebuff_addr_30, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_3"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_4"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:153  %extLd13 = zext i8 %linebuff_load_58 to i32

]]></node>
<StgValue><ssdm name="extLd13"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

]]></node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %tmp_23_0_3 = fmul float %tmp_20_0_3, %weights_load_3

]]></node>
<StgValue><ssdm name="tmp_23_0_3"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:306  %tmp_23_0_4 = fmul float %tmp_20_0_4, %weights_load_4

]]></node>
<StgValue><ssdm name="tmp_23_0_4"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:309  %tmp_23_1 = fmul float %tmp_20_1, %weights_load_5

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:312  %tmp_23_1_1 = fmul float %tmp_20_1_1, %weights_load_6

]]></node>
<StgValue><ssdm name="tmp_23_1_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="546" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:32  %linebuff_load_5 = load i8* %linebuff_addr_7, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_5"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:33  store i8 %linebuff_load_5, i8* %linebuff_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:34  %linebuff_load_6 = load i8* %linebuff_addr_8, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_6"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_3"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_4"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:157  %extLd14 = zext i8 %linebuff_load_59 to i32

]]></node>
<StgValue><ssdm name="extLd14"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_3"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

]]></node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:306  %tmp_23_0_4 = fmul float %tmp_20_0_4, %weights_load_4

]]></node>
<StgValue><ssdm name="tmp_23_0_4"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:309  %tmp_23_1 = fmul float %tmp_20_1, %weights_load_5

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:312  %tmp_23_1_1 = fmul float %tmp_20_1_1, %weights_load_6

]]></node>
<StgValue><ssdm name="tmp_23_1_1"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %tmp_23_1_2 = fmul float %tmp_20_1_2, %weights_load_7

]]></node>
<StgValue><ssdm name="tmp_23_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="561" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:34  %linebuff_load_6 = load i8* %linebuff_addr_8, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_6"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:36  %linebuff_load_7 = load i8* %linebuff_addr_9, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_7"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:38  %linebuff_load_8 = load i8* %linebuff_addr_10, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_8"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

]]></node>
<StgValue><ssdm name="tmp_20_1_4"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_3"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:161  %extLd16 = zext i8 %linebuff_load_60 to i32

]]></node>
<StgValue><ssdm name="extLd16"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_4"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

]]></node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:309  %tmp_23_1 = fmul float %tmp_20_1, %weights_load_5

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:312  %tmp_23_1_1 = fmul float %tmp_20_1_1, %weights_load_6

]]></node>
<StgValue><ssdm name="tmp_23_1_1"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %tmp_23_1_2 = fmul float %tmp_20_1_2, %weights_load_7

]]></node>
<StgValue><ssdm name="tmp_23_1_2"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_23_1_3 = fmul float %tmp_20_1_3, %weights_load_8

]]></node>
<StgValue><ssdm name="tmp_23_1_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="576" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:36  %linebuff_load_7 = load i8* %linebuff_addr_9, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_7"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:38  %linebuff_load_8 = load i8* %linebuff_addr_10, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_8"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:40  %linebuff_load_9 = load i8* %linebuff_addr_11, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_9"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:42  %linebuff_load_10 = load i8* %linebuff_addr_12, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_10"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_3"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_4"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:211  %extLd17 = zext i8 %linebuff_load_84 to i32

]]></node>
<StgValue><ssdm name="extLd17"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

]]></node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

]]></node>
<StgValue><ssdm name="output_2_0_1"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:312  %tmp_23_1_1 = fmul float %tmp_20_1_1, %weights_load_6

]]></node>
<StgValue><ssdm name="tmp_23_1_1"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %tmp_23_1_2 = fmul float %tmp_20_1_2, %weights_load_7

]]></node>
<StgValue><ssdm name="tmp_23_1_2"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_23_1_3 = fmul float %tmp_20_1_3, %weights_load_8

]]></node>
<StgValue><ssdm name="tmp_23_1_3"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:321  %tmp_23_1_4 = fmul float %tmp_20_1_4, %weights_load_9

]]></node>
<StgValue><ssdm name="tmp_23_1_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="592" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:40  %linebuff_load_9 = load i8* %linebuff_addr_11, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_9"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:42  %linebuff_load_10 = load i8* %linebuff_addr_12, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_10"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:44  %linebuff_load_11 = load i8* %linebuff_addr_13, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_11"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:46  %linebuff_load_12 = load i8* %linebuff_addr_14, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_12"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_3"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_4"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

]]></node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="601" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:215  %extLd19 = zext i8 %linebuff_load_85 to i32

]]></node>
<StgValue><ssdm name="extLd19"/></StgValue>
</operation>

<operation id="602" st_id="21" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_1"/></StgValue>
</operation>

<operation id="603" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

]]></node>
<StgValue><ssdm name="output_2_0_1"/></StgValue>
</operation>

<operation id="604" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %tmp_23_1_2 = fmul float %tmp_20_1_2, %weights_load_7

]]></node>
<StgValue><ssdm name="tmp_23_1_2"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_23_1_3 = fmul float %tmp_20_1_3, %weights_load_8

]]></node>
<StgValue><ssdm name="tmp_23_1_3"/></StgValue>
</operation>

<operation id="606" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:321  %tmp_23_1_4 = fmul float %tmp_20_1_4, %weights_load_9

]]></node>
<StgValue><ssdm name="tmp_23_1_4"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:324  %tmp_23_2 = fmul float %tmp_20_2, %weights_load_10

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="608" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:44  %linebuff_load_11 = load i8* %linebuff_addr_13, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_11"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:46  %linebuff_load_12 = load i8* %linebuff_addr_14, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_12"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:48  %linebuff_load_13 = load i8* %linebuff_addr_15, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_13"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:50  %linebuff_load_14 = load i8* %linebuff_addr_16, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_14"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_3"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_4"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

]]></node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_1"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:219  %extLd20 = zext i8 %linebuff_load_86 to i32

]]></node>
<StgValue><ssdm name="extLd20"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_2"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

]]></node>
<StgValue><ssdm name="output_2_0_1"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_23_1_3 = fmul float %tmp_20_1_3, %weights_load_8

]]></node>
<StgValue><ssdm name="tmp_23_1_3"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:321  %tmp_23_1_4 = fmul float %tmp_20_1_4, %weights_load_9

]]></node>
<StgValue><ssdm name="tmp_23_1_4"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:324  %tmp_23_2 = fmul float %tmp_20_2, %weights_load_10

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %tmp_23_2_1 = fmul float %tmp_20_2_1, %weights_load_11

]]></node>
<StgValue><ssdm name="tmp_23_2_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="624" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:48  %linebuff_load_13 = load i8* %linebuff_addr_15, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_13"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:50  %linebuff_load_14 = load i8* %linebuff_addr_16, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_14"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:52  %linebuff_load_15 = load i8* %linebuff_addr_17, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_15"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:54  %linebuff_load_16 = load i8* %linebuff_addr_18, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_16"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_3"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_4"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

]]></node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_1"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_2"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:223  %extLd22 = zext i8 %linebuff_load_87 to i32

]]></node>
<StgValue><ssdm name="extLd22"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_3"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

]]></node>
<StgValue><ssdm name="output_2_0_1"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:321  %tmp_23_1_4 = fmul float %tmp_20_1_4, %weights_load_9

]]></node>
<StgValue><ssdm name="tmp_23_1_4"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:324  %tmp_23_2 = fmul float %tmp_20_2, %weights_load_10

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="638" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %tmp_23_2_1 = fmul float %tmp_20_2_1, %weights_load_11

]]></node>
<StgValue><ssdm name="tmp_23_2_1"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %tmp_23_2_2 = fmul float %tmp_20_2_2, %weights_load_12

]]></node>
<StgValue><ssdm name="tmp_23_2_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="640" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:52  %linebuff_load_15 = load i8* %linebuff_addr_17, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_15"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:54  %linebuff_load_16 = load i8* %linebuff_addr_18, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_16"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:56  %linebuff_load_17 = load i8* %linebuff_addr_19, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_17"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:58  %linebuff_load_18 = load i8* %linebuff_addr_20, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_18"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

]]></node>
<StgValue><ssdm name="tmp_20_2_4"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

]]></node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_1"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_2"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_3"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:227  %extLd23 = zext i8 %linebuff_load_88 to i32

]]></node>
<StgValue><ssdm name="extLd23"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_4"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

]]></node>
<StgValue><ssdm name="output_2_0_1"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:324  %tmp_23_2 = fmul float %tmp_20_2, %weights_load_10

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %tmp_23_2_1 = fmul float %tmp_20_2_1, %weights_load_11

]]></node>
<StgValue><ssdm name="tmp_23_2_1"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %tmp_23_2_2 = fmul float %tmp_20_2_2, %weights_load_12

]]></node>
<StgValue><ssdm name="tmp_23_2_2"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:333  %tmp_23_2_3 = fmul float %tmp_20_2_3, %weights_load_13

]]></node>
<StgValue><ssdm name="tmp_23_2_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="656" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:56  %linebuff_load_17 = load i8* %linebuff_addr_19, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_17"/></StgValue>
</operation>

<operation id="657" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:58  %linebuff_load_18 = load i8* %linebuff_addr_20, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_18"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:60  %linebuff_load_19 = load i8* %linebuff_addr_21, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_19"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:62  %linebuff_load_20 = load i8* %linebuff_addr_22, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_20"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

]]></node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="661" st_id="25" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_1"/></StgValue>
</operation>

<operation id="662" st_id="25" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_2"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_3"/></StgValue>
</operation>

<operation id="664" st_id="25" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_4"/></StgValue>
</operation>

<operation id="665" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:277  %extLd21 = zext i8 %linebuff_load_112 to i32

]]></node>
<StgValue><ssdm name="extLd21"/></StgValue>
</operation>

<operation id="666" st_id="25" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

]]></node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="667" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

]]></node>
<StgValue><ssdm name="output_2_0_2"/></StgValue>
</operation>

<operation id="668" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %tmp_23_2_1 = fmul float %tmp_20_2_1, %weights_load_11

]]></node>
<StgValue><ssdm name="tmp_23_2_1"/></StgValue>
</operation>

<operation id="669" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %tmp_23_2_2 = fmul float %tmp_20_2_2, %weights_load_12

]]></node>
<StgValue><ssdm name="tmp_23_2_2"/></StgValue>
</operation>

<operation id="670" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:333  %tmp_23_2_3 = fmul float %tmp_20_2_3, %weights_load_13

]]></node>
<StgValue><ssdm name="tmp_23_2_3"/></StgValue>
</operation>

<operation id="671" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:336  %tmp_23_2_4 = fmul float %tmp_20_2_4, %weights_load_14

]]></node>
<StgValue><ssdm name="tmp_23_2_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="672" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:60  %linebuff_load_19 = load i8* %linebuff_addr_21, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_19"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:62  %linebuff_load_20 = load i8* %linebuff_addr_22, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_20"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:64  %linebuff_load_21 = load i8* %linebuff_addr_23, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_21"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:66  %linebuff_load_22 = load i8* %linebuff_addr_24, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_22"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_1"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_2"/></StgValue>
</operation>

<operation id="678" st_id="26" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_3"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_4"/></StgValue>
</operation>

<operation id="680" st_id="26" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

]]></node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="681" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:281  %extLd18 = zext i8 %linebuff_load_113 to i32

]]></node>
<StgValue><ssdm name="extLd18"/></StgValue>
</operation>

<operation id="682" st_id="26" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_1"/></StgValue>
</operation>

<operation id="683" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

]]></node>
<StgValue><ssdm name="output_2_0_2"/></StgValue>
</operation>

<operation id="684" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %tmp_23_2_2 = fmul float %tmp_20_2_2, %weights_load_12

]]></node>
<StgValue><ssdm name="tmp_23_2_2"/></StgValue>
</operation>

<operation id="685" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:333  %tmp_23_2_3 = fmul float %tmp_20_2_3, %weights_load_13

]]></node>
<StgValue><ssdm name="tmp_23_2_3"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:336  %tmp_23_2_4 = fmul float %tmp_20_2_4, %weights_load_14

]]></node>
<StgValue><ssdm name="tmp_23_2_4"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %tmp_23_3 = fmul float %tmp_20_3, %weights_load_15

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="688" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:64  %linebuff_load_21 = load i8* %linebuff_addr_23, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_21"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:66  %linebuff_load_22 = load i8* %linebuff_addr_24, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_22"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:68  %linebuff_load_23 = load i8* %linebuff_addr_25, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_23"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:70  %linebuff_load_24 = load i8* %linebuff_addr_26, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_24"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_2"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_3"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_4"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

]]></node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="696" st_id="27" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_1"/></StgValue>
</operation>

<operation id="697" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:285  %extLd15 = zext i8 %linebuff_load_114 to i32

]]></node>
<StgValue><ssdm name="extLd15"/></StgValue>
</operation>

<operation id="698" st_id="27" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_2"/></StgValue>
</operation>

<operation id="699" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

]]></node>
<StgValue><ssdm name="output_2_0_2"/></StgValue>
</operation>

<operation id="700" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:333  %tmp_23_2_3 = fmul float %tmp_20_2_3, %weights_load_13

]]></node>
<StgValue><ssdm name="tmp_23_2_3"/></StgValue>
</operation>

<operation id="701" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:336  %tmp_23_2_4 = fmul float %tmp_20_2_4, %weights_load_14

]]></node>
<StgValue><ssdm name="tmp_23_2_4"/></StgValue>
</operation>

<operation id="702" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %tmp_23_3 = fmul float %tmp_20_3, %weights_load_15

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:342  %tmp_23_3_1 = fmul float %tmp_20_3_1, %weights_load_16

]]></node>
<StgValue><ssdm name="tmp_23_3_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="704" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:68  %linebuff_load_23 = load i8* %linebuff_addr_25, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_23"/></StgValue>
</operation>

<operation id="705" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:70  %linebuff_load_24 = load i8* %linebuff_addr_26, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_24"/></StgValue>
</operation>

<operation id="706" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:72  %linebuff_load_25 = load i8* %linebuff_addr_27, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_25"/></StgValue>
</operation>

<operation id="707" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:74  %linebuff_load_26 = load i8* %linebuff_addr_28, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_26"/></StgValue>
</operation>

<operation id="708" st_id="28" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_3"/></StgValue>
</operation>

<operation id="709" st_id="28" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_4"/></StgValue>
</operation>

<operation id="710" st_id="28" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

]]></node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_1"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_2"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:289  %extLd = zext i8 %linebuff_load_115 to i32

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

]]></node>
<StgValue><ssdm name="tmp_20_4_3"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

]]></node>
<StgValue><ssdm name="output_2_0_2"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:336  %tmp_23_2_4 = fmul float %tmp_20_2_4, %weights_load_14

]]></node>
<StgValue><ssdm name="tmp_23_2_4"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %tmp_23_3 = fmul float %tmp_20_3, %weights_load_15

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:342  %tmp_23_3_1 = fmul float %tmp_20_3_1, %weights_load_16

]]></node>
<StgValue><ssdm name="tmp_23_3_1"/></StgValue>
</operation>

<operation id="719" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:345  %tmp_23_3_2 = fmul float %tmp_20_3_2, %weights_load_17

]]></node>
<StgValue><ssdm name="tmp_23_3_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="720" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:72  %linebuff_load_25 = load i8* %linebuff_addr_27, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_25"/></StgValue>
</operation>

<operation id="721" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:74  %linebuff_load_26 = load i8* %linebuff_addr_28, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_26"/></StgValue>
</operation>

<operation id="722" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:76  %linebuff_load_27 = load i8* %linebuff_addr_29, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_27"/></StgValue>
</operation>

<operation id="723" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:98  %linebuff_load_33 = load i8* %linebuff_addr_35, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_33"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

]]></node>
<StgValue><ssdm name="tmp_20_3_4"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

]]></node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_1"/></StgValue>
</operation>

<operation id="727" st_id="29" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_2"/></StgValue>
</operation>

<operation id="728" st_id="29" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

]]></node>
<StgValue><ssdm name="tmp_20_4_3"/></StgValue>
</operation>

<operation id="729" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

]]></node>
<StgValue><ssdm name="output_2_0_2"/></StgValue>
</operation>

<operation id="730" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %tmp_23_3 = fmul float %tmp_20_3, %weights_load_15

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="731" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:342  %tmp_23_3_1 = fmul float %tmp_20_3_1, %weights_load_16

]]></node>
<StgValue><ssdm name="tmp_23_3_1"/></StgValue>
</operation>

<operation id="732" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:345  %tmp_23_3_2 = fmul float %tmp_20_3_2, %weights_load_17

]]></node>
<StgValue><ssdm name="tmp_23_3_2"/></StgValue>
</operation>

<operation id="733" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:348  %tmp_23_3_3 = fmul float %tmp_20_3_3, %weights_load_18

]]></node>
<StgValue><ssdm name="tmp_23_3_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="734" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:76  %linebuff_load_27 = load i8* %linebuff_addr_29, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_27"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:98  %linebuff_load_33 = load i8* %linebuff_addr_35, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_33"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:100  %linebuff_load_34 = load i8* %linebuff_addr_36, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_34"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:102  %linebuff_load_35 = load i8* %linebuff_addr_37, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_35"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

]]></node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_1"/></StgValue>
</operation>

<operation id="740" st_id="30" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_2"/></StgValue>
</operation>

<operation id="741" st_id="30" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

]]></node>
<StgValue><ssdm name="tmp_20_4_3"/></StgValue>
</operation>

<operation id="742" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

]]></node>
<StgValue><ssdm name="output_2_0_3"/></StgValue>
</operation>

<operation id="743" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:342  %tmp_23_3_1 = fmul float %tmp_20_3_1, %weights_load_16

]]></node>
<StgValue><ssdm name="tmp_23_3_1"/></StgValue>
</operation>

<operation id="744" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:345  %tmp_23_3_2 = fmul float %tmp_20_3_2, %weights_load_17

]]></node>
<StgValue><ssdm name="tmp_23_3_2"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:348  %tmp_23_3_3 = fmul float %tmp_20_3_3, %weights_load_18

]]></node>
<StgValue><ssdm name="tmp_23_3_3"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %tmp_23_3_4 = fmul float %tmp_20_3_4, %weights_load_19

]]></node>
<StgValue><ssdm name="tmp_23_3_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="747" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:100  %linebuff_load_34 = load i8* %linebuff_addr_36, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_34"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:102  %linebuff_load_35 = load i8* %linebuff_addr_37, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_35"/></StgValue>
</operation>

<operation id="749" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:104  %linebuff_load_36 = load i8* %linebuff_addr_38, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_36"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:106  %linebuff_load_37 = load i8* %linebuff_addr_39, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_37"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_1"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_2"/></StgValue>
</operation>

<operation id="753" st_id="31" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

]]></node>
<StgValue><ssdm name="tmp_20_4_3"/></StgValue>
</operation>

<operation id="754" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

]]></node>
<StgValue><ssdm name="output_2_0_3"/></StgValue>
</operation>

<operation id="755" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:345  %tmp_23_3_2 = fmul float %tmp_20_3_2, %weights_load_17

]]></node>
<StgValue><ssdm name="tmp_23_3_2"/></StgValue>
</operation>

<operation id="756" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:348  %tmp_23_3_3 = fmul float %tmp_20_3_3, %weights_load_18

]]></node>
<StgValue><ssdm name="tmp_23_3_3"/></StgValue>
</operation>

<operation id="757" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %tmp_23_3_4 = fmul float %tmp_20_3_4, %weights_load_19

]]></node>
<StgValue><ssdm name="tmp_23_3_4"/></StgValue>
</operation>

<operation id="758" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:354  %tmp_23_4 = fmul float %tmp_20_4, %weights_load_20

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="759" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:104  %linebuff_load_36 = load i8* %linebuff_addr_38, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_36"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:106  %linebuff_load_37 = load i8* %linebuff_addr_39, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_37"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:108  %linebuff_load_38 = load i8* %linebuff_addr_40, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_38"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:110  %linebuff_load_39 = load i8* %linebuff_addr_41, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_39"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

]]></node>
<StgValue><ssdm name="tmp_20_4_2"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

]]></node>
<StgValue><ssdm name="tmp_20_4_3"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

]]></node>
<StgValue><ssdm name="output_2_0_3"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:348  %tmp_23_3_3 = fmul float %tmp_20_3_3, %weights_load_18

]]></node>
<StgValue><ssdm name="tmp_23_3_3"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %tmp_23_3_4 = fmul float %tmp_20_3_4, %weights_load_19

]]></node>
<StgValue><ssdm name="tmp_23_3_4"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:354  %tmp_23_4 = fmul float %tmp_20_4, %weights_load_20

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:357  %tmp_23_4_1 = fmul float %tmp_20_4_1, %weights_load_21

]]></node>
<StgValue><ssdm name="tmp_23_4_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="770" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:108  %linebuff_load_38 = load i8* %linebuff_addr_40, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_38"/></StgValue>
</operation>

<operation id="771" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:110  %linebuff_load_39 = load i8* %linebuff_addr_41, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_39"/></StgValue>
</operation>

<operation id="772" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:112  %linebuff_load_40 = load i8* %linebuff_addr_42, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_40"/></StgValue>
</operation>

<operation id="773" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:114  %linebuff_load_41 = load i8* %linebuff_addr_43, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_41"/></StgValue>
</operation>

<operation id="774" st_id="33" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

]]></node>
<StgValue><ssdm name="tmp_20_4_3"/></StgValue>
</operation>

<operation id="775" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

]]></node>
<StgValue><ssdm name="output_2_0_3"/></StgValue>
</operation>

<operation id="776" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %tmp_23_3_4 = fmul float %tmp_20_3_4, %weights_load_19

]]></node>
<StgValue><ssdm name="tmp_23_3_4"/></StgValue>
</operation>

<operation id="777" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:354  %tmp_23_4 = fmul float %tmp_20_4, %weights_load_20

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="778" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:357  %tmp_23_4_1 = fmul float %tmp_20_4_1, %weights_load_21

]]></node>
<StgValue><ssdm name="tmp_23_4_1"/></StgValue>
</operation>

<operation id="779" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:360  %tmp_23_4_2 = fmul float %tmp_20_4_2, %weights_load_22

]]></node>
<StgValue><ssdm name="tmp_23_4_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="780" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:112  %linebuff_load_40 = load i8* %linebuff_addr_42, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_40"/></StgValue>
</operation>

<operation id="781" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:114  %linebuff_load_41 = load i8* %linebuff_addr_43, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_41"/></StgValue>
</operation>

<operation id="782" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:116  %linebuff_load_42 = load i8* %linebuff_addr_44, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_42"/></StgValue>
</operation>

<operation id="783" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:118  %linebuff_load_43 = load i8* %linebuff_addr_45, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_43"/></StgValue>
</operation>

<operation id="784" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

]]></node>
<StgValue><ssdm name="output_2_0_3"/></StgValue>
</operation>

<operation id="785" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:354  %tmp_23_4 = fmul float %tmp_20_4, %weights_load_20

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="786" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:357  %tmp_23_4_1 = fmul float %tmp_20_4_1, %weights_load_21

]]></node>
<StgValue><ssdm name="tmp_23_4_1"/></StgValue>
</operation>

<operation id="787" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:360  %tmp_23_4_2 = fmul float %tmp_20_4_2, %weights_load_22

]]></node>
<StgValue><ssdm name="tmp_23_4_2"/></StgValue>
</operation>

<operation id="788" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %tmp_23_4_3 = fmul float %tmp_20_4_3, %weights_load_23

]]></node>
<StgValue><ssdm name="tmp_23_4_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="789" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:116  %linebuff_load_42 = load i8* %linebuff_addr_44, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_42"/></StgValue>
</operation>

<operation id="790" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:118  %linebuff_load_43 = load i8* %linebuff_addr_45, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_43"/></StgValue>
</operation>

<operation id="791" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:120  %linebuff_load_44 = load i8* %linebuff_addr_46, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_44"/></StgValue>
</operation>

<operation id="792" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:122  %linebuff_load_45 = load i8* %linebuff_addr_47, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_45"/></StgValue>
</operation>

<operation id="793" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

]]></node>
<StgValue><ssdm name="output_2_0_4"/></StgValue>
</operation>

<operation id="794" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:357  %tmp_23_4_1 = fmul float %tmp_20_4_1, %weights_load_21

]]></node>
<StgValue><ssdm name="tmp_23_4_1"/></StgValue>
</operation>

<operation id="795" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:360  %tmp_23_4_2 = fmul float %tmp_20_4_2, %weights_load_22

]]></node>
<StgValue><ssdm name="tmp_23_4_2"/></StgValue>
</operation>

<operation id="796" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %tmp_23_4_3 = fmul float %tmp_20_4_3, %weights_load_23

]]></node>
<StgValue><ssdm name="tmp_23_4_3"/></StgValue>
</operation>

<operation id="797" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:366  %tmp_23_4_4 = fmul float %tmp_20_4_4, %weights_load_24

]]></node>
<StgValue><ssdm name="tmp_23_4_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="798" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:120  %linebuff_load_44 = load i8* %linebuff_addr_46, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_44"/></StgValue>
</operation>

<operation id="799" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:122  %linebuff_load_45 = load i8* %linebuff_addr_47, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_45"/></StgValue>
</operation>

<operation id="800" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:124  %linebuff_load_46 = load i8* %linebuff_addr_48, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_46"/></StgValue>
</operation>

<operation id="801" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:126  %linebuff_load_47 = load i8* %linebuff_addr_49, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_47"/></StgValue>
</operation>

<operation id="802" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

]]></node>
<StgValue><ssdm name="output_2_0_4"/></StgValue>
</operation>

<operation id="803" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:360  %tmp_23_4_2 = fmul float %tmp_20_4_2, %weights_load_22

]]></node>
<StgValue><ssdm name="tmp_23_4_2"/></StgValue>
</operation>

<operation id="804" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %tmp_23_4_3 = fmul float %tmp_20_4_3, %weights_load_23

]]></node>
<StgValue><ssdm name="tmp_23_4_3"/></StgValue>
</operation>

<operation id="805" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:366  %tmp_23_4_4 = fmul float %tmp_20_4_4, %weights_load_24

]]></node>
<StgValue><ssdm name="tmp_23_4_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="806" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:124  %linebuff_load_46 = load i8* %linebuff_addr_48, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_46"/></StgValue>
</operation>

<operation id="807" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:126  %linebuff_load_47 = load i8* %linebuff_addr_49, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_47"/></StgValue>
</operation>

<operation id="808" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:128  %linebuff_load_48 = load i8* %linebuff_addr_50, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_48"/></StgValue>
</operation>

<operation id="809" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:130  %linebuff_load_49 = load i8* %linebuff_addr_51, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_49"/></StgValue>
</operation>

<operation id="810" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

]]></node>
<StgValue><ssdm name="output_2_0_4"/></StgValue>
</operation>

<operation id="811" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %tmp_23_4_3 = fmul float %tmp_20_4_3, %weights_load_23

]]></node>
<StgValue><ssdm name="tmp_23_4_3"/></StgValue>
</operation>

<operation id="812" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:366  %tmp_23_4_4 = fmul float %tmp_20_4_4, %weights_load_24

]]></node>
<StgValue><ssdm name="tmp_23_4_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="813" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:128  %linebuff_load_48 = load i8* %linebuff_addr_50, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_48"/></StgValue>
</operation>

<operation id="814" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:130  %linebuff_load_49 = load i8* %linebuff_addr_51, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_49"/></StgValue>
</operation>

<operation id="815" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:132  %linebuff_load_50 = load i8* %linebuff_addr_52, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_50"/></StgValue>
</operation>

<operation id="816" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:134  %linebuff_load_51 = load i8* %linebuff_addr_53, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_51"/></StgValue>
</operation>

<operation id="817" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

]]></node>
<StgValue><ssdm name="output_2_0_4"/></StgValue>
</operation>

<operation id="818" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:366  %tmp_23_4_4 = fmul float %tmp_20_4_4, %weights_load_24

]]></node>
<StgValue><ssdm name="tmp_23_4_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="819" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:132  %linebuff_load_50 = load i8* %linebuff_addr_52, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_50"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:134  %linebuff_load_51 = load i8* %linebuff_addr_53, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_51"/></StgValue>
</operation>

<operation id="821" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:136  %linebuff_load_52 = load i8* %linebuff_addr_54, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_52"/></StgValue>
</operation>

<operation id="822" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:138  %linebuff_load_53 = load i8* %linebuff_addr_55, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_53"/></StgValue>
</operation>

<operation id="823" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

]]></node>
<StgValue><ssdm name="output_2_0_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="824" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:136  %linebuff_load_52 = load i8* %linebuff_addr_54, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_52"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:138  %linebuff_load_53 = load i8* %linebuff_addr_55, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_53"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:140  %linebuff_load_54 = load i8* %linebuff_addr_56, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_54"/></StgValue>
</operation>

<operation id="827" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:142  %linebuff_load_55 = load i8* %linebuff_addr_57, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_55"/></StgValue>
</operation>

<operation id="828" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1

]]></node>
<StgValue><ssdm name="output_2_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="829" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:140  %linebuff_load_54 = load i8* %linebuff_addr_56, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_54"/></StgValue>
</operation>

<operation id="830" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:142  %linebuff_load_55 = load i8* %linebuff_addr_57, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_55"/></StgValue>
</operation>

<operation id="831" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:164  %linebuff_load_61 = load i8* %linebuff_addr_63, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_61"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:166  %linebuff_load_62 = load i8* %linebuff_addr_64, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_62"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1

]]></node>
<StgValue><ssdm name="output_2_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="834" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:164  %linebuff_load_61 = load i8* %linebuff_addr_63, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_61"/></StgValue>
</operation>

<operation id="835" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:166  %linebuff_load_62 = load i8* %linebuff_addr_64, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_62"/></StgValue>
</operation>

<operation id="836" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:168  %linebuff_load_63 = load i8* %linebuff_addr_65, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_63"/></StgValue>
</operation>

<operation id="837" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:170  %linebuff_load_64 = load i8* %linebuff_addr_66, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_64"/></StgValue>
</operation>

<operation id="838" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1

]]></node>
<StgValue><ssdm name="output_2_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="839" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:168  %linebuff_load_63 = load i8* %linebuff_addr_65, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_63"/></StgValue>
</operation>

<operation id="840" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:170  %linebuff_load_64 = load i8* %linebuff_addr_66, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_64"/></StgValue>
</operation>

<operation id="841" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:172  %linebuff_load_65 = load i8* %linebuff_addr_67, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_65"/></StgValue>
</operation>

<operation id="842" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:174  %linebuff_load_66 = load i8* %linebuff_addr_68, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_66"/></StgValue>
</operation>

<operation id="843" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1

]]></node>
<StgValue><ssdm name="output_2_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="844" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:172  %linebuff_load_65 = load i8* %linebuff_addr_67, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_65"/></StgValue>
</operation>

<operation id="845" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:174  %linebuff_load_66 = load i8* %linebuff_addr_68, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_66"/></StgValue>
</operation>

<operation id="846" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:176  %linebuff_load_67 = load i8* %linebuff_addr_69, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_67"/></StgValue>
</operation>

<operation id="847" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:178  %linebuff_load_68 = load i8* %linebuff_addr_70, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_68"/></StgValue>
</operation>

<operation id="848" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1

]]></node>
<StgValue><ssdm name="output_2_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="849" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:176  %linebuff_load_67 = load i8* %linebuff_addr_69, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_67"/></StgValue>
</operation>

<operation id="850" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:178  %linebuff_load_68 = load i8* %linebuff_addr_70, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_68"/></StgValue>
</operation>

<operation id="851" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:180  %linebuff_load_69 = load i8* %linebuff_addr_71, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_69"/></StgValue>
</operation>

<operation id="852" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:182  %linebuff_load_70 = load i8* %linebuff_addr_72, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_70"/></StgValue>
</operation>

<operation id="853" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1

]]></node>
<StgValue><ssdm name="output_2_1_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="854" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:180  %linebuff_load_69 = load i8* %linebuff_addr_71, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_69"/></StgValue>
</operation>

<operation id="855" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:182  %linebuff_load_70 = load i8* %linebuff_addr_72, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_70"/></StgValue>
</operation>

<operation id="856" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:184  %linebuff_load_71 = load i8* %linebuff_addr_73, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_71"/></StgValue>
</operation>

<operation id="857" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:186  %linebuff_load_72 = load i8* %linebuff_addr_74, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_72"/></StgValue>
</operation>

<operation id="858" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1

]]></node>
<StgValue><ssdm name="output_2_1_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="859" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:184  %linebuff_load_71 = load i8* %linebuff_addr_73, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_71"/></StgValue>
</operation>

<operation id="860" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:186  %linebuff_load_72 = load i8* %linebuff_addr_74, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_72"/></StgValue>
</operation>

<operation id="861" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:188  %linebuff_load_73 = load i8* %linebuff_addr_75, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_73"/></StgValue>
</operation>

<operation id="862" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:190  %linebuff_load_74 = load i8* %linebuff_addr_76, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_74"/></StgValue>
</operation>

<operation id="863" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1

]]></node>
<StgValue><ssdm name="output_2_1_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="864" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:188  %linebuff_load_73 = load i8* %linebuff_addr_75, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_73"/></StgValue>
</operation>

<operation id="865" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:190  %linebuff_load_74 = load i8* %linebuff_addr_76, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_74"/></StgValue>
</operation>

<operation id="866" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:192  %linebuff_load_75 = load i8* %linebuff_addr_77, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_75"/></StgValue>
</operation>

<operation id="867" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:194  %linebuff_load_76 = load i8* %linebuff_addr_78, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_76"/></StgValue>
</operation>

<operation id="868" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1

]]></node>
<StgValue><ssdm name="output_2_1_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="869" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:192  %linebuff_load_75 = load i8* %linebuff_addr_77, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_75"/></StgValue>
</operation>

<operation id="870" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:194  %linebuff_load_76 = load i8* %linebuff_addr_78, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_76"/></StgValue>
</operation>

<operation id="871" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:196  %linebuff_load_77 = load i8* %linebuff_addr_79, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_77"/></StgValue>
</operation>

<operation id="872" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:198  %linebuff_load_78 = load i8* %linebuff_addr_80, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_78"/></StgValue>
</operation>

<operation id="873" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1

]]></node>
<StgValue><ssdm name="output_2_1_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="874" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:196  %linebuff_load_77 = load i8* %linebuff_addr_79, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_77"/></StgValue>
</operation>

<operation id="875" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:198  %linebuff_load_78 = load i8* %linebuff_addr_80, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_78"/></StgValue>
</operation>

<operation id="876" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:200  %linebuff_load_79 = load i8* %linebuff_addr_81, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_79"/></StgValue>
</operation>

<operation id="877" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:202  %linebuff_load_80 = load i8* %linebuff_addr_82, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_80"/></StgValue>
</operation>

<operation id="878" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2

]]></node>
<StgValue><ssdm name="output_2_1_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="879" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:200  %linebuff_load_79 = load i8* %linebuff_addr_81, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_79"/></StgValue>
</operation>

<operation id="880" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:202  %linebuff_load_80 = load i8* %linebuff_addr_82, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_80"/></StgValue>
</operation>

<operation id="881" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:204  %linebuff_load_81 = load i8* %linebuff_addr_83, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_81"/></StgValue>
</operation>

<operation id="882" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:206  %linebuff_load_82 = load i8* %linebuff_addr_84, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_82"/></StgValue>
</operation>

<operation id="883" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2

]]></node>
<StgValue><ssdm name="output_2_1_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="884" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:204  %linebuff_load_81 = load i8* %linebuff_addr_83, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_81"/></StgValue>
</operation>

<operation id="885" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:206  %linebuff_load_82 = load i8* %linebuff_addr_84, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_82"/></StgValue>
</operation>

<operation id="886" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:208  %linebuff_load_83 = load i8* %linebuff_addr_85, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_83"/></StgValue>
</operation>

<operation id="887" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:230  %linebuff_load_89 = load i8* %linebuff_addr_91, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_89"/></StgValue>
</operation>

<operation id="888" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2

]]></node>
<StgValue><ssdm name="output_2_1_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="889" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:208  %linebuff_load_83 = load i8* %linebuff_addr_85, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_83"/></StgValue>
</operation>

<operation id="890" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:230  %linebuff_load_89 = load i8* %linebuff_addr_91, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_89"/></StgValue>
</operation>

<operation id="891" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:232  %linebuff_load_90 = load i8* %linebuff_addr_92, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_90"/></StgValue>
</operation>

<operation id="892" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:234  %linebuff_load_91 = load i8* %linebuff_addr_93, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_91"/></StgValue>
</operation>

<operation id="893" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2

]]></node>
<StgValue><ssdm name="output_2_1_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="894" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:232  %linebuff_load_90 = load i8* %linebuff_addr_92, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_90"/></StgValue>
</operation>

<operation id="895" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:234  %linebuff_load_91 = load i8* %linebuff_addr_93, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_91"/></StgValue>
</operation>

<operation id="896" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:236  %linebuff_load_92 = load i8* %linebuff_addr_94, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_92"/></StgValue>
</operation>

<operation id="897" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:238  %linebuff_load_93 = load i8* %linebuff_addr_95, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_93"/></StgValue>
</operation>

<operation id="898" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2

]]></node>
<StgValue><ssdm name="output_2_1_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="899" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:236  %linebuff_load_92 = load i8* %linebuff_addr_94, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_92"/></StgValue>
</operation>

<operation id="900" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:238  %linebuff_load_93 = load i8* %linebuff_addr_95, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_93"/></StgValue>
</operation>

<operation id="901" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:240  %linebuff_load_94 = load i8* %linebuff_addr_96, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_94"/></StgValue>
</operation>

<operation id="902" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:242  %linebuff_load_95 = load i8* %linebuff_addr_97, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_95"/></StgValue>
</operation>

<operation id="903" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3

]]></node>
<StgValue><ssdm name="output_2_1_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="904" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:240  %linebuff_load_94 = load i8* %linebuff_addr_96, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_94"/></StgValue>
</operation>

<operation id="905" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:242  %linebuff_load_95 = load i8* %linebuff_addr_97, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_95"/></StgValue>
</operation>

<operation id="906" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:244  %linebuff_load_96 = load i8* %linebuff_addr_98, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_96"/></StgValue>
</operation>

<operation id="907" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:246  %linebuff_load_97 = load i8* %linebuff_addr_99, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_97"/></StgValue>
</operation>

<operation id="908" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3

]]></node>
<StgValue><ssdm name="output_2_1_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="909" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:244  %linebuff_load_96 = load i8* %linebuff_addr_98, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_96"/></StgValue>
</operation>

<operation id="910" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:246  %linebuff_load_97 = load i8* %linebuff_addr_99, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_97"/></StgValue>
</operation>

<operation id="911" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:248  %linebuff_load_98 = load i8* %linebuff_addr_100, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_98"/></StgValue>
</operation>

<operation id="912" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:250  %linebuff_load_99 = load i8* %linebuff_addr_101, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_99"/></StgValue>
</operation>

<operation id="913" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3

]]></node>
<StgValue><ssdm name="output_2_1_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="914" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:248  %linebuff_load_98 = load i8* %linebuff_addr_100, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_98"/></StgValue>
</operation>

<operation id="915" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:250  %linebuff_load_99 = load i8* %linebuff_addr_101, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_99"/></StgValue>
</operation>

<operation id="916" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:252  %linebuff_load_100 = load i8* %linebuff_addr_102, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_100"/></StgValue>
</operation>

<operation id="917" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:254  %linebuff_load_101 = load i8* %linebuff_addr_103, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_101"/></StgValue>
</operation>

<operation id="918" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3

]]></node>
<StgValue><ssdm name="output_2_1_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="919" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:252  %linebuff_load_100 = load i8* %linebuff_addr_102, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_100"/></StgValue>
</operation>

<operation id="920" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:254  %linebuff_load_101 = load i8* %linebuff_addr_103, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_101"/></StgValue>
</operation>

<operation id="921" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:256  %linebuff_load_102 = load i8* %linebuff_addr_104, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_102"/></StgValue>
</operation>

<operation id="922" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:258  %linebuff_load_103 = load i8* %linebuff_addr_105, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_103"/></StgValue>
</operation>

<operation id="923" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3

]]></node>
<StgValue><ssdm name="output_2_1_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="924" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:256  %linebuff_load_102 = load i8* %linebuff_addr_104, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_102"/></StgValue>
</operation>

<operation id="925" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:258  %linebuff_load_103 = load i8* %linebuff_addr_105, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_103"/></StgValue>
</operation>

<operation id="926" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:260  %linebuff_load_104 = load i8* %linebuff_addr_106, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_104"/></StgValue>
</operation>

<operation id="927" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:262  %linebuff_load_105 = load i8* %linebuff_addr_107, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_105"/></StgValue>
</operation>

<operation id="928" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4

]]></node>
<StgValue><ssdm name="output_2_1_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="929" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:260  %linebuff_load_104 = load i8* %linebuff_addr_106, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_104"/></StgValue>
</operation>

<operation id="930" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:262  %linebuff_load_105 = load i8* %linebuff_addr_107, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_105"/></StgValue>
</operation>

<operation id="931" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:264  %linebuff_load_106 = load i8* %linebuff_addr_108, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_106"/></StgValue>
</operation>

<operation id="932" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:266  %linebuff_load_107 = load i8* %linebuff_addr_109, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_107"/></StgValue>
</operation>

<operation id="933" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4

]]></node>
<StgValue><ssdm name="output_2_1_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="934" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:264  %linebuff_load_106 = load i8* %linebuff_addr_108, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_106"/></StgValue>
</operation>

<operation id="935" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:266  %linebuff_load_107 = load i8* %linebuff_addr_109, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_107"/></StgValue>
</operation>

<operation id="936" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:268  %linebuff_load_108 = load i8* %linebuff_addr_110, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_108"/></StgValue>
</operation>

<operation id="937" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:270  %linebuff_load_109 = load i8* %linebuff_addr_111, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_109"/></StgValue>
</operation>

<operation id="938" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4

]]></node>
<StgValue><ssdm name="output_2_1_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="939" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:268  %linebuff_load_108 = load i8* %linebuff_addr_110, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_108"/></StgValue>
</operation>

<operation id="940" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:270  %linebuff_load_109 = load i8* %linebuff_addr_111, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_109"/></StgValue>
</operation>

<operation id="941" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:272  %linebuff_load_110 = load i8* %linebuff_addr_112, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_110"/></StgValue>
</operation>

<operation id="942" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:274  %linebuff_load_111 = load i8* %linebuff_addr_113, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_111"/></StgValue>
</operation>

<operation id="943" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4

]]></node>
<StgValue><ssdm name="output_2_1_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="944" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:15  store i8 %linebuff_load, i8* %linebuff_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:35  store i8 %linebuff_load_6, i8* %linebuff_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:272  %linebuff_load_110 = load i8* %linebuff_addr_112, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_110"/></StgValue>
</operation>

<operation id="947" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:274  %linebuff_load_111 = load i8* %linebuff_addr_113, align 1

]]></node>
<StgValue><ssdm name="linebuff_load_111"/></StgValue>
</operation>

<operation id="948" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4

]]></node>
<StgValue><ssdm name="output_2_1_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="949" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:37  store i8 %linebuff_load_7, i8* %linebuff_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:39  store i8 %linebuff_load_8, i8* %linebuff_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2

]]></node>
<StgValue><ssdm name="output_2_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="952" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:41  store i8 %linebuff_load_9, i8* %linebuff_addr_10, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:43  store i8 %linebuff_load_10, i8* %linebuff_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2

]]></node>
<StgValue><ssdm name="output_2_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="955" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:45  store i8 %linebuff_load_11, i8* %linebuff_addr_12, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="956" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:47  store i8 %linebuff_load_12, i8* %linebuff_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2

]]></node>
<StgValue><ssdm name="output_2_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="958" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:49  store i8 %linebuff_load_13, i8* %linebuff_addr_14, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:51  store i8 %linebuff_load_14, i8* %linebuff_addr_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2

]]></node>
<StgValue><ssdm name="output_2_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="961" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:53  store i8 %linebuff_load_15, i8* %linebuff_addr_16, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:55  store i8 %linebuff_load_16, i8* %linebuff_addr_17, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2

]]></node>
<StgValue><ssdm name="output_2_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="964" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:57  store i8 %linebuff_load_17, i8* %linebuff_addr_18, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:59  store i8 %linebuff_load_18, i8* %linebuff_addr_19, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1

]]></node>
<StgValue><ssdm name="output_2_2_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="967" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:61  store i8 %linebuff_load_19, i8* %linebuff_addr_20, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:63  store i8 %linebuff_load_20, i8* %linebuff_addr_21, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1

]]></node>
<StgValue><ssdm name="output_2_2_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="970" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:65  store i8 %linebuff_load_21, i8* %linebuff_addr_22, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:67  store i8 %linebuff_load_22, i8* %linebuff_addr_23, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1

]]></node>
<StgValue><ssdm name="output_2_2_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="973" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:69  store i8 %linebuff_load_23, i8* %linebuff_addr_24, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:71  store i8 %linebuff_load_24, i8* %linebuff_addr_25, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1

]]></node>
<StgValue><ssdm name="output_2_2_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="976" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:73  store i8 %linebuff_load_25, i8* %linebuff_addr_26, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:75  store i8 %linebuff_load_26, i8* %linebuff_addr_27, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1

]]></node>
<StgValue><ssdm name="output_2_2_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="979" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:77  store i8 %linebuff_load_27, i8* %linebuff_addr_28, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:81  store i8 %linebuff_load_28, i8* %linebuff_addr_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2

]]></node>
<StgValue><ssdm name="output_2_2_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="982" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:89  store i8 %linebuff_load_30, i8* %linebuff_addr_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="983" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:93  store i8 %linebuff_load_31, i8* %linebuff_addr_32, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="984" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2

]]></node>
<StgValue><ssdm name="output_2_2_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="985" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:97  store i8 %linebuff_load_32, i8* %linebuff_addr_33, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:99  store i8 %linebuff_load_33, i8* %linebuff_addr_34, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2

]]></node>
<StgValue><ssdm name="output_2_2_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="988" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:101  store i8 %linebuff_load_34, i8* %linebuff_addr_35, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:103  store i8 %linebuff_load_35, i8* %linebuff_addr_36, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2

]]></node>
<StgValue><ssdm name="output_2_2_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="991" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:105  store i8 %linebuff_load_36, i8* %linebuff_addr_37, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:107  store i8 %linebuff_load_37, i8* %linebuff_addr_38, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2

]]></node>
<StgValue><ssdm name="output_2_2_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="994" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:109  store i8 %linebuff_load_38, i8* %linebuff_addr_39, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:111  store i8 %linebuff_load_39, i8* %linebuff_addr_40, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3

]]></node>
<StgValue><ssdm name="output_2_2_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="997" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:113  store i8 %linebuff_load_40, i8* %linebuff_addr_41, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:115  store i8 %linebuff_load_41, i8* %linebuff_addr_42, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3

]]></node>
<StgValue><ssdm name="output_2_2_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1000" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:117  store i8 %linebuff_load_42, i8* %linebuff_addr_43, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:119  store i8 %linebuff_load_43, i8* %linebuff_addr_44, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3

]]></node>
<StgValue><ssdm name="output_2_2_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1003" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:121  store i8 %linebuff_load_44, i8* %linebuff_addr_45, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:123  store i8 %linebuff_load_45, i8* %linebuff_addr_46, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3

]]></node>
<StgValue><ssdm name="output_2_2_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1006" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:125  store i8 %linebuff_load_46, i8* %linebuff_addr_47, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:127  store i8 %linebuff_load_47, i8* %linebuff_addr_48, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3

]]></node>
<StgValue><ssdm name="output_2_2_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1009" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:129  store i8 %linebuff_load_48, i8* %linebuff_addr_49, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:131  store i8 %linebuff_load_49, i8* %linebuff_addr_50, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4

]]></node>
<StgValue><ssdm name="output_2_2_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1012" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:133  store i8 %linebuff_load_50, i8* %linebuff_addr_51, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:135  store i8 %linebuff_load_51, i8* %linebuff_addr_52, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4

]]></node>
<StgValue><ssdm name="output_2_2_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1015" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:137  store i8 %linebuff_load_52, i8* %linebuff_addr_53, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:139  store i8 %linebuff_load_53, i8* %linebuff_addr_54, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4

]]></node>
<StgValue><ssdm name="output_2_2_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1018" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:141  store i8 %linebuff_load_54, i8* %linebuff_addr_55, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:143  store i8 %linebuff_load_55, i8* %linebuff_addr_56, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4

]]></node>
<StgValue><ssdm name="output_2_2_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1021" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:147  store i8 %linebuff_load_56, i8* %linebuff_addr_57, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:151  store i8 %linebuff_load_57, i8* %linebuff_addr_58, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4

]]></node>
<StgValue><ssdm name="output_2_2_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1024" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:155  store i8 %linebuff_load_58, i8* %linebuff_addr_59, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:159  store i8 %linebuff_load_59, i8* %linebuff_addr_60, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3

]]></node>
<StgValue><ssdm name="output_2_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1027" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:163  store i8 %linebuff_load_60, i8* %linebuff_addr_61, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:165  store i8 %linebuff_load_61, i8* %linebuff_addr_62, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3

]]></node>
<StgValue><ssdm name="output_2_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1030" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:167  store i8 %linebuff_load_62, i8* %linebuff_addr_63, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:169  store i8 %linebuff_load_63, i8* %linebuff_addr_64, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3

]]></node>
<StgValue><ssdm name="output_2_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1033" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:171  store i8 %linebuff_load_64, i8* %linebuff_addr_65, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:173  store i8 %linebuff_load_65, i8* %linebuff_addr_66, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3

]]></node>
<StgValue><ssdm name="output_2_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1036" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:175  store i8 %linebuff_load_66, i8* %linebuff_addr_67, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:177  store i8 %linebuff_load_67, i8* %linebuff_addr_68, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3

]]></node>
<StgValue><ssdm name="output_2_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1039" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:179  store i8 %linebuff_load_68, i8* %linebuff_addr_69, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:181  store i8 %linebuff_load_69, i8* %linebuff_addr_70, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1

]]></node>
<StgValue><ssdm name="output_2_3_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1042" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:183  store i8 %linebuff_load_70, i8* %linebuff_addr_71, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:185  store i8 %linebuff_load_71, i8* %linebuff_addr_72, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1

]]></node>
<StgValue><ssdm name="output_2_3_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1045" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:187  store i8 %linebuff_load_72, i8* %linebuff_addr_73, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:189  store i8 %linebuff_load_73, i8* %linebuff_addr_74, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1

]]></node>
<StgValue><ssdm name="output_2_3_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1048" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:191  store i8 %linebuff_load_74, i8* %linebuff_addr_75, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1049" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:193  store i8 %linebuff_load_75, i8* %linebuff_addr_76, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1050" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1

]]></node>
<StgValue><ssdm name="output_2_3_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1051" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:195  store i8 %linebuff_load_76, i8* %linebuff_addr_77, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:197  store i8 %linebuff_load_77, i8* %linebuff_addr_78, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1

]]></node>
<StgValue><ssdm name="output_2_3_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1054" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:199  store i8 %linebuff_load_78, i8* %linebuff_addr_79, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:201  store i8 %linebuff_load_79, i8* %linebuff_addr_80, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="100" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2

]]></node>
<StgValue><ssdm name="output_2_3_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1057" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:203  store i8 %linebuff_load_80, i8* %linebuff_addr_81, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:205  store i8 %linebuff_load_81, i8* %linebuff_addr_82, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="101" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2

]]></node>
<StgValue><ssdm name="output_2_3_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1060" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:207  store i8 %linebuff_load_82, i8* %linebuff_addr_83, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:209  store i8 %linebuff_load_83, i8* %linebuff_addr_84, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="102" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2

]]></node>
<StgValue><ssdm name="output_2_3_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1063" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:213  store i8 %linebuff_load_84, i8* %linebuff_addr_85, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:217  store i8 %linebuff_load_85, i8* %linebuff_addr_86, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="103" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2

]]></node>
<StgValue><ssdm name="output_2_3_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1066" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:221  store i8 %linebuff_load_86, i8* %linebuff_addr_87, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:225  store i8 %linebuff_load_87, i8* %linebuff_addr_88, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="104" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2

]]></node>
<StgValue><ssdm name="output_2_3_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1069" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:229  store i8 %linebuff_load_88, i8* %linebuff_addr_89, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:231  store i8 %linebuff_load_89, i8* %linebuff_addr_90, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3

]]></node>
<StgValue><ssdm name="output_2_3_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1072" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:233  store i8 %linebuff_load_90, i8* %linebuff_addr_91, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:235  store i8 %linebuff_load_91, i8* %linebuff_addr_92, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3

]]></node>
<StgValue><ssdm name="output_2_3_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1075" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:237  store i8 %linebuff_load_92, i8* %linebuff_addr_93, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:239  store i8 %linebuff_load_93, i8* %linebuff_addr_94, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3

]]></node>
<StgValue><ssdm name="output_2_3_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1078" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:241  store i8 %linebuff_load_94, i8* %linebuff_addr_95, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:243  store i8 %linebuff_load_95, i8* %linebuff_addr_96, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3

]]></node>
<StgValue><ssdm name="output_2_3_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1081" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:245  store i8 %linebuff_load_96, i8* %linebuff_addr_97, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:247  store i8 %linebuff_load_97, i8* %linebuff_addr_98, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3

]]></node>
<StgValue><ssdm name="output_2_3_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1084" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:249  store i8 %linebuff_load_98, i8* %linebuff_addr_99, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:251  store i8 %linebuff_load_99, i8* %linebuff_addr_100, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4

]]></node>
<StgValue><ssdm name="output_2_3_4"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1087" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:253  store i8 %linebuff_load_100, i8* %linebuff_addr_101, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:255  store i8 %linebuff_load_101, i8* %linebuff_addr_102, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4

]]></node>
<StgValue><ssdm name="output_2_3_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1090" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:257  store i8 %linebuff_load_102, i8* %linebuff_addr_103, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:259  store i8 %linebuff_load_103, i8* %linebuff_addr_104, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4

]]></node>
<StgValue><ssdm name="output_2_3_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1093" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:261  store i8 %linebuff_load_104, i8* %linebuff_addr_105, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:263  store i8 %linebuff_load_105, i8* %linebuff_addr_106, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4

]]></node>
<StgValue><ssdm name="output_2_3_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1096" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:265  store i8 %linebuff_load_106, i8* %linebuff_addr_107, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:267  store i8 %linebuff_load_107, i8* %linebuff_addr_108, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4

]]></node>
<StgValue><ssdm name="output_2_3_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1099" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:269  store i8 %linebuff_load_108, i8* %linebuff_addr_109, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1100" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:271  store i8 %linebuff_load_109, i8* %linebuff_addr_110, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="115" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4

]]></node>
<StgValue><ssdm name="output_2_4"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1102" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:273  store i8 %linebuff_load_110, i8* %linebuff_addr_111, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:275  store i8 %linebuff_load_111, i8* %linebuff_addr_112, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="116" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4

]]></node>
<StgValue><ssdm name="output_2_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1105" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:279  store i8 %linebuff_load_112, i8* %linebuff_addr_113, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1106" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:283  store i8 %linebuff_load_113, i8* %linebuff_addr_114, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="117" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4

]]></node>
<StgValue><ssdm name="output_2_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1108" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:287  store i8 %linebuff_load_114, i8* %linebuff_addr_115, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:291  store i8 %linebuff_load_115, i8* %linebuff_addr_116, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="118" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4

]]></node>
<StgValue><ssdm name="output_2_4"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1111" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.0:292  store i8 %read, i8* %linebuff_addr_117, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1112" st_id="119" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4

]]></node>
<StgValue><ssdm name="output_2_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1113" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1

]]></node>
<StgValue><ssdm name="output_2_4_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1114" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1

]]></node>
<StgValue><ssdm name="output_2_4_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1115" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1

]]></node>
<StgValue><ssdm name="output_2_4_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1116" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1

]]></node>
<StgValue><ssdm name="output_2_4_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1117" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1

]]></node>
<StgValue><ssdm name="output_2_4_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1118" st_id="125" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2

]]></node>
<StgValue><ssdm name="output_2_4_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1119" st_id="126" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2

]]></node>
<StgValue><ssdm name="output_2_4_2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1120" st_id="127" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2

]]></node>
<StgValue><ssdm name="output_2_4_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1121" st_id="128" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2

]]></node>
<StgValue><ssdm name="output_2_4_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1122" st_id="129" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2

]]></node>
<StgValue><ssdm name="output_2_4_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1123" st_id="130" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3

]]></node>
<StgValue><ssdm name="output_2_4_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1124" st_id="131" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3

]]></node>
<StgValue><ssdm name="output_2_4_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1125" st_id="132" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3

]]></node>
<StgValue><ssdm name="output_2_4_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1126" st_id="133" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3

]]></node>
<StgValue><ssdm name="output_2_4_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1127" st_id="134" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3

]]></node>
<StgValue><ssdm name="output_2_4_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1128" st_id="135" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4

]]></node>
<StgValue><ssdm name="output_2_4_4"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1129" st_id="136" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4

]]></node>
<StgValue><ssdm name="output_2_4_4"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1130" st_id="137" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4

]]></node>
<StgValue><ssdm name="output_2_4_4"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1131" st_id="138" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4

]]></node>
<StgValue><ssdm name="output_2_4_4"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1132" st_id="139" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4

]]></node>
<StgValue><ssdm name="output_2_4_4"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1133" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:368  %output_2_4_4_to_int = bitcast float %output_2_4_4 to i32

]]></node>
<StgValue><ssdm name="output_2_4_4_to_int"/></StgValue>
</operation>

<operation id="1134" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:369  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_2_4_4_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1135" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:370  %tmp = trunc i32 %output_2_4_4_to_int to i23

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1136" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:371  %notlhs = icmp ne i8 %tmp_5, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="1137" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:372  %notrhs = icmp eq i23 %tmp, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="1138" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:373  %tmp_7 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1139" st_id="140" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:374  %tmp_10 = fcmp ogt float %output_2_4_4, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1140" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:375  %tmp_11 = and i1 %tmp_7, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1141" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:376  %p_Val2_1 = select i1 %tmp_11, i32 %output_2_4_4_to_int, i32 0

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="1142" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:377  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1143" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:378  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="1144" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:379  %loc_V_1 = trunc i32 %p_Val2_1 to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="1145" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
._crit_edge.0:380  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="1146" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.0:382  %tmp_i_i_cast_i = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_cast_i"/></StgValue>
</operation>

<operation id="1147" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0:383  %sh_assign = add i9 -127, %tmp_i_i_cast_i

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="1148" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.0:384  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="1149" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:385  %tmp_1_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="1150" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.0:386  %tmp_1_i_cast_i = sext i8 %tmp_1_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_1_i_cast_i"/></StgValue>
</operation>

<operation id="1151" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge.0:387  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_cast_i, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="1152" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="24" op_0_bw="9">
<![CDATA[
._crit_edge.0:389  %sh_assign_1_i_cast_i_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast_i_cast"/></StgValue>
</operation>

<operation id="1153" st_id="141" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0:390  %tmp_3_i_i = lshr i24 %p_Result_1, %sh_assign_1_i_cast_i_cast

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="1154" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
._crit_edge.0:393  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1155" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="78" op_0_bw="24">
<![CDATA[
._crit_edge.0:381  %tmp_i_i = zext i24 %p_Result_1 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="1156" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0:388  %sh_assign_1_i_cast_i = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast_i"/></StgValue>
</operation>

<operation id="1157" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="78" op_0_bw="32">
<![CDATA[
._crit_edge.0:391  %tmp_4_i_i = zext i32 %sh_assign_1_i_cast_i to i78

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="1158" st_id="142" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
._crit_edge.0:392  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_4_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="1159" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge.0:394  %tmp_12 = zext i1 %tmp_15 to i32

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1160" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:395  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1161" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:396  %p_Val2_4 = select i1 %isNeg, i32 %tmp_12, i32 %tmp_13

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1162" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:397  %p_Val2_7_i_i = sub i32 0, %p_Val2_4

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i"/></StgValue>
</operation>

<operation id="1163" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:398  %p_Val2_10 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_4

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="1164" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0:399  %tmp_16 = trunc i32 %p_Val2_10 to i8

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1165" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:402  %tmp_17 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_10, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1166" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0:403  %icmp = icmp sgt i24 %tmp_17, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">
</state>

<state id="145" st_id="145">
</state>

<state id="146" st_id="146">

<operation id="1167" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:400  %tmp_9 = zext i8 %tmp_16 to i32

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1168" st_id="146" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1169" st_id="147" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1170" st_id="148" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1171" st_id="149" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1172" st_id="150" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1173" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="1174" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge.0:2  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1175" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
._crit_edge.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="151" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1177" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_14 = bitcast float %tmp_s to i32

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1178" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %p_Val2_s = select i1 %icmp, i32 1132396544, i32 %tmp_14

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1179" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="1180" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="23" op_0_bw="32">
<![CDATA[
:3  %loc_V_3 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="1181" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
:4  %p_Result_2 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="1182" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_i_i_cast_i5 = zext i8 %loc_V_2 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_cast_i5"/></StgValue>
</operation>

<operation id="1183" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %sh_assign_2 = add i9 -127, %tmp_i_i_cast_i5

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="1184" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:8  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="1185" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_9_i_i = sub i8 127, %loc_V_2

]]></node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="1186" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="9" op_0_bw="8">
<![CDATA[
:10  %tmp_9_i_cast_i = sext i8 %tmp_9_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_9_i_cast_i"/></StgValue>
</operation>

<operation id="1187" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:11  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_9_i_cast_i, i9 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="1188" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="24" op_0_bw="9">
<![CDATA[
:12  %sh_assign_2_i_cast_i_cast = sext i9 %sh_assign_3 to i24

]]></node>
<StgValue><ssdm name="sh_assign_2_i_cast_i_cast"/></StgValue>
</operation>

<operation id="1189" st_id="152" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:13  %tmp_11_i_i = lshr i24 %p_Result_2, %sh_assign_2_i_cast_i_cast

]]></node>
<StgValue><ssdm name="tmp_11_i_i"/></StgValue>
</operation>

<operation id="1190" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:16  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_11_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1191" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="31" op_0_bw="24">
<![CDATA[
:5  %tmp_i_cast_i4 = zext i24 %p_Result_2 to i31

]]></node>
<StgValue><ssdm name="tmp_i_cast_i4"/></StgValue>
</operation>

<operation id="1192" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="31" op_0_bw="9">
<![CDATA[
:14  %tmp_12_i_cast_i = zext i9 %sh_assign_3 to i31

]]></node>
<StgValue><ssdm name="tmp_12_i_cast_i"/></StgValue>
</operation>

<operation id="1193" st_id="153" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:15  %tmp_13_i_i = shl i31 %tmp_i_cast_i4, %tmp_12_i_cast_i

]]></node>
<StgValue><ssdm name="tmp_13_i_i"/></StgValue>
</operation>

<operation id="1194" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="8" op_0_bw="1">
<![CDATA[
:17  %tmp_19 = zext i1 %tmp_23 to i8

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1195" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_13_i_i, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1196" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:19  %result_V = select i1 %isNeg_1, i8 %tmp_19, i8 %tmp_20

]]></node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="1197" st_id="153" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:20  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %conv_output_V, i8 %result_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1198" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %._crit_edge10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1199" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
