# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.tbregisterfile(testa) -t 10ps -voptargs=+acc
# vsim work.tbregisterfile(testa) -t 10ps -voptargs="+acc" 
# Start time: 13:09:44 on Apr 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbregisterfile(testa)#1
# Loading ieee.numeric_std(body)
# Loading work.register_file(a)#1
add wave *
# ** UI-Msg: (vish-4014) No objects found matching '*'.
wave add *
# No help for wave addcursor available.
add wave *
# ** UI-Msg: (vish-4014) No objects found matching '*'.
wave add *
# No help for wave addcursor available.
quit -sim
# End time: 13:34:42 on Apr 30,2023, Elapsed time: 0:24:58
# Errors: 0, Warnings: 0
vsim -t 10ps -voptargs=+acc work.tbregisterfile(testa)
# vsim -t 10ps -voptargs="+acc" work.tbregisterfile(testa) 
# Start time: 13:35:39 on Apr 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbregisterfile(testa)#1
# Loading ieee.numeric_std(body)
# Loading work.register_file(a)#1
add wave *
run -all

stop




restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 100 ns
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbregisterfile(testa)#1
# Loading ieee.numeric_std(body)
# Loading work.register_file(a)#1
run 25 ns
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 30 ns
compile
# wrong # args: should be "compile w cmd ?arg ...?"
source compile
# extra characters after close-quote
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbregisterfile(testa)#1
# Loading ieee.numeric_std(body)
# Loading work.register_file(a)#1
run 30 ns
add wave -position insertpoint  \
sim:/tbregisterfile/RG/REGISTERS
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 30 ns
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbregisterfile(testa)#1
# Loading ieee.numeric_std(body)
# Loading work.register_file(a)#1
run 30 ns
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'ADD_WR' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'ADD_WR' of entity 'work.register_file' have different sizes:  ([5,4]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'ADD_RD1' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'ADD_RD1' of entity 'work.register_file' have different sizes:  ([5,4]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'ADD_RD2' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'ADD_RD2' of entity 'work.register_file' have different sizes:  ([5,4]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'DATAIN' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'DATAIN' of entity 'work.register_file' have different sizes:  ([64,8]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'OUT1' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'OUT1' of entity 'work.register_file' have different sizes:  ([64,8]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'OUT2' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'OUT2' of entity 'work.register_file' have different sizes:  ([64,8]).
#         Region: /TBREGISTERFILE/RG
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=0.
restart
# No Design Loaded!
run 30 ns
# No Design Loaded!
vsim -t 10ps -voptargs=+acc work.tbregisterfile(testa)
# vsim -t 10ps -voptargs="+acc" work.tbregisterfile(testa) 
# Start time: 13:35:39 on Apr 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'ADD_WR' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'ADD_WR' of entity 'work.register_file' have different sizes:  ([5,3]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'ADD_RD1' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'ADD_RD1' of entity 'work.register_file' have different sizes:  ([5,3]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'ADD_RD2' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'ADD_RD2' of entity 'work.register_file' have different sizes:  ([5,3]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'DATAIN' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'DATAIN' of entity 'work.register_file' have different sizes:  ([64,8]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'OUT1' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'OUT1' of entity 'work.register_file' have different sizes:  ([64,8]).
#         Region: /TBREGISTERFILE/RG
# ** Error (suppressible): tb_registerfile.vhd(44): (vopt-1550) Port 'OUT2' of component 'work.TBREGISTERFILE(TESTA).register_file' and port 'OUT2' of entity 'work.register_file' have different sizes:  ([64,8]).
#         Region: /TBREGISTERFILE/RG
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=12, Warnings=0.
# Error loading design
# End time: 14:24:15 on Apr 30,2023, Elapsed time: 0:48:36
# Errors: 12, Warnings: 0
restart
# No Design Loaded!
vsim -t 10ps -voptargs=+acc work.tbregisterfile(testa)
# vsim -t 10ps -voptargs="+acc" work.tbregisterfile(testa) 
# Start time: 15:58:10 on Apr 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.constants
# Loading work.tbregisterfile(testa)#1
# Loading work.register_file(a)#1
run 30 ns
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.constants
# Loading work.tbregisterfile(testa)#1
# Loading work.register_file(a)#1
run 30 ns
add wave -position insertpoint  \
sim:/tbregisterfile/RG/NEXT_REGISTERS
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 30 ns
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.constants
# Loading work.tbregisterfile(testa)#1
# Loading work.register_file(a)#1
run 30 ns
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.constants
# Loading work.tbregisterfile(testa)#1
# Loading work.register_file(a)#1
run 30 ns
quit -sim
# End time: 18:46:03 on Apr 30,2023, Elapsed time: 2:47:53
# Errors: 0, Warnings: 0
