// Seed: 354343823
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout supply0 id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_2 = 1;
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  if (-1) begin : LABEL_0
    always_comb begin : LABEL_1
      assert (id_1 + -1);
    end
  end else begin : LABEL_2
    wire id_4;
  end
  assign id_2 = id_3[-1'b0];
  wire id_5;
  parameter id_6 = {1 && (1), -1, 1};
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_7;
endmodule
