# Full-Subtractor
This repository contains Verilog design and test bench code for full subtractor.
