Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Dec 22 15:52:34 2017
| Host         : Steven-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file testtop_timing_summary_routed.rpt -rpx testtop_timing_summary_routed.rpx
| Design       : testtop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: IAUD/clk_48khz_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: MyCPU/CU/wr_m_reg/Q (HIGH)

 There are 423 register/latch pins with no clock driven by root clock pin: MyCPU/DIVIDER/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1885 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.531        0.000                      0                  257        0.106        0.000                      0                  257        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.531        0.000                      0                  257        0.106        0.000                      0                  257        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 IAUD/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.076ns (22.109%)  route 3.791ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.635     5.238    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  IAUD/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  IAUD/n1_reg[15]/Q
                         net (fo=2, routed)           0.857     6.551    IAUD/n1_reg_n_0_[15]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.675 f  IAUD/n1[0]_i_9/O
                         net (fo=1, routed)           0.303     6.977    IAUD/n1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.101 f  IAUD/n1[0]_i_7/O
                         net (fo=1, routed)           0.303     7.404    IAUD/n1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.528 f  IAUD/n1[0]_i_3/O
                         net (fo=1, routed)           0.562     8.090    IAUD/n1[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.214 f  IAUD/n1[0]_i_2/O
                         net (fo=3, routed)           0.855     9.068    IAUD/n1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.192 r  IAUD/n1[31]_i_1/O
                         net (fo=31, routed)          0.912    10.104    IAUD/clk_48khz
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.498    14.920    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[25]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    14.636    IAUD/n1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 IAUD/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.076ns (22.109%)  route 3.791ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.635     5.238    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  IAUD/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  IAUD/n1_reg[15]/Q
                         net (fo=2, routed)           0.857     6.551    IAUD/n1_reg_n_0_[15]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.675 f  IAUD/n1[0]_i_9/O
                         net (fo=1, routed)           0.303     6.977    IAUD/n1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.101 f  IAUD/n1[0]_i_7/O
                         net (fo=1, routed)           0.303     7.404    IAUD/n1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.528 f  IAUD/n1[0]_i_3/O
                         net (fo=1, routed)           0.562     8.090    IAUD/n1[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.214 f  IAUD/n1[0]_i_2/O
                         net (fo=3, routed)           0.855     9.068    IAUD/n1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.192 r  IAUD/n1[31]_i_1/O
                         net (fo=31, routed)          0.912    10.104    IAUD/clk_48khz
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.498    14.920    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[26]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    14.636    IAUD/n1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 IAUD/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.076ns (22.109%)  route 3.791ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.635     5.238    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  IAUD/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  IAUD/n1_reg[15]/Q
                         net (fo=2, routed)           0.857     6.551    IAUD/n1_reg_n_0_[15]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.675 f  IAUD/n1[0]_i_9/O
                         net (fo=1, routed)           0.303     6.977    IAUD/n1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.101 f  IAUD/n1[0]_i_7/O
                         net (fo=1, routed)           0.303     7.404    IAUD/n1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.528 f  IAUD/n1[0]_i_3/O
                         net (fo=1, routed)           0.562     8.090    IAUD/n1[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.214 f  IAUD/n1[0]_i_2/O
                         net (fo=3, routed)           0.855     9.068    IAUD/n1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.192 r  IAUD/n1[31]_i_1/O
                         net (fo=31, routed)          0.912    10.104    IAUD/clk_48khz
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.498    14.920    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[27]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    14.636    IAUD/n1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 IAUD/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.076ns (22.109%)  route 3.791ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.635     5.238    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  IAUD/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  IAUD/n1_reg[15]/Q
                         net (fo=2, routed)           0.857     6.551    IAUD/n1_reg_n_0_[15]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.675 f  IAUD/n1[0]_i_9/O
                         net (fo=1, routed)           0.303     6.977    IAUD/n1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.101 f  IAUD/n1[0]_i_7/O
                         net (fo=1, routed)           0.303     7.404    IAUD/n1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.528 f  IAUD/n1[0]_i_3/O
                         net (fo=1, routed)           0.562     8.090    IAUD/n1[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.214 f  IAUD/n1[0]_i_2/O
                         net (fo=3, routed)           0.855     9.068    IAUD/n1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.192 r  IAUD/n1[31]_i_1/O
                         net (fo=31, routed)          0.912    10.104    IAUD/clk_48khz
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.498    14.920    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[28]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    14.636    IAUD/n1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 IAUD/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.076ns (22.359%)  route 3.736ns (77.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.635     5.238    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  IAUD/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  IAUD/n1_reg[15]/Q
                         net (fo=2, routed)           0.857     6.551    IAUD/n1_reg_n_0_[15]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.675 f  IAUD/n1[0]_i_9/O
                         net (fo=1, routed)           0.303     6.977    IAUD/n1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.101 f  IAUD/n1[0]_i_7/O
                         net (fo=1, routed)           0.303     7.404    IAUD/n1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.528 f  IAUD/n1[0]_i_3/O
                         net (fo=1, routed)           0.562     8.090    IAUD/n1[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.214 f  IAUD/n1[0]_i_2/O
                         net (fo=3, routed)           0.855     9.068    IAUD/n1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.192 r  IAUD/n1[31]_i_1/O
                         net (fo=31, routed)          0.858    10.050    IAUD/clk_48khz
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.498    14.920    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[21]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    IAUD/n1_reg[21]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 IAUD/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.076ns (22.359%)  route 3.736ns (77.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.635     5.238    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  IAUD/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  IAUD/n1_reg[15]/Q
                         net (fo=2, routed)           0.857     6.551    IAUD/n1_reg_n_0_[15]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.675 f  IAUD/n1[0]_i_9/O
                         net (fo=1, routed)           0.303     6.977    IAUD/n1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.101 f  IAUD/n1[0]_i_7/O
                         net (fo=1, routed)           0.303     7.404    IAUD/n1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.528 f  IAUD/n1[0]_i_3/O
                         net (fo=1, routed)           0.562     8.090    IAUD/n1[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.214 f  IAUD/n1[0]_i_2/O
                         net (fo=3, routed)           0.855     9.068    IAUD/n1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.192 r  IAUD/n1[31]_i_1/O
                         net (fo=31, routed)          0.858    10.050    IAUD/clk_48khz
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.498    14.920    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[22]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    IAUD/n1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 IAUD/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.076ns (22.359%)  route 3.736ns (77.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.635     5.238    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  IAUD/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  IAUD/n1_reg[15]/Q
                         net (fo=2, routed)           0.857     6.551    IAUD/n1_reg_n_0_[15]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.675 f  IAUD/n1[0]_i_9/O
                         net (fo=1, routed)           0.303     6.977    IAUD/n1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.101 f  IAUD/n1[0]_i_7/O
                         net (fo=1, routed)           0.303     7.404    IAUD/n1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.528 f  IAUD/n1[0]_i_3/O
                         net (fo=1, routed)           0.562     8.090    IAUD/n1[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.214 f  IAUD/n1[0]_i_2/O
                         net (fo=3, routed)           0.855     9.068    IAUD/n1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.192 r  IAUD/n1[31]_i_1/O
                         net (fo=31, routed)          0.858    10.050    IAUD/clk_48khz
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.498    14.920    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[23]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    IAUD/n1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 IAUD/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.076ns (22.359%)  route 3.736ns (77.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.635     5.238    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  IAUD/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  IAUD/n1_reg[15]/Q
                         net (fo=2, routed)           0.857     6.551    IAUD/n1_reg_n_0_[15]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.675 f  IAUD/n1[0]_i_9/O
                         net (fo=1, routed)           0.303     6.977    IAUD/n1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.101 f  IAUD/n1[0]_i_7/O
                         net (fo=1, routed)           0.303     7.404    IAUD/n1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.528 f  IAUD/n1[0]_i_3/O
                         net (fo=1, routed)           0.562     8.090    IAUD/n1[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.214 f  IAUD/n1[0]_i_2/O
                         net (fo=3, routed)           0.855     9.068    IAUD/n1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.192 r  IAUD/n1[31]_i_1/O
                         net (fo=31, routed)          0.858    10.050    IAUD/clk_48khz
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.498    14.920    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[24]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    IAUD/n1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.984ns (40.786%)  route 2.880ns (59.214%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.227    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X70Y82         FDRE                                         r  MyCPU/DIVIDER/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.478     5.705 r  MyCPU/DIVIDER/num_reg[3]/Q
                         net (fo=1, routed)           0.818     6.523    MyCPU/DIVIDER/num_reg_n_0_[3]
    SLICE_X68Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.824 r  MyCPU/DIVIDER/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.824    MyCPU/DIVIDER/cnt0_carry_i_3_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.374 r  MyCPU/DIVIDER/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.374    MyCPU/DIVIDER/cnt0_carry_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  MyCPU/DIVIDER/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.488    MyCPU/DIVIDER/cnt0_carry__0_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.716 r  MyCPU/DIVIDER/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.661     8.378    MyCPU/DIVIDER/cnt0_carry__1_n_1
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.313     8.691 r  MyCPU/DIVIDER/cnt[0]_i_1/O
                         net (fo=32, routed)          1.401    10.091    MyCPU/DIVIDER/cnt[0]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.500    14.923    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X69Y78         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[0]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X69Y78         FDRE (Setup_fdre_C_R)       -0.429    14.734    MyCPU/DIVIDER/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.984ns (40.786%)  route 2.880ns (59.214%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.227    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X70Y82         FDRE                                         r  MyCPU/DIVIDER/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.478     5.705 r  MyCPU/DIVIDER/num_reg[3]/Q
                         net (fo=1, routed)           0.818     6.523    MyCPU/DIVIDER/num_reg_n_0_[3]
    SLICE_X68Y81         LUT6 (Prop_lut6_I3_O)        0.301     6.824 r  MyCPU/DIVIDER/cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.824    MyCPU/DIVIDER/cnt0_carry_i_3_n_0
    SLICE_X68Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.374 r  MyCPU/DIVIDER/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.374    MyCPU/DIVIDER/cnt0_carry_n_0
    SLICE_X68Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  MyCPU/DIVIDER/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.488    MyCPU/DIVIDER/cnt0_carry__0_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.716 r  MyCPU/DIVIDER/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.661     8.378    MyCPU/DIVIDER/cnt0_carry__1_n_1
    SLICE_X68Y84         LUT2 (Prop_lut2_I1_O)        0.313     8.691 r  MyCPU/DIVIDER/cnt[0]_i_1/O
                         net (fo=32, routed)          1.401    10.091    MyCPU/DIVIDER/cnt[0]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.500    14.923    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X69Y78         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[1]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X69Y78         FDRE (Setup_fdre_C_R)       -0.429    14.734    MyCPU/DIVIDER/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  IAUD/n1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    IAUD/data0[21]
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  IAUD/n1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    IAUD/data0[23]
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  IAUD/n1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    IAUD/data0[22]
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  IAUD/n1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.998    IAUD/data0[24]
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  IAUD/n1_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  IAUD/n1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    IAUD/n1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  IAUD/n1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    IAUD/data0[25]
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  IAUD/n1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    IAUD/n1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  IAUD/n1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    IAUD/data0[27]
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[27]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  IAUD/n1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    IAUD/n1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  IAUD/n1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    IAUD/data0[26]
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  IAUD/n1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    IAUD/n1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  IAUD/n1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    IAUD/data0[28]
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  IAUD/n1_reg[28]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  IAUD/n1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    IAUD/n1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  IAUD/n1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    IAUD/n1_reg[28]_i_1_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  IAUD/n1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.040    IAUD/data0[29]
    SLICE_X49Y102        FDRE                                         r  IAUD/n1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  IAUD/n1_reg[29]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 IAUD/n1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IAUD/n1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.486    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  IAUD/n1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  IAUD/n1_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    IAUD/n1_reg_n_0_[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  IAUD/n1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    IAUD/n1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  IAUD/n1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    IAUD/n1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  IAUD/n1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    IAUD/n1_reg[28]_i_1_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  IAUD/n1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.051    IAUD/data0[31]
    SLICE_X49Y102        FDRE                                         r  IAUD/n1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     1.997    IAUD/clkin_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  IAUD/n1_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.105     1.856    IAUD/n1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y78    IAUD/n2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y79    IAUD/n2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y79    IAUD/n2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y79    IAUD/n2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y80    IAUD/n2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y80    IAUD/n2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y80    IAUD/n2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y80    IAUD/n2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y81    IAUD/n2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y82    MyCPU/DIVIDER/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y82    MyCPU/DIVIDER/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y82    MyCPU/DIVIDER/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y82    MyCPU/DIVIDER/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y84    MyCPU/DIVIDER/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y84    MyCPU/DIVIDER/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y84    MyCPU/DIVIDER/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y84    MyCPU/DIVIDER/cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y82    MyCPU/DIVIDER/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y82    MyCPU/DIVIDER/num_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y82    IAUD/n2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y82    IAUD/n2_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y82    IAUD/n2_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y82    IAUD/n2_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    DISCON/index_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    DISCON/index_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    DISCON/index_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    DISCON/index_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y78    IAUD/n2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y79    IAUD/n2_reg[10]/C



