Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 23 21:55:51 2018
| Host         : DESKTOP-CEKIGQ7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation
| Design       : topModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.504    -1047.151                    631                 2904        0.131        0.000                      0                 2904        4.500        0.000                       0                  1038  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.504    -1047.151                    631                 2904        0.131        0.000                      0                 2904        4.500        0.000                       0                  1038  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          631  Failing Endpoints,  Worst Slack       -3.504ns,  Total Violation    -1047.151ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            floor3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 8.546ns (65.383%)  route 4.525ns (34.617%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.945    16.751    people18_in
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.329    17.080 f  people[1]_i_8/O
                         net (fo=3, routed)           0.176    17.256    people[1]_i_8_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.124    17.380 r  floor3[3]_i_7/O
                         net (fo=1, routed)           0.301    17.681    floor3[3]_i_7_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  floor3[3]_i_1/O
                         net (fo=4, routed)           0.348    18.153    floor3[3]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  floor3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.512    14.853    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  floor3_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    floor3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -18.153    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            floor3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 8.546ns (65.383%)  route 4.525ns (34.617%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.945    16.751    people18_in
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.329    17.080 f  people[1]_i_8/O
                         net (fo=3, routed)           0.176    17.256    people[1]_i_8_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.124    17.380 r  floor3[3]_i_7/O
                         net (fo=1, routed)           0.301    17.681    floor3[3]_i_7_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  floor3[3]_i_1/O
                         net (fo=4, routed)           0.348    18.153    floor3[3]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  floor3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.512    14.853    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  floor3_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    floor3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -18.153    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            floor3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 8.546ns (65.383%)  route 4.525ns (34.617%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.945    16.751    people18_in
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.329    17.080 f  people[1]_i_8/O
                         net (fo=3, routed)           0.176    17.256    people[1]_i_8_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.124    17.380 r  floor3[3]_i_7/O
                         net (fo=1, routed)           0.301    17.681    floor3[3]_i_7_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  floor3[3]_i_1/O
                         net (fo=4, routed)           0.348    18.153    floor3[3]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  floor3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.512    14.853    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  floor3_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    floor3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -18.153    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            floor3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 8.546ns (65.383%)  route 4.525ns (34.617%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.945    16.751    people18_in
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.329    17.080 f  people[1]_i_8/O
                         net (fo=3, routed)           0.176    17.256    people[1]_i_8_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.124    17.380 r  floor3[3]_i_7/O
                         net (fo=1, routed)           0.301    17.681    floor3[3]_i_7_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  floor3[3]_i_1/O
                         net (fo=4, routed)           0.348    18.153    floor3[3]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  floor3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.512    14.853    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  floor3_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    floor3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -18.153    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            people_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.555ns  (logic 8.670ns (63.963%)  route 4.885ns (36.037%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.748    16.554    people18_in
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.329    16.883 f  floor2[3]_i_8/O
                         net (fo=7, routed)           0.471    17.353    floor2[3]_i_8_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.124    17.477 f  people[2]_i_7/O
                         net (fo=2, routed)           0.314    17.791    people[2]_i_7_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.124    17.915 r  people[2]_i_2/O
                         net (fo=3, routed)           0.598    18.513    people[2]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124    18.637 r  people[0]_i_1/O
                         net (fo=1, routed)           0.000    18.637    people[0]_i_1_n_0
    SLICE_X6Y13          FDRE                                         r  people_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.512    14.853    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  people_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          FDRE (Setup_fdre_C_D)        0.079    15.157    people_reg[0]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                 -3.480    

Slack (VIOLATED) :        -3.476ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            people_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.551ns  (logic 8.670ns (63.982%)  route 4.881ns (36.018%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.748    16.554    people18_in
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.329    16.883 f  floor2[3]_i_8/O
                         net (fo=7, routed)           0.471    17.353    floor2[3]_i_8_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.124    17.477 f  people[2]_i_7/O
                         net (fo=2, routed)           0.314    17.791    people[2]_i_7_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.124    17.915 r  people[2]_i_2/O
                         net (fo=3, routed)           0.594    18.509    people[2]_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124    18.633 r  people[1]_i_1/O
                         net (fo=1, routed)           0.000    18.633    people[1]_i_1_n_0
    SLICE_X6Y13          FDRE                                         r  people_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.512    14.853    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  people_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          FDRE (Setup_fdre_C_D)        0.079    15.157    people_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -18.633    
  -------------------------------------------------------------------
                         slack                                 -3.476    

Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count14_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 8.422ns (64.168%)  route 4.703ns (35.832%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.601    16.407    people18_in
    SLICE_X9Y19          LUT5 (Prop_lut5_I2_O)        0.329    16.736 f  floor2[3]_i_6/O
                         net (fo=74, routed)          0.632    17.367    floor2[3]_i_6_n_0
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.124    17.491 r  count14[34]_i_1/O
                         net (fo=35, routed)          0.716    18.207    count14[34]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  count14_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.439    14.780    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  count14_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    14.800    count14_reg[3]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -18.207    
  -------------------------------------------------------------------
                         slack                                 -3.407    

Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count14_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 8.422ns (64.168%)  route 4.703ns (35.832%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.601    16.407    people18_in
    SLICE_X9Y19          LUT5 (Prop_lut5_I2_O)        0.329    16.736 f  floor2[3]_i_6/O
                         net (fo=74, routed)          0.632    17.367    floor2[3]_i_6_n_0
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.124    17.491 r  count14[34]_i_1/O
                         net (fo=35, routed)          0.716    18.207    count14[34]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  count14_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.439    14.780    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  count14_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    14.800    count14_reg[4]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -18.207    
  -------------------------------------------------------------------
                         slack                                 -3.407    

Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count14_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 8.422ns (64.168%)  route 4.703ns (35.832%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.601    16.407    people18_in
    SLICE_X9Y19          LUT5 (Prop_lut5_I2_O)        0.329    16.736 f  floor2[3]_i_6/O
                         net (fo=74, routed)          0.632    17.367    floor2[3]_i_6_n_0
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.124    17.491 r  count14[34]_i_1/O
                         net (fo=35, routed)          0.716    18.207    count14[34]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  count14_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.439    14.780    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  count14_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    14.800    count14_reg[5]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -18.207    
  -------------------------------------------------------------------
                         slack                                 -3.407    

Slack (VIOLATED) :        -3.397ns  (required time - arrival time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 8.546ns (64.303%)  route 4.744ns (35.697%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pos_reg[0]/Q
                         net (fo=44, routed)          0.646     6.246    pos_reg_n_0_[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.370 r  people2__0_i_1/O
                         net (fo=10, routed)          0.598     6.969    people2__0_i_1_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.820 r  people2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.822    people2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.340 r  people2__2/P[1]
                         net (fo=2, routed)           0.766    13.106    people2__2_n_104
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    13.230 r  pos[1]_i_170/O
                         net (fo=1, routed)           0.000    13.230    pos[1]_i_170_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.628 r  pos_reg[1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.628    pos_reg[1]_i_122_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.742 r  pos_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.742    pos_reg[1]_i_121_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.856 r  pos_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.856    pos_reg[1]_i_82_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.970 r  pos_reg[1]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.970    pos_reg[1]_i_81_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.304 r  pos_reg[1]_i_48/O[1]
                         net (fo=2, routed)           0.742    15.046    pos_reg[1]_i_48_n_6
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.303    15.349 r  pos[1]_i_23/O
                         net (fo=1, routed)           0.000    15.349    pos[1]_i_23_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.806 r  pos_reg[1]_i_11/CO[1]
                         net (fo=119, routed)         0.601    16.407    people18_in
    SLICE_X9Y19          LUT5 (Prop_lut5_I2_O)        0.329    16.736 f  floor2[3]_i_6/O
                         net (fo=74, routed)          0.608    17.343    floor2[3]_i_6_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I2_O)        0.124    17.467 r  pos[0]_i_2/O
                         net (fo=1, routed)           0.298    17.766    pos[0]_i_2_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I1_O)        0.124    17.890 r  pos[0]_i_1/O
                         net (fo=2, routed)           0.483    18.372    pos[0]_i_1_n_0
    SLICE_X15Y16         FDRE                                         r  B[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        1.443    14.784    clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  B[0]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)       -0.047    14.976    B[0]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                 -3.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.550     1.433    keypad4X4_inst0/clk
    SLICE_X31Y24         FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  keypad4X4_inst0/count_deb_reg[5]/Q
                         net (fo=3, routed)           0.078     1.652    keypad4X4_inst0/count_deb_reg__0[5]
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.697 r  keypad4X4_inst0/finish_i_1/O
                         net (fo=1, routed)           0.000     1.697    keypad4X4_inst0/finish_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  keypad4X4_inst0/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.816     1.943    keypad4X4_inst0/clk
    SLICE_X30Y24         FDRE                                         r  keypad4X4_inst0/finish_reg/C
                         clock pessimism             -0.497     1.446    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.120     1.566    keypad4X4_inst0/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 in0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.453%)  route 0.103ns (35.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  in0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  in0_reg[1]/Q
                         net (fo=6, routed)           0.103     1.683    in0[1]
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  in0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.728    in0[2]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  in0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.823     1.950    clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  in0_reg[2]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.120     1.572    in0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_del_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.249%)  route 0.310ns (70.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.550     1.433    keypad4X4_inst0/clk
    SLICE_X36Y25         FDRE                                         r  keypad4X4_inst0/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  keypad4X4_inst0/value_reg[0]/Q
                         net (fo=2, routed)           0.310     1.871    keypad4X4_inst0/value[0]
    SLICE_X31Y25         FDRE                                         r  keypad4X4_inst0/value_del_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.816     1.943    keypad4X4_inst0/clk
    SLICE_X31Y25         FDRE                                         r  keypad4X4_inst0/value_del_reg[0]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.016     1.710    keypad4X4_inst0/value_del_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.583     1.466    display_8x8_0/clk
    SLICE_X5Y28          FDRE                                         r  display_8x8_0/color_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_8x8_0/color_data_reg[11]/Q
                         net (fo=1, routed)           0.097     1.704    display_8x8_0/color_data_reg_n_0_[11]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.749 r  display_8x8_0/color_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.749    display_8x8_0/color_data[10]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  display_8x8_0/color_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.852     1.979    display_8x8_0/clk
    SLICE_X4Y28          FDRE                                         r  display_8x8_0/color_data_reg[10]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.091     1.570    display_8x8_0/color_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.583     1.466    display_8x8_0/clk
    SLICE_X5Y27          FDRE                                         r  display_8x8_0/color_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_8x8_0/color_data_reg[20]/Q
                         net (fo=1, routed)           0.097     1.704    display_8x8_0/color_data_reg_n_0_[20]
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.749 r  display_8x8_0/color_data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.749    display_8x8_0/color_data[19]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  display_8x8_0/color_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.851     1.978    display_8x8_0/clk
    SLICE_X4Y27          FDRE                                         r  display_8x8_0/color_data_reg[19]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.091     1.570    display_8x8_0/color_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_del_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.358%)  route 0.132ns (44.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.550     1.433    keypad4X4_inst0/clk
    SLICE_X30Y24         FDRE                                         r  keypad4X4_inst0/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  keypad4X4_inst0/finish_reg/Q
                         net (fo=2, routed)           0.132     1.729    keypad4X4_inst0/finish
    SLICE_X28Y24         FDRE                                         r  keypad4X4_inst0/finish_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.817     1.944    keypad4X4_inst0/clk
    SLICE_X28Y24         FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.075     1.541    keypad4X4_inst0/finish_del_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.553     1.436    keypad4X4_inst0/clk
    SLICE_X38Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  keypad4X4_inst0/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.090     1.690    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[1]
    SLICE_X38Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.820     1.947    keypad4X4_inst0/clk
    SLICE_X38Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.060     1.496    keypad4X4_inst0/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.550     1.433    keypad4X4_inst0/clk
    SLICE_X28Y24         FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 f  keypad4X4_inst0/finish_del_reg/Q
                         net (fo=1, routed)           0.062     1.623    keypad4X4_inst0/finish_del
    SLICE_X28Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.722 r  keypad4X4_inst0/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.722    keypad4X4_inst0/key_valid_pre_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.817     1.944    keypad4X4_inst0/clk
    SLICE_X28Y24         FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
                         clock pessimism             -0.511     1.433    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.091     1.524    keypad4X4_inst0/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.583     1.466    display_8x8_0/clk
    SLICE_X4Y27          FDRE                                         r  display_8x8_0/color_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_8x8_0/color_data_reg[2]/Q
                         net (fo=1, routed)           0.144     1.752    display_8x8_0/color_data_reg_n_0_[2]
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.797 r  display_8x8_0/color_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    display_8x8_0/color_data[1]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  display_8x8_0/color_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.853     1.980    display_8x8_0/clk
    SLICE_X3Y27          FDRE                                         r  display_8x8_0/color_data_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092     1.594    display_8x8_0/color_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/cnt_clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.585     1.468    display_8x8_0/clk
    SLICE_X1Y28          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_8x8_0/cnt_clkdiv_reg[0]/Q
                         net (fo=8, routed)           0.141     1.750    display_8x8_0/cnt_clkdiv_reg__0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.048     1.798 r  display_8x8_0/cnt_clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    display_8x8_0/p_0_in__0[3]
    SLICE_X0Y28          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1037, routed)        0.854     1.981    display_8x8_0/clk
    SLICE_X0Y28          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.107     1.588    display_8x8_0/cnt_clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y16   B[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y13   B[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y18   SevSeg_4digit_inst0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    display_8x8_0/color_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    display_8x8_0/color_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    display_8x8_0/color_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    display_8x8_0/color_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    display_8x8_0/color_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    display_8x8_0/color_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   B[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y5    count10_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y5    count10_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y2    count10_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y2    count10_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y5    count10_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    count10_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    count10_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    count10_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    count10_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y16   B[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y18   SevSeg_4digit_inst0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    display_8x8_0/color_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    display_8x8_0/color_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    display_8x8_0/color_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    display_8x8_0/color_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    display_8x8_0/color_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    display_8x8_0/color_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   SevSeg_4digit_inst0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   SevSeg_4digit_inst0/count_reg[17]/C



