{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738507478779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738507478779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  2 17:44:38 2025 " "Processing started: Sun Feb  2 17:44:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738507478779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738507478779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SSOOO_CPU -c SSOOO_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SSOOO_CPU -c SSOOO_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738507478779 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "EP4CE115F29C7 Cyclone IV E MAX 10 " "Overriding device family setting MAX 10 -- part EP4CE115F29C7 belongs to device family Cyclone IV E" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name DEVICE EP4CE115F29C7 " "set_global_assignment -name DEVICE EP4CE115F29C7" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1738507478991 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "EDA Netlist Writer" 0 -1 1738507478991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1738507479353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SSOOO_CPU.vo D:/GitHub Repos/JoSDC-SILICORE/SSOOO/simulation/questa/ simulation " "Generated file SSOOO_CPU.vo in folder \"D:/GitHub Repos/JoSDC-SILICORE/SSOOO/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738507481081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738507481195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  2 17:44:41 2025 " "Processing ended: Sun Feb  2 17:44:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738507481195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738507481195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738507481195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738507481195 ""}
