{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 6443,
      "stationName": "Nanojoules Semiconductors",
      "stationCity": null,
      "businessDomain": "Electronics",
      "problemBankId": 2363,
      "projectId": 3623,
      "semesterId": 2,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Title: Edge AI Camera SoC",
      "description": "<p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: Edge AI Camera SoC</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description: </strong><strong style=\"color: rgb(255, 0, 0);\">RTL Design engineer</strong><strong style=\"color: rgb(0, 0, 0);\">. Develop and implement RTL designs using hardware description languages (HDLs)&nbsp;</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skill sets: Verilog, VHDL, or SystemVerilog</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Traits expectation: Fast learner, ambitious, problem solver</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Expected learning: Gain proficiency in HDL and Sim tools like ModelSim</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Specific courses required for project execution:&nbsp; VLSI design, Computer Architecture and similar</strong></p><p><br></p><p><br></p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 40000,
      "pgStipend": 40000,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 80000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "sindhunair@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}