INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:04:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 buffer6/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer12/dataReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 1.197ns (15.255%)  route 6.650ns (84.745%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1032, unset)         0.508     0.508    buffer6/clk
    SLICE_X11Y138        FDRE                                         r  buffer6/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer6/outs_reg[4]/Q
                         net (fo=4, routed)           0.650     1.374    buffer7/control/outs_reg[31][4]
    SLICE_X10Y142        LUT3 (Prop_lut3_I0_O)        0.043     1.417 r  buffer7/control/Memory[0][6]_i_8/O
                         net (fo=4, routed)           0.541     1.958    cmpi0/buffer7_outs[4]
    SLICE_X3Y138         LUT6 (Prop_lut6_I0_O)        0.127     2.085 r  cmpi0/i__i_63/O
                         net (fo=1, routed)           0.282     2.367    cmpi0/i__i_63_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.558 r  cmpi0/i__i_45/CO[3]
                         net (fo=1, routed)           0.000     2.558    cmpi0/i__i_45_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.607 r  cmpi0/i__i_28/CO[3]
                         net (fo=1, routed)           0.000     2.607    cmpi0/i__i_28_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.656 r  cmpi0/i__i_17/CO[3]
                         net (fo=1, routed)           0.000     2.656    cmpi0/i__i_17_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.705 f  cmpi0/i__i_10/CO[3]
                         net (fo=17, routed)          0.875     3.580    buffer10/fifo/result[0]
    SLICE_X17Y133        LUT3 (Prop_lut3_I0_O)        0.043     3.623 f  buffer10/fifo/transmitValue_i_2__33/O
                         net (fo=6, routed)           0.391     4.014    control_merge2/tehb/control/Memory_reg[0][0]_0
    SLICE_X18Y132        LUT6 (Prop_lut6_I2_O)        0.043     4.057 r  control_merge2/tehb/control/i___8_i_5/O
                         net (fo=24, routed)          0.439     4.496    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X11Y131        LUT6 (Prop_lut6_I2_O)        0.043     4.539 f  control_merge2/tehb/control/a_storeEn_INST_0_i_4/O
                         net (fo=7, routed)           0.404     4.944    buffer12/control/buffer13_outs_valid
    SLICE_X13Y126        LUT6 (Prop_lut6_I3_O)        0.043     4.987 f  buffer12/control/i___2_i_7/O
                         net (fo=2, routed)           0.348     5.335    fork20/control/generateBlocks[3].regblock/transmitValue_reg_2
    SLICE_X16Y124        LUT6 (Prop_lut6_I4_O)        0.043     5.378 f  fork20/control/generateBlocks[3].regblock/join_inputs/i___2_i_4/O
                         net (fo=5, routed)           0.296     5.674    fork23/control/generateBlocks[0].regblock/buffer56_outs_ready
    SLICE_X16Y122        LUT6 (Prop_lut6_I4_O)        0.043     5.717 r  fork23/control/generateBlocks[0].regblock/i___2_i_2/O
                         net (fo=11, routed)          0.341     6.058    fork19/control/generateBlocks[3].regblock/anyBlockStop_19
    SLICE_X13Y123        LUT6 (Prop_lut6_I4_O)        0.043     6.101 f  fork19/control/generateBlocks[3].regblock/join_inputs//i___2/O
                         net (fo=3, routed)           0.368     6.469    fork14/control/generateBlocks[0].regblock/addi7_result_ready
    SLICE_X12Y125        LUT6 (Prop_lut6_I4_O)        0.043     6.512 r  fork14/control/generateBlocks[0].regblock/outputValid_i_2__5/O
                         net (fo=8, routed)           0.494     7.007    control_merge2/tehb/control/outputValid_reg_0
    SLICE_X11Y134        LUT6 (Prop_lut6_I1_O)        0.043     7.050 r  control_merge2/tehb/control/fullReg_i_5/O
                         net (fo=2, routed)           0.427     7.477    control_merge2/tehb/control/fork12/control/blockStopArray[5]
    SLICE_X14Y132        LUT6 (Prop_lut6_I0_O)        0.043     7.520 r  control_merge2/tehb/control/fullReg_i_3__1/O
                         net (fo=12, routed)          0.292     7.812    fork9/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X19Y132        LUT6 (Prop_lut6_I2_O)        0.043     7.855 r  fork9/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.500     8.355    buffer12/dataReg_reg[0]_1[0]
    SLICE_X20Y141        FDRE                                         r  buffer12/dataReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1032, unset)         0.483    10.183    buffer12/clk
    SLICE_X20Y141        FDRE                                         r  buffer12/dataReg_reg[25]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X20Y141        FDRE (Setup_fdre_C_CE)      -0.169     9.978    buffer12/dataReg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  1.623    




