                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       
    1:    4:-       |   4:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    4:-       |   4:-       |   4:-       |   0:-       |   0:-       
    3:    4:-       |   4:-       |   4:-       |   4:-       |   0:-       
    4:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    5:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    6:    4:lda     |   4:-       |   4:-       |   4:-       |   4:-       
    7:    8:-       |   4:lda     |   4:-       |   4:-       |   4:-       
    8:    8:-       |   8:-       |   4:lda     |   4:-       |   4:-       
    9:    8:-       |   8:-       |   8:-       |   4:lda     |   4:-       
   10:    8:-       |   8:-       |   8:-       |   8:-       |   4:lda     r1=1  
   11:    8:lda     |   8:-       |   8:-       |   8:-       |   8:-       
   12:   12:-       |   8:lda     |   8:-       |   8:-       |   8:-       
   13:   12:-       |  12:-       |   8:lda     |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
   14:   12:-       |  12:-       |  12:-       |   8:lda     |   8:-       
   15:   12:-       |  12:-       |  12:-       |  12:-       |   8:lda     r2=5  
   16:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   17:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   18:   12:lda     |  12:-       |  12:-       |  12:-       |  12:-       
   19:   16:-       |  12:lda     |  12:-       |  12:-       |  12:-       
   20:   16:-       |  16:-       |  12:lda     |  12:-       |  12:-       
   21:   16:-       |  16:-       |  16:-       |  12:lda     |  12:-       
   22:   16:-       |  16:-       |  16:-       |  16:-       |  12:lda     r3=2  
   23:   16:lda     |  16:-       |  16:-       |  16:-       |  16:-       
   24:   20:-       |  16:lda     |  16:-       |  16:-       |  16:-       
   25:   20:-       |  20:-       |  16:lda     |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   26:   20:-       |  20:-       |  20:-       |  16:lda     |  16:-       
   27:   20:-       |  20:-       |  20:-       |  20:-       |  16:lda     r4=8  
   28:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   29:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   30:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
   31:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
   32:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
   33:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
   34:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r4=10  
   35:   24:subq    |  24:-       |  24:-       |  24:-       |  24:-       
   36:   28:-       |  24:subq    |  24:-       |  24:-       |  24:-       
   37:   28:-       |  28:-       |  24:subq    |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   38:   28:-       |  28:-       |  28:-       |  24:subq    |  24:-       
   39:   28:-       |  28:-       |  28:-       |  28:-       |  24:subq    r6=8  
   40:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   41:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   42:   28:subq    |  28:-       |  28:-       |  28:-       |  28:-       
   43:   32:-       |  28:subq    |  28:-       |  28:-       |  28:-       
   44:   32:-       |  32:-       |  28:subq    |  28:-       |  28:-       
   45:   32:-       |  32:-       |  32:-       |  28:subq    |  28:-       
   46:   32:-       |  32:-       |  32:-       |  32:-       |  28:subq    r2=4  
   47:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
   48:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
   49:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   50:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
   51:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r6=18  
   52:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
   53:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
   54:   36:mulq    |  36:-       |  36:-       |  36:-       |  36:-       
   55:   40:-       |  36:mulq    |  36:-       |  36:-       |  36:-       
   56:   40:-       |  40:-       |  36:mulq    |  36:-       |  36:-       
   57:   40:-       |  40:-       |  40:-       |  36:mulq    |  36:-       
   58:   40:-       |  40:-       |  40:-       |  40:-       |  36:mulq    r4=4  
   59:   40:addq    |  40:-       |  40:-       |  40:-       |  40:-       
   60:   44:-       |  40:addq    |  40:-       |  40:-       |  40:-       
   61:   44:-       |  44:-       |  40:addq    |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
   62:   44:-       |  44:-       |  44:-       |  40:addq    |  40:-       
   63:   44:-       |  44:-       |  44:-       |  44:-       |  40:addq    r7=19  
   64:   44:-       |  44:-       |  44:-       |  44:-       |  44:-       
   65:   44:-       |  44:-       |  44:-       |  44:-       |  44:-       
   66:   44:mulq    |  44:-       |  44:-       |  44:-       |  44:-       
   67:   48:-       |  44:mulq    |  44:-       |  44:-       |  44:-       
   68:   48:-       |  48:-       |  44:mulq    |  44:-       |  44:-       
   69:   48:-       |  48:-       |  48:-       |  44:mulq    |  44:-       
   70:   48:-       |  48:-       |  48:-       |  48:-       |  44:mulq    r20=8  
   71:   48:bne     |  48:-       |  48:-       |  48:-       |  48:-       
   72:   52:-       |  48:bne     |  48:-       |  48:-       |  48:-       
   73:   52:-       |  52:-       |  48:bne     |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
   74:   52:-       |  52:-       |  52:-       |  48:bne     |  48:-       
   75:   28:-       |  52:-       |  52:-       |  52:-       |  48:bne     
   76:   28:subq    |  28:-       |  52:-       |  52:-       |  52:-       
   77:   32:-       |  28:subq    |  28:-       |  52:-       |  52:-       
   78:   32:-       |  32:-       |  28:subq    |  28:-       |  52:-       
   79:   32:-       |  32:-       |  32:-       |  28:subq    |  28:-       
   80:   32:-       |  32:-       |  32:-       |  32:-       |  28:subq    r2=3  
   81:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
   82:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
   83:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
   84:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
   85:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r6=22  
   86:   36:mulq    |  36:-       |  36:-       |  36:-       |  36:-       
   87:   40:-       |  36:mulq    |  36:-       |  36:-       |  36:-       
   88:   40:-       |  40:-       |  36:mulq    |  36:-       |  36:-       
   89:   40:-       |  40:-       |  40:-       |  36:mulq    |  36:-       
   90:   40:-       |  40:-       |  40:-       |  40:-       |  36:mulq    r4=4  
   91:   40:addq    |  40:-       |  40:-       |  40:-       |  40:-       
   92:   44:-       |  40:addq    |  40:-       |  40:-       |  40:-       
   93:   44:-       |  44:-       |  40:addq    |  40:-       |  40:-       
   94:   44:-       |  44:-       |  44:-       |  40:addq    |  40:-       
   95:   44:-       |  44:-       |  44:-       |  44:-       |  40:addq    r7=23  
   96:   44:mulq    |  44:-       |  44:-       |  44:-       |  44:-       
   97:   48:-       |  44:mulq    |  44:-       |  44:-       |  44:-       
   98:   48:-       |  48:-       |  44:mulq    |  44:-       |  44:-       
   99:   48:-       |  48:-       |  48:-       |  44:mulq    |  44:-       
  100:   48:-       |  48:-       |  48:-       |  48:-       |  44:mulq    r20=8  
  101:   48:bne     |  48:-       |  48:-       |  48:-       |  48:-       
  102:   52:-       |  48:bne     |  48:-       |  48:-       |  48:-       
  103:   52:-       |  52:-       |  48:bne     |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
  104:   52:-       |  52:-       |  52:-       |  48:bne     |  48:-       
  105:   28:-       |  52:-       |  52:-       |  52:-       |  48:bne     
  106:   28:subq    |  28:-       |  52:-       |  52:-       |  52:-       
  107:   32:-       |  28:subq    |  28:-       |  52:-       |  52:-       
  108:   32:-       |  32:-       |  28:subq    |  28:-       |  52:-       
  109:   32:-       |  32:-       |  32:-       |  28:subq    |  28:-       
  110:   32:-       |  32:-       |  32:-       |  32:-       |  28:subq    r2=2  
  111:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  112:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  113:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  114:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  115:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r6=26  
  116:   36:mulq    |  36:-       |  36:-       |  36:-       |  36:-       
  117:   40:-       |  36:mulq    |  36:-       |  36:-       |  36:-       
  118:   40:-       |  40:-       |  36:mulq    |  36:-       |  36:-       
  119:   40:-       |  40:-       |  40:-       |  36:mulq    |  36:-       
  120:   40:-       |  40:-       |  40:-       |  40:-       |  36:mulq    r4=4  
  121:   40:addq    |  40:-       |  40:-       |  40:-       |  40:-       
  122:   44:-       |  40:addq    |  40:-       |  40:-       |  40:-       
  123:   44:-       |  44:-       |  40:addq    |  40:-       |  40:-       
  124:   44:-       |  44:-       |  44:-       |  40:addq    |  40:-       
  125:   44:-       |  44:-       |  44:-       |  44:-       |  40:addq    r7=27  
  126:   44:mulq    |  44:-       |  44:-       |  44:-       |  44:-       
  127:   48:-       |  44:mulq    |  44:-       |  44:-       |  44:-       
  128:   48:-       |  48:-       |  44:mulq    |  44:-       |  44:-       
  129:   48:-       |  48:-       |  48:-       |  44:mulq    |  44:-       
  130:   48:-       |  48:-       |  48:-       |  48:-       |  44:mulq    r20=8  
  131:   48:bne     |  48:-       |  48:-       |  48:-       |  48:-       
  132:   52:-       |  48:bne     |  48:-       |  48:-       |  48:-       
  133:   52:-       |  52:-       |  48:bne     |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
  134:   52:-       |  52:-       |  52:-       |  48:bne     |  48:-       
  135:   28:-       |  52:-       |  52:-       |  52:-       |  48:bne     
  136:   28:subq    |  28:-       |  52:-       |  52:-       |  52:-       
  137:   32:-       |  28:subq    |  28:-       |  52:-       |  52:-       
  138:   32:-       |  32:-       |  28:subq    |  28:-       |  52:-       
  139:   32:-       |  32:-       |  32:-       |  28:subq    |  28:-       
  140:   32:-       |  32:-       |  32:-       |  32:-       |  28:subq    r2=1  
  141:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  142:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  143:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  144:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  145:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r6=30  
  146:   36:mulq    |  36:-       |  36:-       |  36:-       |  36:-       
  147:   40:-       |  36:mulq    |  36:-       |  36:-       |  36:-       
  148:   40:-       |  40:-       |  36:mulq    |  36:-       |  36:-       
  149:   40:-       |  40:-       |  40:-       |  36:mulq    |  36:-       
  150:   40:-       |  40:-       |  40:-       |  40:-       |  36:mulq    r4=4  
  151:   40:addq    |  40:-       |  40:-       |  40:-       |  40:-       
  152:   44:-       |  40:addq    |  40:-       |  40:-       |  40:-       
  153:   44:-       |  44:-       |  40:addq    |  40:-       |  40:-       
  154:   44:-       |  44:-       |  44:-       |  40:addq    |  40:-       
  155:   44:-       |  44:-       |  44:-       |  44:-       |  40:addq    r7=31  
  156:   44:mulq    |  44:-       |  44:-       |  44:-       |  44:-       
  157:   48:-       |  44:mulq    |  44:-       |  44:-       |  44:-       
  158:   48:-       |  48:-       |  44:mulq    |  44:-       |  44:-       
  159:   48:-       |  48:-       |  48:-       |  44:mulq    |  44:-       
  160:   48:-       |  48:-       |  48:-       |  48:-       |  44:mulq    r20=8  
  161:   48:bne     |  48:-       |  48:-       |  48:-       |  48:-       
  162:   52:-       |  48:bne     |  48:-       |  48:-       |  48:-       
  163:   52:-       |  52:-       |  48:bne     |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
  164:   52:-       |  52:-       |  52:-       |  48:bne     |  48:-       
  165:   28:-       |  52:-       |  52:-       |  52:-       |  48:bne     
  166:   28:subq    |  28:-       |  52:-       |  52:-       |  52:-       
  167:   32:-       |  28:subq    |  28:-       |  52:-       |  52:-       
  168:   32:-       |  32:-       |  28:subq    |  28:-       |  52:-       
  169:   32:-       |  32:-       |  32:-       |  28:subq    |  28:-       
  170:   32:-       |  32:-       |  32:-       |  32:-       |  28:subq    r2=0  
  171:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
  172:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
  173:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       
  174:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
  175:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r6=34  
  176:   36:mulq    |  36:-       |  36:-       |  36:-       |  36:-       
  177:   40:-       |  36:mulq    |  36:-       |  36:-       |  36:-       
  178:   40:-       |  40:-       |  36:mulq    |  36:-       |  36:-       
  179:   40:-       |  40:-       |  40:-       |  36:mulq    |  36:-       
  180:   40:-       |  40:-       |  40:-       |  40:-       |  36:mulq    r4=4  
  181:   40:addq    |  40:-       |  40:-       |  40:-       |  40:-       
  182:   44:-       |  40:addq    |  40:-       |  40:-       |  40:-       
  183:   44:-       |  44:-       |  40:addq    |  40:-       |  40:-       
  184:   44:-       |  44:-       |  44:-       |  40:addq    |  40:-       
  185:   44:-       |  44:-       |  44:-       |  44:-       |  40:addq    r7=35  
  186:   44:mulq    |  44:-       |  44:-       |  44:-       |  44:-       
  187:   48:-       |  44:mulq    |  44:-       |  44:-       |  44:-       
  188:   48:-       |  48:-       |  44:mulq    |  44:-       |  44:-       
  189:   48:-       |  48:-       |  48:-       |  44:mulq    |  44:-       
  190:   48:-       |  48:-       |  48:-       |  48:-       |  44:mulq    r20=8  
  191:   48:bne     |  48:-       |  48:-       |  48:-       |  48:-       
  192:   52:-       |  48:bne     |  48:-       |  48:-       |  48:-       
  193:   52:-       |  52:-       |  48:bne     |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
  194:   52:-       |  52:-       |  52:-       |  48:bne     |  48:-       
  195:   52:-       |  52:-       |  52:-       |  52:-       |  48:bne     
  196:   52:-       |  52:-       |  52:-       |  52:-       |  52:-       
  197:   52:-       |  52:-       |  52:-       |  52:-       |  52:-       
  198:   52:addq    |  52:-       |  52:-       |  52:-       |  52:-       
  199:   56:-       |  52:addq    |  52:-       |  52:-       |  52:-       
  200:   56:-       |  56:-       |  52:addq    |  52:-       |  52:-       
  201:   56:-       |  56:-       |  56:-       |  52:addq    |  52:-       
  202:   56:-       |  56:-       |  56:-       |  56:-       |  52:addq    r9=1  
  203:   56:halt    |  56:-       |  56:-       |  56:-       |  56:-       
  204:   60:-       |  56:halt    |  56:-       |  56:-       |  56:-       
  205:   60:-       |  60:-       |  56:halt    |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
  206:   60:-       |  60:-       |  60:-       |  56:halt    |  56:-       
  207:   60:-       |  60:-       |  60:-       |  60:-       |  56:halt    
