Version 4
SHEET 1 1328 680
WIRE 160 64 32 64
WIRE 400 128 240 128
FLAG 160 272 0
FLAG 32 144 0
FLAG 400 128 p[0:3]
SYMBOL s_pc 176 128 R0
SYMATTR InstName X1
SYMBOL voltage 160 176 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PULSE(0 5 1n 1n 1n 10u 20u)
SYMBOL voltage 32 48 R0
SYMATTR InstName V2
SYMATTR Value 5
TEXT 376 -32 Left 2 !.tran 140u
TEXT 344 -80 Left 2 !.lib Z:\\home\\sdanthinne\\Documents\\307\\gateTransistorModels\\DetailedModel.mod
