 /*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

 /*
  * EV-iMX6UL-NANO module
  * www.evodbg.com
  * contact  r.sariev@evodbg.com
  */ 

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

#define DUAL_ETH   // Comment this line for modules with one Ethernet PHY chip

/ {
	model = "Evodbg i.MX6ULL module";
	compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_can_3v3: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "can-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_sd1_vmmc: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
		
		reg_gpio_dvfs: regulator-gpio {
                        compatible = "regulator-fixed";
                        regulator-min-microvolt = <1400000>;
                        regulator-max-microvolt = <1400000>;
                        regulator-name = "gpio_dvfs";
                        regulator-always-on;
                };

		reg_usb1_vbus: regulator@2 {
			reg = <2>;
			compatible = "regulator-fixed";
			regulator-name = "usb1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;

//			pinctrl-names = "default";
//			pinctrl-0 = <&pinctrl_usb1vbus_gpio>;

//			gpio = <&gpio3 10 1>;
//			enable-active-high;
//			regulator-boot-on;
			regulator-always-on;
		};
	};
 
	sound {
	};
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
	dc-supply = <&reg_gpio_dvfs>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&csi {
	status = "disabled";
};

&uart1 {					// DUAURT console
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};


&uart2 { 					// UART2
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};


&uart3 {					// UART3
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};


&uart4 {					// UART4
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};


&uart5 {					// UART5
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&uart7 {					// UART7 (Audio connector)
	pinctrl-names = "defualt";
	pinctrl-0 = <&pinctrl_uart7>;
	status = "okay";
};


&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	spidev@0 {                                                                                                                                            ││ imx6ull-smartmachines-v3.dts                           │  18346│May  1 13:55││ ethernut5.dts                                          │   1428│Sep  7  2017│
                rotate = <90>;                                                                                                                                ││ imx6ull.dtsi                                           │  34787│May  1 13:55││ ev-imx6ul-m2.dts                                       │  10563│Apr 14 17:51│
                bgr;                                                                                                                                          ││ imx7-colibri-eval-v3.dtsi                              │   3247│Sep  7  2017││ ev-imx6ul-nano-router.dts                              │  10717│Apr 14 17:51│
                fps = <30>;                                                                                                                                   ││ imx7-colibri.dtsi                                      │  17632│Sep  7  2017││ ev-imx6ul-nano.dts                                     │  13369│Apr 14 17:51│
                compatible = "ilitek,ili9341";                                                                                                                ││ imx7d-12x12-ddr3-arm2.dts                              │  12882│Sep  7  2017││ ev-imx6ul-sodimm.dts                                   │  18883│Apr 14 17:51│
                spi-max-frequency = <50000000>;                                                                                                               ││ imx7d-12x12-lpddr3-arm2-ecspi.dts                      │    583│Sep  7  2017││ evk-pro3.dts                                           │    928│Sep  7  2017│
                reg = <0>;                                                                                                                                    ││ imx7d-12x12-lpddr3-arm2-enet2.dts                      │    360│Sep  7  2017││ exynos-mfc-reserved-memory.dtsi                        │    734│Sep  7  2017│
                regwidth = <8>;                                                                                                                               ││ imx7d-12x12-lpddr3-arm2-flexcan.dts                    │    453│Sep  7  2017││ exynos-syscon-restart.dtsi                             │    664│Sep  7  2017│
                buswidth = <8>;                                                                                                                               ││ imx7d-12x12-lpddr3-arm2-m4.dts                         │    800│Sep  7  2017││ exynos3250-artik5-eval.dts                             │   1122│Sep  7  2017│
                verbose = <3>;                                                                                                                                ││ imx7d-12x12-lpddr3-arm2-mipi_dsi.dts                   │    639│Sep  7  2017││ exynos3250-artik5.dtsi                                 │   7859│Sep  7  2017│
                dc-gpios = <&gpio4 19 GPIO_ACTIVE_LOW>;    // CSI_VSYNC       
	};
};



#if defined(DUAL_ETH)

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio5 1 1>;
	phy-reset-duration = <100>;
	phy-handle = <&ethphy0>;
	status = "okay";
};



&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio5 1 1>;
	phy-reset-duration = <100>;
	phy-handle = <&ethphy1>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

#else

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio5 1 1>;
	phy-reset-duration = <100>;
	phy-handle = <&ethphy0>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
	};
};

#endif













&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

/* flexcan2 muxed with UART2 RTS/CTS pins */
&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};


&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	rtc: m41t00@68 {
                compatible = "st,m41t00";
                reg = <0x68>;
        };
};


&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	pcf8574: gpio@38 {                                      
                compatible = "nxp,pcf8574a";
                reg = <0x38>;                                   // PCF8574A Address -0-0-0
                gpio-controller;
                #gpio-cells = <2>;

//                interrupt-parent = <&gpio4>;			// UART5_RTS  For using PCF8574 as input. Uncomment also in pinctrl_i2c2: i2c2grp
//                interrupts = <23 IRQ_TYPE_LEVEL_LOW>;
//                interrupt-controller;
//                #interrupt-cells = <2>;





        };


};




&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <


				MX6UL_PAD_UART3_RTS_B__GPIO1_IO27	0x1b0b0		/* GPIO 27 	*/
				MX6UL_PAD_CSI_DATA02__GPIO4_IO23	0x1b0b0		/* GPIO 119 	if ising as interrupt input for PCF8574 - comment this line */
				MX6UL_PAD_LCD_DATA05__GPIO3_IO10	0x1b0b0		/* GPIO 74	*/

			>;
		};



		pinctrl_enet1: enet1grp {
			fsl,pins = <
#if defined(DUAL_ETH)

#else
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
			
#endif
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX	0x1b020  // check ok
				MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020  // check ok
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_PIXCLK__I2C1_SCL 		0x4001b8b0 // check ok
				MX6UL_PAD_CSI_MCLK__I2C1_SDA 		0x4001b8b0
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_CSI_HSYNC__I2C2_SCL 		0x4001b8b0 // check ok
				MX6UL_PAD_CSI_VSYNC__I2C2_SDA 		0x4001b8b0
//				MX6UL_PAD_CSI_DATA02__GPIO4_IO23	0x30b0	   /* I2C2 PCF8574 Interrupt input GPIO 119 <-->*/
			>;
		};


		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__PWM1_OUT   	0x110b0		// audio connector
			>;
		};

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA01__PWM2_OUT		0x110b0		// audio connector
			>;
		};

		pinctrl_sai2: sai2grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088		// audio connector
				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x11088
				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x11088
//				MX6UL_PAD_JTAG_TMS__GPIO1_IO11		0x17088 
			>;
		};

		pinctrl_ecspi1: spi1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK	0x1b0b1
				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI	0x1b0b1
				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO	0x1b0b1
				MX6UL_PAD_CSI_DATA05__ECSPI1_SS0	0x1b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1		// check ok
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b15
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1		// check ok
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1		// check ok
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1		// check ok
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA00__UART5_DCE_TX	0x1b0b1		// check ok
				MX6UL_PAD_CSI_DATA01__UART5_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart7: uart7grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA16__UART7_DCE_TX	0x1b0b1 	// Audio connector
				MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059		// check ok
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059

			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
			>;
		};
	};
};

/*
&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	display = <&display0>;
	status = "okay";

	display0: display@di0 {
		bits-per-pixel = <16>;
		bus-width = <24>;
		status = "okay";  //ruslan

	display-timings {
//		native-mode = <&timing0>; // ruslan

		ltn101 {
                        clock-frequency = <54200000>;
                        hactive = <1024>;
                        vactive = <600>;
                        hfront-porch = <24>;
                        hback-porch = <160>;
                        hsync-len = <136>;
                        vback-porch = <61>;
                        vfront-porch = <3>;
                        vsync-len = <6>;

                        hsync-active = <0>;
                        vsync-active = <0>;
                        de-active = <1>;
                        pixelclk-active = <0>;
                        };
                };
        };
};

*/
          



&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};


&usbotg1 {
	vbus-supply = <&reg_usb1_vbus>;
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc1 {
        pinctrl-names = "default", "state_100mhz", "state_200mhz";
        pinctrl-0 = <&pinctrl_usdhc1>;
        pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
        pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        vmmc-supply = <&reg_sd1_vmmc>;
        status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <8>;
	no-1-8-v;
	non-removable;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,wdog_b;
};
