
# Program: Catapult System Level Synthesis
# Version: 2011a.41
#    File: Nlview netlist

module new "matrix_mult:core:fsm" "orig"
load port clk input -attr xrf 16028 -attr oid 1 -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/clk}
load port rst input -attr xrf 16029 -attr oid 2 -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/rst}
load portBus fsm_output(4:0) output 5 fsm_output(4) fsm_output(3) fsm_output(2) fsm_output(1) fsm_output(0) -attr xrf 16030 -attr oid 3 -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/fsm_output}
load port st(loop3)_tr0 input -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/st(loop3)_tr0}
load port st(loop2)#1_tr0 input -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/st(loop2)#1_tr0}
load port st(loop1)_tr0 input -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/st(loop1)_tr0}
load net {clk} -attr xrf 16031 -attr oid 4
load net {clk} -port {clk} -attr xrf 16032 -attr oid 5
load net {rst} -attr xrf 16033 -attr oid 6
load net {rst} -port {rst} -attr xrf 16034 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load netBundle {fsm_output} 5 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} -attr xrf 16035 -attr oid 8 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm/fsm_output}
load net {st(loop3)_tr0} -attr vt d
load net {st(loop3)_tr0} -port {st(loop3)_tr0}
load net {st(loop2)#1_tr0} -attr vt d
load net {st(loop2)#1_tr0} -port {st(loop2)#1_tr0}
load net {st(loop1)_tr0} -attr vt d
load net {st(loop1)_tr0} -port {st(loop1)_tr0}
### END MODULE 

module new "matrix_mult:core" "orig"
load port clk input -attr xrf 16036 -attr oid 9 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/clk}
load port rst input -attr xrf 16037 -attr oid 10 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/rst}
load portBus input_matrix1:rsc:REGISTER_FILE.addr_rd(6:0) output 7 input_matrix1:rsc:REGISTER_FILE.addr_rd(6) input_matrix1:rsc:REGISTER_FILE.addr_rd(5) input_matrix1:rsc:REGISTER_FILE.addr_rd(4) input_matrix1:rsc:REGISTER_FILE.addr_rd(3) input_matrix1:rsc:REGISTER_FILE.addr_rd(2) input_matrix1:rsc:REGISTER_FILE.addr_rd(1) input_matrix1:rsc:REGISTER_FILE.addr_rd(0) -attr xrf 16038 -attr oid 11 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load portBus input_matrix1:rsc:REGISTER_FILE.data_out(15:0) input 16 input_matrix1:rsc:REGISTER_FILE.data_out(15) input_matrix1:rsc:REGISTER_FILE.data_out(14) input_matrix1:rsc:REGISTER_FILE.data_out(13) input_matrix1:rsc:REGISTER_FILE.data_out(12) input_matrix1:rsc:REGISTER_FILE.data_out(11) input_matrix1:rsc:REGISTER_FILE.data_out(10) input_matrix1:rsc:REGISTER_FILE.data_out(9) input_matrix1:rsc:REGISTER_FILE.data_out(8) input_matrix1:rsc:REGISTER_FILE.data_out(7) input_matrix1:rsc:REGISTER_FILE.data_out(6) input_matrix1:rsc:REGISTER_FILE.data_out(5) input_matrix1:rsc:REGISTER_FILE.data_out(4) input_matrix1:rsc:REGISTER_FILE.data_out(3) input_matrix1:rsc:REGISTER_FILE.data_out(2) input_matrix1:rsc:REGISTER_FILE.data_out(1) input_matrix1:rsc:REGISTER_FILE.data_out(0) -attr xrf 16039 -attr oid 12 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load portBus input_matrix2:rsc:REGISTER_FILE.addr_rd(7:0) output 8 input_matrix2:rsc:REGISTER_FILE.addr_rd(7) input_matrix2:rsc:REGISTER_FILE.addr_rd(6) input_matrix2:rsc:REGISTER_FILE.addr_rd(5) input_matrix2:rsc:REGISTER_FILE.addr_rd(4) input_matrix2:rsc:REGISTER_FILE.addr_rd(3) input_matrix2:rsc:REGISTER_FILE.addr_rd(2) input_matrix2:rsc:REGISTER_FILE.addr_rd(1) input_matrix2:rsc:REGISTER_FILE.addr_rd(0) -attr xrf 16040 -attr oid 13 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load portBus input_matrix2:rsc:REGISTER_FILE.data_out(15:0) input 16 input_matrix2:rsc:REGISTER_FILE.data_out(15) input_matrix2:rsc:REGISTER_FILE.data_out(14) input_matrix2:rsc:REGISTER_FILE.data_out(13) input_matrix2:rsc:REGISTER_FILE.data_out(12) input_matrix2:rsc:REGISTER_FILE.data_out(11) input_matrix2:rsc:REGISTER_FILE.data_out(10) input_matrix2:rsc:REGISTER_FILE.data_out(9) input_matrix2:rsc:REGISTER_FILE.data_out(8) input_matrix2:rsc:REGISTER_FILE.data_out(7) input_matrix2:rsc:REGISTER_FILE.data_out(6) input_matrix2:rsc:REGISTER_FILE.data_out(5) input_matrix2:rsc:REGISTER_FILE.data_out(4) input_matrix2:rsc:REGISTER_FILE.data_out(3) input_matrix2:rsc:REGISTER_FILE.data_out(2) input_matrix2:rsc:REGISTER_FILE.data_out(1) input_matrix2:rsc:REGISTER_FILE.data_out(0) -attr xrf 16041 -attr oid 14 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load portBus output:rsc:mgc_out_stdreg.d(35:0) output 36 output:rsc:mgc_out_stdreg.d(35) output:rsc:mgc_out_stdreg.d(34) output:rsc:mgc_out_stdreg.d(33) output:rsc:mgc_out_stdreg.d(32) output:rsc:mgc_out_stdreg.d(31) output:rsc:mgc_out_stdreg.d(30) output:rsc:mgc_out_stdreg.d(29) output:rsc:mgc_out_stdreg.d(28) output:rsc:mgc_out_stdreg.d(27) output:rsc:mgc_out_stdreg.d(26) output:rsc:mgc_out_stdreg.d(25) output:rsc:mgc_out_stdreg.d(24) output:rsc:mgc_out_stdreg.d(23) output:rsc:mgc_out_stdreg.d(22) output:rsc:mgc_out_stdreg.d(21) output:rsc:mgc_out_stdreg.d(20) output:rsc:mgc_out_stdreg.d(19) output:rsc:mgc_out_stdreg.d(18) output:rsc:mgc_out_stdreg.d(17) output:rsc:mgc_out_stdreg.d(16) output:rsc:mgc_out_stdreg.d(15) output:rsc:mgc_out_stdreg.d(14) output:rsc:mgc_out_stdreg.d(13) output:rsc:mgc_out_stdreg.d(12) output:rsc:mgc_out_stdreg.d(11) output:rsc:mgc_out_stdreg.d(10) output:rsc:mgc_out_stdreg.d(9) output:rsc:mgc_out_stdreg.d(8) output:rsc:mgc_out_stdreg.d(7) output:rsc:mgc_out_stdreg.d(6) output:rsc:mgc_out_stdreg.d(5) output:rsc:mgc_out_stdreg.d(4) output:rsc:mgc_out_stdreg.d(3) output:rsc:mgc_out_stdreg.d(2) output:rsc:mgc_out_stdreg.d(1) output:rsc:mgc_out_stdreg.d(0) -attr xrf 16042 -attr oid 15 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load portBus addr:rsc:mgc_out_stdreg.d(7:0) output 8 addr:rsc:mgc_out_stdreg.d(7) addr:rsc:mgc_out_stdreg.d(6) addr:rsc:mgc_out_stdreg.d(5) addr:rsc:mgc_out_stdreg.d(4) addr:rsc:mgc_out_stdreg.d(3) addr:rsc:mgc_out_stdreg.d(2) addr:rsc:mgc_out_stdreg.d(1) addr:rsc:mgc_out_stdreg.d(0) -attr xrf 16043 -attr oid 16 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load port input_matrix1:rsc:REGISTER_FILE.re.pff output -attr xrf 16044 -attr oid 17 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.re.pff}
load symbol "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(3:0) input 4 a(3) a(2) a(1) a(0) \
     portBus b(2:0) input 3 b(2) b(1) b(0) \
     portBus z(3:0) output 4 z(3) z(2) z(1) z(0) \

load symbol "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(3:0) input 4 a(3) a(2) a(1) a(0) \
     portBus b(3:0) input 4 b(3) b(2) b(1) b(0) \
     portBus z(4:0) output 5 z(4) z(3) z(2) z(1) z(0) \

load symbol "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(3:0) input 4 a(3) a(2) a(1) a(0) \
     portBus b(0:0) input 1 b(0) \
     portBus z(3:0) output 4 z(3) z(2) z(1) z(0) \

load symbol "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(5:0) input 6 a(5) a(4) a(3) a(2) a(1) a(0) \
     portBus b(4:0) input 5 b(4) b(3) b(2) b(1) b(0) \
     portBus z(5:0) output 6 z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "matrix_mult:core:fsm" "orig" GEN \
     port clk#1 input \
     port rst#1 input \
     portBus fsm_output(4:0) output 5 fsm_output(4) fsm_output(3) fsm_output(2) fsm_output(1) fsm_output(0) \
     port st(loop3)_tr0 input \
     port st(loop2)#1_tr0 input \
     port st(loop1)_tr0 input \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 A(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(0:0) input 1 D(0) \
     portBus DRs(0:0) input 1 DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 A0(31) A0(30) A0(29) A0(28) A0(27) A0(26) A0(25) A0(24) A0(23) A0(22) A0(21) A0(20) A0(19) A0(18) A0(17) A0(16) A0(15) A0(14) A0(13) A0(12) A0(11) A0(10) A0(9) A0(8) A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(31:0) input 32 A1(31) A1(30) A1(29) A1(28) A1(27) A1(26) A1(25) A1(24) A1(23) A1(22) A1(21) A1(20) A1(19) A1(18) A1(17) A1(16) A1(15) A1(14) A1(13) A1(12) A1(11) A1(10) A1(9) A1(8) A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(31:0) output 32 Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus A0(31:0) input 32 A0(31) A0(30) A0(29) A0(28) A0(27) A0(26) A0(25) A0(24) A0(23) A0(22) A0(21) A0(20) A0(19) A0(18) A0(17) A0(16) A0(15) A0(14) A0(13) A0(12) A0(11) A0(10) A0(9) A0(8) A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(31:0) input 32 A1(31) A1(30) A1(29) A1(28) A1(27) A1(26) A1(25) A1(24) A1(23) A1(22) A1(21) A1(20) A1(19) A1(18) A1(17) A1(16) A1(15) A1(14) A1(13) A1(12) A1(11) A1(10) A1(9) A1(8) A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus Z(31:0) output 32 Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(32,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(31:0) input 32 D(31) D(30) D(29) D(28) D(27) D(26) D(25) D(24) D(23) D(22) D(21) D(20) D(19) D(18) D(17) D(16) D(15) D(14) D(13) D(12) D(11) D(10) D(9) D(8) D(7) D(6) D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(31:0) input 32 DRs(31) DRs(30) DRs(29) DRs(28) DRs(27) DRs(26) DRs(25) DRs(24) DRs(23) DRs(22) DRs(21) DRs(20) DRs(19) DRs(18) DRs(17) DRs(16) DRs(15) DRs(14) DRs(13) DRs(12) DRs(11) DRs(10) DRs(9) DRs(8) DRs(7) DRs(6) DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(31:0) output 32 Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 A0(3) A0(2) A0(1) A0(0) \
     portBus A1(3:0) input 4 A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(3:0) output 4 Z(3) Z(2) Z(1) Z(0) \

load symbol "and(2,4)" "INTERFACE" AND boxcolor 0 \
     portBus A0(3:0) input 4 A0(3) A0(2) A0(1) A0(0) \
     portBus A1(3:0) input 4 A1(3) A1(2) A1(1) A1(0) \
     portBus Z(3:0) output 4 Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(4,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(3:0) input 4 D(3) D(2) D(1) D(0) \
     portBus DRs(3:0) input 4 DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(3:0) output 4 Z(3) Z(2) Z(1) Z(0) \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(7:0) input 8 A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(7:0) output 8 Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(8,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(7:0) input 8 D(7) D(6) D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(7:0) input 8 DRs(7) DRs(6) DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(7:0) output 8 Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(2,36)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(35:0) input 36 A0(35) A0(34) A0(33) A0(32) A0(31) A0(30) A0(29) A0(28) A0(27) A0(26) A0(25) A0(24) A0(23) A0(22) A0(21) A0(20) A0(19) A0(18) A0(17) A0(16) A0(15) A0(14) A0(13) A0(12) A0(11) A0(10) A0(9) A0(8) A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(35:0) input 36 A1(35) A1(34) A1(33) A1(32) A1(31) A1(30) A1(29) A1(28) A1(27) A1(26) A1(25) A1(24) A1(23) A1(22) A1(21) A1(20) A1(19) A1(18) A1(17) A1(16) A1(15) A1(14) A1(13) A1(12) A1(11) A1(10) A1(9) A1(8) A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(35:0) output 36 Z(35) Z(34) Z(33) Z(32) Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(36,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(35:0) input 36 D(35) D(34) D(33) D(32) D(31) D(30) D(29) D(28) D(27) D(26) D(25) D(24) D(23) D(22) D(21) D(20) D(19) D(18) D(17) D(16) D(15) D(14) D(13) D(12) D(11) D(10) D(9) D(8) D(7) D(6) D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(35:0) input 36 DRs(35) DRs(34) DRs(33) DRs(32) DRs(31) DRs(30) DRs(29) DRs(28) DRs(27) DRs(26) DRs(25) DRs(24) DRs(23) DRs(22) DRs(21) DRs(20) DRs(19) DRs(18) DRs(17) DRs(16) DRs(15) DRs(14) DRs(13) DRs(12) DRs(11) DRs(10) DRs(9) DRs(8) DRs(7) DRs(6) DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(35:0) output 36 Z(35) Z(34) Z(33) Z(32) Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(2,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(1:0) input 2 D(1) D(0) \
     portBus DRs(1:0) input 2 DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load symbol "mux(2,3)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(2:0) input 3 A0(2) A0(1) A0(0) \
     portBus A1(2:0) input 3 A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(2:0) output 3 Z(2) Z(1) Z(0) \

load symbol "and(2,3)" "INTERFACE" AND boxcolor 0 \
     portBus A0(2:0) input 3 A0(2) A0(1) A0(0) \
     portBus A1(2:0) input 3 A1(2) A1(1) A1(0) \
     portBus Z(2:0) output 3 Z(2) Z(1) Z(0) \

load symbol "reg(3,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(2:0) input 3 D(2) D(1) D(0) \
     portBus DRs(2:0) input 3 DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(2:0) output 3 Z(2) Z(1) Z(0) \

load symbol "add(4,0,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 A(3) A(2) A(1) A(0) \
     portBus B(4:0) input 5 B(4) B(3) B(2) B(1) B(0) \
     portBus Z(4:0) output 5 Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "mul(16,0,16,0,32)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(15:0) input 16 A(15) A(14) A(13) A(12) A(11) A(10) A(9) A(8) A(7) A(6) A(5) A(4) A(3) A(2) A(1) A(0) \
     portBus B(15:0) input 16 B(15) B(14) B(13) B(12) B(11) B(10) B(9) B(8) B(7) B(6) B(5) B(4) B(3) B(2) B(1) B(0) \
     portBus Z(31:0) output 32 Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "add(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 A(31) A(30) A(29) A(28) A(27) A(26) A(25) A(24) A(23) A(22) A(21) A(20) A(19) A(18) A(17) A(16) A(15) A(14) A(13) A(12) A(11) A(10) A(9) A(8) A(7) A(6) A(5) A(4) A(3) A(2) A(1) A(0) \
     portBus B(31:0) input 32 B(31) B(30) B(29) B(28) B(27) B(26) B(25) B(24) B(23) B(22) B(21) B(20) B(19) B(18) B(17) B(16) B(15) B(14) B(13) B(12) B(11) B(10) B(9) B(8) B(7) B(6) B(5) B(4) B(3) B(2) B(1) B(0) \
     portBus Z(31:0) output 32 Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "add(5,-1,2,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 A(4) A(3) A(2) A(1) A(0) \
     portBus B(1:0) input 2 B(1) B(0) \
     portBus Z(4:0) output 5 Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 A(3) A(2) A(1) A(0) \
     portBus Z(3:0) output 4 Z(3) Z(2) Z(1) Z(0) \

load symbol "add(5,-1,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 A(4) A(3) A(2) A(1) A(0) \
     portBus B(4:0) input 5 B(4) B(3) B(2) B(1) B(0) \
     portBus Z(4:0) output 5 Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "and(2,7)" "INTERFACE" AND boxcolor 0 \
     portBus A0(6:0) input 7 A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(6:0) input 7 A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus Z(6:0) output 7 Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus A0(7:0) input 8 A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(7:0) input 8 A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus Z(7:0) output 8 Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "or(2,2)" "INTERFACE" OR boxcolor 0 \
     portBus A0(1:0) input 2 A0(1) A0(0) \
     portBus A1(1:0) input 2 A1(1) A1(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load symbol "mux1h(3,4)" "INTERFACE" GEN boxcolor 0 \
     portBus A0(3:0) input 4 A0(3) A0(2) A0(1) A0(0) \
     portBus A1(3:0) input 4 A1(3) A1(2) A1(1) A1(0) \
     portBus A2(3:0) input 4 A2(3) A2(2) A2(1) A2(0) \
     port S0 input \
     port S1 input \
     port S2 input \
     portBus Z(3:0) output 4 Z(3) Z(2) Z(1) Z(0) \

load symbol "add(5,-1,4,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 A(4) A(3) A(2) A(1) A(0) \
     portBus B(3:0) input 4 B(3) B(2) B(1) B(0) \
     portBus Z(4:0) output 5 Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "mux(2,5)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(4:0) input 5 A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(4:0) input 5 A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(4:0) output 5 Z(4) Z(3) Z(2) Z(1) Z(0) \

load net {loop1:i#1.sva(0)} -attr vt d
load net {loop1:i#1.sva(1)} -attr vt d
load net {loop1:i#1.sva(2)} -attr vt d
load net {loop1:i#1.sva(3)} -attr vt d
load netBundle {loop1:i#1.sva} 4 {loop1:i#1.sva(0)} {loop1:i#1.sva(1)} {loop1:i#1.sva(2)} {loop1:i#1.sva(3)} -attr xrf 16045 -attr oid 18 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop2:j#1.reg(0)} -attr vt d
load net {loop2:j#1.reg(1)} -attr vt d
load net {loop2:j#1.reg(2)} -attr vt d
load net {loop2:j#1.reg(3)} -attr vt d
load netBundle {loop2:j#1.reg} 4 {loop2:j#1.reg(0)} {loop2:j#1.reg(1)} {loop2:j#1.reg(2)} {loop2:j#1.reg(3)} -attr xrf 16046 -attr oid 19 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:partial_out.reg(0)} -attr vt d
load net {loop2:partial_out.reg(1)} -attr vt d
load net {loop2:partial_out.reg(2)} -attr vt d
load net {loop2:partial_out.reg(3)} -attr vt d
load net {loop2:partial_out.reg(4)} -attr vt d
load net {loop2:partial_out.reg(5)} -attr vt d
load net {loop2:partial_out.reg(6)} -attr vt d
load net {loop2:partial_out.reg(7)} -attr vt d
load net {loop2:partial_out.reg(8)} -attr vt d
load net {loop2:partial_out.reg(9)} -attr vt d
load net {loop2:partial_out.reg(10)} -attr vt d
load net {loop2:partial_out.reg(11)} -attr vt d
load net {loop2:partial_out.reg(12)} -attr vt d
load net {loop2:partial_out.reg(13)} -attr vt d
load net {loop2:partial_out.reg(14)} -attr vt d
load net {loop2:partial_out.reg(15)} -attr vt d
load net {loop2:partial_out.reg(16)} -attr vt d
load net {loop2:partial_out.reg(17)} -attr vt d
load net {loop2:partial_out.reg(18)} -attr vt d
load net {loop2:partial_out.reg(19)} -attr vt d
load net {loop2:partial_out.reg(20)} -attr vt d
load net {loop2:partial_out.reg(21)} -attr vt d
load net {loop2:partial_out.reg(22)} -attr vt d
load net {loop2:partial_out.reg(23)} -attr vt d
load net {loop2:partial_out.reg(24)} -attr vt d
load net {loop2:partial_out.reg(25)} -attr vt d
load net {loop2:partial_out.reg(26)} -attr vt d
load net {loop2:partial_out.reg(27)} -attr vt d
load net {loop2:partial_out.reg(28)} -attr vt d
load net {loop2:partial_out.reg(29)} -attr vt d
load net {loop2:partial_out.reg(30)} -attr vt d
load net {loop2:partial_out.reg(31)} -attr vt d
load netBundle {loop2:partial_out.reg} 32 {loop2:partial_out.reg(0)} {loop2:partial_out.reg(1)} {loop2:partial_out.reg(2)} {loop2:partial_out.reg(3)} {loop2:partial_out.reg(4)} {loop2:partial_out.reg(5)} {loop2:partial_out.reg(6)} {loop2:partial_out.reg(7)} {loop2:partial_out.reg(8)} {loop2:partial_out.reg(9)} {loop2:partial_out.reg(10)} {loop2:partial_out.reg(11)} {loop2:partial_out.reg(12)} {loop2:partial_out.reg(13)} {loop2:partial_out.reg(14)} {loop2:partial_out.reg(15)} {loop2:partial_out.reg(16)} {loop2:partial_out.reg(17)} {loop2:partial_out.reg(18)} {loop2:partial_out.reg(19)} {loop2:partial_out.reg(20)} {loop2:partial_out.reg(21)} {loop2:partial_out.reg(22)} {loop2:partial_out.reg(23)} {loop2:partial_out.reg(24)} {loop2:partial_out.reg(25)} {loop2:partial_out.reg(26)} {loop2:partial_out.reg(27)} {loop2:partial_out.reg(28)} {loop2:partial_out.reg(29)} {loop2:partial_out.reg(30)} {loop2:partial_out.reg(31)} -attr xrf 16047 -attr oid 20 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop3:k#1.sva(0)} -attr vt d
load net {loop3:k#1.sva(1)} -attr vt d
load net {loop3:k#1.sva(2)} -attr vt d
load net {loop3:k#1.sva(3)} -attr vt d
load netBundle {loop3:k#1.sva} 4 {loop3:k#1.sva(0)} {loop3:k#1.sva(1)} {loop3:k#1.sva(2)} {loop3:k#1.sva(3)} -attr xrf 16048 -attr oid 21 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop1:i:slc(loop1:i)#1.itm(0)} -attr vt d
load net {loop1:i:slc(loop1:i)#1.itm(1)} -attr vt d
load net {loop1:i:slc(loop1:i)#1.itm(2)} -attr vt d
load netBundle {loop1:i:slc(loop1:i)#1.itm} 3 {loop1:i:slc(loop1:i)#1.itm(0)} {loop1:i:slc(loop1:i)#1.itm(1)} {loop1:i:slc(loop1:i)#1.itm(2)} -attr xrf 16049 -attr oid 22 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i:slc(loop1:i)#1.itm}
load net {loop3:k:slc(loop3:k)#3.itm(0)} -attr vt d
load net {loop3:k:slc(loop3:k)#3.itm(1)} -attr vt d
load netBundle {loop3:k:slc(loop3:k)#3.itm} 2 {loop3:k:slc(loop3:k)#3.itm(0)} {loop3:k:slc(loop3:k)#3.itm(1)} -attr xrf 16050 -attr oid 23 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:slc(loop3:k)#3.itm}
load net {loop3:k:slc(loop3:k)#1.itm(0)} -attr vt d
load net {loop3:k:slc(loop3:k)#1.itm(1)} -attr vt d
load netBundle {loop3:k:slc(loop3:k)#1.itm} 2 {loop3:k:slc(loop3:k)#1.itm(0)} {loop3:k:slc(loop3:k)#1.itm(1)} -attr xrf 16051 -attr oid 24 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:slc(loop3:k)#1.itm}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load netBundle {z.out#1} 5 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} -attr xrf 16052 -attr oid 25 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load netBundle {z.out#2} 4 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} -attr xrf 16053 -attr oid 26 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load netBundle {z.out#3} 6 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} -attr xrf 16054 -attr oid 27 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#3}
load net {loop2:partial_out.sva#1:mx0w0(0)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(1)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(2)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(3)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(4)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(5)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(6)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(7)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(8)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(9)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(10)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(11)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(12)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(13)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(14)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(15)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(16)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(17)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(18)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(19)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(20)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(21)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(22)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(23)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(24)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(25)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(26)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(27)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(28)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(29)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(30)} -attr vt d
load net {loop2:partial_out.sva#1:mx0w0(31)} -attr vt d
load netBundle {loop2:partial_out.sva#1:mx0w0} 32 {loop2:partial_out.sva#1:mx0w0(0)} {loop2:partial_out.sva#1:mx0w0(1)} {loop2:partial_out.sva#1:mx0w0(2)} {loop2:partial_out.sva#1:mx0w0(3)} {loop2:partial_out.sva#1:mx0w0(4)} {loop2:partial_out.sva#1:mx0w0(5)} {loop2:partial_out.sva#1:mx0w0(6)} {loop2:partial_out.sva#1:mx0w0(7)} {loop2:partial_out.sva#1:mx0w0(8)} {loop2:partial_out.sva#1:mx0w0(9)} {loop2:partial_out.sva#1:mx0w0(10)} {loop2:partial_out.sva#1:mx0w0(11)} {loop2:partial_out.sva#1:mx0w0(12)} {loop2:partial_out.sva#1:mx0w0(13)} {loop2:partial_out.sva#1:mx0w0(14)} {loop2:partial_out.sva#1:mx0w0(15)} {loop2:partial_out.sva#1:mx0w0(16)} {loop2:partial_out.sva#1:mx0w0(17)} {loop2:partial_out.sva#1:mx0w0(18)} {loop2:partial_out.sva#1:mx0w0(19)} {loop2:partial_out.sva#1:mx0w0(20)} {loop2:partial_out.sva#1:mx0w0(21)} {loop2:partial_out.sva#1:mx0w0(22)} {loop2:partial_out.sva#1:mx0w0(23)} {loop2:partial_out.sva#1:mx0w0(24)} {loop2:partial_out.sva#1:mx0w0(25)} {loop2:partial_out.sva#1:mx0w0(26)} {loop2:partial_out.sva#1:mx0w0(27)} {loop2:partial_out.sva#1:mx0w0(28)} {loop2:partial_out.sva#1:mx0w0(29)} {loop2:partial_out.sva#1:mx0w0(30)} {loop2:partial_out.sva#1:mx0w0(31)} -attr xrf 16055 -attr oid 28 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop3:k#1.sva:mx1(0)} -attr vt d
load net {loop3:k#1.sva:mx1(1)} -attr vt d
load net {loop3:k#1.sva:mx1(2)} -attr vt d
load net {loop3:k#1.sva:mx1(3)} -attr vt d
load netBundle {loop3:k#1.sva:mx1} 4 {loop3:k#1.sva:mx1(0)} {loop3:k#1.sva:mx1(1)} {loop3:k#1.sva:mx1(2)} {loop3:k#1.sva:mx1(3)} -attr xrf 16056 -attr oid 29 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva:mx1}
load net {and.itm(0)} -attr vt d
load net {and.itm(1)} -attr vt d
load net {and.itm(2)} -attr vt d
load net {and.itm(3)} -attr vt d
load net {and.itm(4)} -attr vt d
load net {and.itm(5)} -attr vt d
load net {and.itm(6)} -attr vt d
load net {and.itm(7)} -attr vt d
load net {and.itm(8)} -attr vt d
load net {and.itm(9)} -attr vt d
load net {and.itm(10)} -attr vt d
load net {and.itm(11)} -attr vt d
load net {and.itm(12)} -attr vt d
load net {and.itm(13)} -attr vt d
load net {and.itm(14)} -attr vt d
load net {and.itm(15)} -attr vt d
load net {and.itm(16)} -attr vt d
load net {and.itm(17)} -attr vt d
load net {and.itm(18)} -attr vt d
load net {and.itm(19)} -attr vt d
load net {and.itm(20)} -attr vt d
load net {and.itm(21)} -attr vt d
load net {and.itm(22)} -attr vt d
load net {and.itm(23)} -attr vt d
load net {and.itm(24)} -attr vt d
load net {and.itm(25)} -attr vt d
load net {and.itm(26)} -attr vt d
load net {and.itm(27)} -attr vt d
load net {and.itm(28)} -attr vt d
load net {and.itm(29)} -attr vt d
load net {and.itm(30)} -attr vt d
load net {and.itm(31)} -attr vt d
load netBundle {and.itm} 32 {and.itm(0)} {and.itm(1)} {and.itm(2)} {and.itm(3)} {and.itm(4)} {and.itm(5)} {and.itm(6)} {and.itm(7)} {and.itm(8)} {and.itm(9)} {and.itm(10)} {and.itm(11)} {and.itm(12)} {and.itm(13)} {and.itm(14)} {and.itm(15)} {and.itm(16)} {and.itm(17)} {and.itm(18)} {and.itm(19)} {and.itm(20)} {and.itm(21)} {and.itm(22)} {and.itm(23)} {and.itm(24)} {and.itm(25)} {and.itm(26)} {and.itm(27)} {and.itm(28)} {and.itm(29)} {and.itm(30)} {and.itm(31)} -attr xrf 16057 -attr oid 30 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {mux#21.itm(0)} -attr vt d
load net {mux#21.itm(1)} -attr vt d
load net {mux#21.itm(2)} -attr vt d
load net {mux#21.itm(3)} -attr vt d
load net {mux#21.itm(4)} -attr vt d
load net {mux#21.itm(5)} -attr vt d
load net {mux#21.itm(6)} -attr vt d
load net {mux#21.itm(7)} -attr vt d
load net {mux#21.itm(8)} -attr vt d
load net {mux#21.itm(9)} -attr vt d
load net {mux#21.itm(10)} -attr vt d
load net {mux#21.itm(11)} -attr vt d
load net {mux#21.itm(12)} -attr vt d
load net {mux#21.itm(13)} -attr vt d
load net {mux#21.itm(14)} -attr vt d
load net {mux#21.itm(15)} -attr vt d
load net {mux#21.itm(16)} -attr vt d
load net {mux#21.itm(17)} -attr vt d
load net {mux#21.itm(18)} -attr vt d
load net {mux#21.itm(19)} -attr vt d
load net {mux#21.itm(20)} -attr vt d
load net {mux#21.itm(21)} -attr vt d
load net {mux#21.itm(22)} -attr vt d
load net {mux#21.itm(23)} -attr vt d
load net {mux#21.itm(24)} -attr vt d
load net {mux#21.itm(25)} -attr vt d
load net {mux#21.itm(26)} -attr vt d
load net {mux#21.itm(27)} -attr vt d
load net {mux#21.itm(28)} -attr vt d
load net {mux#21.itm(29)} -attr vt d
load net {mux#21.itm(30)} -attr vt d
load net {mux#21.itm(31)} -attr vt d
load netBundle {mux#21.itm} 32 {mux#21.itm(0)} {mux#21.itm(1)} {mux#21.itm(2)} {mux#21.itm(3)} {mux#21.itm(4)} {mux#21.itm(5)} {mux#21.itm(6)} {mux#21.itm(7)} {mux#21.itm(8)} {mux#21.itm(9)} {mux#21.itm(10)} {mux#21.itm(11)} {mux#21.itm(12)} {mux#21.itm(13)} {mux#21.itm(14)} {mux#21.itm(15)} {mux#21.itm(16)} {mux#21.itm(17)} {mux#21.itm(18)} {mux#21.itm(19)} {mux#21.itm(20)} {mux#21.itm(21)} {mux#21.itm(22)} {mux#21.itm(23)} {mux#21.itm(24)} {mux#21.itm(25)} {mux#21.itm(26)} {mux#21.itm(27)} {mux#21.itm(28)} {mux#21.itm(29)} {mux#21.itm(30)} {mux#21.itm(31)} -attr xrf 16058 -attr oid 31 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {exs#6.itm(0)} -attr vt d
load net {exs#6.itm(1)} -attr vt d
load net {exs#6.itm(2)} -attr vt d
load net {exs#6.itm(3)} -attr vt d
load net {exs#6.itm(4)} -attr vt d
load net {exs#6.itm(5)} -attr vt d
load net {exs#6.itm(6)} -attr vt d
load net {exs#6.itm(7)} -attr vt d
load net {exs#6.itm(8)} -attr vt d
load net {exs#6.itm(9)} -attr vt d
load net {exs#6.itm(10)} -attr vt d
load net {exs#6.itm(11)} -attr vt d
load net {exs#6.itm(12)} -attr vt d
load net {exs#6.itm(13)} -attr vt d
load net {exs#6.itm(14)} -attr vt d
load net {exs#6.itm(15)} -attr vt d
load net {exs#6.itm(16)} -attr vt d
load net {exs#6.itm(17)} -attr vt d
load net {exs#6.itm(18)} -attr vt d
load net {exs#6.itm(19)} -attr vt d
load net {exs#6.itm(20)} -attr vt d
load net {exs#6.itm(21)} -attr vt d
load net {exs#6.itm(22)} -attr vt d
load net {exs#6.itm(23)} -attr vt d
load net {exs#6.itm(24)} -attr vt d
load net {exs#6.itm(25)} -attr vt d
load net {exs#6.itm(26)} -attr vt d
load net {exs#6.itm(27)} -attr vt d
load net {exs#6.itm(28)} -attr vt d
load net {exs#6.itm(29)} -attr vt d
load net {exs#6.itm(30)} -attr vt d
load net {exs#6.itm(31)} -attr vt d
load netBundle {exs#6.itm} 32 {exs#6.itm(0)} {exs#6.itm(1)} {exs#6.itm(2)} {exs#6.itm(3)} {exs#6.itm(4)} {exs#6.itm(5)} {exs#6.itm(6)} {exs#6.itm(7)} {exs#6.itm(8)} {exs#6.itm(9)} {exs#6.itm(10)} {exs#6.itm(11)} {exs#6.itm(12)} {exs#6.itm(13)} {exs#6.itm(14)} {exs#6.itm(15)} {exs#6.itm(16)} {exs#6.itm(17)} {exs#6.itm(18)} {exs#6.itm(19)} {exs#6.itm(20)} {exs#6.itm(21)} {exs#6.itm(22)} {exs#6.itm(23)} {exs#6.itm(24)} {exs#6.itm(25)} {exs#6.itm(26)} {exs#6.itm(27)} {exs#6.itm(28)} {exs#6.itm(29)} {exs#6.itm(30)} {exs#6.itm(31)} -attr xrf 16059 -attr oid 32 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {and#13.itm(0)} -attr vt d
load net {and#13.itm(1)} -attr vt d
load net {and#13.itm(2)} -attr vt d
load net {and#13.itm(3)} -attr vt d
load netBundle {and#13.itm} 4 {and#13.itm(0)} {and#13.itm(1)} {and#13.itm(2)} {and#13.itm(3)} -attr xrf 16060 -attr oid 33 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load net {mux#13.itm(0)} -attr vt d
load net {mux#13.itm(1)} -attr vt d
load net {mux#13.itm(2)} -attr vt d
load net {mux#13.itm(3)} -attr vt d
load netBundle {mux#13.itm} 4 {mux#13.itm(0)} {mux#13.itm(1)} {mux#13.itm(2)} {mux#13.itm(3)} -attr xrf 16061 -attr oid 34 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load net {exs#2.itm(0)} -attr vt d
load net {exs#2.itm(1)} -attr vt d
load net {exs#2.itm(2)} -attr vt d
load net {exs#2.itm(3)} -attr vt d
load netBundle {exs#2.itm} 4 {exs#2.itm(0)} {exs#2.itm(1)} {exs#2.itm(2)} {exs#2.itm(3)} -attr xrf 16062 -attr oid 35 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#2.itm}
load net {and#17.itm(0)} -attr vt d
load net {and#17.itm(1)} -attr vt d
load net {and#17.itm(2)} -attr vt d
load net {and#17.itm(3)} -attr vt d
load netBundle {and#17.itm} 4 {and#17.itm(0)} {and#17.itm(1)} {and#17.itm(2)} {and#17.itm(3)} -attr xrf 16063 -attr oid 36 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load net {mux#22.itm(0)} -attr vt d
load net {mux#22.itm(1)} -attr vt d
load net {mux#22.itm(2)} -attr vt d
load net {mux#22.itm(3)} -attr vt d
load netBundle {mux#22.itm} 4 {mux#22.itm(0)} {mux#22.itm(1)} {mux#22.itm(2)} {mux#22.itm(3)} -attr xrf 16064 -attr oid 37 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load net {exs#7.itm(0)} -attr vt d
load net {exs#7.itm(1)} -attr vt d
load net {exs#7.itm(2)} -attr vt d
load net {exs#7.itm(3)} -attr vt d
load netBundle {exs#7.itm} 4 {exs#7.itm(0)} {exs#7.itm(1)} {exs#7.itm(2)} {exs#7.itm(3)} -attr xrf 16065 -attr oid 38 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#7.itm}
load net {mux#3.itm(0)} -attr vt d
load net {mux#3.itm(1)} -attr vt d
load net {mux#3.itm(2)} -attr vt d
load net {mux#3.itm(3)} -attr vt d
load net {mux#3.itm(4)} -attr vt d
load net {mux#3.itm(5)} -attr vt d
load net {mux#3.itm(6)} -attr vt d
load net {mux#3.itm(7)} -attr vt d
load netBundle {mux#3.itm} 8 {mux#3.itm(0)} {mux#3.itm(1)} {mux#3.itm(2)} {mux#3.itm(3)} {mux#3.itm(4)} {mux#3.itm(5)} {mux#3.itm(6)} {mux#3.itm(7)} -attr xrf 16066 -attr oid 39 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {loop2:conc.itm(0)} -attr vt d
load net {loop2:conc.itm(1)} -attr vt d
load net {loop2:conc.itm(2)} -attr vt d
load net {loop2:conc.itm(3)} -attr vt d
load net {loop2:conc.itm(4)} -attr vt d
load net {loop2:conc.itm(5)} -attr vt d
load net {loop2:conc.itm(6)} -attr vt d
load net {loop2:conc.itm(7)} -attr vt d
load netBundle {loop2:conc.itm} 8 {loop2:conc.itm(0)} {loop2:conc.itm(1)} {loop2:conc.itm(2)} {loop2:conc.itm(3)} {loop2:conc.itm(4)} {loop2:conc.itm(5)} {loop2:conc.itm(6)} {loop2:conc.itm(7)} -attr xrf 16067 -attr oid 40 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {slc(loop2:acc#4.sdt)#1.itm(0)} -attr vt d
load net {slc(loop2:acc#4.sdt)#1.itm(1)} -attr vt d
load netBundle {slc(loop2:acc#4.sdt)#1.itm} 2 {slc(loop2:acc#4.sdt)#1.itm(0)} {slc(loop2:acc#4.sdt)#1.itm(1)} -attr xrf 16068 -attr oid 41 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop2:acc#4.sdt)#1.itm}
load net {and#18.itm(0)} -attr vt d
load net {and#18.itm(1)} -attr vt d
load net {and#18.itm(2)} -attr vt d
load net {and#18.itm(3)} -attr vt d
load netBundle {and#18.itm} 4 {and#18.itm(0)} {and#18.itm(1)} {and#18.itm(2)} {and#18.itm(3)} -attr xrf 16069 -attr oid 42 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load net {exs#8.itm(0)} -attr vt d
load net {exs#8.itm(1)} -attr vt d
load net {exs#8.itm(2)} -attr vt d
load net {exs#8.itm(3)} -attr vt d
load netBundle {exs#8.itm} 4 {exs#8.itm(0)} {exs#8.itm(1)} {exs#8.itm(2)} {exs#8.itm(3)} -attr xrf 16070 -attr oid 43 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#8.itm}
load net {mux#9.itm(0)} -attr vt d
load net {mux#9.itm(1)} -attr vt d
load net {mux#9.itm(2)} -attr vt d
load net {mux#9.itm(3)} -attr vt d
load net {mux#9.itm(4)} -attr vt d
load net {mux#9.itm(5)} -attr vt d
load net {mux#9.itm(6)} -attr vt d
load net {mux#9.itm(7)} -attr vt d
load net {mux#9.itm(8)} -attr vt d
load net {mux#9.itm(9)} -attr vt d
load net {mux#9.itm(10)} -attr vt d
load net {mux#9.itm(11)} -attr vt d
load net {mux#9.itm(12)} -attr vt d
load net {mux#9.itm(13)} -attr vt d
load net {mux#9.itm(14)} -attr vt d
load net {mux#9.itm(15)} -attr vt d
load net {mux#9.itm(16)} -attr vt d
load net {mux#9.itm(17)} -attr vt d
load net {mux#9.itm(18)} -attr vt d
load net {mux#9.itm(19)} -attr vt d
load net {mux#9.itm(20)} -attr vt d
load net {mux#9.itm(21)} -attr vt d
load net {mux#9.itm(22)} -attr vt d
load net {mux#9.itm(23)} -attr vt d
load net {mux#9.itm(24)} -attr vt d
load net {mux#9.itm(25)} -attr vt d
load net {mux#9.itm(26)} -attr vt d
load net {mux#9.itm(27)} -attr vt d
load net {mux#9.itm(28)} -attr vt d
load net {mux#9.itm(29)} -attr vt d
load net {mux#9.itm(30)} -attr vt d
load net {mux#9.itm(31)} -attr vt d
load net {mux#9.itm(32)} -attr vt d
load net {mux#9.itm(33)} -attr vt d
load net {mux#9.itm(34)} -attr vt d
load net {mux#9.itm(35)} -attr vt d
load netBundle {mux#9.itm} 36 {mux#9.itm(0)} {mux#9.itm(1)} {mux#9.itm(2)} {mux#9.itm(3)} {mux#9.itm(4)} {mux#9.itm(5)} {mux#9.itm(6)} {mux#9.itm(7)} {mux#9.itm(8)} {mux#9.itm(9)} {mux#9.itm(10)} {mux#9.itm(11)} {mux#9.itm(12)} {mux#9.itm(13)} {mux#9.itm(14)} {mux#9.itm(15)} {mux#9.itm(16)} {mux#9.itm(17)} {mux#9.itm(18)} {mux#9.itm(19)} {mux#9.itm(20)} {mux#9.itm(21)} {mux#9.itm(22)} {mux#9.itm(23)} {mux#9.itm(24)} {mux#9.itm(25)} {mux#9.itm(26)} {mux#9.itm(27)} {mux#9.itm(28)} {mux#9.itm(29)} {mux#9.itm(30)} {mux#9.itm(31)} {mux#9.itm(32)} {mux#9.itm(33)} {mux#9.itm(34)} {mux#9.itm(35)} -attr xrf 16071 -attr oid 44 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {loop2:exs.itm(0)} -attr vt d
load net {loop2:exs.itm(1)} -attr vt d
load net {loop2:exs.itm(2)} -attr vt d
load net {loop2:exs.itm(3)} -attr vt d
load net {loop2:exs.itm(4)} -attr vt d
load net {loop2:exs.itm(5)} -attr vt d
load net {loop2:exs.itm(6)} -attr vt d
load net {loop2:exs.itm(7)} -attr vt d
load net {loop2:exs.itm(8)} -attr vt d
load net {loop2:exs.itm(9)} -attr vt d
load net {loop2:exs.itm(10)} -attr vt d
load net {loop2:exs.itm(11)} -attr vt d
load net {loop2:exs.itm(12)} -attr vt d
load net {loop2:exs.itm(13)} -attr vt d
load net {loop2:exs.itm(14)} -attr vt d
load net {loop2:exs.itm(15)} -attr vt d
load net {loop2:exs.itm(16)} -attr vt d
load net {loop2:exs.itm(17)} -attr vt d
load net {loop2:exs.itm(18)} -attr vt d
load net {loop2:exs.itm(19)} -attr vt d
load net {loop2:exs.itm(20)} -attr vt d
load net {loop2:exs.itm(21)} -attr vt d
load net {loop2:exs.itm(22)} -attr vt d
load net {loop2:exs.itm(23)} -attr vt d
load net {loop2:exs.itm(24)} -attr vt d
load net {loop2:exs.itm(25)} -attr vt d
load net {loop2:exs.itm(26)} -attr vt d
load net {loop2:exs.itm(27)} -attr vt d
load net {loop2:exs.itm(28)} -attr vt d
load net {loop2:exs.itm(29)} -attr vt d
load net {loop2:exs.itm(30)} -attr vt d
load net {loop2:exs.itm(31)} -attr vt d
load net {loop2:exs.itm(32)} -attr vt d
load net {loop2:exs.itm(33)} -attr vt d
load net {loop2:exs.itm(34)} -attr vt d
load net {loop2:exs.itm(35)} -attr vt d
load netBundle {loop2:exs.itm} 36 {loop2:exs.itm(0)} {loop2:exs.itm(1)} {loop2:exs.itm(2)} {loop2:exs.itm(3)} {loop2:exs.itm(4)} {loop2:exs.itm(5)} {loop2:exs.itm(6)} {loop2:exs.itm(7)} {loop2:exs.itm(8)} {loop2:exs.itm(9)} {loop2:exs.itm(10)} {loop2:exs.itm(11)} {loop2:exs.itm(12)} {loop2:exs.itm(13)} {loop2:exs.itm(14)} {loop2:exs.itm(15)} {loop2:exs.itm(16)} {loop2:exs.itm(17)} {loop2:exs.itm(18)} {loop2:exs.itm(19)} {loop2:exs.itm(20)} {loop2:exs.itm(21)} {loop2:exs.itm(22)} {loop2:exs.itm(23)} {loop2:exs.itm(24)} {loop2:exs.itm(25)} {loop2:exs.itm(26)} {loop2:exs.itm(27)} {loop2:exs.itm(28)} {loop2:exs.itm(29)} {loop2:exs.itm(30)} {loop2:exs.itm(31)} {loop2:exs.itm(32)} {loop2:exs.itm(33)} {loop2:exs.itm(34)} {loop2:exs.itm(35)} -attr xrf 16072 -attr oid 45 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load net {mux.itm(30)} -attr vt d
load net {mux.itm(31)} -attr vt d
load netBundle {mux.itm} 32 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} {mux.itm(30)} {mux.itm(31)} -attr xrf 16073 -attr oid 46 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {slc(loop3:k#1.sva:mx1).itm(0)} -attr vt d
load net {slc(loop3:k#1.sva:mx1).itm(1)} -attr vt d
load netBundle {slc(loop3:k#1.sva:mx1).itm} 2 {slc(loop3:k#1.sva:mx1).itm(0)} {slc(loop3:k#1.sva:mx1).itm(1)} -attr xrf 16074 -attr oid 47 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva:mx1).itm}
load net {slc(loop3:k#1.sva:mx1)#1.itm(0)} -attr vt d
load net {slc(loop3:k#1.sva:mx1)#1.itm(1)} -attr vt d
load netBundle {slc(loop3:k#1.sva:mx1)#1.itm} 2 {slc(loop3:k#1.sva:mx1)#1.itm(0)} {slc(loop3:k#1.sva:mx1)#1.itm(1)} -attr xrf 16075 -attr oid 48 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva:mx1)#1.itm}
load net {and#14.itm(0)} -attr vt d
load net {and#14.itm(1)} -attr vt d
load net {and#14.itm(2)} -attr vt d
load netBundle {and#14.itm} 3 {and#14.itm(0)} {and#14.itm(1)} {and#14.itm(2)} -attr xrf 16076 -attr oid 49 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#14.itm}
load net {mux#14.itm(0)} -attr vt d
load net {mux#14.itm(1)} -attr vt d
load net {mux#14.itm(2)} -attr vt d
load netBundle {mux#14.itm} 3 {mux#14.itm(0)} {mux#14.itm(1)} {mux#14.itm(2)} -attr xrf 16077 -attr oid 50 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#14.itm}
load net {slc(loop1:i#1.sva).itm(0)} -attr vt d
load net {slc(loop1:i#1.sva).itm(1)} -attr vt d
load net {slc(loop1:i#1.sva).itm(2)} -attr vt d
load netBundle {slc(loop1:i#1.sva).itm} 3 {slc(loop1:i#1.sva).itm(0)} {slc(loop1:i#1.sva).itm(1)} {slc(loop1:i#1.sva).itm(2)} -attr xrf 16078 -attr oid 51 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva).itm}
load net {slc(loop1:i#1.sva#1).itm(0)} -attr vt d
load net {slc(loop1:i#1.sva#1).itm(1)} -attr vt d
load net {slc(loop1:i#1.sva#1).itm(2)} -attr vt d
load netBundle {slc(loop1:i#1.sva#1).itm} 3 {slc(loop1:i#1.sva#1).itm(0)} {slc(loop1:i#1.sva#1).itm(1)} {slc(loop1:i#1.sva#1).itm(2)} -attr xrf 16079 -attr oid 52 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva#1).itm}
load net {exs#3.itm(0)} -attr vt d
load net {exs#3.itm(1)} -attr vt d
load net {exs#3.itm(2)} -attr vt d
load netBundle {exs#3.itm} 3 {exs#3.itm(0)} {exs#3.itm(1)} {exs#3.itm(2)} -attr xrf 16080 -attr oid 53 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#3.itm}
load net {loop3:mul#2.itm(0)} -attr vt d
load net {loop3:mul#2.itm(1)} -attr vt d
load net {loop3:mul#2.itm(2)} -attr vt d
load net {loop3:mul#2.itm(3)} -attr vt d
load net {loop3:mul#2.itm(4)} -attr vt d
load net {loop3:mul#2.itm(5)} -attr vt d
load net {loop3:mul#2.itm(6)} -attr vt d
load net {loop3:mul#2.itm(7)} -attr vt d
load net {loop3:mul#2.itm(8)} -attr vt d
load net {loop3:mul#2.itm(9)} -attr vt d
load net {loop3:mul#2.itm(10)} -attr vt d
load net {loop3:mul#2.itm(11)} -attr vt d
load net {loop3:mul#2.itm(12)} -attr vt d
load net {loop3:mul#2.itm(13)} -attr vt d
load net {loop3:mul#2.itm(14)} -attr vt d
load net {loop3:mul#2.itm(15)} -attr vt d
load net {loop3:mul#2.itm(16)} -attr vt d
load net {loop3:mul#2.itm(17)} -attr vt d
load net {loop3:mul#2.itm(18)} -attr vt d
load net {loop3:mul#2.itm(19)} -attr vt d
load net {loop3:mul#2.itm(20)} -attr vt d
load net {loop3:mul#2.itm(21)} -attr vt d
load net {loop3:mul#2.itm(22)} -attr vt d
load net {loop3:mul#2.itm(23)} -attr vt d
load net {loop3:mul#2.itm(24)} -attr vt d
load net {loop3:mul#2.itm(25)} -attr vt d
load net {loop3:mul#2.itm(26)} -attr vt d
load net {loop3:mul#2.itm(27)} -attr vt d
load net {loop3:mul#2.itm(28)} -attr vt d
load net {loop3:mul#2.itm(29)} -attr vt d
load net {loop3:mul#2.itm(30)} -attr vt d
load net {loop3:mul#2.itm(31)} -attr vt d
load netBundle {loop3:mul#2.itm} 32 {loop3:mul#2.itm(0)} {loop3:mul#2.itm(1)} {loop3:mul#2.itm(2)} {loop3:mul#2.itm(3)} {loop3:mul#2.itm(4)} {loop3:mul#2.itm(5)} {loop3:mul#2.itm(6)} {loop3:mul#2.itm(7)} {loop3:mul#2.itm(8)} {loop3:mul#2.itm(9)} {loop3:mul#2.itm(10)} {loop3:mul#2.itm(11)} {loop3:mul#2.itm(12)} {loop3:mul#2.itm(13)} {loop3:mul#2.itm(14)} {loop3:mul#2.itm(15)} {loop3:mul#2.itm(16)} {loop3:mul#2.itm(17)} {loop3:mul#2.itm(18)} {loop3:mul#2.itm(19)} {loop3:mul#2.itm(20)} {loop3:mul#2.itm(21)} {loop3:mul#2.itm(22)} {loop3:mul#2.itm(23)} {loop3:mul#2.itm(24)} {loop3:mul#2.itm(25)} {loop3:mul#2.itm(26)} {loop3:mul#2.itm(27)} {loop3:mul#2.itm(28)} {loop3:mul#2.itm(29)} {loop3:mul#2.itm(30)} {loop3:mul#2.itm(31)} -attr xrf 16081 -attr oid 54 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {exs#4.itm(0)} -attr vt d
load net {exs#4.itm(1)} -attr vt d
load net {exs#4.itm(2)} -attr vt d
load net {exs#4.itm(3)} -attr vt d
load netBundle {exs#4.itm} 4 {exs#4.itm(0)} {exs#4.itm(1)} {exs#4.itm(2)} {exs#4.itm(3)} -attr xrf 16082 -attr oid 55 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#4.itm}
load net {loop3:conc.itm(0)} -attr vt d
load net {loop3:conc.itm(1)} -attr vt d
load net {loop3:conc.itm(2)} -attr vt d
load net {loop3:conc.itm(3)} -attr vt d
load net {loop3:conc.itm(4)} -attr vt d
load net {loop3:conc.itm(5)} -attr vt d
load net {loop3:conc.itm(6)} -attr vt d
load netBundle {loop3:conc.itm} 7 {loop3:conc.itm(0)} {loop3:conc.itm(1)} {loop3:conc.itm(2)} {loop3:conc.itm(3)} {loop3:conc.itm(4)} {loop3:conc.itm(5)} {loop3:conc.itm(6)} -attr xrf 16083 -attr oid 56 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc.itm}
load net {loop3:acc#8.itm(0)} -attr vt d
load net {loop3:acc#8.itm(1)} -attr vt d
load net {loop3:acc#8.itm(2)} -attr vt d
load net {loop3:acc#8.itm(3)} -attr vt d
load net {loop3:acc#8.itm(4)} -attr vt d
load netBundle {loop3:acc#8.itm} 5 {loop3:acc#8.itm(0)} {loop3:acc#8.itm(1)} {loop3:acc#8.itm(2)} {loop3:acc#8.itm(3)} {loop3:acc#8.itm(4)} -attr xrf 16084 -attr oid 57 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#8.itm}
load net {loop3:acc#10.itm(0)} -attr vt d
load net {loop3:acc#10.itm(1)} -attr vt d
load net {loop3:acc#10.itm(2)} -attr vt d
load net {loop3:acc#10.itm(3)} -attr vt d
load net {loop3:acc#10.itm(4)} -attr vt d
load netBundle {loop3:acc#10.itm} 5 {loop3:acc#10.itm(0)} {loop3:acc#10.itm(1)} {loop3:acc#10.itm(2)} {loop3:acc#10.itm(3)} {loop3:acc#10.itm(4)} -attr xrf 16085 -attr oid 58 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {conc#13.itm(0)} -attr vt d
load net {conc#13.itm(1)} -attr vt d
load net {conc#13.itm(2)} -attr vt d
load net {conc#13.itm(3)} -attr vt d
load net {conc#13.itm(4)} -attr vt d
load netBundle {conc#13.itm} 5 {conc#13.itm(0)} {conc#13.itm(1)} {conc#13.itm(2)} {conc#13.itm(3)} {conc#13.itm(4)} -attr xrf 16086 -attr oid 59 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#13.itm}
load net {conc#14.itm(0)} -attr vt d
load net {conc#14.itm(1)} -attr vt d
load net {conc#14.itm(2)} -attr vt d
load net {conc#14.itm(3)} -attr vt d
load net {conc#14.itm(4)} -attr vt d
load netBundle {conc#14.itm} 5 {conc#14.itm(0)} {conc#14.itm(1)} {conc#14.itm(2)} {conc#14.itm(3)} {conc#14.itm(4)} -attr xrf 16087 -attr oid 60 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#14.itm}
load net {loop3:not#4.itm(0)} -attr vt d
load net {loop3:not#4.itm(1)} -attr vt d
load net {loop3:not#4.itm(2)} -attr vt d
load net {loop3:not#4.itm(3)} -attr vt d
load netBundle {loop3:not#4.itm} 4 {loop3:not#4.itm(0)} {loop3:not#4.itm(1)} {loop3:not#4.itm(2)} {loop3:not#4.itm(3)} -attr xrf 16088 -attr oid 61 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#4.itm}
load net {exs#1.itm(0)} -attr vt d
load net {exs#1.itm(1)} -attr vt d
load net {exs#1.itm(2)} -attr vt d
load net {exs#1.itm(3)} -attr vt d
load net {exs#1.itm(4)} -attr vt d
load net {exs#1.itm(5)} -attr vt d
load net {exs#1.itm(6)} -attr vt d
load netBundle {exs#1.itm} 7 {exs#1.itm(0)} {exs#1.itm(1)} {exs#1.itm(2)} {exs#1.itm(3)} {exs#1.itm(4)} {exs#1.itm(5)} {exs#1.itm(6)} -attr xrf 16089 -attr oid 62 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#1.itm}
load net {loop3:conc#9.itm(0)} -attr vt d
load net {loop3:conc#9.itm(1)} -attr vt d
load net {loop3:conc#9.itm(2)} -attr vt d
load net {loop3:conc#9.itm(3)} -attr vt d
load net {loop3:conc#9.itm(4)} -attr vt d
load net {loop3:conc#9.itm(5)} -attr vt d
load net {loop3:conc#9.itm(6)} -attr vt d
load net {loop3:conc#9.itm(7)} -attr vt d
load netBundle {loop3:conc#9.itm} 8 {loop3:conc#9.itm(0)} {loop3:conc#9.itm(1)} {loop3:conc#9.itm(2)} {loop3:conc#9.itm(3)} {loop3:conc#9.itm(4)} {loop3:conc#9.itm(5)} {loop3:conc#9.itm(6)} {loop3:conc#9.itm(7)} -attr xrf 16090 -attr oid 63 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {slc(loop3:acc#11.sdt)#1.itm(0)} -attr vt d
load net {slc(loop3:acc#11.sdt)#1.itm(1)} -attr vt d
load netBundle {slc(loop3:acc#11.sdt)#1.itm} 2 {slc(loop3:acc#11.sdt)#1.itm(0)} {slc(loop3:acc#11.sdt)#1.itm(1)} -attr xrf 16091 -attr oid 64 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:acc#11.sdt)#1.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load net {exs.itm(2)} -attr vt d
load net {exs.itm(3)} -attr vt d
load net {exs.itm(4)} -attr vt d
load net {exs.itm(5)} -attr vt d
load net {exs.itm(6)} -attr vt d
load net {exs.itm(7)} -attr vt d
load netBundle {exs.itm} 8 {exs.itm(0)} {exs.itm(1)} {exs.itm(2)} {exs.itm(3)} {exs.itm(4)} {exs.itm(5)} {exs.itm(6)} {exs.itm(7)} -attr xrf 16092 -attr oid 65 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {conc#18.itm(0)} -attr vt d
load net {conc#18.itm(1)} -attr vt d
load net {conc#18.itm(2)} -attr vt d
load net {conc#18.itm(3)} -attr vt d
load netBundle {conc#18.itm} 4 {conc#18.itm(0)} {conc#18.itm(1)} {conc#18.itm(2)} {conc#18.itm(3)} -attr xrf 16093 -attr oid 66 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#18.itm}
load net {or#31.itm(0)} -attr vt d
load net {or#31.itm(1)} -attr vt d
load netBundle {or#31.itm} 2 {or#31.itm(0)} {or#31.itm(1)} -attr xrf 16094 -attr oid 67 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/or#31.itm}
load net {slc(loop3:k#1.sva#2).itm(0)} -attr vt d
load net {slc(loop3:k#1.sva#2).itm(1)} -attr vt d
load netBundle {slc(loop3:k#1.sva#2).itm} 2 {slc(loop3:k#1.sva#2).itm(0)} {slc(loop3:k#1.sva#2).itm(1)} -attr xrf 16095 -attr oid 68 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva#2).itm}
load net {exs#9.itm(0)} -attr vt d
load net {exs#9.itm(1)} -attr vt d
load netBundle {exs#9.itm} 2 {exs#9.itm(0)} {exs#9.itm(1)} -attr xrf 16096 -attr oid 69 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#9.itm}
load net {mux#15.itm(0)} -attr vt d
load net {mux#15.itm(1)} -attr vt d
load net {mux#15.itm(2)} -attr vt d
load netBundle {mux#15.itm} 3 {mux#15.itm(0)} {mux#15.itm(1)} {mux#15.itm(2)} -attr xrf 16097 -attr oid 70 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#15.itm}
load net {slc(loop1:i#1.sva#2).itm(0)} -attr vt d
load net {slc(loop1:i#1.sva#2).itm(1)} -attr vt d
load net {slc(loop1:i#1.sva#2).itm(2)} -attr vt d
load netBundle {slc(loop1:i#1.sva#2).itm} 3 {slc(loop1:i#1.sva#2).itm(0)} {slc(loop1:i#1.sva#2).itm(1)} {slc(loop1:i#1.sva#2).itm(2)} -attr xrf 16098 -attr oid 71 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva#2).itm}
load net {mux#16.itm(0)} -attr vt d
load net {mux#16.itm(1)} -attr vt d
load net {mux#16.itm(2)} -attr vt d
load net {mux#16.itm(3)} -attr vt d
load netBundle {mux#16.itm} 4 {mux#16.itm(0)} {mux#16.itm(1)} {mux#16.itm(2)} {mux#16.itm(3)} -attr xrf 16099 -attr oid 72 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load net {asn.itm(0)} -attr vt d
load net {asn.itm(1)} -attr vt d
load net {asn.itm(2)} -attr vt d
load net {asn.itm(3)} -attr vt d
load netBundle {asn.itm} 4 {asn.itm(0)} {asn.itm(1)} {asn.itm(2)} {asn.itm(3)} -attr xrf 16100 -attr oid 73 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/asn.itm}
load net {mux1h#18.itm(0)} -attr vt d
load net {mux1h#18.itm(1)} -attr vt d
load net {mux1h#18.itm(2)} -attr vt d
load net {mux1h#18.itm(3)} -attr vt d
load netBundle {mux1h#18.itm} 4 {mux1h#18.itm(0)} {mux1h#18.itm(1)} {mux1h#18.itm(2)} {mux1h#18.itm(3)} -attr xrf 16101 -attr oid 74 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load net {conc#19.itm(0)} -attr vt d
load net {conc#19.itm(1)} -attr vt d
load net {conc#19.itm(2)} -attr vt d
load net {conc#19.itm(3)} -attr vt d
load net {conc#19.itm(4)} -attr vt d
load net {conc#19.itm(5)} -attr vt d
load netBundle {conc#19.itm} 6 {conc#19.itm(0)} {conc#19.itm(1)} {conc#19.itm(2)} {conc#19.itm(3)} {conc#19.itm(4)} {conc#19.itm(5)} -attr xrf 16102 -attr oid 75 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#19.itm}
load net {mux#18.itm(0)} -attr vt d
load net {mux#18.itm(1)} -attr vt d
load net {mux#18.itm(2)} -attr vt d
load net {mux#18.itm(3)} -attr vt d
load netBundle {mux#18.itm} 4 {mux#18.itm(0)} {mux#18.itm(1)} {mux#18.itm(2)} {mux#18.itm(3)} -attr xrf 16103 -attr oid 76 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#18.itm}
load net {mux#19.itm(0)} -attr vt d
load net {mux#19.itm(1)} -attr vt d
load net {mux#19.itm(2)} -attr vt d
load net {mux#19.itm(3)} -attr vt d
load net {mux#19.itm(4)} -attr vt d
load netBundle {mux#19.itm} 5 {mux#19.itm(0)} {mux#19.itm(1)} {mux#19.itm(2)} {mux#19.itm(3)} {mux#19.itm(4)} -attr xrf 16104 -attr oid 77 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {acc#1.itm(0)} -attr vt d
load net {acc#1.itm(1)} -attr vt d
load net {acc#1.itm(2)} -attr vt d
load net {acc#1.itm(3)} -attr vt d
load net {acc#1.itm(4)} -attr vt d
load netBundle {acc#1.itm} 5 {acc#1.itm(0)} {acc#1.itm(1)} {acc#1.itm(2)} {acc#1.itm(3)} {acc#1.itm(4)} -attr xrf 16105 -attr oid 78 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {conc#15.itm(0)} -attr vt d
load net {conc#15.itm(1)} -attr vt d
load net {conc#15.itm(2)} -attr vt d
load net {conc#15.itm(3)} -attr vt d
load net {conc#15.itm(4)} -attr vt d
load netBundle {conc#15.itm} 5 {conc#15.itm(0)} {conc#15.itm(1)} {conc#15.itm(2)} {conc#15.itm(3)} {conc#15.itm(4)} -attr xrf 16106 -attr oid 79 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#15.itm}
load net {slc(loop3:acc#11.sdt).itm(0)} -attr vt d
load net {slc(loop3:acc#11.sdt).itm(1)} -attr vt d
load net {slc(loop3:acc#11.sdt).itm(2)} -attr vt d
load netBundle {slc(loop3:acc#11.sdt).itm} 3 {slc(loop3:acc#11.sdt).itm(0)} {slc(loop3:acc#11.sdt).itm(1)} {slc(loop3:acc#11.sdt).itm(2)} -attr xrf 16107 -attr oid 80 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:acc#11.sdt).itm}
load net {loop3:k:not.itm(0)} -attr vt d
load net {loop3:k:not.itm(1)} -attr vt d
load net {loop3:k:not.itm(2)} -attr vt d
load net {loop3:k:not.itm(3)} -attr vt d
load netBundle {loop3:k:not.itm} 4 {loop3:k:not.itm(0)} {loop3:k:not.itm(1)} {loop3:k:not.itm(2)} {loop3:k:not.itm(3)} -attr xrf 16108 -attr oid 81 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load net {acc.itm(0)} -attr vt d
load net {acc.itm(1)} -attr vt d
load net {acc.itm(2)} -attr vt d
load net {acc.itm(3)} -attr vt d
load net {acc.itm(4)} -attr vt d
load netBundle {acc.itm} 5 {acc.itm(0)} {acc.itm(1)} {acc.itm(2)} {acc.itm(3)} {acc.itm(4)} -attr xrf 16109 -attr oid 82 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {conc#10.itm(0)} -attr vt d
load net {conc#10.itm(1)} -attr vt d
load net {conc#10.itm(2)} -attr vt d
load net {conc#10.itm(3)} -attr vt d
load net {conc#10.itm(4)} -attr vt d
load netBundle {conc#10.itm} 5 {conc#10.itm(0)} {conc#10.itm(1)} {conc#10.itm(2)} {conc#10.itm(3)} {conc#10.itm(4)} -attr xrf 16110 -attr oid 83 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#10.itm}
load net {slc(loop2:acc#4.sdt).itm(0)} -attr vt d
load net {slc(loop2:acc#4.sdt).itm(1)} -attr vt d
load net {slc(loop2:acc#4.sdt).itm(2)} -attr vt d
load netBundle {slc(loop2:acc#4.sdt).itm} 3 {slc(loop2:acc#4.sdt).itm(0)} {slc(loop2:acc#4.sdt).itm(1)} {slc(loop2:acc#4.sdt).itm(2)} -attr xrf 16111 -attr oid 84 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop2:acc#4.sdt).itm}
load net {loop3:not#2.itm(0)} -attr vt d
load net {loop3:not#2.itm(1)} -attr vt d
load net {loop3:not#2.itm(2)} -attr vt d
load net {loop3:not#2.itm(3)} -attr vt d
load netBundle {loop3:not#2.itm} 4 {loop3:not#2.itm(0)} {loop3:not#2.itm(1)} {loop3:not#2.itm(2)} {loop3:not#2.itm(3)} -attr xrf 16112 -attr oid 85 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load net {clk} -attr xrf 16113 -attr oid 86
load net {clk} -port {clk} -attr xrf 16114 -attr oid 87
load net {rst} -attr xrf 16115 -attr oid 88
load net {rst} -port {rst} -attr xrf 16116 -attr oid 89
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(6)} -attr vt d
load netBundle {input_matrix1:rsc:REGISTER_FILE.addr_rd} 7 {input_matrix1:rsc:REGISTER_FILE.addr_rd(0)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(1)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(2)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(3)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(4)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(5)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(6)} -attr xrf 16117 -attr oid 90 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(0)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(1)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(2)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(3)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(4)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(5)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(6)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(6)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(7)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(8)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(9)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(10)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(11)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(12)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(13)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(14)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -attr vt d
load netBundle {input_matrix1:rsc:REGISTER_FILE.data_out} 16 {input_matrix1:rsc:REGISTER_FILE.data_out(0)} {input_matrix1:rsc:REGISTER_FILE.data_out(1)} {input_matrix1:rsc:REGISTER_FILE.data_out(2)} {input_matrix1:rsc:REGISTER_FILE.data_out(3)} {input_matrix1:rsc:REGISTER_FILE.data_out(4)} {input_matrix1:rsc:REGISTER_FILE.data_out(5)} {input_matrix1:rsc:REGISTER_FILE.data_out(6)} {input_matrix1:rsc:REGISTER_FILE.data_out(7)} {input_matrix1:rsc:REGISTER_FILE.data_out(8)} {input_matrix1:rsc:REGISTER_FILE.data_out(9)} {input_matrix1:rsc:REGISTER_FILE.data_out(10)} {input_matrix1:rsc:REGISTER_FILE.data_out(11)} {input_matrix1:rsc:REGISTER_FILE.data_out(12)} {input_matrix1:rsc:REGISTER_FILE.data_out(13)} {input_matrix1:rsc:REGISTER_FILE.data_out(14)} {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -attr xrf 16118 -attr oid 91 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(0)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(1)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(2)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(3)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(4)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(5)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(6)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(6)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(7)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(7)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(8)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(8)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(9)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(9)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(10)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(10)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(11)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(11)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(12)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(12)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(13)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(13)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(14)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(14)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -attr vt d
load netBundle input_matrix1:rsc:REGISTER_FILE.data_out 16 input_matrix1:rsc:REGISTER_FILE.data_out(0) input_matrix1:rsc:REGISTER_FILE.data_out(1) input_matrix1:rsc:REGISTER_FILE.data_out(2) input_matrix1:rsc:REGISTER_FILE.data_out(3) input_matrix1:rsc:REGISTER_FILE.data_out(4) input_matrix1:rsc:REGISTER_FILE.data_out(5) input_matrix1:rsc:REGISTER_FILE.data_out(6) input_matrix1:rsc:REGISTER_FILE.data_out(7) input_matrix1:rsc:REGISTER_FILE.data_out(8) input_matrix1:rsc:REGISTER_FILE.data_out(9) input_matrix1:rsc:REGISTER_FILE.data_out(10) input_matrix1:rsc:REGISTER_FILE.data_out(11) input_matrix1:rsc:REGISTER_FILE.data_out(12) input_matrix1:rsc:REGISTER_FILE.data_out(13) input_matrix1:rsc:REGISTER_FILE.data_out(14) input_matrix1:rsc:REGISTER_FILE.data_out(15) -attr xrf 16119 -attr oid 92 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(7)} -attr vt d
load netBundle {input_matrix2:rsc:REGISTER_FILE.addr_rd} 8 {input_matrix2:rsc:REGISTER_FILE.addr_rd(0)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(1)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(2)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(3)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(4)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(5)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(6)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(7)} -attr xrf 16120 -attr oid 93 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(0)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(1)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(2)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(3)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(4)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(5)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(6)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(7)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(7)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(8)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(9)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(10)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(11)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(12)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(13)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(14)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -attr vt d
load netBundle {input_matrix2:rsc:REGISTER_FILE.data_out} 16 {input_matrix2:rsc:REGISTER_FILE.data_out(0)} {input_matrix2:rsc:REGISTER_FILE.data_out(1)} {input_matrix2:rsc:REGISTER_FILE.data_out(2)} {input_matrix2:rsc:REGISTER_FILE.data_out(3)} {input_matrix2:rsc:REGISTER_FILE.data_out(4)} {input_matrix2:rsc:REGISTER_FILE.data_out(5)} {input_matrix2:rsc:REGISTER_FILE.data_out(6)} {input_matrix2:rsc:REGISTER_FILE.data_out(7)} {input_matrix2:rsc:REGISTER_FILE.data_out(8)} {input_matrix2:rsc:REGISTER_FILE.data_out(9)} {input_matrix2:rsc:REGISTER_FILE.data_out(10)} {input_matrix2:rsc:REGISTER_FILE.data_out(11)} {input_matrix2:rsc:REGISTER_FILE.data_out(12)} {input_matrix2:rsc:REGISTER_FILE.data_out(13)} {input_matrix2:rsc:REGISTER_FILE.data_out(14)} {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -attr xrf 16121 -attr oid 94 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(0)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(1)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(2)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(3)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(4)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(5)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(6)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(7)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(7)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(8)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(8)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(9)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(9)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(10)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(10)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(11)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(11)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(12)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(12)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(13)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(13)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(14)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(14)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -attr vt d
load netBundle input_matrix2:rsc:REGISTER_FILE.data_out 16 input_matrix2:rsc:REGISTER_FILE.data_out(0) input_matrix2:rsc:REGISTER_FILE.data_out(1) input_matrix2:rsc:REGISTER_FILE.data_out(2) input_matrix2:rsc:REGISTER_FILE.data_out(3) input_matrix2:rsc:REGISTER_FILE.data_out(4) input_matrix2:rsc:REGISTER_FILE.data_out(5) input_matrix2:rsc:REGISTER_FILE.data_out(6) input_matrix2:rsc:REGISTER_FILE.data_out(7) input_matrix2:rsc:REGISTER_FILE.data_out(8) input_matrix2:rsc:REGISTER_FILE.data_out(9) input_matrix2:rsc:REGISTER_FILE.data_out(10) input_matrix2:rsc:REGISTER_FILE.data_out(11) input_matrix2:rsc:REGISTER_FILE.data_out(12) input_matrix2:rsc:REGISTER_FILE.data_out(13) input_matrix2:rsc:REGISTER_FILE.data_out(14) input_matrix2:rsc:REGISTER_FILE.data_out(15) -attr xrf 16122 -attr oid 95 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {output:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(29)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(30)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(31)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(32)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(33)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(34)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d(35)} -attr vt d
load netBundle {output:rsc:mgc_out_stdreg.d} 36 {output:rsc:mgc_out_stdreg.d(0)} {output:rsc:mgc_out_stdreg.d(1)} {output:rsc:mgc_out_stdreg.d(2)} {output:rsc:mgc_out_stdreg.d(3)} {output:rsc:mgc_out_stdreg.d(4)} {output:rsc:mgc_out_stdreg.d(5)} {output:rsc:mgc_out_stdreg.d(6)} {output:rsc:mgc_out_stdreg.d(7)} {output:rsc:mgc_out_stdreg.d(8)} {output:rsc:mgc_out_stdreg.d(9)} {output:rsc:mgc_out_stdreg.d(10)} {output:rsc:mgc_out_stdreg.d(11)} {output:rsc:mgc_out_stdreg.d(12)} {output:rsc:mgc_out_stdreg.d(13)} {output:rsc:mgc_out_stdreg.d(14)} {output:rsc:mgc_out_stdreg.d(15)} {output:rsc:mgc_out_stdreg.d(16)} {output:rsc:mgc_out_stdreg.d(17)} {output:rsc:mgc_out_stdreg.d(18)} {output:rsc:mgc_out_stdreg.d(19)} {output:rsc:mgc_out_stdreg.d(20)} {output:rsc:mgc_out_stdreg.d(21)} {output:rsc:mgc_out_stdreg.d(22)} {output:rsc:mgc_out_stdreg.d(23)} {output:rsc:mgc_out_stdreg.d(24)} {output:rsc:mgc_out_stdreg.d(25)} {output:rsc:mgc_out_stdreg.d(26)} {output:rsc:mgc_out_stdreg.d(27)} {output:rsc:mgc_out_stdreg.d(28)} {output:rsc:mgc_out_stdreg.d(29)} {output:rsc:mgc_out_stdreg.d(30)} {output:rsc:mgc_out_stdreg.d(31)} {output:rsc:mgc_out_stdreg.d(32)} {output:rsc:mgc_out_stdreg.d(33)} {output:rsc:mgc_out_stdreg.d(34)} {output:rsc:mgc_out_stdreg.d(35)} -attr xrf 16123 -attr oid 96 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(0)} -port {output:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(1)} -port {output:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(2)} -port {output:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(3)} -port {output:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(4)} -port {output:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(5)} -port {output:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(6)} -port {output:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(7)} -port {output:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(8)} -port {output:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(9)} -port {output:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(10)} -port {output:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(11)} -port {output:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(12)} -port {output:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(13)} -port {output:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(14)} -port {output:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(15)} -port {output:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(16)} -port {output:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(17)} -port {output:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(18)} -port {output:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(19)} -port {output:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(20)} -port {output:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(21)} -port {output:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(22)} -port {output:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(23)} -port {output:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(24)} -port {output:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(25)} -port {output:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(26)} -port {output:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(27)} -port {output:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(28)} -port {output:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(29)} -port {output:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(30)} -port {output:rsc:mgc_out_stdreg.d(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(31)} -port {output:rsc:mgc_out_stdreg.d(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(32)} -port {output:rsc:mgc_out_stdreg.d(32)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(33)} -port {output:rsc:mgc_out_stdreg.d(33)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(34)} -port {output:rsc:mgc_out_stdreg.d(34)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(35)} -port {output:rsc:mgc_out_stdreg.d(35)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d(7)} -attr vt d
load netBundle {addr:rsc:mgc_out_stdreg.d} 8 {addr:rsc:mgc_out_stdreg.d(0)} {addr:rsc:mgc_out_stdreg.d(1)} {addr:rsc:mgc_out_stdreg.d(2)} {addr:rsc:mgc_out_stdreg.d(3)} {addr:rsc:mgc_out_stdreg.d(4)} {addr:rsc:mgc_out_stdreg.d(5)} {addr:rsc:mgc_out_stdreg.d(6)} {addr:rsc:mgc_out_stdreg.d(7)} -attr xrf 16124 -attr oid 97 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(0)} -port {addr:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(1)} -port {addr:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(2)} -port {addr:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(3)} -port {addr:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(4)} -port {addr:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(5)} -port {addr:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(6)} -port {addr:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(7)} -port {addr:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {input_matrix1:rsc:REGISTER_FILE.re.pff} -attr xrf 16125 -attr oid 98 -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.re.pff} -port {input_matrix1:rsc:REGISTER_FILE.re.pff} -attr xrf 16126 -attr oid 99 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.re.pff}
load inst "matrix_mult:core:fsm:inst" "matrix_mult:core:fsm" "orig" -attr xrf 16127 -attr oid 100 -attr @path {/matrix_mult/matrix_mult:core/matrix_mult:core:fsm:inst} -attr area 54.000000 -attr hier "/matrix_mult/matrix_mult:core/matrix_mult:core:fsm" -pg 1 -lvl 3
load net {clk} -pin  "matrix_mult:core:fsm:inst" {clk#1} -attr xrf 16128 -attr oid 101 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "matrix_mult:core:fsm:inst" {rst#1} -attr xrf 16129 -attr oid 102 -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {fsm_output#1(0)} -pin  "matrix_mult:core:fsm:inst" {fsm_output(0)} -attr @path {/matrix_mult/matrix_mult:core/fsm_output}
load net {fsm_output#1(1)} -pin  "matrix_mult:core:fsm:inst" {fsm_output(1)} -attr @path {/matrix_mult/matrix_mult:core/fsm_output}
load net {fsm_output#1(2)} -pin  "matrix_mult:core:fsm:inst" {fsm_output(2)} -attr @path {/matrix_mult/matrix_mult:core/fsm_output}
load net {fsm_output#1(3)} -pin  "matrix_mult:core:fsm:inst" {fsm_output(3)} -attr @path {/matrix_mult/matrix_mult:core/fsm_output}
load net {fsm_output#1(4)} -pin  "matrix_mult:core:fsm:inst" {fsm_output(4)} -attr @path {/matrix_mult/matrix_mult:core/fsm_output}
load net {not#11.itm} -pin  "matrix_mult:core:fsm:inst" {st(loop3)_tr0} -attr @path {/matrix_mult/matrix_mult:core/not#11.itm}
load net {not#1.itm} -pin  "matrix_mult:core:fsm:inst" {st(loop2)#1_tr0} -attr @path {/matrix_mult/matrix_mult:core/not#1.itm}
load net {not#2.itm} -pin  "matrix_mult:core:fsm:inst" {st(loop1)_tr0} -attr @path {/matrix_mult/matrix_mult:core/not#2.itm}
load inst "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" "INTERFACE" -attr xrf 16130 -attr oid 103 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)} -attr area 30.524772 -attr delay 0.092730 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)"
load net {or#31.itm(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {a(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#18.itm}
load net {or#31.itm(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {a(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#18.itm}
load net {not#17.itm} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {a(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#18.itm}
load net {PWR} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {a(3)} -attr @path {/matrix_mult/matrix_mult:core/conc#18.itm}
load net {mux#15.itm(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {b(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#15.itm}
load net {mux#15.itm(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {b(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#15.itm}
load net {mux#15.itm(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {b(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#15.itm}
load net {z.out(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out}
load net {z.out(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out}
load net {z.out(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out}
load net {z.out(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,3,0,4,4)" {z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out}
load inst "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" "INTERFACE" -attr xrf 16131 -attr oid 104 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)} -attr area 32.507292 -attr delay 0.096032 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)"
load net {mux#16.itm(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {a(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {a(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load net {mux#16.itm(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {a(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load net {mux#16.itm(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {a(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load net {loop2:j#1.reg(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {b(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/asn.itm}
load net {loop2:j#1.reg(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {b(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/asn.itm}
load net {loop2:j#1.reg(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {b(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/asn.itm}
load net {loop2:j#1.reg(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {b(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/asn.itm}
load net {z.out#1(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#1}
load net {z.out#1(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#1}
load net {z.out#1(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#1}
load net {z.out#1(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#1}
load net {z.out#1(4)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,4,0,5,4)" {z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#1}
load inst "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" "INTERFACE" -attr xrf 16132 -attr oid 105 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)} -attr area 26.559732 -attr delay 0.098351 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)"
load net {mux1h#18.itm(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {a(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load net {mux1h#18.itm(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {a(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load net {mux1h#18.itm(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {a(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load net {mux1h#18.itm(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {a(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load net {PWR} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {b(0)} -attr @path {/matrix_mult/matrix_mult:core/C1_1#2}
load net {z.out#2(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(4,0,1,0,4,4)" {z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load inst "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" "INTERFACE" -attr xrf 16133 -attr oid 106 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)} -attr area 52.431620 -attr delay 0.218958 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)"
load net {PWR} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {a(0)} -attr @path {/matrix_mult/matrix_mult:core/conc#19.itm}
load net {GND} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {a(1)} -attr @path {/matrix_mult/matrix_mult:core/conc#19.itm}
load net {mux#18.itm(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {a(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#19.itm}
load net {mux#18.itm(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {a(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#19.itm}
load net {mux#18.itm(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {a(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#19.itm}
load net {mux#18.itm(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {a(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#19.itm}
load net {mux#19.itm(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {b(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {mux#19.itm(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {b(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {mux#19.itm(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {b(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {mux#19.itm(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {b(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {mux#19.itm(4)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {b(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {z.out#3(0)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#3}
load net {z.out#3(1)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#3}
load net {z.out#3(2)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#3}
load net {z.out#3(3)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#3}
load net {z.out#3(4)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#3}
load net {z.out#3(5)} -pin  "mgc_sample-065nm-dw_beh_dc.mgc_add(6,0,5,1,6,4)" {z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#3}
load inst "loop3:not" "not(1)" "INTERFACE" -attr xrf 16134 -attr oid 107 -attr @path {/matrix_mult/matrix_mult:core/loop3:not} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {z.out(2)} -pin  "loop3:not" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:acc.itm.pdr).itm}
load net {loop3:not.itm} -pin  "loop3:not" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3:not.itm}
load inst "reg(loop3:asn#9.itm#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 16135 -attr oid 108 -attr @path {/matrix_mult/matrix_mult:core/reg(loop3:asn#9.itm#1)}
load net {loop3:not.itm} -pin  "reg(loop3:asn#9.itm#1)" {D(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3:not.itm}
load net {GND} -pin  "reg(loop3:asn#9.itm#1)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_1#1}
load net {clk} -pin  "reg(loop3:asn#9.itm#1)" {clk} -attr xrf 16136 -attr oid 109 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop3:asn#9.itm#1)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop3:asn#9.itm#1} -pin  "reg(loop3:asn#9.itm#1)" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3:asn#9.itm#1}
load inst "not#8" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#8} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {loop3.stage_0#2} -pin  "not#8" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0#2}
load net {not#8.itm} -pin  "not#8" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#8.itm}
load inst "nor#2" "nor(2,1)" "INTERFACE" -attr xrf 16137 -attr oid 110 -attr @path {/matrix_mult/matrix_mult:core/nor#2} -attr area 4.801000 -attr delay 0.019380 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_nor(1,2,1)"
load net {not#8.itm} -pin  "nor#2" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/not#8.itm}
load net {loop3:asn#9.itm#1} -pin  "nor#2" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3:asn#9.itm#1}
load net {nor#2.itm} -pin  "nor#2" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/nor#2.itm}
load inst "nor#1" "nor(2,1)" "INTERFACE" -attr xrf 16138 -attr oid 111 -attr @path {/matrix_mult/matrix_mult:core/nor#1} -attr area 4.801000 -attr delay 0.019380 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_nor(1,2,1)"
load net {nor#2.itm} -pin  "nor#1" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/nor#2.itm}
load net {or#20.cse} -pin  "nor#1" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/or#20.cse}
load net {nor#1.itm} -pin  "nor#1" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/nor#1.itm}
load inst "mux#21" "mux(2,32)" "INTERFACE" -attr xrf 16139 -attr oid 112 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21} -attr area 127.904360 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(32,1,2,3)"
load net {loop2:partial_out.reg(0)} -pin  "mux#21" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(1)} -pin  "mux#21" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(2)} -pin  "mux#21" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(3)} -pin  "mux#21" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(4)} -pin  "mux#21" {A0(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(5)} -pin  "mux#21" {A0(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(6)} -pin  "mux#21" {A0(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(7)} -pin  "mux#21" {A0(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(8)} -pin  "mux#21" {A0(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(9)} -pin  "mux#21" {A0(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(10)} -pin  "mux#21" {A0(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(11)} -pin  "mux#21" {A0(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(12)} -pin  "mux#21" {A0(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(13)} -pin  "mux#21" {A0(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(14)} -pin  "mux#21" {A0(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(15)} -pin  "mux#21" {A0(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(16)} -pin  "mux#21" {A0(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(17)} -pin  "mux#21" {A0(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(18)} -pin  "mux#21" {A0(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(19)} -pin  "mux#21" {A0(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(20)} -pin  "mux#21" {A0(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(21)} -pin  "mux#21" {A0(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(22)} -pin  "mux#21" {A0(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(23)} -pin  "mux#21" {A0(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(24)} -pin  "mux#21" {A0(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(25)} -pin  "mux#21" {A0(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(26)} -pin  "mux#21" {A0(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(27)} -pin  "mux#21" {A0(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(28)} -pin  "mux#21" {A0(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(29)} -pin  "mux#21" {A0(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(30)} -pin  "mux#21" {A0(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(31)} -pin  "mux#21" {A0(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.sva#1:mx0w0(0)} -pin  "mux#21" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(1)} -pin  "mux#21" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(2)} -pin  "mux#21" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(3)} -pin  "mux#21" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(4)} -pin  "mux#21" {A1(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(5)} -pin  "mux#21" {A1(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(6)} -pin  "mux#21" {A1(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(7)} -pin  "mux#21" {A1(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(8)} -pin  "mux#21" {A1(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(9)} -pin  "mux#21" {A1(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(10)} -pin  "mux#21" {A1(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(11)} -pin  "mux#21" {A1(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(12)} -pin  "mux#21" {A1(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(13)} -pin  "mux#21" {A1(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(14)} -pin  "mux#21" {A1(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(15)} -pin  "mux#21" {A1(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(16)} -pin  "mux#21" {A1(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(17)} -pin  "mux#21" {A1(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(18)} -pin  "mux#21" {A1(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(19)} -pin  "mux#21" {A1(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(20)} -pin  "mux#21" {A1(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(21)} -pin  "mux#21" {A1(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(22)} -pin  "mux#21" {A1(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(23)} -pin  "mux#21" {A1(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(24)} -pin  "mux#21" {A1(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(25)} -pin  "mux#21" {A1(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(26)} -pin  "mux#21" {A1(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(27)} -pin  "mux#21" {A1(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(28)} -pin  "mux#21" {A1(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(29)} -pin  "mux#21" {A1(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(30)} -pin  "mux#21" {A1(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(31)} -pin  "mux#21" {A1(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {nor#1.itm} -pin  "mux#21" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/nor#1.itm}
load net {mux#21.itm(0)} -pin  "mux#21" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(1)} -pin  "mux#21" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(2)} -pin  "mux#21" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(3)} -pin  "mux#21" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(4)} -pin  "mux#21" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(5)} -pin  "mux#21" {Z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(6)} -pin  "mux#21" {Z(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(7)} -pin  "mux#21" {Z(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(8)} -pin  "mux#21" {Z(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(9)} -pin  "mux#21" {Z(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(10)} -pin  "mux#21" {Z(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(11)} -pin  "mux#21" {Z(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(12)} -pin  "mux#21" {Z(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(13)} -pin  "mux#21" {Z(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(14)} -pin  "mux#21" {Z(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(15)} -pin  "mux#21" {Z(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(16)} -pin  "mux#21" {Z(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(17)} -pin  "mux#21" {Z(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(18)} -pin  "mux#21" {Z(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(19)} -pin  "mux#21" {Z(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(20)} -pin  "mux#21" {Z(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(21)} -pin  "mux#21" {Z(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(22)} -pin  "mux#21" {Z(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(23)} -pin  "mux#21" {Z(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(24)} -pin  "mux#21" {Z(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(25)} -pin  "mux#21" {Z(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(26)} -pin  "mux#21" {Z(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(27)} -pin  "mux#21" {Z(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(28)} -pin  "mux#21" {Z(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(29)} -pin  "mux#21" {Z(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(30)} -pin  "mux#21" {Z(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(31)} -pin  "mux#21" {Z(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load inst "not#12" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#12} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {or#20.cse} -pin  "not#12" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/or#20.cse}
load net {not#12.itm} -pin  "not#12" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#12.itm}
load inst "and" "and(2,32)" "INTERFACE" -attr xrf 16140 -attr oid 113 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and} -attr area 76.801000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(32,2,4)"
load net {mux#21.itm(0)} -pin  "and" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(1)} -pin  "and" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(2)} -pin  "and" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(3)} -pin  "and" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(4)} -pin  "and" {A0(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(5)} -pin  "and" {A0(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(6)} -pin  "and" {A0(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(7)} -pin  "and" {A0(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(8)} -pin  "and" {A0(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(9)} -pin  "and" {A0(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(10)} -pin  "and" {A0(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(11)} -pin  "and" {A0(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(12)} -pin  "and" {A0(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(13)} -pin  "and" {A0(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(14)} -pin  "and" {A0(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(15)} -pin  "and" {A0(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(16)} -pin  "and" {A0(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(17)} -pin  "and" {A0(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(18)} -pin  "and" {A0(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(19)} -pin  "and" {A0(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(20)} -pin  "and" {A0(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(21)} -pin  "and" {A0(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(22)} -pin  "and" {A0(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(23)} -pin  "and" {A0(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(24)} -pin  "and" {A0(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(25)} -pin  "and" {A0(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(26)} -pin  "and" {A0(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(27)} -pin  "and" {A0(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(28)} -pin  "and" {A0(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(29)} -pin  "and" {A0(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(30)} -pin  "and" {A0(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {mux#21.itm(31)} -pin  "and" {A0(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#21.itm}
load net {not#12.itm} -pin  "and" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {not#12.itm} -pin  "and" {A1(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#6.itm}
load net {and.itm(0)} -pin  "and" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(1)} -pin  "and" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(2)} -pin  "and" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(3)} -pin  "and" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(4)} -pin  "and" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(5)} -pin  "and" {Z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(6)} -pin  "and" {Z(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(7)} -pin  "and" {Z(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(8)} -pin  "and" {Z(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(9)} -pin  "and" {Z(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(10)} -pin  "and" {Z(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(11)} -pin  "and" {Z(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(12)} -pin  "and" {Z(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(13)} -pin  "and" {Z(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(14)} -pin  "and" {Z(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(15)} -pin  "and" {Z(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(16)} -pin  "and" {Z(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(17)} -pin  "and" {Z(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(18)} -pin  "and" {Z(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(19)} -pin  "and" {Z(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(20)} -pin  "and" {Z(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(21)} -pin  "and" {Z(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(22)} -pin  "and" {Z(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(23)} -pin  "and" {Z(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(24)} -pin  "and" {Z(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(25)} -pin  "and" {Z(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(26)} -pin  "and" {Z(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(27)} -pin  "and" {Z(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(28)} -pin  "and" {Z(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(29)} -pin  "and" {Z(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(30)} -pin  "and" {Z(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(31)} -pin  "and" {Z(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load inst "reg(loop2:partial_out.reg)" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 16141 -attr oid 114 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/reg(loop2:partial_out.reg)}
load net {and.itm(0)} -pin  "reg(loop2:partial_out.reg)" {D(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(1)} -pin  "reg(loop2:partial_out.reg)" {D(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(2)} -pin  "reg(loop2:partial_out.reg)" {D(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(3)} -pin  "reg(loop2:partial_out.reg)" {D(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(4)} -pin  "reg(loop2:partial_out.reg)" {D(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(5)} -pin  "reg(loop2:partial_out.reg)" {D(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(6)} -pin  "reg(loop2:partial_out.reg)" {D(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(7)} -pin  "reg(loop2:partial_out.reg)" {D(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(8)} -pin  "reg(loop2:partial_out.reg)" {D(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(9)} -pin  "reg(loop2:partial_out.reg)" {D(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(10)} -pin  "reg(loop2:partial_out.reg)" {D(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(11)} -pin  "reg(loop2:partial_out.reg)" {D(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(12)} -pin  "reg(loop2:partial_out.reg)" {D(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(13)} -pin  "reg(loop2:partial_out.reg)" {D(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(14)} -pin  "reg(loop2:partial_out.reg)" {D(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(15)} -pin  "reg(loop2:partial_out.reg)" {D(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(16)} -pin  "reg(loop2:partial_out.reg)" {D(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(17)} -pin  "reg(loop2:partial_out.reg)" {D(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(18)} -pin  "reg(loop2:partial_out.reg)" {D(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(19)} -pin  "reg(loop2:partial_out.reg)" {D(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(20)} -pin  "reg(loop2:partial_out.reg)" {D(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(21)} -pin  "reg(loop2:partial_out.reg)" {D(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(22)} -pin  "reg(loop2:partial_out.reg)" {D(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(23)} -pin  "reg(loop2:partial_out.reg)" {D(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(24)} -pin  "reg(loop2:partial_out.reg)" {D(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(25)} -pin  "reg(loop2:partial_out.reg)" {D(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(26)} -pin  "reg(loop2:partial_out.reg)" {D(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(27)} -pin  "reg(loop2:partial_out.reg)" {D(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(28)} -pin  "reg(loop2:partial_out.reg)" {D(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(29)} -pin  "reg(loop2:partial_out.reg)" {D(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(30)} -pin  "reg(loop2:partial_out.reg)" {D(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {and.itm(31)} -pin  "reg(loop2:partial_out.reg)" {D(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and.itm}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(2)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(3)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(4)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(5)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(6)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(7)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(8)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(9)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(10)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(11)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(12)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(13)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(14)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(15)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(16)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(17)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(18)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(19)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(20)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(21)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(22)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(23)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(24)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(25)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(26)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(27)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(28)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(29)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(30)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {GND} -pin  "reg(loop2:partial_out.reg)" {DRs(31)} -attr @path {/matrix_mult/matrix_mult:core/C0_32}
load net {clk} -pin  "reg(loop2:partial_out.reg)" {clk} -attr xrf 16142 -attr oid 115 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop2:partial_out.reg)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop2:partial_out.reg(0)} -pin  "reg(loop2:partial_out.reg)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(1)} -pin  "reg(loop2:partial_out.reg)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(2)} -pin  "reg(loop2:partial_out.reg)" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(3)} -pin  "reg(loop2:partial_out.reg)" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(4)} -pin  "reg(loop2:partial_out.reg)" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(5)} -pin  "reg(loop2:partial_out.reg)" {Z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(6)} -pin  "reg(loop2:partial_out.reg)" {Z(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(7)} -pin  "reg(loop2:partial_out.reg)" {Z(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(8)} -pin  "reg(loop2:partial_out.reg)" {Z(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(9)} -pin  "reg(loop2:partial_out.reg)" {Z(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(10)} -pin  "reg(loop2:partial_out.reg)" {Z(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(11)} -pin  "reg(loop2:partial_out.reg)" {Z(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(12)} -pin  "reg(loop2:partial_out.reg)" {Z(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(13)} -pin  "reg(loop2:partial_out.reg)" {Z(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(14)} -pin  "reg(loop2:partial_out.reg)" {Z(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(15)} -pin  "reg(loop2:partial_out.reg)" {Z(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(16)} -pin  "reg(loop2:partial_out.reg)" {Z(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(17)} -pin  "reg(loop2:partial_out.reg)" {Z(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(18)} -pin  "reg(loop2:partial_out.reg)" {Z(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(19)} -pin  "reg(loop2:partial_out.reg)" {Z(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(20)} -pin  "reg(loop2:partial_out.reg)" {Z(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(21)} -pin  "reg(loop2:partial_out.reg)" {Z(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(22)} -pin  "reg(loop2:partial_out.reg)" {Z(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(23)} -pin  "reg(loop2:partial_out.reg)" {Z(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(24)} -pin  "reg(loop2:partial_out.reg)" {Z(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(25)} -pin  "reg(loop2:partial_out.reg)" {Z(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(26)} -pin  "reg(loop2:partial_out.reg)" {Z(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(27)} -pin  "reg(loop2:partial_out.reg)" {Z(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(28)} -pin  "reg(loop2:partial_out.reg)" {Z(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(29)} -pin  "reg(loop2:partial_out.reg)" {Z(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(30)} -pin  "reg(loop2:partial_out.reg)" {Z(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(31)} -pin  "reg(loop2:partial_out.reg)" {Z(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load inst "mux#13" "mux(2,4)" "INTERFACE" -attr xrf 16143 -attr oid 116 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13} -attr area 15.988920 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(4,1,2,3)"
load net {loop1:i#1.sva(0)} -pin  "mux#13" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(1)} -pin  "mux#13" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(2)} -pin  "mux#13" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(3)} -pin  "mux#13" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {z.out#2(0)} -pin  "mux#13" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(1)} -pin  "mux#13" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(2)} -pin  "mux#13" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(3)} -pin  "mux#13" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {and.dcpl#4} -pin  "mux#13" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/and.dcpl#4}
load net {mux#13.itm(0)} -pin  "mux#13" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "mux#13" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "mux#13" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "mux#13" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load inst "not#9" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#9} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {fsm_output#1(0)} -pin  "not#9" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#9.itm}
load net {not#9.itm} -pin  "not#9" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#9.itm}
load inst "and#13" "and(2,4)" "INTERFACE" -attr xrf 16144 -attr oid 117 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13} -attr area 9.601000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(4,2,4)"
load net {mux#13.itm(0)} -pin  "and#13" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "and#13" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "and#13" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "and#13" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#13.itm}
load net {not#9.itm} -pin  "and#13" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#2.itm}
load net {not#9.itm} -pin  "and#13" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#2.itm}
load net {not#9.itm} -pin  "and#13" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#2.itm}
load net {not#9.itm} -pin  "and#13" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#2.itm}
load net {and#13.itm(0)} -pin  "and#13" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load net {and#13.itm(1)} -pin  "and#13" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load net {and#13.itm(2)} -pin  "and#13" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load net {and#13.itm(3)} -pin  "and#13" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load inst "reg(loop1:i#1.sva)" "reg(4,1,0,0,1)" "INTERFACE" -attr xrf 16145 -attr oid 118 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/reg(loop1:i#1.sva)}
load net {and#13.itm(0)} -pin  "reg(loop1:i#1.sva)" {D(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load net {and#13.itm(1)} -pin  "reg(loop1:i#1.sva)" {D(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load net {and#13.itm(2)} -pin  "reg(loop1:i#1.sva)" {D(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load net {and#13.itm(3)} -pin  "reg(loop1:i#1.sva)" {D(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#13.itm}
load net {GND} -pin  "reg(loop1:i#1.sva)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop1:i#1.sva)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop1:i#1.sva)" {DRs(2)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop1:i#1.sva)" {DRs(3)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {clk} -pin  "reg(loop1:i#1.sva)" {clk} -attr xrf 16146 -attr oid 119 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop1:i#1.sva)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop1:i#1.sva(0)} -pin  "reg(loop1:i#1.sva)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(1)} -pin  "reg(loop1:i#1.sva)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(2)} -pin  "reg(loop1:i#1.sva)" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(3)} -pin  "reg(loop1:i#1.sva)" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load inst "or#22" "or(2,1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/or#22} -attr area 2.401000 -attr delay 0.027994 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_or(1,2,4)"
load net {fsm_output#1(1)} -pin  "or#22" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#11.itm}
load net {fsm_output#1(3)} -pin  "or#22" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#3.itm}
load net {or#22.itm} -pin  "or#22" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/or#22.itm}
load inst "mux#22" "mux(2,4)" "INTERFACE" -attr xrf 16147 -attr oid 120 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22} -attr area 15.988920 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(4,1,2,3)"
load net {loop2:j#1.reg(0)} -pin  "mux#22" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(1)} -pin  "mux#22" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(2)} -pin  "mux#22" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(3)} -pin  "mux#22" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {z.out#2(0)} -pin  "mux#22" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(1)} -pin  "mux#22" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(2)} -pin  "mux#22" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(3)} -pin  "mux#22" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {or#22.itm} -pin  "mux#22" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/or#22.itm}
load net {mux#22.itm(0)} -pin  "mux#22" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load net {mux#22.itm(1)} -pin  "mux#22" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load net {mux#22.itm(2)} -pin  "mux#22" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load net {mux#22.itm(3)} -pin  "mux#22" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load inst "not#14" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#14} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {or.dcpl#19} -pin  "not#14" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/or.dcpl#19}
load net {not#14.itm} -pin  "not#14" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#14.itm}
load inst "and#17" "and(2,4)" "INTERFACE" -attr xrf 16148 -attr oid 121 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17} -attr area 9.601000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(4,2,4)"
load net {mux#22.itm(0)} -pin  "and#17" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load net {mux#22.itm(1)} -pin  "and#17" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load net {mux#22.itm(2)} -pin  "and#17" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load net {mux#22.itm(3)} -pin  "and#17" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#22.itm}
load net {not#14.itm} -pin  "and#17" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#7.itm}
load net {not#14.itm} -pin  "and#17" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#7.itm}
load net {not#14.itm} -pin  "and#17" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#7.itm}
load net {not#14.itm} -pin  "and#17" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#7.itm}
load net {and#17.itm(0)} -pin  "and#17" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load net {and#17.itm(1)} -pin  "and#17" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load net {and#17.itm(2)} -pin  "and#17" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load net {and#17.itm(3)} -pin  "and#17" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load inst "reg(loop2:j#1.reg)" "reg(4,1,0,0,1)" "INTERFACE" -attr xrf 16149 -attr oid 122 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/reg(loop2:j#1.reg)}
load net {and#17.itm(0)} -pin  "reg(loop2:j#1.reg)" {D(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load net {and#17.itm(1)} -pin  "reg(loop2:j#1.reg)" {D(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load net {and#17.itm(2)} -pin  "reg(loop2:j#1.reg)" {D(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load net {and#17.itm(3)} -pin  "reg(loop2:j#1.reg)" {D(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#17.itm}
load net {GND} -pin  "reg(loop2:j#1.reg)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop2:j#1.reg)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop2:j#1.reg)" {DRs(2)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop2:j#1.reg)" {DRs(3)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {clk} -pin  "reg(loop2:j#1.reg)" {clk} -attr xrf 16150 -attr oid 123 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop2:j#1.reg)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop2:j#1.reg(0)} -pin  "reg(loop2:j#1.reg)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(1)} -pin  "reg(loop2:j#1.reg)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(2)} -pin  "reg(loop2:j#1.reg)" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(3)} -pin  "reg(loop2:j#1.reg)" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load inst "mux#3" "mux(2,8)" "INTERFACE" -attr xrf 16151 -attr oid 124 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3} -attr area 31.976840 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(8,1,2,3)"
load net {z.out#1(0)} -pin  "mux#3" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {z.out#1(1)} -pin  "mux#3" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {z.out#3(0)} -pin  "mux#3" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {z.out#3(1)} -pin  "mux#3" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {z.out#3(2)} -pin  "mux#3" {A0(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {z.out#3(3)} -pin  "mux#3" {A0(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {z.out#3(4)} -pin  "mux#3" {A0(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {z.out#3(5)} -pin  "mux#3" {A0(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:conc.itm}
load net {addr:rsc:mgc_out_stdreg.d(0)} -pin  "mux#3" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(1)} -pin  "mux#3" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(2)} -pin  "mux#3" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(3)} -pin  "mux#3" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(4)} -pin  "mux#3" {A1(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(5)} -pin  "mux#3" {A1(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(6)} -pin  "mux#3" {A1(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(7)} -pin  "mux#3" {A1(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {fsm_output#1(2)} -pin  "mux#3" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#19.itm}
load net {mux#3.itm(0)} -pin  "mux#3" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "mux#3" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "mux#3" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "mux#3" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "mux#3" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "mux#3" {Z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "mux#3" {Z(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "mux#3" {Z(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load inst "reg(addr:rsc:mgc_out_stdreg.d)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 16152 -attr oid 125 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/reg(addr:rsc:mgc_out_stdreg.d)}
load net {mux#3.itm(0)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#3.itm}
load net {GND} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_8#1}
load net {GND} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_8#1}
load net {GND} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {DRs(2)} -attr @path {/matrix_mult/matrix_mult:core/C0_8#1}
load net {GND} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {DRs(3)} -attr @path {/matrix_mult/matrix_mult:core/C0_8#1}
load net {GND} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {DRs(4)} -attr @path {/matrix_mult/matrix_mult:core/C0_8#1}
load net {GND} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {DRs(5)} -attr @path {/matrix_mult/matrix_mult:core/C0_8#1}
load net {GND} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {DRs(6)} -attr @path {/matrix_mult/matrix_mult:core/C0_8#1}
load net {GND} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {DRs(7)} -attr @path {/matrix_mult/matrix_mult:core/C0_8#1}
load net {clk} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 16153 -attr oid 126 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {addr:rsc:mgc_out_stdreg.d(0)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(1)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(2)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(3)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(4)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(5)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(6)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d(7)} -pin  "reg(addr:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/addr:rsc:mgc_out_stdreg.d}
load inst "and#9" "and(2,1)" "INTERFACE" -attr xrf 16154 -attr oid 127 -attr @path {/matrix_mult/matrix_mult:core/and#9} -attr area 2.401000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(1,2,4)"
load net {loop3.stage_0} -pin  "and#9" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0}
load net {z.out(2)} -pin  "and#9" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:acc.itm.pdr)#1.itm}
load net {and#9.itm} -pin  "and#9" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/and#9.itm}
load inst "or" "or(2,1)" "INTERFACE" -attr xrf 16155 -attr oid 128 -attr @path {/matrix_mult/matrix_mult:core/or} -attr area 2.401000 -attr delay 0.027994 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_or(1,2,4)"
load net {and#9.itm} -pin  "or" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/and#9.itm}
load net {or#20.cse} -pin  "or" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/or#20.cse}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/or.itm}
load inst "reg(loop3.stage_0)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 16156 -attr oid 129 -attr @path {/matrix_mult/matrix_mult:core/reg(loop3.stage_0)}
load net {or.itm} -pin  "reg(loop3.stage_0)" {D(0)} -attr @path {/matrix_mult/matrix_mult:core/or.itm}
load net {GND} -pin  "reg(loop3.stage_0)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_1#1}
load net {clk} -pin  "reg(loop3.stage_0)" {clk} -attr xrf 16157 -attr oid 130 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop3.stage_0)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop3.stage_0} -pin  "reg(loop3.stage_0)" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0}
load inst "not#15" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#15} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {or#20.cse} -pin  "not#15" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/or#20.cse}
load net {not#15.itm} -pin  "not#15" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#15.itm}
load inst "and#18" "and(2,4)" "INTERFACE" -attr xrf 16158 -attr oid 131 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18} -attr area 9.601000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(4,2,4)"
load net {z.out#2(0)} -pin  "and#18" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(1)} -pin  "and#18" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(2)} -pin  "and#18" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(3)} -pin  "and#18" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {not#15.itm} -pin  "and#18" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#8.itm}
load net {not#15.itm} -pin  "and#18" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#8.itm}
load net {not#15.itm} -pin  "and#18" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#8.itm}
load net {not#15.itm} -pin  "and#18" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#8.itm}
load net {and#18.itm(0)} -pin  "and#18" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load net {and#18.itm(1)} -pin  "and#18" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load net {and#18.itm(2)} -pin  "and#18" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load net {and#18.itm(3)} -pin  "and#18" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load inst "reg(loop3:k#1.sva)" "reg(4,1,0,0,1)" "INTERFACE" -attr xrf 16159 -attr oid 132 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/reg(loop3:k#1.sva)}
load net {and#18.itm(0)} -pin  "reg(loop3:k#1.sva)" {D(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load net {and#18.itm(1)} -pin  "reg(loop3:k#1.sva)" {D(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load net {and#18.itm(2)} -pin  "reg(loop3:k#1.sva)" {D(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load net {and#18.itm(3)} -pin  "reg(loop3:k#1.sva)" {D(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#18.itm}
load net {GND} -pin  "reg(loop3:k#1.sva)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop3:k#1.sva)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop3:k#1.sva)" {DRs(2)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {GND} -pin  "reg(loop3:k#1.sva)" {DRs(3)} -attr @path {/matrix_mult/matrix_mult:core/C0_4}
load net {clk} -pin  "reg(loop3:k#1.sva)" {clk} -attr xrf 16160 -attr oid 133 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop3:k#1.sva)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop3:k#1.sva(0)} -pin  "reg(loop3:k#1.sva)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(1)} -pin  "reg(loop3:k#1.sva)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(2)} -pin  "reg(loop3:k#1.sva)" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(3)} -pin  "reg(loop3:k#1.sva)" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load inst "not#16" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#16} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {or#20.cse} -pin  "not#16" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/or#20.cse}
load net {not#16.itm} -pin  "not#16" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#16.itm}
load inst "and#19" "and(2,1)" "INTERFACE" -attr xrf 16161 -attr oid 134 -attr @path {/matrix_mult/matrix_mult:core/and#19} -attr area 2.401000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(1,2,4)"
load net {loop3.stage_0} -pin  "and#19" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0}
load net {not#16.itm} -pin  "and#19" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/not#16.itm}
load net {and#19.itm} -pin  "and#19" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/and#19.itm}
load inst "reg(loop3.stage_0#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 16162 -attr oid 135 -attr @path {/matrix_mult/matrix_mult:core/reg(loop3.stage_0#2)}
load net {and#19.itm} -pin  "reg(loop3.stage_0#2)" {D(0)} -attr @path {/matrix_mult/matrix_mult:core/and#19.itm}
load net {GND} -pin  "reg(loop3.stage_0#2)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_1#1}
load net {clk} -pin  "reg(loop3.stage_0#2)" {clk} -attr xrf 16163 -attr oid 136 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop3.stage_0#2)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop3.stage_0#2} -pin  "reg(loop3.stage_0#2)" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0#2}
load inst "mux" "mux(2,32)" "INTERFACE" -attr xrf 16164 -attr oid 137 -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux} -attr area 127.904360 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(32,1,2,3)"
load net {loop2:partial_out.sva#1:mx0w0(0)} -pin  "mux" {A0(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(1)} -pin  "mux" {A0(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(2)} -pin  "mux" {A0(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(3)} -pin  "mux" {A0(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(4)} -pin  "mux" {A0(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(5)} -pin  "mux" {A0(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(6)} -pin  "mux" {A0(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(7)} -pin  "mux" {A0(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(8)} -pin  "mux" {A0(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(9)} -pin  "mux" {A0(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(10)} -pin  "mux" {A0(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(11)} -pin  "mux" {A0(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(12)} -pin  "mux" {A0(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(13)} -pin  "mux" {A0(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(14)} -pin  "mux" {A0(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(15)} -pin  "mux" {A0(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(16)} -pin  "mux" {A0(16)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(17)} -pin  "mux" {A0(17)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(18)} -pin  "mux" {A0(18)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(19)} -pin  "mux" {A0(19)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(20)} -pin  "mux" {A0(20)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(21)} -pin  "mux" {A0(21)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(22)} -pin  "mux" {A0(22)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(23)} -pin  "mux" {A0(23)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(24)} -pin  "mux" {A0(24)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(25)} -pin  "mux" {A0(25)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(26)} -pin  "mux" {A0(26)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(27)} -pin  "mux" {A0(27)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(28)} -pin  "mux" {A0(28)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(29)} -pin  "mux" {A0(29)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(30)} -pin  "mux" {A0(30)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(31)} -pin  "mux" {A0(31)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.reg(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(10)} -pin  "mux" {A1(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(11)} -pin  "mux" {A1(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(12)} -pin  "mux" {A1(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(13)} -pin  "mux" {A1(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(14)} -pin  "mux" {A1(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(15)} -pin  "mux" {A1(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(16)} -pin  "mux" {A1(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(17)} -pin  "mux" {A1(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(18)} -pin  "mux" {A1(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(19)} -pin  "mux" {A1(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(20)} -pin  "mux" {A1(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(21)} -pin  "mux" {A1(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(22)} -pin  "mux" {A1(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(23)} -pin  "mux" {A1(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(24)} -pin  "mux" {A1(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(25)} -pin  "mux" {A1(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(26)} -pin  "mux" {A1(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(27)} -pin  "mux" {A1(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(28)} -pin  "mux" {A1(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(29)} -pin  "mux" {A1(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(30)} -pin  "mux" {A1(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(31)} -pin  "mux" {A1(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop3.stage_0#2} -pin  "mux" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0#2}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(30)} -pin  "mux" {Z(30)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load net {mux.itm(31)} -pin  "mux" {Z(31)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux.itm}
load inst "not#7" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#7} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {fsm_output#1(1)} -pin  "not#7" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#12.itm}
load net {not#7.itm} -pin  "not#7" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#7.itm}
load inst "or#30" "or(2,1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/or#30} -attr area 2.401000 -attr delay 0.027994 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_or(1,2,4)"
load net {not#7.itm} -pin  "or#30" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/not#7.itm}
load net {loop3.stage_0} -pin  "or#30" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0}
load net {or#30.itm} -pin  "or#30" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/or#30.itm}
load inst "mux#9" "mux(2,36)" "INTERFACE" -attr xrf 16165 -attr oid 138 -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9} -attr area 143.892280 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(36,1,2,3)"
load net {output:rsc:mgc_out_stdreg.d(0)} -pin  "mux#9" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(1)} -pin  "mux#9" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(2)} -pin  "mux#9" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(3)} -pin  "mux#9" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(4)} -pin  "mux#9" {A0(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(5)} -pin  "mux#9" {A0(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(6)} -pin  "mux#9" {A0(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(7)} -pin  "mux#9" {A0(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(8)} -pin  "mux#9" {A0(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(9)} -pin  "mux#9" {A0(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(10)} -pin  "mux#9" {A0(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(11)} -pin  "mux#9" {A0(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(12)} -pin  "mux#9" {A0(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(13)} -pin  "mux#9" {A0(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(14)} -pin  "mux#9" {A0(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(15)} -pin  "mux#9" {A0(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(16)} -pin  "mux#9" {A0(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(17)} -pin  "mux#9" {A0(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(18)} -pin  "mux#9" {A0(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(19)} -pin  "mux#9" {A0(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(20)} -pin  "mux#9" {A0(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(21)} -pin  "mux#9" {A0(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(22)} -pin  "mux#9" {A0(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(23)} -pin  "mux#9" {A0(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(24)} -pin  "mux#9" {A0(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(25)} -pin  "mux#9" {A0(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(26)} -pin  "mux#9" {A0(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(27)} -pin  "mux#9" {A0(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(28)} -pin  "mux#9" {A0(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(29)} -pin  "mux#9" {A0(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(30)} -pin  "mux#9" {A0(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(31)} -pin  "mux#9" {A0(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(32)} -pin  "mux#9" {A0(32)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(33)} -pin  "mux#9" {A0(33)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(34)} -pin  "mux#9" {A0(34)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(35)} -pin  "mux#9" {A0(35)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {mux.itm(0)} -pin  "mux#9" {A1(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(1)} -pin  "mux#9" {A1(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(2)} -pin  "mux#9" {A1(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(3)} -pin  "mux#9" {A1(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(4)} -pin  "mux#9" {A1(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(5)} -pin  "mux#9" {A1(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(6)} -pin  "mux#9" {A1(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(7)} -pin  "mux#9" {A1(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(8)} -pin  "mux#9" {A1(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(9)} -pin  "mux#9" {A1(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(10)} -pin  "mux#9" {A1(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(11)} -pin  "mux#9" {A1(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(12)} -pin  "mux#9" {A1(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(13)} -pin  "mux#9" {A1(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(14)} -pin  "mux#9" {A1(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(15)} -pin  "mux#9" {A1(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(16)} -pin  "mux#9" {A1(16)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(17)} -pin  "mux#9" {A1(17)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(18)} -pin  "mux#9" {A1(18)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(19)} -pin  "mux#9" {A1(19)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(20)} -pin  "mux#9" {A1(20)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(21)} -pin  "mux#9" {A1(21)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(22)} -pin  "mux#9" {A1(22)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(23)} -pin  "mux#9" {A1(23)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(24)} -pin  "mux#9" {A1(24)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(25)} -pin  "mux#9" {A1(25)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(26)} -pin  "mux#9" {A1(26)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(27)} -pin  "mux#9" {A1(27)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(28)} -pin  "mux#9" {A1(28)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(29)} -pin  "mux#9" {A1(29)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(30)} -pin  "mux#9" {A1(30)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(31)} -pin  "mux#9" {A1(31)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(31)} -pin  "mux#9" {A1(32)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(31)} -pin  "mux#9" {A1(33)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(31)} -pin  "mux#9" {A1(34)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {mux.itm(31)} -pin  "mux#9" {A1(35)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:exs.itm}
load net {or#30.itm} -pin  "mux#9" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/or#30.itm}
load net {mux#9.itm(0)} -pin  "mux#9" {Z(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mux#9" {Z(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mux#9" {Z(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mux#9" {Z(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mux#9" {Z(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mux#9" {Z(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "mux#9" {Z(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "mux#9" {Z(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "mux#9" {Z(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "mux#9" {Z(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "mux#9" {Z(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "mux#9" {Z(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "mux#9" {Z(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "mux#9" {Z(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "mux#9" {Z(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "mux#9" {Z(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(16)} -pin  "mux#9" {Z(16)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(17)} -pin  "mux#9" {Z(17)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(18)} -pin  "mux#9" {Z(18)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(19)} -pin  "mux#9" {Z(19)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(20)} -pin  "mux#9" {Z(20)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(21)} -pin  "mux#9" {Z(21)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(22)} -pin  "mux#9" {Z(22)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(23)} -pin  "mux#9" {Z(23)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(24)} -pin  "mux#9" {Z(24)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(25)} -pin  "mux#9" {Z(25)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(26)} -pin  "mux#9" {Z(26)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(27)} -pin  "mux#9" {Z(27)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(28)} -pin  "mux#9" {Z(28)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(29)} -pin  "mux#9" {Z(29)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(30)} -pin  "mux#9" {Z(30)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(31)} -pin  "mux#9" {Z(31)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(32)} -pin  "mux#9" {Z(32)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(33)} -pin  "mux#9" {Z(33)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(34)} -pin  "mux#9" {Z(34)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(35)} -pin  "mux#9" {Z(35)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load inst "reg(output:rsc:mgc_out_stdreg.d)" "reg(36,1,0,0,1)" "INTERFACE" -attr xrf 16166 -attr oid 139 -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)}
load net {mux#9.itm(0)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(16)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(17)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(18)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(19)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(20)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(21)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(22)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(23)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(24)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(25)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(26)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(27)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(28)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(29)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(30)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(30)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(31)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(31)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(32)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(32)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(33)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(33)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(34)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(34)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {mux#9.itm(35)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {D(35)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/mux#9.itm}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(2)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(3)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(4)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(5)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(6)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(7)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(8)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(9)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(10)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(11)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(12)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(13)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(14)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(15)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(16)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(17)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(18)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(19)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(20)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(21)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(22)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(23)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(24)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(25)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(26)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(27)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(28)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(29)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(30)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(31)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(32)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(33)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(34)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {GND} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {DRs(35)} -attr @path {/matrix_mult/matrix_mult:core/C0_36}
load net {clk} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 16167 -attr oid 140 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {output:rsc:mgc_out_stdreg.d(0)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(1)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(2)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(3)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(4)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(5)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(6)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(7)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(8)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(9)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(10)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(11)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(12)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(13)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(14)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(15)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(16)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(17)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(18)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(19)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(20)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(21)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(22)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(23)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(24)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(25)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(26)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(27)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(28)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(29)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(30)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(31)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(32)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(32)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(33)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(33)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(34)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(34)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d(35)} -pin  "reg(output:rsc:mgc_out_stdreg.d)" {Z(35)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/output:rsc:mgc_out_stdreg.d}
load inst "reg(loop3:k:slc(loop3:k)#1.itm)" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 16168 -attr oid 141 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/reg(loop3:k:slc(loop3:k)#1.itm)}
load net {loop3:k#1.sva:mx1(0)} -pin  "reg(loop3:k:slc(loop3:k)#1.itm)" {D(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva:mx1).itm}
load net {loop3:k#1.sva:mx1(1)} -pin  "reg(loop3:k:slc(loop3:k)#1.itm)" {D(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva:mx1).itm}
load net {GND} -pin  "reg(loop3:k:slc(loop3:k)#1.itm)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_2}
load net {GND} -pin  "reg(loop3:k:slc(loop3:k)#1.itm)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_2}
load net {clk} -pin  "reg(loop3:k:slc(loop3:k)#1.itm)" {clk} -attr xrf 16169 -attr oid 142 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop3:k:slc(loop3:k)#1.itm)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop3:k:slc(loop3:k)#1.itm(0)} -pin  "reg(loop3:k:slc(loop3:k)#1.itm)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:slc(loop3:k)#1.itm}
load net {loop3:k:slc(loop3:k)#1.itm(1)} -pin  "reg(loop3:k:slc(loop3:k)#1.itm)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:slc(loop3:k)#1.itm}
load inst "reg(loop3:k:slc(loop3:k)#3.itm)" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 16170 -attr oid 143 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/reg(loop3:k:slc(loop3:k)#3.itm)}
load net {loop3:k#1.sva:mx1(2)} -pin  "reg(loop3:k:slc(loop3:k)#3.itm)" {D(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva:mx1)#1.itm}
load net {loop3:k#1.sva:mx1(3)} -pin  "reg(loop3:k:slc(loop3:k)#3.itm)" {D(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva:mx1)#1.itm}
load net {GND} -pin  "reg(loop3:k:slc(loop3:k)#3.itm)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_2}
load net {GND} -pin  "reg(loop3:k:slc(loop3:k)#3.itm)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_2}
load net {clk} -pin  "reg(loop3:k:slc(loop3:k)#3.itm)" {clk} -attr xrf 16171 -attr oid 144 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop3:k:slc(loop3:k)#3.itm)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop3:k:slc(loop3:k)#3.itm(0)} -pin  "reg(loop3:k:slc(loop3:k)#3.itm)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:slc(loop3:k)#3.itm}
load net {loop3:k:slc(loop3:k)#3.itm(1)} -pin  "reg(loop3:k:slc(loop3:k)#3.itm)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:slc(loop3:k)#3.itm}
load inst "mux#14" "mux(2,3)" "INTERFACE" -attr xrf 16172 -attr oid 145 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#14} -attr area 11.991940 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(3,1,2,3)"
load net {loop1:i#1.sva(0)} -pin  "mux#14" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva).itm}
load net {loop1:i#1.sva(1)} -pin  "mux#14" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva).itm}
load net {loop1:i#1.sva(2)} -pin  "mux#14" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva).itm}
load net {z.out#2(0)} -pin  "mux#14" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva#1).itm}
load net {z.out#2(1)} -pin  "mux#14" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva#1).itm}
load net {z.out#2(2)} -pin  "mux#14" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva#1).itm}
load net {and.dcpl#4} -pin  "mux#14" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/and.dcpl#4}
load net {mux#14.itm(0)} -pin  "mux#14" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#14.itm}
load net {mux#14.itm(1)} -pin  "mux#14" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#14.itm}
load net {mux#14.itm(2)} -pin  "mux#14" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#14.itm}
load inst "not#10" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#10} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {fsm_output#1(0)} -pin  "not#10" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output).itm}
load net {not#10.itm} -pin  "not#10" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#10.itm}
load inst "and#14" "and(2,3)" "INTERFACE" -attr xrf 16173 -attr oid 146 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#14} -attr area 7.201000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(3,2,4)"
load net {mux#14.itm(0)} -pin  "and#14" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#14.itm}
load net {mux#14.itm(1)} -pin  "and#14" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#14.itm}
load net {mux#14.itm(2)} -pin  "and#14" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#14.itm}
load net {not#10.itm} -pin  "and#14" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#3.itm}
load net {not#10.itm} -pin  "and#14" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#3.itm}
load net {not#10.itm} -pin  "and#14" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#3.itm}
load net {and#14.itm(0)} -pin  "and#14" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#14.itm}
load net {and#14.itm(1)} -pin  "and#14" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#14.itm}
load net {and#14.itm(2)} -pin  "and#14" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#14.itm}
load inst "reg(loop1:i:slc(loop1:i)#1.itm)" "reg(3,1,0,0,1)" "INTERFACE" -attr xrf 16174 -attr oid 147 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/reg(loop1:i:slc(loop1:i)#1.itm)}
load net {and#14.itm(0)} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {D(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#14.itm}
load net {and#14.itm(1)} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {D(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#14.itm}
load net {and#14.itm(2)} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {D(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#14.itm}
load net {GND} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_3}
load net {GND} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {DRs(1)} -attr @path {/matrix_mult/matrix_mult:core/C0_3}
load net {GND} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {DRs(2)} -attr @path {/matrix_mult/matrix_mult:core/C0_3}
load net {clk} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {clk} -attr xrf 16175 -attr oid 148 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop1:i:slc(loop1:i)#1.itm(0)} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i:slc(loop1:i)#1.itm}
load net {loop1:i:slc(loop1:i)#1.itm(1)} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i:slc(loop1:i)#1.itm}
load net {loop1:i:slc(loop1:i)#1.itm(2)} -pin  "reg(loop1:i:slc(loop1:i)#1.itm)" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i:slc(loop1:i)#1.itm}
load inst "loop2:acc" "add(4,0,5,-1,5)" "INTERFACE" -attr xrf 16176 -attr oid 149 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:acc} -attr area 38.891952 -attr delay 0.156166 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(5,0,4,0,5,4)"
load net {z.out#2(0)} -pin  "loop2:acc" {A(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(1)} -pin  "loop2:acc" {A(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(2)} -pin  "loop2:acc" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(3)} -pin  "loop2:acc" {A(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {PWR} -pin  "loop2:acc" {B(0)} -attr @path {/matrix_mult/matrix_mult:core/Cn13_5}
load net {PWR} -pin  "loop2:acc" {B(1)} -attr @path {/matrix_mult/matrix_mult:core/Cn13_5}
load net {GND} -pin  "loop2:acc" {B(2)} -attr @path {/matrix_mult/matrix_mult:core/Cn13_5}
load net {GND} -pin  "loop2:acc" {B(3)} -attr @path {/matrix_mult/matrix_mult:core/Cn13_5}
load net {PWR} -pin  "loop2:acc" {B(4)} -attr @path {/matrix_mult/matrix_mult:core/Cn13_5}
load net {loop2:acc.itm(0)} -pin  "loop2:acc" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:acc.itm}
load net {loop2:acc.itm(1)} -pin  "loop2:acc" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:acc.itm}
load net {loop2:acc.itm(2)} -pin  "loop2:acc" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:acc.itm}
load net {loop2:acc.itm(3)} -pin  "loop2:acc" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:acc.itm}
load net {loop2:acc.itm(4)} -pin  "loop2:acc" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:acc.itm}
load inst "reg(loop2:slc.itm)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 16177 -attr oid 150 -attr @path {/matrix_mult/matrix_mult:core/reg(loop2:slc.itm)}
load net {loop2:acc.itm(4)} -pin  "reg(loop2:slc.itm)" {D(0)} -attr @path {/matrix_mult/matrix_mult:core/loop2:slc.itm#1}
load net {GND} -pin  "reg(loop2:slc.itm)" {DRs(0)} -attr @path {/matrix_mult/matrix_mult:core/C0_1#1}
load net {clk} -pin  "reg(loop2:slc.itm)" {clk} -attr xrf 16178 -attr oid 151 -attr @path {/matrix_mult/matrix_mult:core/clk}
load net {rst} -pin  "reg(loop2:slc.itm)" {Rs(0)} -attr @path {/matrix_mult/matrix_mult:core/rst}
load net {loop2:slc.itm} -pin  "reg(loop2:slc.itm)" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/loop2:slc.itm}
load inst "loop3:mul#2" "mul(16,0,16,0,32)" "INTERFACE" -attr xrf 16179 -attr oid 152 -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2} -attr area 2138.696200 -attr delay 2.082430 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)"
load net {input_matrix1:rsc:REGISTER_FILE.data_out(0)} -pin  "loop3:mul#2" {A(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(1)} -pin  "loop3:mul#2" {A(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(2)} -pin  "loop3:mul#2" {A(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(3)} -pin  "loop3:mul#2" {A(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(4)} -pin  "loop3:mul#2" {A(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(5)} -pin  "loop3:mul#2" {A(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(6)} -pin  "loop3:mul#2" {A(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(7)} -pin  "loop3:mul#2" {A(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(8)} -pin  "loop3:mul#2" {A(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(9)} -pin  "loop3:mul#2" {A(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(10)} -pin  "loop3:mul#2" {A(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(11)} -pin  "loop3:mul#2" {A(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(12)} -pin  "loop3:mul#2" {A(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(13)} -pin  "loop3:mul#2" {A(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(14)} -pin  "loop3:mul#2" {A(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -pin  "loop3:mul#2" {A(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(0)} -pin  "loop3:mul#2" {B(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(1)} -pin  "loop3:mul#2" {B(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(2)} -pin  "loop3:mul#2" {B(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(3)} -pin  "loop3:mul#2" {B(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(4)} -pin  "loop3:mul#2" {B(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(5)} -pin  "loop3:mul#2" {B(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(6)} -pin  "loop3:mul#2" {B(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(7)} -pin  "loop3:mul#2" {B(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(8)} -pin  "loop3:mul#2" {B(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(9)} -pin  "loop3:mul#2" {B(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(10)} -pin  "loop3:mul#2" {B(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(11)} -pin  "loop3:mul#2" {B(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(12)} -pin  "loop3:mul#2" {B(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(13)} -pin  "loop3:mul#2" {B(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(14)} -pin  "loop3:mul#2" {B(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -pin  "loop3:mul#2" {B(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {loop3:mul#2.itm(0)} -pin  "loop3:mul#2" {Z(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(1)} -pin  "loop3:mul#2" {Z(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(2)} -pin  "loop3:mul#2" {Z(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(3)} -pin  "loop3:mul#2" {Z(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(4)} -pin  "loop3:mul#2" {Z(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(5)} -pin  "loop3:mul#2" {Z(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(6)} -pin  "loop3:mul#2" {Z(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(7)} -pin  "loop3:mul#2" {Z(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(8)} -pin  "loop3:mul#2" {Z(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(9)} -pin  "loop3:mul#2" {Z(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(10)} -pin  "loop3:mul#2" {Z(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(11)} -pin  "loop3:mul#2" {Z(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(12)} -pin  "loop3:mul#2" {Z(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(13)} -pin  "loop3:mul#2" {Z(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(14)} -pin  "loop3:mul#2" {Z(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(15)} -pin  "loop3:mul#2" {Z(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(16)} -pin  "loop3:mul#2" {Z(16)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(17)} -pin  "loop3:mul#2" {Z(17)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(18)} -pin  "loop3:mul#2" {Z(18)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(19)} -pin  "loop3:mul#2" {Z(19)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(20)} -pin  "loop3:mul#2" {Z(20)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(21)} -pin  "loop3:mul#2" {Z(21)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(22)} -pin  "loop3:mul#2" {Z(22)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(23)} -pin  "loop3:mul#2" {Z(23)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(24)} -pin  "loop3:mul#2" {Z(24)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(25)} -pin  "loop3:mul#2" {Z(25)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(26)} -pin  "loop3:mul#2" {Z(26)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(27)} -pin  "loop3:mul#2" {Z(27)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(28)} -pin  "loop3:mul#2" {Z(28)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(29)} -pin  "loop3:mul#2" {Z(29)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(30)} -pin  "loop3:mul#2" {Z(30)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(31)} -pin  "loop3:mul#2" {Z(31)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load inst "loop3:acc#5" "add(32,-1,32,-1,32)" "INTERFACE" -attr xrf 16180 -attr oid 153 -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#5} -attr area 266.788332 -attr delay 1.792014 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)"
load net {loop2:partial_out.reg(0)} -pin  "loop3:acc#5" {A(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(1)} -pin  "loop3:acc#5" {A(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(2)} -pin  "loop3:acc#5" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(3)} -pin  "loop3:acc#5" {A(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(4)} -pin  "loop3:acc#5" {A(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(5)} -pin  "loop3:acc#5" {A(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(6)} -pin  "loop3:acc#5" {A(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(7)} -pin  "loop3:acc#5" {A(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(8)} -pin  "loop3:acc#5" {A(8)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(9)} -pin  "loop3:acc#5" {A(9)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(10)} -pin  "loop3:acc#5" {A(10)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(11)} -pin  "loop3:acc#5" {A(11)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(12)} -pin  "loop3:acc#5" {A(12)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(13)} -pin  "loop3:acc#5" {A(13)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(14)} -pin  "loop3:acc#5" {A(14)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(15)} -pin  "loop3:acc#5" {A(15)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(16)} -pin  "loop3:acc#5" {A(16)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(17)} -pin  "loop3:acc#5" {A(17)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(18)} -pin  "loop3:acc#5" {A(18)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(19)} -pin  "loop3:acc#5" {A(19)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(20)} -pin  "loop3:acc#5" {A(20)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(21)} -pin  "loop3:acc#5" {A(21)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(22)} -pin  "loop3:acc#5" {A(22)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(23)} -pin  "loop3:acc#5" {A(23)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(24)} -pin  "loop3:acc#5" {A(24)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(25)} -pin  "loop3:acc#5" {A(25)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(26)} -pin  "loop3:acc#5" {A(26)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(27)} -pin  "loop3:acc#5" {A(27)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(28)} -pin  "loop3:acc#5" {A(28)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(29)} -pin  "loop3:acc#5" {A(29)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(30)} -pin  "loop3:acc#5" {A(30)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop2:partial_out.reg(31)} -pin  "loop3:acc#5" {A(31)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.reg}
load net {loop3:mul#2.itm(0)} -pin  "loop3:acc#5" {B(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(1)} -pin  "loop3:acc#5" {B(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(2)} -pin  "loop3:acc#5" {B(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(3)} -pin  "loop3:acc#5" {B(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(4)} -pin  "loop3:acc#5" {B(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(5)} -pin  "loop3:acc#5" {B(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(6)} -pin  "loop3:acc#5" {B(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(7)} -pin  "loop3:acc#5" {B(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(8)} -pin  "loop3:acc#5" {B(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(9)} -pin  "loop3:acc#5" {B(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(10)} -pin  "loop3:acc#5" {B(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(11)} -pin  "loop3:acc#5" {B(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(12)} -pin  "loop3:acc#5" {B(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(13)} -pin  "loop3:acc#5" {B(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(14)} -pin  "loop3:acc#5" {B(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(15)} -pin  "loop3:acc#5" {B(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(16)} -pin  "loop3:acc#5" {B(16)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(17)} -pin  "loop3:acc#5" {B(17)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(18)} -pin  "loop3:acc#5" {B(18)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(19)} -pin  "loop3:acc#5" {B(19)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(20)} -pin  "loop3:acc#5" {B(20)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(21)} -pin  "loop3:acc#5" {B(21)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(22)} -pin  "loop3:acc#5" {B(22)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(23)} -pin  "loop3:acc#5" {B(23)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(24)} -pin  "loop3:acc#5" {B(24)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(25)} -pin  "loop3:acc#5" {B(25)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(26)} -pin  "loop3:acc#5" {B(26)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(27)} -pin  "loop3:acc#5" {B(27)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(28)} -pin  "loop3:acc#5" {B(28)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(29)} -pin  "loop3:acc#5" {B(29)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(30)} -pin  "loop3:acc#5" {B(30)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop3:mul#2.itm(31)} -pin  "loop3:acc#5" {B(31)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop3:mul#2.itm}
load net {loop2:partial_out.sva#1:mx0w0(0)} -pin  "loop3:acc#5" {Z(0)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(1)} -pin  "loop3:acc#5" {Z(1)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(2)} -pin  "loop3:acc#5" {Z(2)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(3)} -pin  "loop3:acc#5" {Z(3)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(4)} -pin  "loop3:acc#5" {Z(4)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(5)} -pin  "loop3:acc#5" {Z(5)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(6)} -pin  "loop3:acc#5" {Z(6)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(7)} -pin  "loop3:acc#5" {Z(7)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(8)} -pin  "loop3:acc#5" {Z(8)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(9)} -pin  "loop3:acc#5" {Z(9)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(10)} -pin  "loop3:acc#5" {Z(10)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(11)} -pin  "loop3:acc#5" {Z(11)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(12)} -pin  "loop3:acc#5" {Z(12)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(13)} -pin  "loop3:acc#5" {Z(13)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(14)} -pin  "loop3:acc#5" {Z(14)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(15)} -pin  "loop3:acc#5" {Z(15)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(16)} -pin  "loop3:acc#5" {Z(16)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(17)} -pin  "loop3:acc#5" {Z(17)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(18)} -pin  "loop3:acc#5" {Z(18)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(19)} -pin  "loop3:acc#5" {Z(19)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(20)} -pin  "loop3:acc#5" {Z(20)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(21)} -pin  "loop3:acc#5" {Z(21)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(22)} -pin  "loop3:acc#5" {Z(22)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(23)} -pin  "loop3:acc#5" {Z(23)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(24)} -pin  "loop3:acc#5" {Z(24)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(25)} -pin  "loop3:acc#5" {Z(25)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(26)} -pin  "loop3:acc#5" {Z(26)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(27)} -pin  "loop3:acc#5" {Z(27)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(28)} -pin  "loop3:acc#5" {Z(28)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(29)} -pin  "loop3:acc#5" {Z(29)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(30)} -pin  "loop3:acc#5" {Z(30)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load net {loop2:partial_out.sva#1:mx0w0(31)} -pin  "loop3:acc#5" {Z(31)} -attr vt dc -attr @path {/matrix_mult/matrix_mult:core/loop2:partial_out.sva#1:mx0w0}
load inst "and#15" "and(2,4)" "INTERFACE" -attr xrf 16181 -attr oid 154 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#15} -attr area 9.601000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(4,2,4)"
load net {z.out#2(0)} -pin  "and#15" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(1)} -pin  "and#15" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(2)} -pin  "and#15" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {z.out#2(3)} -pin  "and#15" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/z.out#2}
load net {fsm_output#1(1)} -pin  "and#15" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#4.itm}
load net {fsm_output#1(1)} -pin  "and#15" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#4.itm}
load net {fsm_output#1(1)} -pin  "and#15" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#4.itm}
load net {fsm_output#1(1)} -pin  "and#15" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#4.itm}
load net {loop3:k#1.sva:mx1(0)} -pin  "and#15" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva:mx1}
load net {loop3:k#1.sva:mx1(1)} -pin  "and#15" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva:mx1}
load net {loop3:k#1.sva:mx1(2)} -pin  "and#15" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva:mx1}
load net {loop3:k#1.sva:mx1(3)} -pin  "and#15" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva:mx1}
load inst "or#19" "or(2,1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/or#19} -attr area 2.401000 -attr delay 0.027994 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_or(1,2,4)"
load net {fsm_output#1(4)} -pin  "or#19" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#16.itm}
load net {fsm_output#1(0)} -pin  "or#19" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#7.itm}
load net {or.dcpl#19} -pin  "or#19" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/or.dcpl#19}
load inst "or#20" "or(2,1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/or#20} -attr area 2.401000 -attr delay 0.027994 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_or(1,2,4)"
load net {or.dcpl#19} -pin  "or#20" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/or.dcpl#19}
load net {fsm_output#1(3)} -pin  "or#20" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#15.itm}
load net {or#20.cse} -pin  "or#20" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/or#20.cse}
load inst "nor" "nor(2,1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/nor} -attr area 4.801000 -attr delay 0.019380 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_nor(1,2,1)"
load net {fsm_output#1(4)} -pin  "nor" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#22.itm}
load net {fsm_output#1(0)} -pin  "nor" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#8.itm}
load net {and.dcpl#4} -pin  "nor" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/and.dcpl#4}
load inst "and#6" "and(2,1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/and#6} -attr area 2.401000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(1,2,4)"
load net {fsm_output#1(1)} -pin  "and#6" {A0(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#25.itm}
load net {loop3.stage_0} -pin  "and#6" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0}
load net {and.dcpl#6} -pin  "and#6" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/and.dcpl#6}
load inst "loop3:acc#10" "add(5,-1,2,0,5)" "INTERFACE" -attr xrf 16182 -attr oid 155 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10} -attr area 34.926912 -attr delay 0.152314 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(5,0,2,0,5,4)"
load net {PWR} -pin  "loop3:acc#10" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/conc#13.itm}
load net {GND} -pin  "loop3:acc#10" {A(1)} -attr @path {/matrix_mult/matrix_mult:core/conc#13.itm}
load net {loop1:i:slc(loop1:i)#1.itm(0)} -pin  "loop3:acc#10" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#13.itm}
load net {loop1:i:slc(loop1:i)#1.itm(1)} -pin  "loop3:acc#10" {A(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#13.itm}
load net {loop1:i:slc(loop1:i)#1.itm(2)} -pin  "loop3:acc#10" {A(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#13.itm}
load net {loop3:k:slc(loop3:k)#3.itm(0)} -pin  "loop3:acc#10" {B(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:slc(loop3:k)#3.itm}
load net {loop3:k:slc(loop3:k)#3.itm(1)} -pin  "loop3:acc#10" {B(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:slc(loop3:k)#3.itm}
load net {loop3:acc#10.itm(0)} -pin  "loop3:acc#10" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:acc#10.itm(1)} -pin  "loop3:acc#10" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:acc#10.itm(2)} -pin  "loop3:acc#10" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:acc#10.itm(3)} -pin  "loop3:acc#10" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:acc#10.itm(4)} -pin  "loop3:acc#10" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load inst "loop3:not#4" "not(4)" "INTERFACE" -attr xrf 16183 -attr oid 156 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#4} -attr area 11.201000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(4,1)"
load net {loop1:i#1.sva(0)} -pin  "loop3:not#4" {A(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(1)} -pin  "loop3:not#4" {A(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(2)} -pin  "loop3:not#4" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(3)} -pin  "loop3:not#4" {A(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop3:not#4.itm(0)} -pin  "loop3:not#4" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#4.itm}
load net {loop3:not#4.itm(1)} -pin  "loop3:not#4" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#4.itm}
load net {loop3:not#4.itm(2)} -pin  "loop3:not#4" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#4.itm}
load net {loop3:not#4.itm(3)} -pin  "loop3:not#4" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#4.itm}
load inst "loop3:acc#8" "add(5,-1,5,-1,5)" "INTERFACE" -attr xrf 16184 -attr oid 157 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#8} -attr area 40.874472 -attr delay 0.160976 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(5,0,5,0,5,4)"
load net {loop3:acc#10.itm(0)} -pin  "loop3:acc#8" {A(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:acc#10.itm(1)} -pin  "loop3:acc#8" {A(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:acc#10.itm(2)} -pin  "loop3:acc#8" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:acc#10.itm(3)} -pin  "loop3:acc#8" {A(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:acc#10.itm(4)} -pin  "loop3:acc#8" {A(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#10.itm}
load net {loop3:not#4.itm(0)} -pin  "loop3:acc#8" {B(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#14.itm}
load net {loop3:not#4.itm(1)} -pin  "loop3:acc#8" {B(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#14.itm}
load net {loop3:not#4.itm(2)} -pin  "loop3:acc#8" {B(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#14.itm}
load net {loop3:not#4.itm(3)} -pin  "loop3:acc#8" {B(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#14.itm}
load net {PWR} -pin  "loop3:acc#8" {B(4)} -attr @path {/matrix_mult/matrix_mult:core/conc#14.itm}
load net {loop3:acc#8.itm(0)} -pin  "loop3:acc#8" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#8.itm}
load net {loop3:acc#8.itm(1)} -pin  "loop3:acc#8" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#8.itm}
load net {loop3:acc#8.itm(2)} -pin  "loop3:acc#8" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#8.itm}
load net {loop3:acc#8.itm(3)} -pin  "loop3:acc#8" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#8.itm}
load net {loop3:acc#8.itm(4)} -pin  "loop3:acc#8" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:acc#8.itm}
load inst "and#12" "and(2,7)" "INTERFACE" -attr xrf 16185 -attr oid 158 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#12} -attr area 16.801000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(7,2,4)"
load net {loop3:k:slc(loop3:k)#1.itm(0)} -pin  "and#12" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc.itm}
load net {loop3:k:slc(loop3:k)#1.itm(1)} -pin  "and#12" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc.itm}
load net {loop3:acc#8.itm(0)} -pin  "and#12" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc.itm}
load net {loop3:acc#8.itm(1)} -pin  "and#12" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc.itm}
load net {loop3:acc#8.itm(2)} -pin  "and#12" {A0(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc.itm}
load net {loop3:acc#8.itm(3)} -pin  "and#12" {A0(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc.itm}
load net {loop3:acc#8.itm(4)} -pin  "and#12" {A0(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc.itm}
load net {and.dcpl#6} -pin  "and#12" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#1.itm}
load net {and.dcpl#6} -pin  "and#12" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#1.itm}
load net {and.dcpl#6} -pin  "and#12" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#1.itm}
load net {and.dcpl#6} -pin  "and#12" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#1.itm}
load net {and.dcpl#6} -pin  "and#12" {A1(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#1.itm}
load net {and.dcpl#6} -pin  "and#12" {A1(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#1.itm}
load net {and.dcpl#6} -pin  "and#12" {A1(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#1.itm}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(0)} -pin  "and#12" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(1)} -pin  "and#12" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(2)} -pin  "and#12" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(3)} -pin  "and#12" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(4)} -pin  "and#12" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(5)} -pin  "and#12" {Z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(6)} -pin  "and#12" {Z(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load inst "not" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {and.dcpl#6} -pin  "not" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/and.dcpl#6}
load net {input_matrix1:rsc:REGISTER_FILE.re.pff} -pin  "not" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.re.pff}
load inst "and#11" "and(2,8)" "INTERFACE" -attr xrf 16186 -attr oid 159 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/and#11} -attr area 19.201000 -attr delay 0.029890 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_and(8,2,4)"
load net {z.out#1(0)} -pin  "and#11" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {z.out#1(1)} -pin  "and#11" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {z.out#3(0)} -pin  "and#11" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {z.out#3(1)} -pin  "and#11" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {z.out#3(2)} -pin  "and#11" {A0(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {z.out#3(3)} -pin  "and#11" {A0(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {z.out#3(4)} -pin  "and#11" {A0(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {z.out#3(5)} -pin  "and#11" {A0(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:conc#9.itm}
load net {and.dcpl#6} -pin  "and#11" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {and.dcpl#6} -pin  "and#11" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {and.dcpl#6} -pin  "and#11" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {and.dcpl#6} -pin  "and#11" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {and.dcpl#6} -pin  "and#11" {A1(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {and.dcpl#6} -pin  "and#11" {A1(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {and.dcpl#6} -pin  "and#11" {A1(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {and.dcpl#6} -pin  "and#11" {A1(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs.itm}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(0)} -pin  "and#11" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(1)} -pin  "and#11" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(2)} -pin  "and#11" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(3)} -pin  "and#11" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(4)} -pin  "and#11" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(5)} -pin  "and#11" {Z(5)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(6)} -pin  "and#11" {Z(6)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(7)} -pin  "and#11" {Z(7)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load inst "not#17" "not(1)" "INTERFACE" -attr xrf 16187 -attr oid 160 -attr @path {/matrix_mult/matrix_mult:core/not#17} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {fsm_output#1(4)} -pin  "not#17" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#23.itm}
load net {not#17.itm} -pin  "not#17" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#17.itm}
load inst "or#31" "or(2,2)" "INTERFACE" -attr xrf 16188 -attr oid 161 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/or#31} -attr area 4.801000 -attr delay 0.027994 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_or(2,2,4)"
load net {z.out#2(2)} -pin  "or#31" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva#2).itm}
load net {z.out#2(3)} -pin  "or#31" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop3:k#1.sva#2).itm}
load net {fsm_output#1(4)} -pin  "or#31" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#9.itm}
load net {fsm_output#1(4)} -pin  "or#31" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/exs#9.itm}
load net {or#31.itm(0)} -pin  "or#31" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/or#31.itm}
load net {or#31.itm(1)} -pin  "or#31" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/or#31.itm}
load inst "mux#15" "mux(2,3)" "INTERFACE" -attr xrf 16189 -attr oid 162 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#15} -attr area 11.991940 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(3,1,2,3)"
load net {z.out#2(1)} -pin  "mux#15" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva#2).itm}
load net {z.out#2(2)} -pin  "mux#15" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva#2).itm}
load net {z.out#2(3)} -pin  "mux#15" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/slc(loop1:i#1.sva#2).itm}
load net {PWR} -pin  "mux#15" {A1(0)} -attr @path {/matrix_mult/matrix_mult:core/C1_3}
load net {GND} -pin  "mux#15" {A1(1)} -attr @path {/matrix_mult/matrix_mult:core/C1_3}
load net {GND} -pin  "mux#15" {A1(2)} -attr @path {/matrix_mult/matrix_mult:core/C1_3}
load net {fsm_output#1(4)} -pin  "mux#15" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#24.itm}
load net {mux#15.itm(0)} -pin  "mux#15" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#15.itm}
load net {mux#15.itm(1)} -pin  "mux#15" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#15.itm}
load net {mux#15.itm(2)} -pin  "mux#15" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#15.itm}
load inst "mux#16" "mux(2,4)" "INTERFACE" -attr xrf 16190 -attr oid 163 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16} -attr area 15.988920 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(4,1,2,3)"
load net {loop1:i#1.sva(0)} -pin  "mux#16" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(1)} -pin  "mux#16" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(2)} -pin  "mux#16" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(3)} -pin  "mux#16" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop3:k#1.sva(0)} -pin  "mux#16" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(1)} -pin  "mux#16" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(2)} -pin  "mux#16" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(3)} -pin  "mux#16" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {fsm_output#1(2)} -pin  "mux#16" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#20.itm}
load net {mux#16.itm(0)} -pin  "mux#16" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "mux#16" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load net {mux#16.itm(2)} -pin  "mux#16" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load net {mux#16.itm(3)} -pin  "mux#16" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#16.itm}
load inst "mux1h#18" "mux1h(3,4)" "INTERFACE" -attr xrf 16191 -attr oid 164 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18} -attr area 23.663152 -attr delay 0.112952 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux1hot(4,3,4)"
load net {loop2:j#1.reg(0)} -pin  "mux1h#18" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(1)} -pin  "mux1h#18" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(2)} -pin  "mux1h#18" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop2:j#1.reg(3)} -pin  "mux1h#18" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop2:j#1.reg}
load net {loop3:k#1.sva(0)} -pin  "mux1h#18" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(1)} -pin  "mux1h#18" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(2)} -pin  "mux1h#18" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(3)} -pin  "mux1h#18" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop1:i#1.sva(0)} -pin  "mux1h#18" {A2(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(1)} -pin  "mux1h#18" {A2(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(2)} -pin  "mux1h#18" {A2(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(3)} -pin  "mux1h#18" {A2(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {fsm_output#1(2)} -pin  "mux1h#18" {S0} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#14.itm}
load net {fsm_output#1(1)} -pin  "mux1h#18" {S1} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#26.itm}
load net {fsm_output#1(4)} -pin  "mux1h#18" {S2} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#17.itm}
load net {mux1h#18.itm(0)} -pin  "mux1h#18" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load net {mux1h#18.itm(1)} -pin  "mux1h#18" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load net {mux1h#18.itm(2)} -pin  "mux1h#18" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load net {mux1h#18.itm(3)} -pin  "mux1h#18" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux1h#18.itm}
load inst "mux#18" "mux(2,4)" "INTERFACE" -attr xrf 16192 -attr oid 165 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#18} -attr area 15.988920 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(4,1,2,3)"
load net {loop3:k#1.sva(0)} -pin  "mux#18" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(1)} -pin  "mux#18" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(2)} -pin  "mux#18" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(3)} -pin  "mux#18" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop1:i#1.sva(0)} -pin  "mux#18" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(1)} -pin  "mux#18" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(2)} -pin  "mux#18" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(3)} -pin  "mux#18" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {fsm_output#1(1)} -pin  "mux#18" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#27.itm}
load net {mux#18.itm(0)} -pin  "mux#18" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#18.itm}
load net {mux#18.itm(1)} -pin  "mux#18" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#18.itm}
load net {mux#18.itm(2)} -pin  "mux#18" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#18.itm}
load net {mux#18.itm(3)} -pin  "mux#18" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#18.itm}
load inst "loop3:k:not" "not(4)" "INTERFACE" -attr xrf 16193 -attr oid 166 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not} -attr area 11.201000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(4,1)"
load net {loop3:k#1.sva(0)} -pin  "loop3:k:not" {A(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(1)} -pin  "loop3:k:not" {A(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(2)} -pin  "loop3:k:not" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k#1.sva(3)} -pin  "loop3:k:not" {A(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k#1.sva}
load net {loop3:k:not.itm(0)} -pin  "loop3:k:not" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load net {loop3:k:not.itm(1)} -pin  "loop3:k:not" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load net {loop3:k:not.itm(2)} -pin  "loop3:k:not" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load net {loop3:k:not.itm(3)} -pin  "loop3:k:not" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load inst "acc#1" "add(5,-1,4,0,5)" "INTERFACE" -attr xrf 16194 -attr oid 167 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1} -attr area 38.892952 -attr delay 0.156166 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(5,0,4,0,5,4)"
load net {z.out#1(2)} -pin  "acc#1" {A(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#15.itm}
load net {z.out#1(3)} -pin  "acc#1" {A(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#15.itm}
load net {z.out#1(4)} -pin  "acc#1" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#15.itm}
load net {GND} -pin  "acc#1" {A(3)} -attr @path {/matrix_mult/matrix_mult:core/conc#15.itm}
load net {PWR} -pin  "acc#1" {A(4)} -attr @path {/matrix_mult/matrix_mult:core/conc#15.itm}
load net {loop3:k:not.itm(0)} -pin  "acc#1" {B(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load net {loop3:k:not.itm(1)} -pin  "acc#1" {B(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load net {loop3:k:not.itm(2)} -pin  "acc#1" {B(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load net {loop3:k:not.itm(3)} -pin  "acc#1" {B(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:k:not.itm}
load net {acc#1.itm(0)} -pin  "acc#1" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc#1.itm(1)} -pin  "acc#1" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc#1.itm(2)} -pin  "acc#1" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc#1.itm(3)} -pin  "acc#1" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc#1.itm(4)} -pin  "acc#1" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load inst "loop3:not#2" "not(4)" "INTERFACE" -attr xrf 16195 -attr oid 168 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2} -attr area 11.201000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(4,1)"
load net {loop1:i#1.sva(0)} -pin  "loop3:not#2" {A(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(1)} -pin  "loop3:not#2" {A(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(2)} -pin  "loop3:not#2" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop1:i#1.sva(3)} -pin  "loop3:not#2" {A(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop1:i#1.sva}
load net {loop3:not#2.itm(0)} -pin  "loop3:not#2" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load net {loop3:not#2.itm(1)} -pin  "loop3:not#2" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load net {loop3:not#2.itm(2)} -pin  "loop3:not#2" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load net {loop3:not#2.itm(3)} -pin  "loop3:not#2" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load inst "acc" "add(5,-1,4,0,5)" "INTERFACE" -attr xrf 16196 -attr oid 169 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc} -attr area 38.892952 -attr delay 0.156166 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_add(5,0,4,0,5,4)"
load net {z.out#1(2)} -pin  "acc" {A(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#10.itm}
load net {z.out#1(3)} -pin  "acc" {A(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#10.itm}
load net {z.out#1(4)} -pin  "acc" {A(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/conc#10.itm}
load net {GND} -pin  "acc" {A(3)} -attr @path {/matrix_mult/matrix_mult:core/conc#10.itm}
load net {PWR} -pin  "acc" {A(4)} -attr @path {/matrix_mult/matrix_mult:core/conc#10.itm}
load net {loop3:not#2.itm(0)} -pin  "acc" {B(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load net {loop3:not#2.itm(1)} -pin  "acc" {B(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load net {loop3:not#2.itm(2)} -pin  "acc" {B(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load net {loop3:not#2.itm(3)} -pin  "acc" {B(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/loop3:not#2.itm}
load net {acc.itm(0)} -pin  "acc" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {acc.itm(1)} -pin  "acc" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {acc.itm(2)} -pin  "acc" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {acc.itm(3)} -pin  "acc" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {acc.itm(4)} -pin  "acc" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load inst "mux#19" "mux(2,5)" "INTERFACE" -attr xrf 16197 -attr oid 170 -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19} -attr area 19.985900 -attr delay 0.081243 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_mux(5,1,2,3)"
load net {acc#1.itm(0)} -pin  "mux#19" {A0(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc#1.itm(1)} -pin  "mux#19" {A0(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc#1.itm(2)} -pin  "mux#19" {A0(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc#1.itm(3)} -pin  "mux#19" {A0(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc#1.itm(4)} -pin  "mux#19" {A0(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc#1.itm}
load net {acc.itm(0)} -pin  "mux#19" {A1(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {acc.itm(1)} -pin  "mux#19" {A1(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {acc.itm(2)} -pin  "mux#19" {A1(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {acc.itm(3)} -pin  "mux#19" {A1(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {acc.itm(4)} -pin  "mux#19" {A1(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/acc.itm}
load net {fsm_output#1(1)} -pin  "mux#19" {S(0)} -attr @path {/matrix_mult/matrix_mult:core/slc(fsm_output)#13.itm}
load net {mux#19.itm(0)} -pin  "mux#19" {Z(0)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {mux#19.itm(1)} -pin  "mux#19" {Z(1)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {mux#19.itm(2)} -pin  "mux#19" {Z(2)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {mux#19.itm(3)} -pin  "mux#19" {Z(3)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load net {mux#19.itm(4)} -pin  "mux#19" {Z(4)} -attr vt d -attr @path {/matrix_mult/matrix_mult:core/mux#19.itm}
load inst "not#11" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#11} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {loop3.stage_0} -pin  "not#11" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/loop3.stage_0}
load net {not#11.itm} -pin  "not#11" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#11.itm}
load inst "not#1" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#1} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {loop2:slc.itm} -pin  "not#1" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/loop2:slc.itm}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#1.itm}
load inst "not#2" "not(1)" "INTERFACE" -attr @path {/matrix_mult/matrix_mult:core/not#2} -attr area 2.801000 -attr delay 0.010000 -attr qmod "mgc_sample-065nm-dw_beh_dc.mgc_not(1,1)"
load net {z.out(3)} -pin  "not#2" {A(0)} -attr @path {/matrix_mult/matrix_mult:core/loop1:slc.itm}
load net {not#2.itm} -pin  "not#2" {Z(0)} -attr @path {/matrix_mult/matrix_mult:core/not#2.itm}
### END MODULE 

module new "matrix_mult" "orig"
load portBus output:rsc.z(35:0) output 36 output:rsc.z(35) output:rsc.z(34) output:rsc.z(33) output:rsc.z(32) output:rsc.z(31) output:rsc.z(30) output:rsc.z(29) output:rsc.z(28) output:rsc.z(27) output:rsc.z(26) output:rsc.z(25) output:rsc.z(24) output:rsc.z(23) output:rsc.z(22) output:rsc.z(21) output:rsc.z(20) output:rsc.z(19) output:rsc.z(18) output:rsc.z(17) output:rsc.z(16) output:rsc.z(15) output:rsc.z(14) output:rsc.z(13) output:rsc.z(12) output:rsc.z(11) output:rsc.z(10) output:rsc.z(9) output:rsc.z(8) output:rsc.z(7) output:rsc.z(6) output:rsc.z(5) output:rsc.z(4) output:rsc.z(3) output:rsc.z(2) output:rsc.z(1) output:rsc.z(0) -attr xrf 16198 -attr oid 171 -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load port output_valid:rsc.z output -attr xrf 16199 -attr oid 172 -attr vt d -attr @path {/matrix_mult/output_valid:rsc.z}
load portBus addr:rsc.z(7:0) output 8 addr:rsc.z(7) addr:rsc.z(6) addr:rsc.z(5) addr:rsc.z(4) addr:rsc.z(3) addr:rsc.z(2) addr:rsc.z(1) addr:rsc.z(0) -attr xrf 16200 -attr oid 173 -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load port clk input -attr xrf 16201 -attr oid 174 -attr vt d -attr @path {/matrix_mult/clk}
load port rst input -attr xrf 16202 -attr oid 175 -attr vt d -attr @path {/matrix_mult/rst}
load portBus input_matrix1:rsc:REGISTER_FILE.data_in(15:0) output 16 input_matrix1:rsc:REGISTER_FILE.data_in(15) input_matrix1:rsc:REGISTER_FILE.data_in(14) input_matrix1:rsc:REGISTER_FILE.data_in(13) input_matrix1:rsc:REGISTER_FILE.data_in(12) input_matrix1:rsc:REGISTER_FILE.data_in(11) input_matrix1:rsc:REGISTER_FILE.data_in(10) input_matrix1:rsc:REGISTER_FILE.data_in(9) input_matrix1:rsc:REGISTER_FILE.data_in(8) input_matrix1:rsc:REGISTER_FILE.data_in(7) input_matrix1:rsc:REGISTER_FILE.data_in(6) input_matrix1:rsc:REGISTER_FILE.data_in(5) input_matrix1:rsc:REGISTER_FILE.data_in(4) input_matrix1:rsc:REGISTER_FILE.data_in(3) input_matrix1:rsc:REGISTER_FILE.data_in(2) input_matrix1:rsc:REGISTER_FILE.data_in(1) input_matrix1:rsc:REGISTER_FILE.data_in(0) -attr xrf 16203 -attr oid 176 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load portBus input_matrix1:rsc:REGISTER_FILE.addr_rd(6:0) output 7 input_matrix1:rsc:REGISTER_FILE.addr_rd(6) input_matrix1:rsc:REGISTER_FILE.addr_rd(5) input_matrix1:rsc:REGISTER_FILE.addr_rd(4) input_matrix1:rsc:REGISTER_FILE.addr_rd(3) input_matrix1:rsc:REGISTER_FILE.addr_rd(2) input_matrix1:rsc:REGISTER_FILE.addr_rd(1) input_matrix1:rsc:REGISTER_FILE.addr_rd(0) -attr xrf 16204 -attr oid 177 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load portBus input_matrix1:rsc:REGISTER_FILE.addr_wr(6:0) output 7 input_matrix1:rsc:REGISTER_FILE.addr_wr(6) input_matrix1:rsc:REGISTER_FILE.addr_wr(5) input_matrix1:rsc:REGISTER_FILE.addr_wr(4) input_matrix1:rsc:REGISTER_FILE.addr_wr(3) input_matrix1:rsc:REGISTER_FILE.addr_wr(2) input_matrix1:rsc:REGISTER_FILE.addr_wr(1) input_matrix1:rsc:REGISTER_FILE.addr_wr(0) -attr xrf 16205 -attr oid 178 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load port input_matrix1:rsc:REGISTER_FILE.re output -attr xrf 16206 -attr oid 179 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.re}
load port input_matrix1:rsc:REGISTER_FILE.we output -attr xrf 16207 -attr oid 180 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.we}
load portBus input_matrix1:rsc:REGISTER_FILE.data_out(15:0) input 16 input_matrix1:rsc:REGISTER_FILE.data_out(15) input_matrix1:rsc:REGISTER_FILE.data_out(14) input_matrix1:rsc:REGISTER_FILE.data_out(13) input_matrix1:rsc:REGISTER_FILE.data_out(12) input_matrix1:rsc:REGISTER_FILE.data_out(11) input_matrix1:rsc:REGISTER_FILE.data_out(10) input_matrix1:rsc:REGISTER_FILE.data_out(9) input_matrix1:rsc:REGISTER_FILE.data_out(8) input_matrix1:rsc:REGISTER_FILE.data_out(7) input_matrix1:rsc:REGISTER_FILE.data_out(6) input_matrix1:rsc:REGISTER_FILE.data_out(5) input_matrix1:rsc:REGISTER_FILE.data_out(4) input_matrix1:rsc:REGISTER_FILE.data_out(3) input_matrix1:rsc:REGISTER_FILE.data_out(2) input_matrix1:rsc:REGISTER_FILE.data_out(1) input_matrix1:rsc:REGISTER_FILE.data_out(0) -attr xrf 16208 -attr oid 181 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load portBus input_matrix2:rsc:REGISTER_FILE.data_in(15:0) output 16 input_matrix2:rsc:REGISTER_FILE.data_in(15) input_matrix2:rsc:REGISTER_FILE.data_in(14) input_matrix2:rsc:REGISTER_FILE.data_in(13) input_matrix2:rsc:REGISTER_FILE.data_in(12) input_matrix2:rsc:REGISTER_FILE.data_in(11) input_matrix2:rsc:REGISTER_FILE.data_in(10) input_matrix2:rsc:REGISTER_FILE.data_in(9) input_matrix2:rsc:REGISTER_FILE.data_in(8) input_matrix2:rsc:REGISTER_FILE.data_in(7) input_matrix2:rsc:REGISTER_FILE.data_in(6) input_matrix2:rsc:REGISTER_FILE.data_in(5) input_matrix2:rsc:REGISTER_FILE.data_in(4) input_matrix2:rsc:REGISTER_FILE.data_in(3) input_matrix2:rsc:REGISTER_FILE.data_in(2) input_matrix2:rsc:REGISTER_FILE.data_in(1) input_matrix2:rsc:REGISTER_FILE.data_in(0) -attr xrf 16209 -attr oid 182 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load portBus input_matrix2:rsc:REGISTER_FILE.addr_rd(7:0) output 8 input_matrix2:rsc:REGISTER_FILE.addr_rd(7) input_matrix2:rsc:REGISTER_FILE.addr_rd(6) input_matrix2:rsc:REGISTER_FILE.addr_rd(5) input_matrix2:rsc:REGISTER_FILE.addr_rd(4) input_matrix2:rsc:REGISTER_FILE.addr_rd(3) input_matrix2:rsc:REGISTER_FILE.addr_rd(2) input_matrix2:rsc:REGISTER_FILE.addr_rd(1) input_matrix2:rsc:REGISTER_FILE.addr_rd(0) -attr xrf 16210 -attr oid 183 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load portBus input_matrix2:rsc:REGISTER_FILE.addr_wr(7:0) output 8 input_matrix2:rsc:REGISTER_FILE.addr_wr(7) input_matrix2:rsc:REGISTER_FILE.addr_wr(6) input_matrix2:rsc:REGISTER_FILE.addr_wr(5) input_matrix2:rsc:REGISTER_FILE.addr_wr(4) input_matrix2:rsc:REGISTER_FILE.addr_wr(3) input_matrix2:rsc:REGISTER_FILE.addr_wr(2) input_matrix2:rsc:REGISTER_FILE.addr_wr(1) input_matrix2:rsc:REGISTER_FILE.addr_wr(0) -attr xrf 16211 -attr oid 184 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load port input_matrix2:rsc:REGISTER_FILE.re output -attr xrf 16212 -attr oid 185 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.re}
load port input_matrix2:rsc:REGISTER_FILE.we output -attr xrf 16213 -attr oid 186 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.we}
load portBus input_matrix2:rsc:REGISTER_FILE.data_out(15:0) input 16 input_matrix2:rsc:REGISTER_FILE.data_out(15) input_matrix2:rsc:REGISTER_FILE.data_out(14) input_matrix2:rsc:REGISTER_FILE.data_out(13) input_matrix2:rsc:REGISTER_FILE.data_out(12) input_matrix2:rsc:REGISTER_FILE.data_out(11) input_matrix2:rsc:REGISTER_FILE.data_out(10) input_matrix2:rsc:REGISTER_FILE.data_out(9) input_matrix2:rsc:REGISTER_FILE.data_out(8) input_matrix2:rsc:REGISTER_FILE.data_out(7) input_matrix2:rsc:REGISTER_FILE.data_out(6) input_matrix2:rsc:REGISTER_FILE.data_out(5) input_matrix2:rsc:REGISTER_FILE.data_out(4) input_matrix2:rsc:REGISTER_FILE.data_out(3) input_matrix2:rsc:REGISTER_FILE.data_out(2) input_matrix2:rsc:REGISTER_FILE.data_out(1) input_matrix2:rsc:REGISTER_FILE.data_out(0) -attr xrf 16214 -attr oid 187 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load symbol "mgc_ioport.mgc_out_stdreg(3,36)" "INTERFACE" GEN boxcolor 0 \
     portBus d(35:0) input 36 d(35) d(34) d(33) d(32) d(31) d(30) d(29) d(28) d(27) d(26) d(25) d(24) d(23) d(22) d(21) d(20) d(19) d(18) d(17) d(16) d(15) d(14) d(13) d(12) d(11) d(10) d(9) d(8) d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) \
     portBus z(35:0) output 36 z(35) z(34) z(33) z(32) z(31) z(30) z(29) z(28) z(27) z(26) z(25) z(24) z(23) z(22) z(21) z(20) z(19) z(18) z(17) z(16) z(15) z(14) z(13) z(12) z(11) z(10) z(9) z(8) z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "mgc_ioport.mgc_out_stdreg(4,1)" "INTERFACE" GEN boxcolor 0 \
     portBus d(0:0) input 1 d(0) \
     portBus z(0:0) output 1 z(0) \

load symbol "mgc_ioport.mgc_out_stdreg(5,8)" "INTERFACE" GEN boxcolor 0 \
     portBus d(7:0) input 8 d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) \
     portBus z(7:0) output 8 z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "matrix_mult:core" "orig" GEN \
     port clk#1 input \
     port rst#1 input \
     portBus input_matrix1:rsc:REGISTER_FILE.addr_rd#1(6:0) output 7 input_matrix1:rsc:REGISTER_FILE.addr_rd#1(6) input_matrix1:rsc:REGISTER_FILE.addr_rd#1(5) input_matrix1:rsc:REGISTER_FILE.addr_rd#1(4) input_matrix1:rsc:REGISTER_FILE.addr_rd#1(3) input_matrix1:rsc:REGISTER_FILE.addr_rd#1(2) input_matrix1:rsc:REGISTER_FILE.addr_rd#1(1) input_matrix1:rsc:REGISTER_FILE.addr_rd#1(0) \
     portBus input_matrix1:rsc:REGISTER_FILE.data_out#1(15:0) input 16 input_matrix1:rsc:REGISTER_FILE.data_out#1(15) input_matrix1:rsc:REGISTER_FILE.data_out#1(14) input_matrix1:rsc:REGISTER_FILE.data_out#1(13) input_matrix1:rsc:REGISTER_FILE.data_out#1(12) input_matrix1:rsc:REGISTER_FILE.data_out#1(11) input_matrix1:rsc:REGISTER_FILE.data_out#1(10) input_matrix1:rsc:REGISTER_FILE.data_out#1(9) input_matrix1:rsc:REGISTER_FILE.data_out#1(8) input_matrix1:rsc:REGISTER_FILE.data_out#1(7) input_matrix1:rsc:REGISTER_FILE.data_out#1(6) input_matrix1:rsc:REGISTER_FILE.data_out#1(5) input_matrix1:rsc:REGISTER_FILE.data_out#1(4) input_matrix1:rsc:REGISTER_FILE.data_out#1(3) input_matrix1:rsc:REGISTER_FILE.data_out#1(2) input_matrix1:rsc:REGISTER_FILE.data_out#1(1) input_matrix1:rsc:REGISTER_FILE.data_out#1(0) \
     portBus input_matrix2:rsc:REGISTER_FILE.addr_rd#1(7:0) output 8 input_matrix2:rsc:REGISTER_FILE.addr_rd#1(7) input_matrix2:rsc:REGISTER_FILE.addr_rd#1(6) input_matrix2:rsc:REGISTER_FILE.addr_rd#1(5) input_matrix2:rsc:REGISTER_FILE.addr_rd#1(4) input_matrix2:rsc:REGISTER_FILE.addr_rd#1(3) input_matrix2:rsc:REGISTER_FILE.addr_rd#1(2) input_matrix2:rsc:REGISTER_FILE.addr_rd#1(1) input_matrix2:rsc:REGISTER_FILE.addr_rd#1(0) \
     portBus input_matrix2:rsc:REGISTER_FILE.data_out#1(15:0) input 16 input_matrix2:rsc:REGISTER_FILE.data_out#1(15) input_matrix2:rsc:REGISTER_FILE.data_out#1(14) input_matrix2:rsc:REGISTER_FILE.data_out#1(13) input_matrix2:rsc:REGISTER_FILE.data_out#1(12) input_matrix2:rsc:REGISTER_FILE.data_out#1(11) input_matrix2:rsc:REGISTER_FILE.data_out#1(10) input_matrix2:rsc:REGISTER_FILE.data_out#1(9) input_matrix2:rsc:REGISTER_FILE.data_out#1(8) input_matrix2:rsc:REGISTER_FILE.data_out#1(7) input_matrix2:rsc:REGISTER_FILE.data_out#1(6) input_matrix2:rsc:REGISTER_FILE.data_out#1(5) input_matrix2:rsc:REGISTER_FILE.data_out#1(4) input_matrix2:rsc:REGISTER_FILE.data_out#1(3) input_matrix2:rsc:REGISTER_FILE.data_out#1(2) input_matrix2:rsc:REGISTER_FILE.data_out#1(1) input_matrix2:rsc:REGISTER_FILE.data_out#1(0) \
     portBus output:rsc:mgc_out_stdreg.d(35:0) output 36 output:rsc:mgc_out_stdreg.d(35) output:rsc:mgc_out_stdreg.d(34) output:rsc:mgc_out_stdreg.d(33) output:rsc:mgc_out_stdreg.d(32) output:rsc:mgc_out_stdreg.d(31) output:rsc:mgc_out_stdreg.d(30) output:rsc:mgc_out_stdreg.d(29) output:rsc:mgc_out_stdreg.d(28) output:rsc:mgc_out_stdreg.d(27) output:rsc:mgc_out_stdreg.d(26) output:rsc:mgc_out_stdreg.d(25) output:rsc:mgc_out_stdreg.d(24) output:rsc:mgc_out_stdreg.d(23) output:rsc:mgc_out_stdreg.d(22) output:rsc:mgc_out_stdreg.d(21) output:rsc:mgc_out_stdreg.d(20) output:rsc:mgc_out_stdreg.d(19) output:rsc:mgc_out_stdreg.d(18) output:rsc:mgc_out_stdreg.d(17) output:rsc:mgc_out_stdreg.d(16) output:rsc:mgc_out_stdreg.d(15) output:rsc:mgc_out_stdreg.d(14) output:rsc:mgc_out_stdreg.d(13) output:rsc:mgc_out_stdreg.d(12) output:rsc:mgc_out_stdreg.d(11) output:rsc:mgc_out_stdreg.d(10) output:rsc:mgc_out_stdreg.d(9) output:rsc:mgc_out_stdreg.d(8) output:rsc:mgc_out_stdreg.d(7) output:rsc:mgc_out_stdreg.d(6) output:rsc:mgc_out_stdreg.d(5) output:rsc:mgc_out_stdreg.d(4) output:rsc:mgc_out_stdreg.d(3) output:rsc:mgc_out_stdreg.d(2) output:rsc:mgc_out_stdreg.d(1) output:rsc:mgc_out_stdreg.d(0) \
     portBus addr:rsc:mgc_out_stdreg.d(7:0) output 8 addr:rsc:mgc_out_stdreg.d(7) addr:rsc:mgc_out_stdreg.d(6) addr:rsc:mgc_out_stdreg.d(5) addr:rsc:mgc_out_stdreg.d(4) addr:rsc:mgc_out_stdreg.d(3) addr:rsc:mgc_out_stdreg.d(2) addr:rsc:mgc_out_stdreg.d(1) addr:rsc:mgc_out_stdreg.d(0) \
     port input_matrix1:rsc:REGISTER_FILE.re.pff output \

load net {output:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(30)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(31)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(32)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(33)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(34)} -attr vt d
load net {output:rsc:mgc_out_stdreg.d#1(35)} -attr vt d
load netBundle {output:rsc:mgc_out_stdreg.d#1} 36 {output:rsc:mgc_out_stdreg.d#1(0)} {output:rsc:mgc_out_stdreg.d#1(1)} {output:rsc:mgc_out_stdreg.d#1(2)} {output:rsc:mgc_out_stdreg.d#1(3)} {output:rsc:mgc_out_stdreg.d#1(4)} {output:rsc:mgc_out_stdreg.d#1(5)} {output:rsc:mgc_out_stdreg.d#1(6)} {output:rsc:mgc_out_stdreg.d#1(7)} {output:rsc:mgc_out_stdreg.d#1(8)} {output:rsc:mgc_out_stdreg.d#1(9)} {output:rsc:mgc_out_stdreg.d#1(10)} {output:rsc:mgc_out_stdreg.d#1(11)} {output:rsc:mgc_out_stdreg.d#1(12)} {output:rsc:mgc_out_stdreg.d#1(13)} {output:rsc:mgc_out_stdreg.d#1(14)} {output:rsc:mgc_out_stdreg.d#1(15)} {output:rsc:mgc_out_stdreg.d#1(16)} {output:rsc:mgc_out_stdreg.d#1(17)} {output:rsc:mgc_out_stdreg.d#1(18)} {output:rsc:mgc_out_stdreg.d#1(19)} {output:rsc:mgc_out_stdreg.d#1(20)} {output:rsc:mgc_out_stdreg.d#1(21)} {output:rsc:mgc_out_stdreg.d#1(22)} {output:rsc:mgc_out_stdreg.d#1(23)} {output:rsc:mgc_out_stdreg.d#1(24)} {output:rsc:mgc_out_stdreg.d#1(25)} {output:rsc:mgc_out_stdreg.d#1(26)} {output:rsc:mgc_out_stdreg.d#1(27)} {output:rsc:mgc_out_stdreg.d#1(28)} {output:rsc:mgc_out_stdreg.d#1(29)} {output:rsc:mgc_out_stdreg.d#1(30)} {output:rsc:mgc_out_stdreg.d#1(31)} {output:rsc:mgc_out_stdreg.d#1(32)} {output:rsc:mgc_out_stdreg.d#1(33)} {output:rsc:mgc_out_stdreg.d#1(34)} {output:rsc:mgc_out_stdreg.d#1(35)} -attr xrf 16215 -attr oid 188 -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {addr:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load netBundle {addr:rsc:mgc_out_stdreg.d#1} 8 {addr:rsc:mgc_out_stdreg.d#1(0)} {addr:rsc:mgc_out_stdreg.d#1(1)} {addr:rsc:mgc_out_stdreg.d#1(2)} {addr:rsc:mgc_out_stdreg.d#1(3)} {addr:rsc:mgc_out_stdreg.d#1(4)} {addr:rsc:mgc_out_stdreg.d#1(5)} {addr:rsc:mgc_out_stdreg.d#1(6)} {addr:rsc:mgc_out_stdreg.d#1(7)} -attr xrf 16216 -attr oid 189 -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(6)} -attr vt d
load netBundle {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg} 7 {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(0)} {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(1)} {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(2)} {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(3)} {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(4)} {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(5)} {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(6)} -attr xrf 16217 -attr oid 190 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(7)} -attr vt d
load netBundle {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg} 8 {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(0)} {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(1)} {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(2)} {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(3)} {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(4)} {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(5)} {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(6)} {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(7)} -attr xrf 16218 -attr oid 191 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {output:rsc.z(0)} -attr vt d
load net {output:rsc.z(1)} -attr vt d
load net {output:rsc.z(2)} -attr vt d
load net {output:rsc.z(3)} -attr vt d
load net {output:rsc.z(4)} -attr vt d
load net {output:rsc.z(5)} -attr vt d
load net {output:rsc.z(6)} -attr vt d
load net {output:rsc.z(7)} -attr vt d
load net {output:rsc.z(8)} -attr vt d
load net {output:rsc.z(9)} -attr vt d
load net {output:rsc.z(10)} -attr vt d
load net {output:rsc.z(11)} -attr vt d
load net {output:rsc.z(12)} -attr vt d
load net {output:rsc.z(13)} -attr vt d
load net {output:rsc.z(14)} -attr vt d
load net {output:rsc.z(15)} -attr vt d
load net {output:rsc.z(16)} -attr vt d
load net {output:rsc.z(17)} -attr vt d
load net {output:rsc.z(18)} -attr vt d
load net {output:rsc.z(19)} -attr vt d
load net {output:rsc.z(20)} -attr vt d
load net {output:rsc.z(21)} -attr vt d
load net {output:rsc.z(22)} -attr vt d
load net {output:rsc.z(23)} -attr vt d
load net {output:rsc.z(24)} -attr vt d
load net {output:rsc.z(25)} -attr vt d
load net {output:rsc.z(26)} -attr vt d
load net {output:rsc.z(27)} -attr vt d
load net {output:rsc.z(28)} -attr vt d
load net {output:rsc.z(29)} -attr vt d
load net {output:rsc.z(30)} -attr vt d
load net {output:rsc.z(31)} -attr vt d
load net {output:rsc.z(32)} -attr vt d
load net {output:rsc.z(33)} -attr vt d
load net {output:rsc.z(34)} -attr vt d
load net {output:rsc.z(35)} -attr vt d
load netBundle {output:rsc.z} 36 {output:rsc.z(0)} {output:rsc.z(1)} {output:rsc.z(2)} {output:rsc.z(3)} {output:rsc.z(4)} {output:rsc.z(5)} {output:rsc.z(6)} {output:rsc.z(7)} {output:rsc.z(8)} {output:rsc.z(9)} {output:rsc.z(10)} {output:rsc.z(11)} {output:rsc.z(12)} {output:rsc.z(13)} {output:rsc.z(14)} {output:rsc.z(15)} {output:rsc.z(16)} {output:rsc.z(17)} {output:rsc.z(18)} {output:rsc.z(19)} {output:rsc.z(20)} {output:rsc.z(21)} {output:rsc.z(22)} {output:rsc.z(23)} {output:rsc.z(24)} {output:rsc.z(25)} {output:rsc.z(26)} {output:rsc.z(27)} {output:rsc.z(28)} {output:rsc.z(29)} {output:rsc.z(30)} {output:rsc.z(31)} {output:rsc.z(32)} {output:rsc.z(33)} {output:rsc.z(34)} {output:rsc.z(35)} -attr xrf 16219 -attr oid 192 -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(0)} -port {output:rsc.z(0)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(1)} -port {output:rsc.z(1)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(2)} -port {output:rsc.z(2)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(3)} -port {output:rsc.z(3)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(4)} -port {output:rsc.z(4)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(5)} -port {output:rsc.z(5)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(6)} -port {output:rsc.z(6)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(7)} -port {output:rsc.z(7)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(8)} -port {output:rsc.z(8)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(9)} -port {output:rsc.z(9)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(10)} -port {output:rsc.z(10)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(11)} -port {output:rsc.z(11)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(12)} -port {output:rsc.z(12)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(13)} -port {output:rsc.z(13)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(14)} -port {output:rsc.z(14)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(15)} -port {output:rsc.z(15)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(16)} -port {output:rsc.z(16)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(17)} -port {output:rsc.z(17)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(18)} -port {output:rsc.z(18)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(19)} -port {output:rsc.z(19)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(20)} -port {output:rsc.z(20)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(21)} -port {output:rsc.z(21)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(22)} -port {output:rsc.z(22)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(23)} -port {output:rsc.z(23)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(24)} -port {output:rsc.z(24)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(25)} -port {output:rsc.z(25)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(26)} -port {output:rsc.z(26)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(27)} -port {output:rsc.z(27)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(28)} -port {output:rsc.z(28)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(29)} -port {output:rsc.z(29)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(30)} -port {output:rsc.z(30)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(31)} -port {output:rsc.z(31)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(32)} -port {output:rsc.z(32)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(33)} -port {output:rsc.z(33)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(34)} -port {output:rsc.z(34)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(35)} -port {output:rsc.z(35)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output_valid:rsc.z} -attr xrf 16220 -attr oid 193 -attr vt d
load net {output_valid:rsc.z} -port {output_valid:rsc.z} -attr xrf 16221 -attr oid 194 -attr vt d -attr @path {/matrix_mult/output_valid:rsc.z}
load net {addr:rsc.z(0)} -attr vt d
load net {addr:rsc.z(1)} -attr vt d
load net {addr:rsc.z(2)} -attr vt d
load net {addr:rsc.z(3)} -attr vt d
load net {addr:rsc.z(4)} -attr vt d
load net {addr:rsc.z(5)} -attr vt d
load net {addr:rsc.z(6)} -attr vt d
load net {addr:rsc.z(7)} -attr vt d
load netBundle {addr:rsc.z} 8 {addr:rsc.z(0)} {addr:rsc.z(1)} {addr:rsc.z(2)} {addr:rsc.z(3)} {addr:rsc.z(4)} {addr:rsc.z(5)} {addr:rsc.z(6)} {addr:rsc.z(7)} -attr xrf 16222 -attr oid 195 -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(0)} -port {addr:rsc.z(0)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(1)} -port {addr:rsc.z(1)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(2)} -port {addr:rsc.z(2)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(3)} -port {addr:rsc.z(3)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(4)} -port {addr:rsc.z(4)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(5)} -port {addr:rsc.z(5)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(6)} -port {addr:rsc.z(6)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(7)} -port {addr:rsc.z(7)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {clk} -attr xrf 16223 -attr oid 196
load net {clk} -port {clk} -attr xrf 16224 -attr oid 197
load net {rst} -attr xrf 16225 -attr oid 198
load net {rst} -port {rst} -attr xrf 16226 -attr oid 199
load net {input_matrix1:rsc:REGISTER_FILE.data_in(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(6)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(7)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(8)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(9)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(10)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(11)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(12)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(13)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(14)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_in(15)} -attr vt d
load netBundle {input_matrix1:rsc:REGISTER_FILE.data_in} 16 {input_matrix1:rsc:REGISTER_FILE.data_in(0)} {input_matrix1:rsc:REGISTER_FILE.data_in(1)} {input_matrix1:rsc:REGISTER_FILE.data_in(2)} {input_matrix1:rsc:REGISTER_FILE.data_in(3)} {input_matrix1:rsc:REGISTER_FILE.data_in(4)} {input_matrix1:rsc:REGISTER_FILE.data_in(5)} {input_matrix1:rsc:REGISTER_FILE.data_in(6)} {input_matrix1:rsc:REGISTER_FILE.data_in(7)} {input_matrix1:rsc:REGISTER_FILE.data_in(8)} {input_matrix1:rsc:REGISTER_FILE.data_in(9)} {input_matrix1:rsc:REGISTER_FILE.data_in(10)} {input_matrix1:rsc:REGISTER_FILE.data_in(11)} {input_matrix1:rsc:REGISTER_FILE.data_in(12)} {input_matrix1:rsc:REGISTER_FILE.data_in(13)} {input_matrix1:rsc:REGISTER_FILE.data_in(14)} {input_matrix1:rsc:REGISTER_FILE.data_in(15)} -attr xrf 16227 -attr oid 200 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(0)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(1)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(2)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(3)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(4)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(5)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(6)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(7)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(8)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(9)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(10)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(11)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(12)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(13)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(14)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.data_in(15)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_in}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd(6)} -attr vt d
load netBundle {input_matrix1:rsc:REGISTER_FILE.addr_rd} 7 {input_matrix1:rsc:REGISTER_FILE.addr_rd(0)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(1)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(2)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(3)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(4)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(5)} {input_matrix1:rsc:REGISTER_FILE.addr_rd(6)} -attr xrf 16228 -attr oid 201 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(0)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(0)} -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(1)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(1)} -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(2)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(2)} -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(3)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(3)} -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(4)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(4)} -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(5)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(5)} -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(6)} -port {input_matrix1:rsc:REGISTER_FILE.addr_rd(6)} -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix1:rsc:REGISTER_FILE.addr_wr(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_wr(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_wr(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_wr(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_wr(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_wr(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.addr_wr(6)} -attr vt d
load netBundle {input_matrix1:rsc:REGISTER_FILE.addr_wr} 7 {input_matrix1:rsc:REGISTER_FILE.addr_wr(0)} {input_matrix1:rsc:REGISTER_FILE.addr_wr(1)} {input_matrix1:rsc:REGISTER_FILE.addr_wr(2)} {input_matrix1:rsc:REGISTER_FILE.addr_wr(3)} {input_matrix1:rsc:REGISTER_FILE.addr_wr(4)} {input_matrix1:rsc:REGISTER_FILE.addr_wr(5)} {input_matrix1:rsc:REGISTER_FILE.addr_wr(6)} -attr xrf 16229 -attr oid 202 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.addr_wr(0)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.addr_wr(1)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.addr_wr(2)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.addr_wr(3)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.addr_wr(4)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.addr_wr(5)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix1:rsc:REGISTER_FILE.addr_wr(6)} -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_wr}
load net {input_matrix1:rsc:REGISTER_FILE.re} -attr xrf 16230 -attr oid 203 -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.re.iff} -port {input_matrix1:rsc:REGISTER_FILE.re} -attr xrf 16231 -attr oid 204 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.re}
load net {input_matrix1:rsc:REGISTER_FILE.we} -attr xrf 16232 -attr oid 205 -attr vt d
load net {PWR} -port {input_matrix1:rsc:REGISTER_FILE.we} -attr xrf 16233 -attr oid 206 -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.we}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(6)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(7)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(8)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(9)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(10)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(11)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(12)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(13)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(14)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -attr vt d
load netBundle {input_matrix1:rsc:REGISTER_FILE.data_out} 16 {input_matrix1:rsc:REGISTER_FILE.data_out(0)} {input_matrix1:rsc:REGISTER_FILE.data_out(1)} {input_matrix1:rsc:REGISTER_FILE.data_out(2)} {input_matrix1:rsc:REGISTER_FILE.data_out(3)} {input_matrix1:rsc:REGISTER_FILE.data_out(4)} {input_matrix1:rsc:REGISTER_FILE.data_out(5)} {input_matrix1:rsc:REGISTER_FILE.data_out(6)} {input_matrix1:rsc:REGISTER_FILE.data_out(7)} {input_matrix1:rsc:REGISTER_FILE.data_out(8)} {input_matrix1:rsc:REGISTER_FILE.data_out(9)} {input_matrix1:rsc:REGISTER_FILE.data_out(10)} {input_matrix1:rsc:REGISTER_FILE.data_out(11)} {input_matrix1:rsc:REGISTER_FILE.data_out(12)} {input_matrix1:rsc:REGISTER_FILE.data_out(13)} {input_matrix1:rsc:REGISTER_FILE.data_out(14)} {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -attr xrf 16234 -attr oid 207 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(0)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(0)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(1)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(1)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(2)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(2)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(3)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(3)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(4)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(4)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(5)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(5)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(6)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(6)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(7)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(7)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(8)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(8)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(9)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(9)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(10)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(10)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(11)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(11)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(12)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(12)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(13)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(13)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(14)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(14)} -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -port {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -attr vt d
load netBundle input_matrix1:rsc:REGISTER_FILE.data_out 16 input_matrix1:rsc:REGISTER_FILE.data_out(0) input_matrix1:rsc:REGISTER_FILE.data_out(1) input_matrix1:rsc:REGISTER_FILE.data_out(2) input_matrix1:rsc:REGISTER_FILE.data_out(3) input_matrix1:rsc:REGISTER_FILE.data_out(4) input_matrix1:rsc:REGISTER_FILE.data_out(5) input_matrix1:rsc:REGISTER_FILE.data_out(6) input_matrix1:rsc:REGISTER_FILE.data_out(7) input_matrix1:rsc:REGISTER_FILE.data_out(8) input_matrix1:rsc:REGISTER_FILE.data_out(9) input_matrix1:rsc:REGISTER_FILE.data_out(10) input_matrix1:rsc:REGISTER_FILE.data_out(11) input_matrix1:rsc:REGISTER_FILE.data_out(12) input_matrix1:rsc:REGISTER_FILE.data_out(13) input_matrix1:rsc:REGISTER_FILE.data_out(14) input_matrix1:rsc:REGISTER_FILE.data_out(15) -attr xrf 16235 -attr oid 208 -attr vt d -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_in(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(7)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(8)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(9)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(10)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(11)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(12)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(13)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(14)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_in(15)} -attr vt d
load netBundle {input_matrix2:rsc:REGISTER_FILE.data_in} 16 {input_matrix2:rsc:REGISTER_FILE.data_in(0)} {input_matrix2:rsc:REGISTER_FILE.data_in(1)} {input_matrix2:rsc:REGISTER_FILE.data_in(2)} {input_matrix2:rsc:REGISTER_FILE.data_in(3)} {input_matrix2:rsc:REGISTER_FILE.data_in(4)} {input_matrix2:rsc:REGISTER_FILE.data_in(5)} {input_matrix2:rsc:REGISTER_FILE.data_in(6)} {input_matrix2:rsc:REGISTER_FILE.data_in(7)} {input_matrix2:rsc:REGISTER_FILE.data_in(8)} {input_matrix2:rsc:REGISTER_FILE.data_in(9)} {input_matrix2:rsc:REGISTER_FILE.data_in(10)} {input_matrix2:rsc:REGISTER_FILE.data_in(11)} {input_matrix2:rsc:REGISTER_FILE.data_in(12)} {input_matrix2:rsc:REGISTER_FILE.data_in(13)} {input_matrix2:rsc:REGISTER_FILE.data_in(14)} {input_matrix2:rsc:REGISTER_FILE.data_in(15)} -attr xrf 16236 -attr oid 209 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(0)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(1)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(2)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(3)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(4)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(5)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(6)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(7)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(8)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(9)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(10)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(11)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(12)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(13)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(14)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.data_in(15)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_in}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd(7)} -attr vt d
load netBundle {input_matrix2:rsc:REGISTER_FILE.addr_rd} 8 {input_matrix2:rsc:REGISTER_FILE.addr_rd(0)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(1)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(2)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(3)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(4)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(5)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(6)} {input_matrix2:rsc:REGISTER_FILE.addr_rd(7)} -attr xrf 16237 -attr oid 210 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(0)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(0)} -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(1)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(1)} -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(2)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(2)} -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(3)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(3)} -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(4)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(4)} -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(5)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(5)} -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(6)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(6)} -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(7)} -port {input_matrix2:rsc:REGISTER_FILE.addr_rd(7)} -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd}
load net {input_matrix2:rsc:REGISTER_FILE.addr_wr(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_wr(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_wr(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_wr(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_wr(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_wr(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_wr(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.addr_wr(7)} -attr vt d
load netBundle {input_matrix2:rsc:REGISTER_FILE.addr_wr} 8 {input_matrix2:rsc:REGISTER_FILE.addr_wr(0)} {input_matrix2:rsc:REGISTER_FILE.addr_wr(1)} {input_matrix2:rsc:REGISTER_FILE.addr_wr(2)} {input_matrix2:rsc:REGISTER_FILE.addr_wr(3)} {input_matrix2:rsc:REGISTER_FILE.addr_wr(4)} {input_matrix2:rsc:REGISTER_FILE.addr_wr(5)} {input_matrix2:rsc:REGISTER_FILE.addr_wr(6)} {input_matrix2:rsc:REGISTER_FILE.addr_wr(7)} -attr xrf 16238 -attr oid 211 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.addr_wr(0)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.addr_wr(1)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.addr_wr(2)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.addr_wr(3)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.addr_wr(4)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.addr_wr(5)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.addr_wr(6)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {GND} -port {input_matrix2:rsc:REGISTER_FILE.addr_wr(7)} -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_wr}
load net {input_matrix2:rsc:REGISTER_FILE.re} -attr xrf 16239 -attr oid 212 -attr vt d
load net {input_matrix1:rsc:REGISTER_FILE.re.iff} -port {input_matrix2:rsc:REGISTER_FILE.re} -attr xrf 16240 -attr oid 213 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.re}
load net {input_matrix2:rsc:REGISTER_FILE.we} -attr xrf 16241 -attr oid 214 -attr vt d
load net {PWR} -port {input_matrix2:rsc:REGISTER_FILE.we} -attr xrf 16242 -attr oid 215 -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.we}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(7)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(8)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(9)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(10)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(11)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(12)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(13)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(14)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -attr vt d
load netBundle {input_matrix2:rsc:REGISTER_FILE.data_out} 16 {input_matrix2:rsc:REGISTER_FILE.data_out(0)} {input_matrix2:rsc:REGISTER_FILE.data_out(1)} {input_matrix2:rsc:REGISTER_FILE.data_out(2)} {input_matrix2:rsc:REGISTER_FILE.data_out(3)} {input_matrix2:rsc:REGISTER_FILE.data_out(4)} {input_matrix2:rsc:REGISTER_FILE.data_out(5)} {input_matrix2:rsc:REGISTER_FILE.data_out(6)} {input_matrix2:rsc:REGISTER_FILE.data_out(7)} {input_matrix2:rsc:REGISTER_FILE.data_out(8)} {input_matrix2:rsc:REGISTER_FILE.data_out(9)} {input_matrix2:rsc:REGISTER_FILE.data_out(10)} {input_matrix2:rsc:REGISTER_FILE.data_out(11)} {input_matrix2:rsc:REGISTER_FILE.data_out(12)} {input_matrix2:rsc:REGISTER_FILE.data_out(13)} {input_matrix2:rsc:REGISTER_FILE.data_out(14)} {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -attr xrf 16243 -attr oid 216 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(0)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(0)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(1)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(1)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(2)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(2)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(3)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(3)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(4)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(4)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(5)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(5)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(6)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(6)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(7)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(7)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(8)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(8)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(9)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(9)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(10)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(10)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(11)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(11)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(12)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(12)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(13)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(13)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(14)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(14)} -attr vt d
load net {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -port {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -attr vt d
load netBundle input_matrix2:rsc:REGISTER_FILE.data_out 16 input_matrix2:rsc:REGISTER_FILE.data_out(0) input_matrix2:rsc:REGISTER_FILE.data_out(1) input_matrix2:rsc:REGISTER_FILE.data_out(2) input_matrix2:rsc:REGISTER_FILE.data_out(3) input_matrix2:rsc:REGISTER_FILE.data_out(4) input_matrix2:rsc:REGISTER_FILE.data_out(5) input_matrix2:rsc:REGISTER_FILE.data_out(6) input_matrix2:rsc:REGISTER_FILE.data_out(7) input_matrix2:rsc:REGISTER_FILE.data_out(8) input_matrix2:rsc:REGISTER_FILE.data_out(9) input_matrix2:rsc:REGISTER_FILE.data_out(10) input_matrix2:rsc:REGISTER_FILE.data_out(11) input_matrix2:rsc:REGISTER_FILE.data_out(12) input_matrix2:rsc:REGISTER_FILE.data_out(13) input_matrix2:rsc:REGISTER_FILE.data_out(14) input_matrix2:rsc:REGISTER_FILE.data_out(15) -attr xrf 16244 -attr oid 217 -attr vt d -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load inst "matrix_mult:core:inst" "matrix_mult:core" "orig" -attr xrf 16245 -attr oid 218 -attr vt dc -attr @path {/matrix_mult/matrix_mult:core:inst} -attr area 3626.890640 -attr delay 4.036929 -attr hier "/matrix_mult/matrix_mult:core" -pg 1 -lvl 5
load net {clk} -pin  "matrix_mult:core:inst" {clk#1} -attr xrf 16246 -attr oid 219 -attr @path {/matrix_mult/clk}
load net {rst} -pin  "matrix_mult:core:inst" {rst#1} -attr xrf 16247 -attr oid 220 -attr @path {/matrix_mult/rst}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(0)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.addr_rd#1(0)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(1)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.addr_rd#1(1)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(2)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.addr_rd#1(2)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(3)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.addr_rd#1(3)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(4)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.addr_rd#1(4)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(5)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.addr_rd#1(5)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix1:rsc:REGISTER_FILE.addr_rd.reg(6)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.addr_rd#1(6)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(0)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(0)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(1)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(1)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(2)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(2)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(3)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(3)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(4)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(4)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(5)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(5)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(6)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(6)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(7)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(7)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(8)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(8)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(9)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(9)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(10)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(10)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(11)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(11)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(12)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(12)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(13)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(13)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(14)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(14)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix1:rsc:REGISTER_FILE.data_out(15)} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.data_out#1(15)} -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(0)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.addr_rd#1(0)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(1)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.addr_rd#1(1)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(2)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.addr_rd#1(2)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(3)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.addr_rd#1(3)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(4)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.addr_rd#1(4)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(5)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.addr_rd#1(5)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(6)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.addr_rd#1(6)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.addr_rd.reg(7)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.addr_rd#1(7)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(0)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(0)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(1)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(1)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(2)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(2)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(3)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(3)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(4)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(4)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(5)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(5)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(6)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(6)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(7)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(7)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(8)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(8)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(9)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(9)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(10)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(10)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(11)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(11)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(12)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(12)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(13)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(13)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(14)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(14)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {input_matrix2:rsc:REGISTER_FILE.data_out(15)} -pin  "matrix_mult:core:inst" {input_matrix2:rsc:REGISTER_FILE.data_out#1(15)} -attr vt dc -attr @path {/matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out}
load net {output:rsc:mgc_out_stdreg.d#1(0)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(1)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(2)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(3)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(4)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(5)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(6)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(7)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(8)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(9)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(10)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(11)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(12)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(13)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(14)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(15)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(16)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(17)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(18)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(19)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(20)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(21)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(22)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(23)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(24)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(25)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(26)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(27)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(28)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(29)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(30)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(30)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(31)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(31)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(32)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(32)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(33)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(33)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(34)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(34)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(35)} -pin  "matrix_mult:core:inst" {output:rsc:mgc_out_stdreg.d(35)} -attr vt dc -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(0)} -pin  "matrix_mult:core:inst" {addr:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(1)} -pin  "matrix_mult:core:inst" {addr:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(2)} -pin  "matrix_mult:core:inst" {addr:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(3)} -pin  "matrix_mult:core:inst" {addr:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(4)} -pin  "matrix_mult:core:inst" {addr:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(5)} -pin  "matrix_mult:core:inst" {addr:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(6)} -pin  "matrix_mult:core:inst" {addr:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(7)} -pin  "matrix_mult:core:inst" {addr:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {input_matrix1:rsc:REGISTER_FILE.re.iff} -pin  "matrix_mult:core:inst" {input_matrix1:rsc:REGISTER_FILE.re.pff} -attr xrf 16248 -attr oid 221 -attr vt dc -attr @path {/matrix_mult/input_matrix1:rsc:REGISTER_FILE.re.iff}
load inst "output:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(3,36)" "INTERFACE" -attr xrf 16249 -attr oid 222 -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg} -attr qmod "mgc_ioport.mgc_out_stdreg(3,36)" -pg 1 -lvl 1002
load net {output:rsc:mgc_out_stdreg.d#1(0)} -pin  "output:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(1)} -pin  "output:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(2)} -pin  "output:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(3)} -pin  "output:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(4)} -pin  "output:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(5)} -pin  "output:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(6)} -pin  "output:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(7)} -pin  "output:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(8)} -pin  "output:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(9)} -pin  "output:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(10)} -pin  "output:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(11)} -pin  "output:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(12)} -pin  "output:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(13)} -pin  "output:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(14)} -pin  "output:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(15)} -pin  "output:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(16)} -pin  "output:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(17)} -pin  "output:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(18)} -pin  "output:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(19)} -pin  "output:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(20)} -pin  "output:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(21)} -pin  "output:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(22)} -pin  "output:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(23)} -pin  "output:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(24)} -pin  "output:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(25)} -pin  "output:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(26)} -pin  "output:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(27)} -pin  "output:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(28)} -pin  "output:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(29)} -pin  "output:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(30)} -pin  "output:rsc:mgc_out_stdreg" {d(30)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(31)} -pin  "output:rsc:mgc_out_stdreg" {d(31)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(32)} -pin  "output:rsc:mgc_out_stdreg" {d(32)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(33)} -pin  "output:rsc:mgc_out_stdreg" {d(33)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(34)} -pin  "output:rsc:mgc_out_stdreg" {d(34)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc:mgc_out_stdreg.d#1(35)} -pin  "output:rsc:mgc_out_stdreg" {d(35)} -attr vt d -attr @path {/matrix_mult/output:rsc:mgc_out_stdreg.d}
load net {output:rsc.z(0)} -pin  "output:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(1)} -pin  "output:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(2)} -pin  "output:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(3)} -pin  "output:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(4)} -pin  "output:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(5)} -pin  "output:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(6)} -pin  "output:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(7)} -pin  "output:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(8)} -pin  "output:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(9)} -pin  "output:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(10)} -pin  "output:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(11)} -pin  "output:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(12)} -pin  "output:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(13)} -pin  "output:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(14)} -pin  "output:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(15)} -pin  "output:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(16)} -pin  "output:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(17)} -pin  "output:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(18)} -pin  "output:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(19)} -pin  "output:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(20)} -pin  "output:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(21)} -pin  "output:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(22)} -pin  "output:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(23)} -pin  "output:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(24)} -pin  "output:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(25)} -pin  "output:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(26)} -pin  "output:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(27)} -pin  "output:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(28)} -pin  "output:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(29)} -pin  "output:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(30)} -pin  "output:rsc:mgc_out_stdreg" {z(30)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(31)} -pin  "output:rsc:mgc_out_stdreg" {z(31)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(32)} -pin  "output:rsc:mgc_out_stdreg" {z(32)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(33)} -pin  "output:rsc:mgc_out_stdreg" {z(33)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(34)} -pin  "output:rsc:mgc_out_stdreg" {z(34)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load net {output:rsc.z(35)} -pin  "output:rsc:mgc_out_stdreg" {z(35)} -attr vt d -attr @path {/matrix_mult/output:rsc.z}
load inst "output_valid:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(4,1)" "INTERFACE" -attr xrf 16250 -attr oid 223 -attr vt d -attr @path {/matrix_mult/output_valid:rsc:mgc_out_stdreg} -attr qmod "mgc_ioport.mgc_out_stdreg(4,1)" -pg 1 -lvl 1002
load net {PWR} -pin  "output_valid:rsc:mgc_out_stdreg" {d(0)} -attr @path {/matrix_mult/C1_1#3}
load net {output_valid:rsc.z} -pin  "output_valid:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/matrix_mult/output_valid:rsc.z}
load inst "addr:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(5,8)" "INTERFACE" -attr xrf 16251 -attr oid 224 -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg} -attr qmod "mgc_ioport.mgc_out_stdreg(5,8)" -pg 1 -lvl 1002
load net {addr:rsc:mgc_out_stdreg.d#1(0)} -pin  "addr:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(1)} -pin  "addr:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(2)} -pin  "addr:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(3)} -pin  "addr:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(4)} -pin  "addr:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(5)} -pin  "addr:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(6)} -pin  "addr:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc:mgc_out_stdreg.d#1(7)} -pin  "addr:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/matrix_mult/addr:rsc:mgc_out_stdreg.d}
load net {addr:rsc.z(0)} -pin  "addr:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(1)} -pin  "addr:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(2)} -pin  "addr:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(3)} -pin  "addr:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(4)} -pin  "addr:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(5)} -pin  "addr:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(6)} -pin  "addr:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
load net {addr:rsc.z(7)} -pin  "addr:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/matrix_mult/addr:rsc.z}
### END MODULE 

