#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Nov  7 19:33:51 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 20)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 21)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 22)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 23)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 24)] Assignment target ALUResult must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 21)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 22)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 23)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 24)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 25)] Assignment target ALUResult must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 23)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 24)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 25)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 26)] Assignment target ALUResult must be of type reg or genvar
E: Verilog-4073: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 27)] Assignment target ALUResult must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 
