begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 1998 - 2008 SÃ¸ren Schmidt<sos@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer,  *    without modification, immediately at the beginning of the file.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_ata.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/ata.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/endian.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/sema.h>
end_include

begin_include
include|#
directive|include
file|<sys/taskqueue.h>
end_include

begin_include
include|#
directive|include
file|<vm/uma.h>
end_include

begin_include
include|#
directive|include
file|<machine/stdarg.h>
end_include

begin_include
include|#
directive|include
file|<machine/resource.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcivar.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcireg.h>
end_include

begin_include
include|#
directive|include
file|<dev/ata/ata-all.h>
end_include

begin_include
include|#
directive|include
file|<dev/ata/ata-pci.h>
end_include

begin_include
include|#
directive|include
file|<ata_if.h>
end_include

begin_comment
comment|/* local prototypes */
end_comment

begin_function_decl
specifier|static
name|int
name|ata_intel_chipinit
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_chipdeinit
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_ch_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|ata_intel_reset
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_old_setmode
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|target
parameter_list|,
name|int
name|mode
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_new_setmode
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|target
parameter_list|,
name|int
name|mode
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sch_setmode
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|target
parameter_list|,
name|int
name|mode
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sata_getrev
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|target
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sata_status
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sata_ahci_read
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
modifier|*
name|result
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sata_cscr_read
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
modifier|*
name|result
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sata_sidpr_read
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
modifier|*
name|result
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sata_ahci_write
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
name|result
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sata_cscr_write
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
name|result
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_sata_sidpr_write
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
name|result
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_31244_ch_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_31244_ch_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ata_intel_31244_status
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|ata_intel_31244_tf_write
parameter_list|(
name|struct
name|ata_request
modifier|*
name|request
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|ata_intel_31244_reset
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* misc defines */
end_comment

begin_define
define|#
directive|define
name|INTEL_AHCI
value|1
end_define

begin_define
define|#
directive|define
name|INTEL_ICH5
value|2
end_define

begin_define
define|#
directive|define
name|INTEL_6CH
value|4
end_define

begin_define
define|#
directive|define
name|INTEL_6CH2
value|8
end_define

begin_define
define|#
directive|define
name|INTEL_ICH7
value|16
end_define

begin_struct
struct|struct
name|ata_intel_data
block|{
name|struct
name|mtx
name|lock
decl_stmt|;
name|u_char
name|smap
index|[
literal|4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|ATA_INTEL_SMAP
parameter_list|(
name|ctlr
parameter_list|,
name|ch
parameter_list|)
define|\
value|&((struct ata_intel_data *)((ctlr)->chipset_data))->smap[(ch)->unit * 2]
end_define

begin_define
define|#
directive|define
name|ATA_INTEL_LOCK
parameter_list|(
name|ctlr
parameter_list|)
define|\
value|mtx_lock(&((struct ata_intel_data *)((ctlr)->chipset_data))->lock)
end_define

begin_define
define|#
directive|define
name|ATA_INTEL_UNLOCK
parameter_list|(
name|ctlr
parameter_list|)
define|\
value|mtx_unlock(&((struct ata_intel_data *)((ctlr)->chipset_data))->lock)
end_define

begin_comment
comment|/*  * Intel chipset support functions  */
end_comment

begin_function
specifier|static
name|int
name|ata_intel_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
specifier|static
specifier|const
name|struct
name|ata_chip_id
specifier|const
name|ids
index|[]
init|=
block|{
block|{
name|ATA_I82371FB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_WDMA2
block|,
literal|"PIIX"
block|}
block|,
block|{
name|ATA_I82371SB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_WDMA2
block|,
literal|"PIIX3"
block|}
block|,
block|{
name|ATA_I82371AB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA2
block|,
literal|"PIIX4"
block|}
block|,
block|{
name|ATA_I82443MX
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA2
block|,
literal|"PIIX4"
block|}
block|,
block|{
name|ATA_I82451NX
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA2
block|,
literal|"PIIX4"
block|}
block|,
block|{
name|ATA_I82801AB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA2
block|,
literal|"ICH0"
block|}
block|,
block|{
name|ATA_I82801AA
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA4
block|,
literal|"ICH"
block|}
block|,
block|{
name|ATA_I82372FB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA4
block|,
literal|"ICH"
block|}
block|,
block|{
name|ATA_I82801BA
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"ICH2"
block|}
block|,
block|{
name|ATA_I82801BA_1
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"ICH2"
block|}
block|,
block|{
name|ATA_I82801CA
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"ICH3"
block|}
block|,
block|{
name|ATA_I82801CA_1
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"ICH3"
block|}
block|,
block|{
name|ATA_I82801DB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"ICH4"
block|}
block|,
block|{
name|ATA_I82801DB_1
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"ICH4"
block|}
block|,
block|{
name|ATA_I82801EB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"ICH5"
block|}
block|,
block|{
name|ATA_I82801EB_S1
block|,
literal|0
block|,
name|INTEL_ICH5
block|,
literal|2
block|,
name|ATA_SA150
block|,
literal|"ICH5"
block|}
block|,
block|{
name|ATA_I82801EB_R1
block|,
literal|0
block|,
name|INTEL_ICH5
block|,
literal|2
block|,
name|ATA_SA150
block|,
literal|"ICH5"
block|}
block|,
block|{
name|ATA_I6300ESB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"6300ESB"
block|}
block|,
block|{
name|ATA_I6300ESB_S1
block|,
literal|0
block|,
name|INTEL_ICH5
block|,
literal|2
block|,
name|ATA_SA150
block|,
literal|"6300ESB"
block|}
block|,
block|{
name|ATA_I6300ESB_R1
block|,
literal|0
block|,
name|INTEL_ICH5
block|,
literal|2
block|,
name|ATA_SA150
block|,
literal|"6300ESB"
block|}
block|,
block|{
name|ATA_I82801FB
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_UDMA5
block|,
literal|"ICH6"
block|}
block|,
block|{
name|ATA_I82801FB_S1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA150
block|,
literal|"ICH6"
block|}
block|,
block|{
name|ATA_I82801FB_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA150
block|,
literal|"ICH6"
block|}
block|,
block|{
name|ATA_I82801FBM
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA150
block|,
literal|"ICH6M"
block|}
block|,
block|{
name|ATA_I82801GB
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
name|ATA_UDMA5
block|,
literal|"ICH7"
block|}
block|,
block|{
name|ATA_I82801GB_S1
block|,
literal|0
block|,
name|INTEL_ICH7
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH7"
block|}
block|,
block|{
name|ATA_I82801GB_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH7"
block|}
block|,
block|{
name|ATA_I82801GB_AH
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH7"
block|}
block|,
block|{
name|ATA_I82801GBM_S1
block|,
literal|0
block|,
name|INTEL_ICH7
block|,
literal|0
block|,
name|ATA_SA150
block|,
literal|"ICH7M"
block|}
block|,
block|{
name|ATA_I82801GBM_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA150
block|,
literal|"ICH7M"
block|}
block|,
block|{
name|ATA_I82801GBM_AH
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA150
block|,
literal|"ICH7M"
block|}
block|,
block|{
name|ATA_I63XXESB2
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
name|ATA_UDMA5
block|,
literal|"63XXESB2"
block|}
block|,
block|{
name|ATA_I63XXESB2_S1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"63XXESB2"
block|}
block|,
block|{
name|ATA_I63XXESB2_S2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"63XXESB2"
block|}
block|,
block|{
name|ATA_I63XXESB2_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"63XXESB2"
block|}
block|,
block|{
name|ATA_I63XXESB2_R2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"63XXESB2"
block|}
block|,
block|{
name|ATA_I82801HB_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH8"
block|}
block|,
block|{
name|ATA_I82801HB_S2
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH8"
block|}
block|,
block|{
name|ATA_I82801HB_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH8"
block|}
block|,
block|{
name|ATA_I82801HB_AH4
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH8"
block|}
block|,
block|{
name|ATA_I82801HB_AH6
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH8"
block|}
block|,
block|{
name|ATA_I82801HBM
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
name|ATA_UDMA5
block|,
literal|"ICH8M"
block|}
block|,
block|{
name|ATA_I82801HBM_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH8M"
block|}
block|,
block|{
name|ATA_I82801HBM_S2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH8M"
block|}
block|,
block|{
name|ATA_I82801HBM_S3
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH8M"
block|}
block|,
block|{
name|ATA_I82801IB_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9"
block|}
block|,
block|{
name|ATA_I82801IB_S2
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9"
block|}
block|,
block|{
name|ATA_I82801IB_S3
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9"
block|}
block|,
block|{
name|ATA_I82801IB_AH4
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9"
block|}
block|,
block|{
name|ATA_I82801IB_AH6
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9"
block|}
block|,
block|{
name|ATA_I82801IB_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9"
block|}
block|,
block|{
name|ATA_I82801IBM_S1
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9M"
block|}
block|,
block|{
name|ATA_I82801IBM_AH
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9M"
block|}
block|,
block|{
name|ATA_I82801IBM_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9M"
block|}
block|,
block|{
name|ATA_I82801IBM_S2
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH9M"
block|}
block|,
block|{
name|ATA_I82801JIB_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JIB_AH
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JIB_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JIB_S2
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JD_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JD_AH
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JD_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JD_S2
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JI_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JI_AH
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JI_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_I82801JI_S2
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"ICH10"
block|}
block|,
block|{
name|ATA_5Series_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_S2
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_AH1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_AH2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_S3
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_S4
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_AH3
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_R2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_S5
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_S6
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_5Series_AH4
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"5 Series/3400 Series PCH"
block|}
block|,
block|{
name|ATA_CPT_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Cougar Point"
block|}
block|,
block|{
name|ATA_CPT_S2
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Cougar Point"
block|}
block|,
block|{
name|ATA_CPT_AH1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Cougar Point"
block|}
block|,
block|{
name|ATA_CPT_AH2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Cougar Point"
block|}
block|,
block|{
name|ATA_CPT_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Cougar Point"
block|}
block|,
block|{
name|ATA_CPT_R2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Cougar Point"
block|}
block|,
block|{
name|ATA_CPT_S3
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Cougar Point"
block|}
block|,
block|{
name|ATA_CPT_S4
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Cougar Point"
block|}
block|,
block|{
name|ATA_PBG_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Patsburg"
block|}
block|,
block|{
name|ATA_PBG_AH1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Patsburg"
block|}
block|,
block|{
name|ATA_PBG_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Patsburg"
block|}
block|,
block|{
name|ATA_PBG_R2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Patsburg"
block|}
block|,
block|{
name|ATA_PBG_R3
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Patsburg"
block|}
block|,
block|{
name|ATA_PBG_S2
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Patsburg"
block|}
block|,
block|{
name|ATA_PPT_S1
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_S2
block|,
literal|0
block|,
name|INTEL_6CH
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_AH1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_AH2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_R1
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_R2
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_R3
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_R4
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_S3
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_S4
block|,
literal|0
block|,
name|INTEL_6CH2
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_R5
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_PPT_R6
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"Panther Point"
block|}
block|,
block|{
name|ATA_I31244
block|,
literal|0
block|,
literal|0
block|,
literal|2
block|,
name|ATA_SA150
block|,
literal|"31244"
block|}
block|,
block|{
name|ATA_ISCH
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
name|ATA_UDMA5
block|,
literal|"SCH"
block|}
block|,
block|{
name|ATA_DH89XXCC
block|,
literal|0
block|,
name|INTEL_AHCI
block|,
literal|0
block|,
name|ATA_SA300
block|,
literal|"DH89xxCC"
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
if|if
condition|(
name|pci_get_vendor
argument_list|(
name|dev
argument_list|)
operator|!=
name|ATA_INTEL_ID
condition|)
return|return
name|ENXIO
return|;
if|if
condition|(
operator|!
operator|(
name|ctlr
operator|->
name|chip
operator|=
name|ata_match_chip
argument_list|(
name|dev
argument_list|,
name|ids
argument_list|)
operator|)
condition|)
return|return
name|ENXIO
return|;
name|ata_set_desc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ctlr
operator|->
name|chipinit
operator|=
name|ata_intel_chipinit
expr_stmt|;
name|ctlr
operator|->
name|chipdeinit
operator|=
name|ata_intel_chipdeinit
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_chipinit
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|ata_intel_data
modifier|*
name|data
decl_stmt|;
if|if
condition|(
name|ata_setup_interrupt
argument_list|(
name|dev
argument_list|,
name|ata_generic_intr
argument_list|)
condition|)
return|return
name|ENXIO
return|;
name|data
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|ata_intel_data
argument_list|)
argument_list|,
name|M_ATAPCI
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
name|mtx_init
argument_list|(
operator|&
name|data
operator|->
name|lock
argument_list|,
literal|"Intel SATA lock"
argument_list|,
name|NULL
argument_list|,
name|MTX_DEF
argument_list|)
expr_stmt|;
name|ctlr
operator|->
name|chipset_data
operator|=
operator|(
name|void
operator|*
operator|)
name|data
expr_stmt|;
comment|/* good old PIIX needs special treatment (not implemented) */
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|chipid
operator|==
name|ATA_I82371FB
condition|)
block|{
name|ctlr
operator|->
name|setmode
operator|=
name|ata_intel_old_setmode
expr_stmt|;
block|}
comment|/* the intel 31244 needs special care if in DPA mode */
elseif|else
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|chipid
operator|==
name|ATA_I31244
condition|)
block|{
if|if
condition|(
name|pci_get_subclass
argument_list|(
name|dev
argument_list|)
operator|!=
name|PCIS_STORAGE_IDE
condition|)
block|{
name|ctlr
operator|->
name|r_type2
operator|=
name|SYS_RES_MEMORY
expr_stmt|;
name|ctlr
operator|->
name|r_rid2
operator|=
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|(
name|ctlr
operator|->
name|r_res2
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|ctlr
operator|->
name|r_type2
argument_list|,
operator|&
name|ctlr
operator|->
name|r_rid2
argument_list|,
name|RF_ACTIVE
argument_list|)
operator|)
condition|)
return|return
name|ENXIO
return|;
name|ctlr
operator|->
name|channels
operator|=
literal|4
expr_stmt|;
name|ctlr
operator|->
name|ch_attach
operator|=
name|ata_intel_31244_ch_attach
expr_stmt|;
name|ctlr
operator|->
name|ch_detach
operator|=
name|ata_intel_31244_ch_detach
expr_stmt|;
name|ctlr
operator|->
name|reset
operator|=
name|ata_intel_31244_reset
expr_stmt|;
block|}
name|ctlr
operator|->
name|setmode
operator|=
name|ata_sata_setmode
expr_stmt|;
name|ctlr
operator|->
name|getrev
operator|=
name|ata_sata_getrev
expr_stmt|;
block|}
comment|/* SCH */
elseif|else
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|chipid
operator|==
name|ATA_ISCH
condition|)
block|{
name|ctlr
operator|->
name|channels
operator|=
literal|1
expr_stmt|;
name|ctlr
operator|->
name|ch_attach
operator|=
name|ata_intel_ch_attach
expr_stmt|;
name|ctlr
operator|->
name|ch_detach
operator|=
name|ata_pci_ch_detach
expr_stmt|;
name|ctlr
operator|->
name|setmode
operator|=
name|ata_intel_sch_setmode
expr_stmt|;
block|}
comment|/* non SATA intel chips goes here */
elseif|else
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|max_dma
operator|<
name|ATA_SA150
condition|)
block|{
name|ctlr
operator|->
name|channels
operator|=
name|ctlr
operator|->
name|chip
operator|->
name|cfg2
expr_stmt|;
name|ctlr
operator|->
name|ch_attach
operator|=
name|ata_intel_ch_attach
expr_stmt|;
name|ctlr
operator|->
name|ch_detach
operator|=
name|ata_pci_ch_detach
expr_stmt|;
name|ctlr
operator|->
name|setmode
operator|=
name|ata_intel_new_setmode
expr_stmt|;
block|}
comment|/* SATA parts can be either compat or AHCI */
else|else
block|{
comment|/* force all ports active "the legacy way" */
name|pci_write_config
argument_list|(
name|dev
argument_list|,
literal|0x92
argument_list|,
name|pci_read_config
argument_list|(
name|dev
argument_list|,
literal|0x92
argument_list|,
literal|2
argument_list|)
operator||
literal|0x0f
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|ctlr
operator|->
name|ch_attach
operator|=
name|ata_intel_ch_attach
expr_stmt|;
name|ctlr
operator|->
name|ch_detach
operator|=
name|ata_pci_ch_detach
expr_stmt|;
name|ctlr
operator|->
name|reset
operator|=
name|ata_intel_reset
expr_stmt|;
comment|/*  	 * if we have AHCI capability and AHCI or RAID mode enabled 	 * in BIOS we try for AHCI mode 	 */
if|if
condition|(
operator|(
name|ctlr
operator|->
name|chip
operator|->
name|cfg1
operator|&
name|INTEL_AHCI
operator|)
operator|&&
operator|(
name|pci_read_config
argument_list|(
name|dev
argument_list|,
literal|0x90
argument_list|,
literal|1
argument_list|)
operator|&
literal|0xc0
operator|)
operator|&&
operator|(
name|ata_ahci_chipinit
argument_list|(
name|dev
argument_list|)
operator|!=
name|ENXIO
operator|)
condition|)
return|return
literal|0
return|;
comment|/* BAR(5) may point to SATA interface registers */
if|if
condition|(
operator|(
name|ctlr
operator|->
name|chip
operator|->
name|cfg1
operator|&
name|INTEL_ICH7
operator|)
condition|)
block|{
name|ctlr
operator|->
name|r_type2
operator|=
name|SYS_RES_MEMORY
expr_stmt|;
name|ctlr
operator|->
name|r_rid2
operator|=
name|PCIR_BAR
argument_list|(
literal|5
argument_list|)
expr_stmt|;
name|ctlr
operator|->
name|r_res2
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|ctlr
operator|->
name|r_type2
argument_list|,
operator|&
name|ctlr
operator|->
name|r_rid2
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|ctlr
operator|->
name|r_res2
operator|!=
name|NULL
condition|)
block|{
comment|/* Set SCRAE bit to enable registers access. */
name|pci_write_config
argument_list|(
name|dev
argument_list|,
literal|0x94
argument_list|,
name|pci_read_config
argument_list|(
name|dev
argument_list|,
literal|0x94
argument_list|,
literal|4
argument_list|)
operator||
operator|(
literal|1
operator|<<
literal|9
operator|)
argument_list|,
literal|4
argument_list|)
expr_stmt|;
comment|/* Set Ports Implemented register bits. */
name|ATA_OUTL
argument_list|(
name|ctlr
operator|->
name|r_res2
argument_list|,
literal|0x0C
argument_list|,
name|ATA_INL
argument_list|(
name|ctlr
operator|->
name|r_res2
argument_list|,
literal|0x0C
argument_list|)
operator||
literal|0xf
argument_list|)
expr_stmt|;
block|}
comment|/* Skip BAR(5) on ICH8M Apples, system locks up on access. */
block|}
elseif|else
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|chipid
operator|!=
name|ATA_I82801HBM_S1
operator|||
name|pci_get_subvendor
argument_list|(
name|dev
argument_list|)
operator|!=
literal|0x106b
condition|)
block|{
name|ctlr
operator|->
name|r_type2
operator|=
name|SYS_RES_IOPORT
expr_stmt|;
name|ctlr
operator|->
name|r_rid2
operator|=
name|PCIR_BAR
argument_list|(
literal|5
argument_list|)
expr_stmt|;
name|ctlr
operator|->
name|r_res2
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|ctlr
operator|->
name|r_type2
argument_list|,
operator|&
name|ctlr
operator|->
name|r_rid2
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|ctlr
operator|->
name|r_res2
operator|!=
name|NULL
operator|||
operator|(
name|ctlr
operator|->
name|chip
operator|->
name|cfg1
operator|&
name|INTEL_ICH5
operator|)
condition|)
name|ctlr
operator|->
name|getrev
operator|=
name|ata_intel_sata_getrev
expr_stmt|;
name|ctlr
operator|->
name|setmode
operator|=
name|ata_sata_setmode
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_chipdeinit
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|ata_intel_data
modifier|*
name|data
decl_stmt|;
name|data
operator|=
name|ctlr
operator|->
name|chipset_data
expr_stmt|;
name|mtx_destroy
argument_list|(
operator|&
name|data
operator|->
name|lock
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|data
argument_list|,
name|M_ATAPCI
argument_list|)
expr_stmt|;
name|ctlr
operator|->
name|chipset_data
operator|=
name|NULL
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_ch_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
decl_stmt|;
name|u_char
modifier|*
name|smap
decl_stmt|;
name|u_int
name|map
decl_stmt|;
comment|/* setup the usual register normal pci style */
if|if
condition|(
name|ata_pci_ch_attach
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|ctlr
operator|=
name|device_get_softc
argument_list|(
name|device_get_parent
argument_list|(
name|dev
argument_list|)
argument_list|)
expr_stmt|;
name|ch
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
comment|/* if r_res2 is valid it points to SATA interface registers */
if|if
condition|(
name|ctlr
operator|->
name|r_res2
condition|)
block|{
name|ch
operator|->
name|r_io
index|[
name|ATA_IDX_ADDR
index|]
operator|.
name|res
operator|=
name|ctlr
operator|->
name|r_res2
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_IDX_ADDR
index|]
operator|.
name|offset
operator|=
literal|0x00
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_IDX_DATA
index|]
operator|.
name|res
operator|=
name|ctlr
operator|->
name|r_res2
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_IDX_DATA
index|]
operator|.
name|offset
operator|=
literal|0x04
expr_stmt|;
block|}
name|ch
operator|->
name|flags
operator||=
name|ATA_ALWAYS_DMASTAT
expr_stmt|;
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|max_dma
operator|>=
name|ATA_SA150
condition|)
block|{
name|smap
operator|=
name|ATA_INTEL_SMAP
argument_list|(
name|ctlr
argument_list|,
name|ch
argument_list|)
expr_stmt|;
name|map
operator|=
name|pci_read_config
argument_list|(
name|device_get_parent
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|0x90
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|cfg1
operator|&
name|INTEL_ICH5
condition|)
block|{
name|map
operator|&=
literal|0x07
expr_stmt|;
if|if
condition|(
operator|(
name|map
operator|&
literal|0x04
operator|)
operator|==
literal|0
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_SATA
expr_stmt|;
name|ch
operator|->
name|flags
operator||=
name|ATA_NO_SLAVE
expr_stmt|;
name|smap
index|[
literal|0
index|]
operator|=
operator|(
name|map
operator|&
literal|0x01
operator|)
operator|^
name|ch
operator|->
name|unit
expr_stmt|;
name|smap
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|map
operator|&
literal|0x02
operator|)
operator|==
literal|0
operator|&&
name|ch
operator|->
name|unit
operator|==
literal|0
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_SATA
expr_stmt|;
name|smap
index|[
literal|0
index|]
operator|=
operator|(
name|map
operator|&
literal|0x01
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
name|smap
index|[
literal|1
index|]
operator|=
operator|(
name|map
operator|&
literal|0x01
operator|)
condition|?
literal|0
else|:
literal|1
expr_stmt|;
block|}
elseif|else
if|if
condition|(
operator|(
name|map
operator|&
literal|0x02
operator|)
operator|!=
literal|0
operator|&&
name|ch
operator|->
name|unit
operator|==
literal|1
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_SATA
expr_stmt|;
name|smap
index|[
literal|0
index|]
operator|=
operator|(
name|map
operator|&
literal|0x01
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
name|smap
index|[
literal|1
index|]
operator|=
operator|(
name|map
operator|&
literal|0x01
operator|)
condition|?
literal|0
else|:
literal|1
expr_stmt|;
block|}
block|}
elseif|else
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|cfg1
operator|&
name|INTEL_6CH2
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_SATA
expr_stmt|;
name|ch
operator|->
name|flags
operator||=
name|ATA_NO_SLAVE
expr_stmt|;
name|smap
index|[
literal|0
index|]
operator|=
operator|(
name|ch
operator|->
name|unit
operator|==
literal|0
operator|)
condition|?
literal|0
else|:
literal|1
expr_stmt|;
name|smap
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|map
operator|&=
literal|0x03
expr_stmt|;
if|if
condition|(
name|map
operator|==
literal|0x00
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_SATA
expr_stmt|;
name|smap
index|[
literal|0
index|]
operator|=
operator|(
name|ch
operator|->
name|unit
operator|==
literal|0
operator|)
condition|?
literal|0
else|:
literal|1
expr_stmt|;
name|smap
index|[
literal|1
index|]
operator|=
operator|(
name|ch
operator|->
name|unit
operator|==
literal|0
operator|)
condition|?
literal|2
else|:
literal|3
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|map
operator|==
literal|0x02
operator|&&
name|ch
operator|->
name|unit
operator|==
literal|0
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_SATA
expr_stmt|;
name|smap
index|[
literal|0
index|]
operator|=
literal|0
expr_stmt|;
name|smap
index|[
literal|1
index|]
operator|=
literal|2
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|map
operator|==
literal|0x01
operator|&&
name|ch
operator|->
name|unit
operator|==
literal|1
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_SATA
expr_stmt|;
name|smap
index|[
literal|0
index|]
operator|=
literal|1
expr_stmt|;
name|smap
index|[
literal|1
index|]
operator|=
literal|3
expr_stmt|;
block|}
block|}
if|if
condition|(
name|ch
operator|->
name|flags
operator|&
name|ATA_SATA
condition|)
block|{
if|if
condition|(
operator|(
name|ctlr
operator|->
name|chip
operator|->
name|cfg1
operator|&
name|INTEL_ICH5
operator|)
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_PERIODIC_POLL
expr_stmt|;
name|ch
operator|->
name|hw
operator|.
name|status
operator|=
name|ata_intel_sata_status
expr_stmt|;
name|ch
operator|->
name|hw
operator|.
name|pm_read
operator|=
name|ata_intel_sata_cscr_read
expr_stmt|;
name|ch
operator|->
name|hw
operator|.
name|pm_write
operator|=
name|ata_intel_sata_cscr_write
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|ctlr
operator|->
name|r_res2
condition|)
block|{
name|ch
operator|->
name|flags
operator||=
name|ATA_PERIODIC_POLL
expr_stmt|;
name|ch
operator|->
name|hw
operator|.
name|status
operator|=
name|ata_intel_sata_status
expr_stmt|;
if|if
condition|(
operator|(
name|ctlr
operator|->
name|chip
operator|->
name|cfg1
operator|&
name|INTEL_ICH7
operator|)
condition|)
block|{
name|ch
operator|->
name|hw
operator|.
name|pm_read
operator|=
name|ata_intel_sata_ahci_read
expr_stmt|;
name|ch
operator|->
name|hw
operator|.
name|pm_write
operator|=
name|ata_intel_sata_ahci_write
expr_stmt|;
block|}
else|else
block|{
name|ch
operator|->
name|hw
operator|.
name|pm_read
operator|=
name|ata_intel_sata_sidpr_read
expr_stmt|;
name|ch
operator|->
name|hw
operator|.
name|pm_write
operator|=
name|ata_intel_sata_sidpr_write
expr_stmt|;
block|}
empty_stmt|;
block|}
if|if
condition|(
name|ch
operator|->
name|hw
operator|.
name|pm_write
operator|!=
name|NULL
condition|)
block|{
name|ata_sata_scr_write
argument_list|(
name|ch
argument_list|,
literal|0
argument_list|,
name|ATA_SERROR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|ch
operator|->
name|flags
operator|&
name|ATA_NO_SLAVE
operator|)
operator|==
literal|0
condition|)
block|{
name|ata_sata_scr_write
argument_list|(
name|ch
argument_list|,
literal|1
argument_list|,
name|ATA_SERROR
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
block|}
block|}
block|}
else|else
name|ctlr
operator|->
name|setmode
operator|=
name|ata_intel_new_setmode
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|chipid
operator|!=
name|ATA_ISCH
condition|)
name|ch
operator|->
name|flags
operator||=
name|ATA_CHECKS_CABLE
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ata_intel_reset
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|device_t
name|parent
init|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
init|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|mask
decl_stmt|,
name|pshift
decl_stmt|,
name|timeout
decl_stmt|,
name|devs
decl_stmt|;
name|u_char
modifier|*
name|smap
decl_stmt|;
name|uint16_t
name|pcs
decl_stmt|;
comment|/* In combined mode, skip SATA stuff for PATA channel. */
if|if
condition|(
operator|(
name|ch
operator|->
name|flags
operator|&
name|ATA_SATA
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|ata_generic_reset
argument_list|(
name|dev
argument_list|)
operator|)
return|;
comment|/* Do hard-reset on respective SATA ports. */
name|smap
operator|=
name|ATA_INTEL_SMAP
argument_list|(
name|ctlr
argument_list|,
name|ch
argument_list|)
expr_stmt|;
name|mask
operator|=
literal|1
operator|<<
name|smap
index|[
literal|0
index|]
expr_stmt|;
if|if
condition|(
operator|(
name|ch
operator|->
name|flags
operator|&
name|ATA_NO_SLAVE
operator|)
operator|==
literal|0
condition|)
name|mask
operator||=
operator|(
literal|1
operator|<<
name|smap
index|[
literal|1
index|]
operator|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x92
argument_list|,
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0x92
argument_list|,
literal|2
argument_list|)
operator|&
operator|~
name|mask
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|10
argument_list|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x92
argument_list|,
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0x92
argument_list|,
literal|2
argument_list|)
operator||
name|mask
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|/* Wait up to 1 sec for "connect well". */
if|if
condition|(
name|ctlr
operator|->
name|chip
operator|->
name|cfg1
operator|&
operator|(
name|INTEL_6CH
operator||
name|INTEL_6CH2
operator|)
condition|)
name|pshift
operator|=
literal|8
expr_stmt|;
else|else
name|pshift
operator|=
literal|4
expr_stmt|;
for|for
control|(
name|timeout
operator|=
literal|0
init|;
name|timeout
operator|<
literal|100
condition|;
name|timeout
operator|++
control|)
block|{
name|pcs
operator|=
operator|(
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0x92
argument_list|,
literal|2
argument_list|)
operator|>>
name|pshift
operator|)
operator|&
name|mask
expr_stmt|;
if|if
condition|(
operator|(
name|pcs
operator|==
name|mask
operator|)
operator|&&
operator|(
name|ATA_IDX_INB
argument_list|(
name|ch
argument_list|,
name|ATA_STATUS
argument_list|)
operator|!=
literal|0xff
operator|)
condition|)
break|break;
name|ata_udelay
argument_list|(
literal|10000
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|bootverbose
condition|)
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"SATA reset: ports status=0x%02x\n"
argument_list|,
name|pcs
argument_list|)
expr_stmt|;
comment|/* If any device found, do soft-reset. */
if|if
condition|(
name|ch
operator|->
name|hw
operator|.
name|pm_read
operator|!=
name|NULL
condition|)
block|{
name|devs
operator|=
name|ata_sata_phy_reset
argument_list|(
name|dev
argument_list|,
literal|0
argument_list|,
literal|2
argument_list|)
condition|?
name|ATA_ATA_MASTER
else|:
literal|0
expr_stmt|;
if|if
condition|(
operator|(
name|ch
operator|->
name|flags
operator|&
name|ATA_NO_SLAVE
operator|)
operator|==
literal|0
condition|)
name|devs
operator||=
name|ata_sata_phy_reset
argument_list|(
name|dev
argument_list|,
literal|1
argument_list|,
literal|2
argument_list|)
condition|?
name|ATA_ATA_SLAVE
else|:
literal|0
expr_stmt|;
block|}
else|else
block|{
name|devs
operator|=
operator|(
name|pcs
operator|&
operator|(
literal|1
operator|<<
name|smap
index|[
literal|0
index|]
operator|)
operator|)
condition|?
name|ATA_ATA_MASTER
else|:
literal|0
expr_stmt|;
if|if
condition|(
operator|(
name|ch
operator|->
name|flags
operator|&
name|ATA_NO_SLAVE
operator|)
operator|==
literal|0
condition|)
name|devs
operator||=
operator|(
name|pcs
operator|&
operator|(
literal|1
operator|<<
name|smap
index|[
literal|1
index|]
operator|)
operator|)
condition|?
name|ATA_ATA_SLAVE
else|:
literal|0
expr_stmt|;
block|}
if|if
condition|(
name|devs
condition|)
block|{
name|ata_generic_reset
argument_list|(
name|dev
argument_list|)
expr_stmt|;
comment|/* Reset may give fake slave when only ATAPI master present. */
name|ch
operator|->
name|devices
operator|&=
operator|(
name|devs
operator||
operator|(
name|devs
operator|*
name|ATA_ATAPI_MASTER
operator|)
operator|)
expr_stmt|;
block|}
else|else
name|ch
operator|->
name|devices
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_old_setmode
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|target
parameter_list|,
name|int
name|mode
parameter_list|)
block|{
name|device_t
name|parent
init|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
init|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
decl_stmt|;
name|mode
operator|=
name|min
argument_list|(
name|mode
argument_list|,
name|ctlr
operator|->
name|chip
operator|->
name|max_dma
argument_list|)
expr_stmt|;
return|return
operator|(
name|mode
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_new_setmode
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|target
parameter_list|,
name|int
name|mode
parameter_list|)
block|{
name|device_t
name|parent
init|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
init|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|devno
init|=
operator|(
name|ch
operator|->
name|unit
operator|<<
literal|1
operator|)
operator|+
name|target
decl_stmt|;
name|int
name|piomode
decl_stmt|;
name|u_int32_t
name|reg40
init|=
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0x40
argument_list|,
literal|4
argument_list|)
decl_stmt|;
name|u_int8_t
name|reg44
init|=
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0x44
argument_list|,
literal|1
argument_list|)
decl_stmt|;
name|u_int8_t
name|reg48
init|=
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0x48
argument_list|,
literal|1
argument_list|)
decl_stmt|;
name|u_int16_t
name|reg4a
init|=
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0x4a
argument_list|,
literal|2
argument_list|)
decl_stmt|;
name|u_int16_t
name|reg54
init|=
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0x54
argument_list|,
literal|2
argument_list|)
decl_stmt|;
name|u_int32_t
name|mask40
init|=
literal|0
decl_stmt|,
name|new40
init|=
literal|0
decl_stmt|;
name|u_int8_t
name|mask44
init|=
literal|0
decl_stmt|,
name|new44
init|=
literal|0
decl_stmt|;
specifier|static
specifier|const
name|uint8_t
name|timings
index|[]
init|=
block|{
literal|0x00
block|,
literal|0x00
block|,
literal|0x10
block|,
literal|0x21
block|,
literal|0x23
block|,
literal|0x00
block|,
literal|0x21
block|,
literal|0x23
block|}
decl_stmt|;
specifier|static
specifier|const
name|uint8_t
name|utimings
index|[]
init|=
block|{
literal|0x00
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0x01
block|,
literal|0x02
block|,
literal|0x01
block|,
literal|0x02
block|}
decl_stmt|;
comment|/* In combined mode, skip PATA stuff for SATA channel. */
if|if
condition|(
name|ch
operator|->
name|flags
operator|&
name|ATA_SATA
condition|)
return|return
operator|(
name|ata_sata_setmode
argument_list|(
name|dev
argument_list|,
name|target
argument_list|,
name|mode
argument_list|)
operator|)
return|;
name|mode
operator|=
name|min
argument_list|(
name|mode
argument_list|,
name|ctlr
operator|->
name|chip
operator|->
name|max_dma
argument_list|)
expr_stmt|;
if|if
condition|(
name|ata_dma_check_80pin
operator|&&
name|mode
operator|>
name|ATA_UDMA2
operator|&&
operator|!
operator|(
name|reg54
operator|&
operator|(
literal|0x10
operator|<<
name|devno
operator|)
operator|)
condition|)
block|{
name|ata_print_cable
argument_list|(
name|dev
argument_list|,
literal|"controller"
argument_list|)
expr_stmt|;
name|mode
operator|=
name|ATA_UDMA2
expr_stmt|;
block|}
comment|/* Enable/disable UDMA and set timings. */
if|if
condition|(
name|mode
operator|>=
name|ATA_UDMA0
condition|)
block|{
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x48
argument_list|,
name|reg48
operator||
operator|(
literal|0x0001
operator|<<
name|devno
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x4a
argument_list|,
operator|(
name|reg4a
operator|&
operator|~
operator|(
literal|0x3
operator|<<
operator|(
name|devno
operator|<<
literal|2
operator|)
operator|)
operator|)
operator||
operator|(
name|utimings
index|[
name|mode
operator|&
name|ATA_MODE_MASK
index|]
operator|<<
operator|(
name|devno
operator|<<
literal|2
operator|)
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|piomode
operator|=
name|ATA_PIO4
expr_stmt|;
block|}
else|else
block|{
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x48
argument_list|,
name|reg48
operator|&
operator|~
operator|(
literal|0x0001
operator|<<
name|devno
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x4a
argument_list|,
operator|(
name|reg4a
operator|&
operator|~
operator|(
literal|0x3
operator|<<
operator|(
name|devno
operator|<<
literal|2
operator|)
operator|)
operator|)
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|piomode
operator|=
name|mode
expr_stmt|;
block|}
name|reg54
operator||=
literal|0x0400
expr_stmt|;
comment|/* Set UDMA reference clock (33/66/133MHz). */
name|reg54
operator|&=
operator|~
operator|(
literal|0x1001
operator|<<
name|devno
operator|)
expr_stmt|;
if|if
condition|(
name|mode
operator|>=
name|ATA_UDMA5
condition|)
name|reg54
operator||=
operator|(
literal|0x1000
operator|<<
name|devno
operator|)
expr_stmt|;
elseif|else
if|if
condition|(
name|mode
operator|>=
name|ATA_UDMA3
condition|)
name|reg54
operator||=
operator|(
literal|0x1
operator|<<
name|devno
operator|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x54
argument_list|,
name|reg54
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|/* Allow PIO/WDMA timing controls. */
name|reg40
operator|&=
operator|~
literal|0x00ff00ff
expr_stmt|;
name|reg40
operator||=
literal|0x40774077
expr_stmt|;
comment|/* Set PIO/WDMA timings. */
if|if
condition|(
name|target
operator|==
literal|0
condition|)
block|{
name|mask40
operator|=
literal|0x3300
expr_stmt|;
name|new40
operator|=
name|timings
index|[
name|ata_mode2idx
argument_list|(
name|piomode
argument_list|)
index|]
operator|<<
literal|8
expr_stmt|;
block|}
else|else
block|{
name|mask44
operator|=
literal|0x0f
expr_stmt|;
name|new44
operator|=
operator|(
operator|(
name|timings
index|[
name|ata_mode2idx
argument_list|(
name|piomode
argument_list|)
index|]
operator|&
literal|0x30
operator|)
operator|>>
literal|2
operator|)
operator||
operator|(
name|timings
index|[
name|ata_mode2idx
argument_list|(
name|piomode
argument_list|)
index|]
operator|&
literal|0x03
operator|)
expr_stmt|;
block|}
if|if
condition|(
name|ch
operator|->
name|unit
condition|)
block|{
name|mask40
operator|<<=
literal|16
expr_stmt|;
name|new40
operator|<<=
literal|16
expr_stmt|;
name|mask44
operator|<<=
literal|4
expr_stmt|;
name|new44
operator|<<=
literal|4
expr_stmt|;
block|}
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x40
argument_list|,
operator|(
name|reg40
operator|&
operator|~
name|mask40
operator|)
operator||
name|new40
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0x44
argument_list|,
operator|(
name|reg44
operator|&
operator|~
name|mask44
operator|)
operator||
name|new44
argument_list|,
literal|1
argument_list|)
expr_stmt|;
return|return
operator|(
name|mode
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sch_setmode
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|target
parameter_list|,
name|int
name|mode
parameter_list|)
block|{
name|device_t
name|parent
init|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
init|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
decl_stmt|;
name|u_int8_t
name|dtim
init|=
literal|0x80
operator|+
operator|(
name|target
operator|<<
literal|2
operator|)
decl_stmt|;
name|u_int32_t
name|tim
init|=
name|pci_read_config
argument_list|(
name|parent
argument_list|,
name|dtim
argument_list|,
literal|4
argument_list|)
decl_stmt|;
name|int
name|piomode
decl_stmt|;
name|mode
operator|=
name|min
argument_list|(
name|mode
argument_list|,
name|ctlr
operator|->
name|chip
operator|->
name|max_dma
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode
operator|>=
name|ATA_UDMA0
condition|)
block|{
name|tim
operator||=
operator|(
literal|0x1
operator|<<
literal|31
operator|)
expr_stmt|;
name|tim
operator|&=
operator|~
operator|(
literal|0x7
operator|<<
literal|16
operator|)
expr_stmt|;
name|tim
operator||=
operator|(
operator|(
name|mode
operator|&
name|ATA_MODE_MASK
operator|)
operator|<<
literal|16
operator|)
expr_stmt|;
name|piomode
operator|=
name|ATA_PIO4
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|mode
operator|>=
name|ATA_WDMA0
condition|)
block|{
name|tim
operator|&=
operator|~
operator|(
literal|0x1
operator|<<
literal|31
operator|)
expr_stmt|;
name|tim
operator|&=
operator|~
operator|(
literal|0x3
operator|<<
literal|8
operator|)
expr_stmt|;
name|tim
operator||=
operator|(
operator|(
name|mode
operator|&
name|ATA_MODE_MASK
operator|)
operator|<<
literal|8
operator|)
expr_stmt|;
name|piomode
operator|=
operator|(
name|mode
operator|==
name|ATA_WDMA0
operator|)
condition|?
name|ATA_PIO0
else|:
operator|(
name|mode
operator|==
name|ATA_WDMA1
operator|)
condition|?
name|ATA_PIO3
else|:
name|ATA_PIO4
expr_stmt|;
block|}
else|else
name|piomode
operator|=
name|mode
expr_stmt|;
name|tim
operator|&=
operator|~
operator|(
literal|0x7
operator|)
expr_stmt|;
name|tim
operator||=
operator|(
name|piomode
operator|&
literal|0x7
operator|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
name|dtim
argument_list|,
name|tim
argument_list|,
literal|4
argument_list|)
expr_stmt|;
return|return
operator|(
name|mode
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sata_getrev
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|target
parameter_list|)
block|{
name|struct
name|ata_channel
modifier|*
name|ch
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|uint32_t
name|status
decl_stmt|;
if|if
condition|(
name|ata_sata_scr_read
argument_list|(
name|ch
argument_list|,
name|target
argument_list|,
name|ATA_SSTATUS
argument_list|,
operator|&
name|status
argument_list|)
operator|==
literal|0
condition|)
return|return
operator|(
operator|(
name|status
operator|&
literal|0x0f0
operator|)
operator|>>
literal|4
operator|)
return|;
return|return
operator|(
literal|0xff
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sata_status
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ata_channel
modifier|*
name|ch
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|ata_sata_phy_check_events
argument_list|(
name|dev
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|ch
operator|->
name|flags
operator|&
name|ATA_NO_SLAVE
operator|)
operator|==
literal|0
condition|)
name|ata_sata_phy_check_events
argument_list|(
name|dev
argument_list|,
literal|1
argument_list|)
expr_stmt|;
return|return
name|ata_pci_status
argument_list|(
name|dev
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sata_ahci_read
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
modifier|*
name|result
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
decl_stmt|;
name|device_t
name|parent
decl_stmt|;
name|u_char
modifier|*
name|smap
decl_stmt|;
name|int
name|offset
decl_stmt|;
name|parent
operator|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ctlr
operator|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
expr_stmt|;
name|ch
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|port
operator|=
operator|(
name|port
operator|==
literal|1
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
name|smap
operator|=
name|ATA_INTEL_SMAP
argument_list|(
name|ctlr
argument_list|,
name|ch
argument_list|)
expr_stmt|;
name|offset
operator|=
literal|0x100
operator|+
name|smap
index|[
name|port
index|]
operator|*
literal|0x80
expr_stmt|;
switch|switch
condition|(
name|reg
condition|)
block|{
case|case
name|ATA_SSTATUS
case|:
name|reg
operator|=
literal|0x28
expr_stmt|;
break|break;
case|case
name|ATA_SCONTROL
case|:
name|reg
operator|=
literal|0x2c
expr_stmt|;
break|break;
case|case
name|ATA_SERROR
case|:
name|reg
operator|=
literal|0x30
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
operator|*
name|result
operator|=
name|ATA_INL
argument_list|(
name|ctlr
operator|->
name|r_res2
argument_list|,
name|offset
operator|+
name|reg
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sata_cscr_read
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
modifier|*
name|result
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
decl_stmt|;
name|device_t
name|parent
decl_stmt|;
name|u_char
modifier|*
name|smap
decl_stmt|;
name|parent
operator|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ctlr
operator|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
expr_stmt|;
name|ch
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|smap
operator|=
name|ATA_INTEL_SMAP
argument_list|(
name|ctlr
argument_list|,
name|ch
argument_list|)
expr_stmt|;
name|port
operator|=
operator|(
name|port
operator|==
literal|1
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
switch|switch
condition|(
name|reg
condition|)
block|{
case|case
name|ATA_SSTATUS
case|:
name|reg
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|ATA_SERROR
case|:
name|reg
operator|=
literal|1
expr_stmt|;
break|break;
case|case
name|ATA_SCONTROL
case|:
name|reg
operator|=
literal|2
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|ATA_INTEL_LOCK
argument_list|(
name|ctlr
argument_list|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0xa0
argument_list|,
literal|0x50
operator|+
name|smap
index|[
name|port
index|]
operator|*
literal|0x10
operator|+
name|reg
operator|*
literal|4
argument_list|,
literal|4
argument_list|)
expr_stmt|;
operator|*
name|result
operator|=
name|pci_read_config
argument_list|(
name|parent
argument_list|,
literal|0xa4
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|ATA_INTEL_UNLOCK
argument_list|(
name|ctlr
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sata_sidpr_read
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
modifier|*
name|result
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
decl_stmt|;
name|device_t
name|parent
decl_stmt|;
name|parent
operator|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ctlr
operator|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
expr_stmt|;
name|ch
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|port
operator|=
operator|(
name|port
operator|==
literal|1
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
switch|switch
condition|(
name|reg
condition|)
block|{
case|case
name|ATA_SSTATUS
case|:
name|reg
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|ATA_SCONTROL
case|:
name|reg
operator|=
literal|1
expr_stmt|;
break|break;
case|case
name|ATA_SERROR
case|:
name|reg
operator|=
literal|2
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|ATA_INTEL_LOCK
argument_list|(
name|ctlr
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTL
argument_list|(
name|ch
argument_list|,
name|ATA_IDX_ADDR
argument_list|,
operator|(
operator|(
name|ch
operator|->
name|unit
operator|*
literal|2
operator|+
name|port
operator|)
operator|<<
literal|8
operator|)
operator|+
name|reg
argument_list|)
expr_stmt|;
operator|*
name|result
operator|=
name|ATA_IDX_INL
argument_list|(
name|ch
argument_list|,
name|ATA_IDX_DATA
argument_list|)
expr_stmt|;
name|ATA_INTEL_UNLOCK
argument_list|(
name|ctlr
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sata_ahci_write
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
name|value
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
decl_stmt|;
name|device_t
name|parent
decl_stmt|;
name|u_char
modifier|*
name|smap
decl_stmt|;
name|int
name|offset
decl_stmt|;
name|parent
operator|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ctlr
operator|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
expr_stmt|;
name|ch
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|port
operator|=
operator|(
name|port
operator|==
literal|1
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
name|smap
operator|=
name|ATA_INTEL_SMAP
argument_list|(
name|ctlr
argument_list|,
name|ch
argument_list|)
expr_stmt|;
name|offset
operator|=
literal|0x100
operator|+
name|smap
index|[
name|port
index|]
operator|*
literal|0x80
expr_stmt|;
switch|switch
condition|(
name|reg
condition|)
block|{
case|case
name|ATA_SSTATUS
case|:
name|reg
operator|=
literal|0x28
expr_stmt|;
break|break;
case|case
name|ATA_SCONTROL
case|:
name|reg
operator|=
literal|0x2c
expr_stmt|;
break|break;
case|case
name|ATA_SERROR
case|:
name|reg
operator|=
literal|0x30
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|ATA_OUTL
argument_list|(
name|ctlr
operator|->
name|r_res2
argument_list|,
name|offset
operator|+
name|reg
argument_list|,
name|value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sata_cscr_write
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
name|value
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
decl_stmt|;
name|device_t
name|parent
decl_stmt|;
name|u_char
modifier|*
name|smap
decl_stmt|;
name|parent
operator|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ctlr
operator|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
expr_stmt|;
name|ch
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|smap
operator|=
name|ATA_INTEL_SMAP
argument_list|(
name|ctlr
argument_list|,
name|ch
argument_list|)
expr_stmt|;
name|port
operator|=
operator|(
name|port
operator|==
literal|1
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
switch|switch
condition|(
name|reg
condition|)
block|{
case|case
name|ATA_SSTATUS
case|:
name|reg
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|ATA_SERROR
case|:
name|reg
operator|=
literal|1
expr_stmt|;
break|break;
case|case
name|ATA_SCONTROL
case|:
name|reg
operator|=
literal|2
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|ATA_INTEL_LOCK
argument_list|(
name|ctlr
argument_list|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0xa0
argument_list|,
literal|0x50
operator|+
name|smap
index|[
name|port
index|]
operator|*
literal|0x10
operator|+
name|reg
operator|*
literal|4
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|parent
argument_list|,
literal|0xa4
argument_list|,
name|value
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|ATA_INTEL_UNLOCK
argument_list|(
name|ctlr
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_sata_sidpr_write
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
name|value
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
decl_stmt|;
name|device_t
name|parent
decl_stmt|;
name|parent
operator|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ctlr
operator|=
name|device_get_softc
argument_list|(
name|parent
argument_list|)
expr_stmt|;
name|ch
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|port
operator|=
operator|(
name|port
operator|==
literal|1
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
switch|switch
condition|(
name|reg
condition|)
block|{
case|case
name|ATA_SSTATUS
case|:
name|reg
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|ATA_SCONTROL
case|:
name|reg
operator|=
literal|1
expr_stmt|;
break|break;
case|case
name|ATA_SERROR
case|:
name|reg
operator|=
literal|2
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|ATA_INTEL_LOCK
argument_list|(
name|ctlr
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTL
argument_list|(
name|ch
argument_list|,
name|ATA_IDX_ADDR
argument_list|,
operator|(
operator|(
name|ch
operator|->
name|unit
operator|*
literal|2
operator|+
name|port
operator|)
operator|<<
literal|8
operator|)
operator|+
name|reg
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTL
argument_list|(
name|ch
argument_list|,
name|ATA_IDX_DATA
argument_list|,
name|value
argument_list|)
expr_stmt|;
name|ATA_INTEL_UNLOCK
argument_list|(
name|ctlr
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_31244_ch_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ata_pci_controller
modifier|*
name|ctlr
init|=
name|device_get_softc
argument_list|(
name|device_get_parent
argument_list|(
name|dev
argument_list|)
argument_list|)
decl_stmt|;
name|struct
name|ata_channel
modifier|*
name|ch
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|i
decl_stmt|;
name|int
name|ch_offset
decl_stmt|;
name|ata_pci_dmainit
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ch_offset
operator|=
literal|0x200
operator|+
name|ch
operator|->
name|unit
operator|*
literal|0x200
expr_stmt|;
for|for
control|(
name|i
operator|=
name|ATA_DATA
init|;
name|i
operator|<
name|ATA_MAX_RES
condition|;
name|i
operator|++
control|)
name|ch
operator|->
name|r_io
index|[
name|i
index|]
operator|.
name|res
operator|=
name|ctlr
operator|->
name|r_res2
expr_stmt|;
comment|/* setup ATA registers */
name|ch
operator|->
name|r_io
index|[
name|ATA_DATA
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x00
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_FEATURE
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x06
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_COUNT
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x08
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_SECTOR
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x0c
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_CYL_LSB
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x10
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_CYL_MSB
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x14
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_DRIVE
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x18
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_COMMAND
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x1d
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_ERROR
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x04
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_STATUS
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x1c
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_ALTSTAT
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x28
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_CONTROL
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x29
expr_stmt|;
comment|/* setup DMA registers */
name|ch
operator|->
name|r_io
index|[
name|ATA_SSTATUS
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x100
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_SERROR
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x104
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_SCONTROL
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x108
expr_stmt|;
comment|/* setup SATA registers */
name|ch
operator|->
name|r_io
index|[
name|ATA_BMCMD_PORT
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x70
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_BMSTAT_PORT
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x72
expr_stmt|;
name|ch
operator|->
name|r_io
index|[
name|ATA_BMDTP_PORT
index|]
operator|.
name|offset
operator|=
name|ch_offset
operator|+
literal|0x74
expr_stmt|;
name|ch
operator|->
name|flags
operator||=
name|ATA_NO_SLAVE
expr_stmt|;
name|ch
operator|->
name|flags
operator||=
name|ATA_SATA
expr_stmt|;
name|ata_pci_hw
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ch
operator|->
name|hw
operator|.
name|status
operator|=
name|ata_intel_31244_status
expr_stmt|;
name|ch
operator|->
name|hw
operator|.
name|tf_write
operator|=
name|ata_intel_31244_tf_write
expr_stmt|;
comment|/* enable PHY state change interrupt */
name|ATA_OUTL
argument_list|(
name|ctlr
operator|->
name|r_res2
argument_list|,
literal|0x4
argument_list|,
name|ATA_INL
argument_list|(
name|ctlr
operator|->
name|r_res2
argument_list|,
literal|0x04
argument_list|)
operator||
operator|(
literal|0x01
operator|<<
operator|(
name|ch
operator|->
name|unit
operator|<<
literal|3
operator|)
operator|)
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_31244_ch_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|ata_pci_dmafini
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ata_intel_31244_status
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
comment|/* do we have any PHY events ? */
name|ata_sata_phy_check_events
argument_list|(
name|dev
argument_list|,
operator|-
literal|1
argument_list|)
expr_stmt|;
comment|/* any drive action to take care of ? */
return|return
name|ata_pci_status
argument_list|(
name|dev
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ata_intel_31244_tf_write
parameter_list|(
name|struct
name|ata_request
modifier|*
name|request
parameter_list|)
block|{
name|struct
name|ata_channel
modifier|*
name|ch
init|=
name|device_get_softc
argument_list|(
name|request
operator|->
name|parent
argument_list|)
decl_stmt|;
ifndef|#
directive|ifndef
name|ATA_CAM
name|struct
name|ata_device
modifier|*
name|atadev
init|=
name|device_get_softc
argument_list|(
name|request
operator|->
name|dev
argument_list|)
decl_stmt|;
endif|#
directive|endif
if|if
condition|(
name|request
operator|->
name|flags
operator|&
name|ATA_R_48BIT
condition|)
block|{
name|ATA_IDX_OUTW
argument_list|(
name|ch
argument_list|,
name|ATA_FEATURE
argument_list|,
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|feature
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTW
argument_list|(
name|ch
argument_list|,
name|ATA_COUNT
argument_list|,
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|count
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTW
argument_list|(
name|ch
argument_list|,
name|ATA_SECTOR
argument_list|,
operator|(
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|>>
literal|16
operator|)
operator|&
literal|0xff00
operator|)
operator||
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|&
literal|0x00ff
operator|)
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTW
argument_list|(
name|ch
argument_list|,
name|ATA_CYL_LSB
argument_list|,
operator|(
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|>>
literal|24
operator|)
operator|&
literal|0xff00
operator|)
operator||
operator|(
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|>>
literal|8
operator|)
operator|&
literal|0x00ff
operator|)
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTW
argument_list|(
name|ch
argument_list|,
name|ATA_CYL_MSB
argument_list|,
operator|(
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|>>
literal|32
operator|)
operator|&
literal|0xff00
operator|)
operator||
operator|(
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|>>
literal|16
operator|)
operator|&
literal|0x00ff
operator|)
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTW
argument_list|(
name|ch
argument_list|,
name|ATA_DRIVE
argument_list|,
name|ATA_D_LBA
operator||
name|ATA_DEV
argument_list|(
name|request
operator|->
name|unit
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_FEATURE
argument_list|,
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|feature
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_COUNT
argument_list|,
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|count
argument_list|)
expr_stmt|;
ifndef|#
directive|ifndef
name|ATA_CAM
if|if
condition|(
name|atadev
operator|->
name|flags
operator|&
name|ATA_D_USE_CHS
condition|)
block|{
name|int
name|heads
decl_stmt|,
name|sectors
decl_stmt|;
if|if
condition|(
name|atadev
operator|->
name|param
operator|.
name|atavalid
operator|&
name|ATA_FLAG_54_58
condition|)
block|{
name|heads
operator|=
name|atadev
operator|->
name|param
operator|.
name|current_heads
expr_stmt|;
name|sectors
operator|=
name|atadev
operator|->
name|param
operator|.
name|current_sectors
expr_stmt|;
block|}
else|else
block|{
name|heads
operator|=
name|atadev
operator|->
name|param
operator|.
name|heads
expr_stmt|;
name|sectors
operator|=
name|atadev
operator|->
name|param
operator|.
name|sectors
expr_stmt|;
block|}
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_SECTOR
argument_list|,
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|%
name|sectors
operator|)
operator|+
literal|1
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_CYL_LSB
argument_list|,
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|/
operator|(
name|sectors
operator|*
name|heads
operator|)
operator|)
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_CYL_MSB
argument_list|,
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|/
operator|(
name|sectors
operator|*
name|heads
operator|)
operator|)
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_DRIVE
argument_list|,
name|ATA_D_IBM
operator||
name|ATA_DEV
argument_list|(
name|request
operator|->
name|unit
argument_list|)
operator||
operator|(
operator|(
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|%
operator|(
name|sectors
operator|*
name|heads
operator|)
operator|)
operator|/
name|sectors
operator|)
operator|&
literal|0xf
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
endif|#
directive|endif
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_SECTOR
argument_list|,
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_CYL_LSB
argument_list|,
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_CYL_MSB
argument_list|,
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|>>
literal|16
argument_list|)
expr_stmt|;
name|ATA_IDX_OUTB
argument_list|(
name|ch
argument_list|,
name|ATA_DRIVE
argument_list|,
name|ATA_D_IBM
operator||
name|ATA_D_LBA
operator||
name|ATA_DEV
argument_list|(
name|request
operator|->
name|unit
argument_list|)
operator||
operator|(
operator|(
name|request
operator|->
name|u
operator|.
name|ata
operator|.
name|lba
operator|>>
literal|24
operator|)
operator|&
literal|0x0f
operator|)
argument_list|)
expr_stmt|;
ifndef|#
directive|ifndef
name|ATA_CAM
block|}
endif|#
directive|endif
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|ata_intel_31244_reset
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ata_channel
modifier|*
name|ch
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
if|if
condition|(
name|ata_sata_phy_reset
argument_list|(
name|dev
argument_list|,
operator|-
literal|1
argument_list|,
literal|1
argument_list|)
condition|)
name|ata_generic_reset
argument_list|(
name|dev
argument_list|)
expr_stmt|;
else|else
name|ch
operator|->
name|devices
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_expr_stmt
name|ATA_DECLARE_DRIVER
argument_list|(
name|ata_intel
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|MODULE_DEPEND
argument_list|(
name|ata_intel
argument_list|,
name|ata_ahci
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

