// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_ipv4_lshiftWordByOctet_64_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tx_udp2ipFifo_dout,
        tx_udp2ipFifo_num_data_valid,
        tx_udp2ipFifo_fifo_cap,
        tx_udp2ipFifo_empty_n,
        tx_udp2ipFifo_read,
        tx_shift2ipv4Fifo_din,
        tx_shift2ipv4Fifo_num_data_valid,
        tx_shift2ipv4Fifo_fifo_cap,
        tx_shift2ipv4Fifo_full_n,
        tx_shift2ipv4Fifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] tx_udp2ipFifo_dout;
input  [1:0] tx_udp2ipFifo_num_data_valid;
input  [1:0] tx_udp2ipFifo_fifo_cap;
input   tx_udp2ipFifo_empty_n;
output   tx_udp2ipFifo_read;
output  [127:0] tx_shift2ipv4Fifo_din;
input  [3:0] tx_shift2ipv4Fifo_num_data_valid;
input  [3:0] tx_shift2ipv4Fifo_fifo_cap;
input   tx_shift2ipv4Fifo_full_n;
output   tx_shift2ipv4Fifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_udp2ipFifo_read;
reg[127:0] tx_shift2ipv4Fifo_din;
reg tx_shift2ipv4Fifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] ls_writeRemainder_2_load_load_fu_130_p1;
wire   [0:0] tmp_171_i_nbreadreq_fu_78_p3;
reg    ap_predicate_op18_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] ls_writeRemainder_2_load_reg_311;
reg   [0:0] tmp_171_i_reg_325;
reg    ap_predicate_op45_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ls_writeRemainder_2;
reg   [63:0] prevWord_data_V_2;
reg   [7:0] prevWord_keep_V_1;
reg   [0:0] ls_firstWord_2;
reg    tx_shift2ipv4Fifo_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_udp2ipFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] p_Val2_s_reg_315;
reg   [7:0] p_Val2_18_reg_320;
wire   [31:0] trunc_ln628_fu_164_p1;
reg   [31:0] trunc_ln628_reg_332;
reg   [3:0] tmp_173_i7_reg_338;
wire   [0:0] sendWord_last_V_fu_188_p2;
reg   [0:0] sendWord_last_V_reg_344;
wire   [0:0] ap_phi_reg_pp0_iter0_ls_firstWord_2_new_0_i_reg_99;
reg   [0:0] ap_phi_reg_pp0_iter1_ls_firstWord_2_new_0_i_reg_99;
wire   [0:0] currWord_last_V_fu_156_p3;
wire   [0:0] xor_ln901_fu_206_p2;
wire   [63:0] currWord_data_V_fu_142_p1;
wire   [127:0] zext_ln1288_fu_283_p1;
reg    ap_block_pp0_stage0_01001;
wire   [127:0] zext_ln1255_fu_306_p1;
wire   [3:0] tmp_174_i8_fu_178_p4;
wire   [31:0] grp_fu_112_p4;
wire   [3:0] grp_fu_121_p4;
wire   [63:0] p_Result_s_fu_228_p3;
wire   [63:0] p_Result_22_fu_242_p3;
wire   [7:0] p_Result_21_fu_235_p3;
wire   [7:0] p_Result_23_fu_249_p3;
wire   [7:0] select_ln1269_fu_264_p3;
wire   [63:0] sendWord_data_V_6_fu_256_p3;
wire   [73:0] or_ln1288_1_i_fu_272_p5;
wire   [72:0] zext_ln1255_cast_fu_294_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_127;
reg    ap_condition_131;
reg    ap_condition_124;
reg    ap_condition_153;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ls_writeRemainder_2 = 1'd0;
#0 prevWord_data_V_2 = 64'd0;
#0 prevWord_keep_V_1 = 8'd0;
#0 ls_firstWord_2 = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((1'b1 == ap_condition_131)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_2_new_0_i_reg_99 <= 1'd0;
        end else if ((1'b1 == ap_condition_127)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_2_new_0_i_reg_99 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_2_new_0_i_reg_99 <= ap_phi_reg_pp0_iter0_ls_firstWord_2_new_0_i_reg_99;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((ls_writeRemainder_2_load_load_fu_130_p1 == 1'd1)) begin
            ls_writeRemainder_2 <= 1'd0;
        end else if ((1'b1 == ap_condition_127)) begin
            ls_writeRemainder_2 <= xor_ln901_fu_206_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_171_i_reg_325 == 1'd1) & (ls_writeRemainder_2_load_reg_311 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ls_firstWord_2 <= ap_phi_reg_pp0_iter1_ls_firstWord_2_new_0_i_reg_99;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ls_writeRemainder_2_load_reg_311 <= ls_writeRemainder_2;
        p_Val2_18_reg_320 <= prevWord_keep_V_1;
        p_Val2_s_reg_315 <= prevWord_data_V_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_171_i_nbreadreq_fu_78_p3 == 1'd1) & (ls_writeRemainder_2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        prevWord_data_V_2 <= currWord_data_V_fu_142_p1;
        prevWord_keep_V_1 <= {{tx_udp2ipFifo_dout[71:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_171_i_nbreadreq_fu_78_p3 == 1'd1) & (ls_writeRemainder_2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sendWord_last_V_reg_344 <= sendWord_last_V_fu_188_p2;
        tmp_173_i7_reg_338 <= {{tx_udp2ipFifo_dout[67:64]}};
        trunc_ln628_reg_332 <= trunc_ln628_fu_164_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_171_i_reg_325 <= tmp_171_i_nbreadreq_fu_78_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ls_writeRemainder_2_load_reg_311 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op45_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tx_shift2ipv4Fifo_blk_n = tx_shift2ipv4Fifo_full_n;
    end else begin
        tx_shift2ipv4Fifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_153)) begin
        if ((ls_writeRemainder_2_load_reg_311 == 1'd1)) begin
            tx_shift2ipv4Fifo_din = zext_ln1255_fu_306_p1;
        end else if ((ap_predicate_op45_write_state2 == 1'b1)) begin
            tx_shift2ipv4Fifo_din = zext_ln1288_fu_283_p1;
        end else begin
            tx_shift2ipv4Fifo_din = 'bx;
        end
    end else begin
        tx_shift2ipv4Fifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_2_load_reg_311 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op45_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tx_shift2ipv4Fifo_write = 1'b1;
    end else begin
        tx_shift2ipv4Fifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op18_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_udp2ipFifo_blk_n = tx_udp2ipFifo_empty_n;
    end else begin
        tx_udp2ipFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op18_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_udp2ipFifo_read = 1'b1;
    end else begin
        tx_udp2ipFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_2_load_reg_311 == 1'd1) & (tx_shift2ipv4Fifo_full_n == 1'b0)) | ((ap_predicate_op45_write_state2 == 1'b1) & (tx_shift2ipv4Fifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (tx_udp2ipFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_2_load_reg_311 == 1'd1) & (tx_shift2ipv4Fifo_full_n == 1'b0)) | ((ap_predicate_op45_write_state2 == 1'b1) & (tx_shift2ipv4Fifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (tx_udp2ipFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_2_load_reg_311 == 1'd1) & (tx_shift2ipv4Fifo_full_n == 1'b0)) | ((ap_predicate_op45_write_state2 == 1'b1) & (tx_shift2ipv4Fifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (tx_udp2ipFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (tx_udp2ipFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ls_writeRemainder_2_load_reg_311 == 1'd1) & (tx_shift2ipv4Fifo_full_n == 1'b0)) | ((ap_predicate_op45_write_state2 == 1'b1) & (tx_shift2ipv4Fifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_124 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_127 = ((tmp_171_i_nbreadreq_fu_78_p3 == 1'd1) & (ls_writeRemainder_2 == 1'd0) & (currWord_last_V_fu_156_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_131 = ((tmp_171_i_nbreadreq_fu_78_p3 == 1'd1) & (ls_writeRemainder_2 == 1'd0) & (currWord_last_V_fu_156_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_153 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ls_firstWord_2_new_0_i_reg_99 = 'bx;

always @ (*) begin
    ap_predicate_op18_read_state1 = ((tmp_171_i_nbreadreq_fu_78_p3 == 1'd1) & (ls_writeRemainder_2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op45_write_state2 = ((tmp_171_i_reg_325 == 1'd1) & (ls_writeRemainder_2_load_reg_311 == 1'd0));
end

assign currWord_data_V_fu_142_p1 = tx_udp2ipFifo_dout[63:0];

assign currWord_last_V_fu_156_p3 = tx_udp2ipFifo_dout[128'd72];

assign grp_fu_112_p4 = {{p_Val2_s_reg_315[63:32]}};

assign grp_fu_121_p4 = {{p_Val2_18_reg_320[7:4]}};

assign ls_writeRemainder_2_load_load_fu_130_p1 = ls_writeRemainder_2;

assign or_ln1288_1_i_fu_272_p5 = {{{{{{1'd0}, {sendWord_last_V_reg_344}}}, {select_ln1269_fu_264_p3}}}, {sendWord_data_V_6_fu_256_p3}};

assign p_Result_21_fu_235_p3 = {{tmp_173_i7_reg_338}, {4'd15}};

assign p_Result_22_fu_242_p3 = {{trunc_ln628_reg_332}, {grp_fu_112_p4}};

assign p_Result_23_fu_249_p3 = {{tmp_173_i7_reg_338}, {grp_fu_121_p4}};

assign p_Result_s_fu_228_p3 = {{trunc_ln628_reg_332}, {32'd0}};

assign select_ln1269_fu_264_p3 = ((ls_firstWord_2[0:0] == 1'b1) ? p_Result_21_fu_235_p3 : p_Result_23_fu_249_p3);

assign sendWord_data_V_6_fu_256_p3 = ((ls_firstWord_2[0:0] == 1'b1) ? p_Result_s_fu_228_p3 : p_Result_22_fu_242_p3);

assign sendWord_last_V_fu_188_p2 = ((tmp_174_i8_fu_178_p4 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_171_i_nbreadreq_fu_78_p3 = tx_udp2ipFifo_empty_n;

assign tmp_174_i8_fu_178_p4 = {{tx_udp2ipFifo_dout[71:68]}};

assign trunc_ln628_fu_164_p1 = tx_udp2ipFifo_dout[31:0];

assign xor_ln901_fu_206_p2 = (sendWord_last_V_fu_188_p2 ^ 1'd1);

assign zext_ln1255_cast_fu_294_p5 = {{{{{{5'd16}, {grp_fu_121_p4}}}, {32'd0}}}, {grp_fu_112_p4}};

assign zext_ln1255_fu_306_p1 = zext_ln1255_cast_fu_294_p5;

assign zext_ln1288_fu_283_p1 = or_ln1288_1_i_fu_272_p5;

endmodule //rocev2_top_ipv4_lshiftWordByOctet_64_2_s
