# π“ DSP Radix-2 FFT Filter Design ν”„λ΅μ νΈ

### π“ λ©μ°¨ (Table of Contents)

[ν”„λ΅μ νΈ κ°μ”](#-ν”„λ΅μ νΈ-κ°μ”)
[μ—­ν•  λ¶„λ‹΄](#οΈ-μ—­ν• -λ¶„λ‹΄)
[κ°λ° ν™κ²½](#-κ°λ°-ν™κ²½)
[ν”„λ΅μ νΈ κµ¬μ΅°](#-ν”„λ΅μ νΈ-κµ¬μ΅°)
[μ•κ³ λ¦¬μ¦ κ²€μ¦](#-μ•κ³ λ¦¬μ¦-κ²€μ¦)
[κ²€μ¦ λ° μ‹λ®¬λ μ΄μ…](#-κ²€μ¦-λ°-μ‹λ®¬λ μ΄μ…)
[Trouble Shooting](#οΈ-trouble-shooting)
[κ³ μ°°](#-κ³ μ°°)

---

### π― ν”„λ΅μ νΈ κ°μ”
- **λ©ν‘**  
  - Radix-2 FFTμ Butterfly κµ¬μ΅° λ° νμ΄ν”„λΌμΈ λ™μ‘μ„ MATLABμΌλ΅ κ²€μ¦  
  - λ‹¤μ–‘ν• μμΉ ν‘ν„(Floating-Point, Fixed-Point (Q-format), BFP, CBFP)μ μ„¤κ³„ μ°¨μ΄ λ¶„μ„  
  - RTL μ„¤κ³„ κΈ°λ° FPGA μ‹¤ν—μ„ ν†µν•΄ μ •λ°€λ„, μ—°μ‚° ν¨μ¨, μ§€μ—°(latency), λ¦¬μ†μ¤ ν¨μ¨μ„± λ“±μ„ λΉ„κµ ν‰κ°€ν•¨μΌλ΅μ¨ μ„¤κ³„ μ „ κ³Όμ •μ„ μµνλ” κ²ƒ  

---

### π™‹β€β™‚οΈ μ—­ν•  λ¶„λ‹΄

---

### π’» κ°λ° ν™κ²½

- **EDA Tools**: Xilinx Vivado HLx Editions, Synopsys VCS, Synopsys Verdi  
- **Languages**: SystemVerilog, MATLAB  
- **IDE / Tools**: Visual Studio Code, MobaXterm  

---

### π“‚ ν”„λ΅μ νΈ κµ¬μ΅°

```
FFT-Design/
β”β”€β”€ docs/           # μ„¤κ³„ λ³΄κ³ μ„, μ°Έκ³  μλ£
β”β”€β”€ software/        # μ•κ³ λ¦¬μ¦ κ²€μ¦
β”β”€β”€ hardware/   
β”‚    β”β”€β”€ rtl/        # SystemVerilog μ„¤κ³„ μ†μ¤
β”‚    β”β”€β”€ sim/        # μ‹λ®¬λ μ΄μ… μ¤ν¬λ¦½νΈ
β”‚    β”β”€β”€ syn/        # ν•©μ„± μ¤ν¬λ¦½νΈ λ° λ¦¬ν¬νΈ
β”‚    β””β”€β”€ testbench/  # μ‹λ®¬λ μ΄μ… ν…μ¤νΈλ²¤μΉ
β””β”€β”€ README.md
```

---

### π” μ•κ³ λ¦¬μ¦ κ²€μ¦

π“‚ [μ°Έκ³ λ¬Έν—](./FFT-Design/Docs/A new approach to pipeline FFT processor.pdf)
π“‚ [MATLAB μ•κ³ λ¦¬μ¦ κ²€μ¦ μ½”λ“](./FFT-Design/Software)

---

### π” κ²€μ¦ λ° μ‹λ®¬λ μ΄μ…

π” RTL Level κ²€μ¦ (Synopsys μ‹λ®¬λ μ΄μ…)

- μ£Όμ” λ¨λ“: Butterfly λ‹¨μ„ μ—°μ‚°, νμ΄ν”„λΌμΈ λ μ§€μ¤ν„°, Twiddle ROM, μ μ–΄ λ΅μ§, BFP/CBFP λ¨λ“ λ“±  
- λ°μ΄ν„° νλ¦„, μ μ–΄ μ‹ νΈ, λ¨λ“ μΈν„°νμ΄μ¤ λ° μ—­ν•  μ„¤λ…  

---

π” Gate Level κ²€μ¦ (Synopsys μ‹λ®¬λ μ΄μ…)
- ν•©μ„± λ„κµ¬ (μ: Synopsys Design Compiler) μ‚¬μ©  
- λ©΄μ (area), νƒ€μ΄λ°(timing), νμ› λ° ν΄λ΅ μ μ•½ λ“± λ¶„μ„ 

---

π” FPGA κ²€μ¦ (Vivado μ‹λ®¬λ μ΄μ…)
- FPGAμ—μ„μ μ‹¤μ  λ™μ‘ μ‹ν—, λ¦¬μ†μ¤(utilization)

---

### π› οΈ Trouble Shooting

---

### π§  κ³ μ°°

---