Analysis & Elaboration report for MIPS_SC
Wed Jun 29 02:16:02 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Adder:MIPS_Adder1
  5. Parameter Settings for User Entity Instance: Adder:MIPS_Adder2
  6. Parameter Settings for User Entity Instance: mux:MIPS_mux1
  7. Parameter Settings for User Entity Instance: mux:MIPS_mux2
  8. Parameter Settings for User Entity Instance: mux:MIPS_mux3
  9. Parameter Settings for User Entity Instance: mux:MIPS_mux4
 10. Parameter Settings for User Entity Instance: mux:MIPS_mux5
 11. Analysis & Elaboration Settings
 12. Port Connectivity Checks: "Adder:MIPS_Adder1"
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Jun 29 02:16:02 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; MIPS_SC                                     ;
; Top-level Entity Name              ; MIPS                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:MIPS_Adder1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; size           ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:MIPS_Adder2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; size           ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MIPS_mux1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WORD_LENGTH    ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MIPS_mux2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MIPS_mux3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MIPS_mux4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MIPS_mux5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WORD_LENGTH    ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS               ; MIPS_SC            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Adder:MIPS_Adder1" ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; SrcB[31..1] ; Input ; Info     ; Stuck at GND ;
; SrcB[0]     ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Jun 29 02:15:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_SC -c MIPS_SC --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/quartus/Diplomado/mips_single_cycle/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/quartus/Diplomado/mips_single_cycle/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_tb.v
    Info (12023): Found entity 1: data_memory_tb File: C:/quartus/Diplomado/mips_single_cycle/data_memory_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/quartus/Diplomado/mips_single_cycle/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/quartus/Diplomado/mips_single_cycle/ALUControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: inst_mem File: C:/quartus/Diplomado/mips_single_cycle/inst_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem_tb.v
    Info (12023): Found entity 1: inst_mem_tb File: C:/quartus/Diplomado/mips_single_cycle/inst_mem_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file signext.v
    Info (12023): Found entity 1: SignExt File: C:/quartus/Diplomado/mips_single_cycle/SignExt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.v
    Info (12023): Found entity 1: control_unit_tb File: C:/quartus/Diplomado/mips_single_cycle/control_unit_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder File: C:/quartus/Diplomado/mips_single_cycle/Adder.v Line: 1
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus Prime megafunction library File: C:/quartus/Diplomado/mips_single_cycle/mux.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux File: C:/quartus/Diplomado/mips_single_cycle/mux.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file branch_decoder.v
    Info (12023): Found entity 1: branch_decoder File: C:/quartus/Diplomado/mips_single_cycle/branch_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/quartus/Diplomado/mips_single_cycle/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: MIPS File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file mips_tb.v
    Info (12023): Found entity 1: MIPS_tb File: C:/quartus/Diplomado/mips_single_cycle/MIPS_tb.v Line: 2
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Info (12128): Elaborating entity "PC" for hierarchy "PC:MIPS_PC" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 27
Info (12128): Elaborating entity "inst_mem" for hierarchy "inst_mem:MIPS_inst_mem" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 29
Warning (10850): Verilog HDL warning at inst_mem.v(11): number of words (20) in memory file does not match the number of elements in the address range [0:255] File: C:/quartus/Diplomado/mips_single_cycle/inst_mem.v Line: 11
Warning (10030): Net "Mem.data_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/quartus/Diplomado/mips_single_cycle/inst_mem.v Line: 8
Warning (10030): Net "Mem.waddr_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/quartus/Diplomado/mips_single_cycle/inst_mem.v Line: 8
Warning (10030): Net "Mem.we_a" at inst_mem.v(8) has no driver or initial value, using a default initial value '0' File: C:/quartus/Diplomado/mips_single_cycle/inst_mem.v Line: 8
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:MIPS_register_file" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 31
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MIPS_ALU" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 33
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:MIPS_ALUControl" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 35
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:MIPS_data_memory" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 37
Warning (10850): Verilog HDL warning at data_memory.v(14): number of words (255) in memory file does not match the number of elements in the address range [0:255] File: C:/quartus/Diplomado/mips_single_cycle/data_memory.v Line: 14
Info (12128): Elaborating entity "SignExt" for hierarchy "SignExt:MIPS_SignExt" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 39
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:MIPS_control_unit" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 41
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(11): incomplete case statement has no default case item File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "Jump", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "BEQ", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "BNE", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "ALUOp[0]" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "ALUOp[1]" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "BNE" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "BEQ" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "MemWrite" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "RegWrite" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "MemtoReg" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "ALUSrc" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "RegDst" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (10041): Inferred latch for "Jump" at control_unit.v(11) File: C:/quartus/Diplomado/mips_single_cycle/control_unit.v Line: 11
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:MIPS_Adder1" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 43
Info (12128): Elaborating entity "branch_decoder" for hierarchy "branch_decoder:MIPS_branch_decoder" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 47
Info (12128): Elaborating entity "mux" for hierarchy "mux:MIPS_mux1" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 49
Info (12128): Elaborating entity "mux" for hierarchy "mux:MIPS_mux2" File: C:/quartus/Diplomado/mips_single_cycle/MIPS.v Line: 51
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Wed Jun 29 02:16:02 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:14


