orpsoc
======

## What's OpenRISC?

OpenRISC is a processor design that is released under LGPL.
This design can be implemented and run both FPGA and ASIC.
Specification is here: http://openrisc.net/or1200-spec.html

## How to simulate OpenRISC?

### Dependencies

### Preparation

### Run

## How to build and run on FPGA?

### Dependencies

### Preparation

### Synthesis

### Append an excutable

## How to run a first program on it?

## OpenRISC Project web site

OpenRISC has two web site.
- http://opencores.org/or1k
- http://openrisc.net

And also, there are more sites for OpenRISC users.

wiki: http://opencores.org/or1k/OR1K:Community_portal
Mailing lists: http://lists.openrisc.net/ http://lists.opencores.org/
forum: http://opencores.org/forum,OpenRISC
git: https://github.com/openrisc
IRC log: http://juliusbaxter.net/openrisc-irc/

## Hacks

