[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2022.1.226.3.17
[EFX-0000 INFO] Compiled: Nov 25 2022.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

D:\Work\adv7393_axi\src\adv7393_sync_gen.sv(24): ERROR: cannot open include file 'macro.svh' (SORT-1015)
D:\Work\adv7393_axi\src\axi_pkg.sv(3): ERROR: cannot open include file 'macro.svh' (SORT-1015)
D:\Work\adv7393_axi\src\fifo_rd_dconv.sv(23): ERROR: cannot open include file 'macro.svh' (SORT-1015)
INFO: Read project database "D:/Work/adv7393_axi/syn/syn.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "D:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'D:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\adv7393_pkg.sv' (VERI-1482)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(93): WARNING: converting concatenation to assignment pattern (VERI-1905)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(4): WARNING: parameter 'M_AXI_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(5): WARNING: parameter 'S_AXI_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(6): WARNING: parameter 'S_AXI_AWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(7): WARNING: parameter 'CSR_ENABLE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(8): WARNING: parameter 'TEST_ENABLE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(9): WARNING: parameter 'VERSION' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(11): WARNING: parameter 'REG_WIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(12): WARNING: parameter 'PIXELS_PER_SYMBOL' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(55): WARNING: parameter 'BASE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(56): WARNING: parameter 'LINE_STEP' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(57): WARNING: parameter 'COUNT' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(59): WARNING: parameter 'LINE_LEN' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(60): WARNING: parameter 'LINES' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(61): WARNING: parameter 'BUFFER_DEPTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(62): WARNING: parameter 'BUFFER_COUNT' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(63): WARNING: parameter 'BUFFER_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(64): WARNING: parameter 'LINES_CNT_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(66): WARNING: parameter 'LINE_LEN_ACT_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(67): WARNING: parameter 'LINE_LEN_BLANK_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(68): WARNING: parameter 'LINE_LEN_T' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(69): WARNING: parameter 'LINE_LEN_CNT_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(70): WARNING: parameter 'HSYNC_W' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(72): WARNING: parameter 'OUT_DWIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(108): WARNING: parameter 'PIXEL_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(109): WARNING: parameter 'PIXEL_STORED_SIZE' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(110): WARNING: parameter 'COMPRESSED_WIDTH' declared inside package 'adv7393_pkg' shall be treated as localparam (VERI-2418)
D:\Work\adv7393_axi\src\adv7393_pkg.sv(113): WARNING: variable 'ret' must explicitly be declared as automatic or static (VERI-2013)
-- Analyzing Verilog file 'D:\Work\adv7393_axi\src\axi_pkg.sv' (VERI-1482)
D:\Work\adv7393_axi\src\axi_pkg.sv(53): WARNING: use of undefined macro 'ALIGNED' (VERI-1158)
-- Verilog file 'D:\Work\adv7393_axi\src\axi_pkg.sv' ignored due to errors (VERI-1483)
INFO: Analysis took 0.0108827 seconds.
INFO: 	Analysis took 0 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 54.228 MB, end = 54.568 MB, delta = 0.34 MB
INFO: 	Analysis peak virtual memory usage = 54.576 MB
INFO: Analysis resident set memory usage: begin = 55.528 MB, end = 58.072 MB, delta = 2.544 MB
INFO: 	Analysis peak resident set memory usage = 58.076 MB
INFO: ***** Ending Analysis ... *****
D:\Work\adv7393_axi\src\axi_pkg.sv(3): ERROR: cannot open include file 'macro.svh' (VERI-1245)
D:\Work\adv7393_axi\src\axi_pkg.sv(23): ERROR: syntax error near '}' (VERI-1137)
D:\Work\adv7393_axi\src\axi_pkg.sv(53): ERROR: syntax error near ',' (VERI-1137)
D:\Work\adv7393_axi\src\axi_pkg.sv(58): ERROR: syntax error near 'transSizeInBytes' (VERI-1137)
D:\Work\adv7393_axi\src\axi_pkg.sv(59): ERROR: syntax error near 'burstLenFloor' (VERI-1137)
D:\Work\adv7393_axi\src\axi_pkg.sv(60): ERROR: syntax error near ',' (VERI-1137)
D:\Work\adv7393_axi\src\axi_pkg.sv(62): ERROR: syntax error near 'else' (VERI-1137)
D:\Work\adv7393_axi\src\axi_pkg.sv(62): ERROR: SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344)
D:\Work\adv7393_axi\src\axi_pkg.sv(71): ERROR: 'AxiResp_t' is not a valid package or class type prefix for '::' (VERI-1677)
D:\Work\adv7393_axi\src\axi_pkg.sv(58): ERROR: 'transSizeInBytes' is not declared (VERI-1128)
D:\Work\adv7393_axi\src\axi_pkg.sv(59): ERROR: 'burstLenFloor' is not declared (VERI-1128)
D:\Work\adv7393_axi\src\axi_pkg.sv(61): ERROR: 'burstLenFloor' is not declared (VERI-1128)
D:\Work\adv7393_axi\src\axi_pkg.sv(63): ERROR: 'burstLenFloor' is not declared (VERI-1128)
D:\Work\adv7393_axi\src\axi_pkg.sv(74): ERROR: package 'axi_pkg' is ignored due to previous errors (VERI-1072)
