[
    {
        "title": "Editorial Board / Aims and Scope",
        "url": "https://www.sciencedirect.com/science/article/pii/S1383762109000654"
    },
    {
        "title": "Analysis of network processing workloads",
        "url": "https://www.sciencedirect.com/science/article/pii/S1383762109000514"
    },
    {
        "title": "Access region cache with register guided memory reference partitioning",
        "url": "https://www.sciencedirect.com/science/article/pii/S1383762109000526"
    },
    {
        "title": "Reusability-aware cache memory sharing for chip multiprocessors with private L2 caches",
        "url": "https://www.sciencedirect.com/science/article/pii/S1383762109000599"
    },
    {
        "title": "Accurate and efficient processor performance prediction via regression tree based modeling",
        "url": "https://www.sciencedirect.com/science/article/pii/S1383762109000605"
    },
    {
        "title": "A secure digital camera architecture for integrated real-time digital rights management",
        "url": "https://www.sciencedirect.com/science/article/pii/S1383762109000617"
    }
]