#ifndef __AUTO_HEADER_H__
#define __AUTO_HEADER_H__

#define AMD_MB_EN
#define RC_BDF_PATCH "00:03.1"
#define DEV_BDF_PATCH "08:00.0"
#define RC_PCI_EXP_CAP_OFFSET 0x58
#define RC_PCI_EXP_REG_DEVICE_CONTROL "00:03.1 60"
#define RC_PCI_EXP_REG_LINK_CAPABILITY "00:03.1 64"
#define RC_PCI_EXP_REG_LINK_CONTROL "00:03.1 68"
#define RC_PCI_EXP_REG_LINK_CONTROL2 "00:03.1 88"
#define RC_PCI_HDR_REG_BRIDGE_CONTROL "00:03.1 3E"
#define RC_PCIE_LTR_CAP_OFFSET 0x0
#define RC_PCIE_L1SS_CAP_OFFSET 0x0
#define RC_PCIE_L1SS_REG_CAP "00:03.1 xx"
#define RC_PCIE_L1SS_REG_CTRL1 "00:03.1 xx"
#define RC_PCIE_L1SS_REG_CTRL2 "00:03.1 xx"
#define RC_PCIE_L1SS_REG_STATUS "00:03.1 xx"

#endif /* __AUTO_HEADER_H_ */
