// Seed: 3894764967
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tri0 id_3;
  assign module_1.id_0 = 0;
  specify
    (id_4 - => id_5) = (-1'b0 : -1  : 1, id_3 == id_5  : id_2  : id_3);
  endspecify
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4
    , id_9,
    output wand id_5,
    output tri1 id_6,
    input supply1 id_7
);
  assign id_5 = id_9 & id_7;
  assign id_1 = -1 ? -1 : id_3;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
