{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 17:06:21 2015 " "Info: Processing started: Tue Dec 15 17:06:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_gen -c clk_gen " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clk_gen -c clk_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Info (12023): Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "mod_10_counter.v(28) " "Warning (10263): Verilog HDL Event Control warning at mod_10_counter.v(28): event expression contains \"\|\" or \"\|\|\"" {  } { { "mod_10_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/mod_10_counter.v" 28 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_10_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_10_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10_counter " "Info (12023): Found entity 1: mod_10_counter" {  } { { "mod_10_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/mod_10_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_async_reset.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file dff_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_async_reset " "Info (12023): Found entity 1: dff_async_reset" {  } { { "dff_async_reset.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/dff_async_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_25000000.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file counter_mod_25000000.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_25000000 " "Info (12023): Found entity 1: counter_mod_25000000" {  } { { "counter_mod_25000000.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/counter_mod_25000000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info (12023): Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mode_selector " "Info (12023): Found entity 2: mode_selector" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seg " "Info (12023): Found entity 1: bcd_to_seg" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/bcd_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_6_re_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_6_re_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_06_re_counter " "Info (12023): Found entity 1: mod_06_re_counter" {  } { { "mod_6_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/mod_6_re_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_10_re_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_10_re_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10_re_counter " "Info (12023): Found entity 1: mod_10_re_counter" {  } { { "mod_10_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/mod_10_re_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_24_re_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_24_re_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_24_re_counter " "Info (12023): Found entity 1: mod_24_re_counter" {  } { { "mod_24_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/mod_24_re_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_12_re_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_12_re_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_12_re_counter " "Info (12023): Found entity 1: mod_12_re_counter" {  } { { "mod_12_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/mod_12_re_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_counter_decoder.v(20) " "Warning (10268): Verilog HDL information at led_counter_decoder.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/led_counter_decoder.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter_decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file led_counter_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_counter_decoder " "Info (12023): Found entity 1: led_counter_decoder" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/led_counter_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count1 clk_gen.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(45): created implicit net for \"game_count1\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count2 clk_gen.v(46) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(46): created implicit net for \"game_count2\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count3 clk_gen.v(47) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(47): created implicit net for \"game_count3\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count4 clk_gen.v(48) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(48): created implicit net for \"game_count4\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count5 clk_gen.v(49) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(49): created implicit net for \"game_count5\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count6 clk_gen.v(50) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(50): created implicit net for \"game_count6\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count8 clk_gen.v(52) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(52): created implicit net for \"game_count8\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button clk_gen.v(56) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(56): created implicit net for \"button\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1_button3 clk_gen.v(65) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(65): created implicit net for \"sw1_button3\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw2_button3 clk_gen.v(65) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(65): created implicit net for \"sw2_button3\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch1 clk_gen.v(66) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(66): created implicit net for \"switch1\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch2 clk_gen.v(66) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(66): created implicit net for \"switch2\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch1and2 clk_gen.v(67) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(67): created implicit net for \"switch1and2\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "toggle_key clk_gen.v(93) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(93): created implicit net for \"toggle_key\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_gen " "Info (12127): Elaborating entity \"clk_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR9 clk_gen.v(25) " "Warning (10034): Output port \"LEDR9\" at clk_gen.v(25) has no driver" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:SSD1 " "Info (12128): Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:SSD1\"" {  } { { "clk_gen.v" "SSD1" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_ap_decoder.v 1 1 " "Warning (12125): Using design file seven_seg_ap_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_AP_decoder " "Info (12023): Found entity 1: seven_seg_AP_decoder" {  } { { "seven_seg_ap_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/seven_seg_ap_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_AP_decoder seven_seg_AP_decoder:APD " "Info (12128): Elaborating entity \"seven_seg_AP_decoder\" for hierarchy \"seven_seg_AP_decoder:APD\"" {  } { { "clk_gen.v" "APD" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/clk_gen.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "alm.v(38) " "Warning (10262): Verilog HDL Event Control warning at alm.v(38): event expression is a constant" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/alm.v" 38 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting \";\" alm.v(52) " "Error (10170): Verilog HDL syntax error at alm.v(52) near text \"'0\";  expecting \";\"" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/alm.v" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alm alm.v(4) " "Warning (10238): Verilog Module Declaration warning at alm.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alm\"" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/alm.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alm alm.v(1) " "Error (10112): Ignored design unit \"alm\" at alm.v(1) due to previous errors" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/alm.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/output_files/clk_gen.map.smsg " "Info (144001): Generated suppressed messages file D:/Users/gkagu/Desktop/digital1211/timer/test2-alm/output_files/clk_gen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 19 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Error: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 15 17:06:24 2015 " "Error: Processing ended: Tue Dec 15 17:06:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 19 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 19 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
