

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_292_23'
================================================================
* Date:           Sat May 11 11:31:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.503 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      226|      226|  1.808 us|  1.808 us|  226|  226|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_292_23  |      224|      224|         2|          1|          1|   224|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     88|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln292_fu_235_p2        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln292_fu_229_p2       |      icmp|   0|  0|  11|           8|           7|
    |ap_block_state2_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          20|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    8|         16|
    |i_fu_102                 |   9|          2|    8|         16|
    |output_i_TDATA_blk_n     |   9|          2|    1|          2|
    |output_q_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_102                 |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_292_23|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_292_23|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_292_23|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_292_23|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_292_23|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_292_23|  return value|
|output_i_TREADY       |   in|    1|        axis|                    output_i_V_data_V|       pointer|
|output_i_TDATA        |  out|   32|        axis|                    output_i_V_data_V|       pointer|
|output_q_TREADY       |   in|    1|        axis|                    output_q_V_data_V|       pointer|
|output_q_TDATA        |  out|   32|        axis|                    output_q_V_data_V|       pointer|
|real_output_address0  |  out|    8|   ap_memory|                          real_output|         array|
|real_output_ce0       |  out|    1|   ap_memory|                          real_output|         array|
|real_output_q0        |   in|   32|   ap_memory|                          real_output|         array|
|tmp_keep_V            |   in|    4|     ap_none|                           tmp_keep_V|        scalar|
|tmp_strb_V            |   in|    4|     ap_none|                           tmp_strb_V|        scalar|
|tmp_user_V            |   in|    2|     ap_none|                           tmp_user_V|        scalar|
|tmp_id_V              |   in|    5|     ap_none|                             tmp_id_V|        scalar|
|tmp_dest_V            |   in|    6|     ap_none|                           tmp_dest_V|        scalar|
|output_i_TVALID       |  out|    1|        axis|                    output_i_V_dest_V|       pointer|
|output_i_TDEST        |  out|    6|        axis|                    output_i_V_dest_V|       pointer|
|output_i_TKEEP        |  out|    4|        axis|                    output_i_V_keep_V|       pointer|
|output_i_TSTRB        |  out|    4|        axis|                    output_i_V_strb_V|       pointer|
|output_i_TUSER        |  out|    2|        axis|                    output_i_V_user_V|       pointer|
|output_i_TLAST        |  out|    1|        axis|                    output_i_V_last_V|       pointer|
|output_i_TID          |  out|    5|        axis|                      output_i_V_id_V|       pointer|
|imag_output_address0  |  out|    8|   ap_memory|                          imag_output|         array|
|imag_output_ce0       |  out|    1|   ap_memory|                          imag_output|         array|
|imag_output_q0        |   in|   32|   ap_memory|                          imag_output|         array|
|output_q_TVALID       |  out|    1|        axis|                    output_q_V_dest_V|       pointer|
|output_q_TDEST        |  out|    6|        axis|                    output_q_V_dest_V|       pointer|
|output_q_TKEEP        |  out|    4|        axis|                    output_q_V_keep_V|       pointer|
|output_q_TSTRB        |  out|    4|        axis|                    output_q_V_strb_V|       pointer|
|output_q_TUSER        |  out|    2|        axis|                    output_q_V_user_V|       pointer|
|output_q_TLAST        |  out|    1|        axis|                    output_q_V_last_V|       pointer|
|output_q_TID          |  out|    5|        axis|                      output_q_V_id_V|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

