{
  "family": "STM32F4",
  "architecture": "arm-cortex-m4",
  "vendor": "Unknown",
  "mcus": {
    "STM32F427": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x50060800",
              "irq": 81
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "IE": {
                "bit": 3,
                "description": "Interrupt enable"
              },
              "RNGEN": {
                "bit": 2,
                "description": "Random number generator\n              enable"
              }
            },
            "SR": {
              "SEIS": {
                "bit": 6,
                "description": "Seed error interrupt\n              status"
              },
              "CEIS": {
                "bit": 5,
                "description": "Clock error interrupt\n              status"
              },
              "SECS": {
                "bit": 2,
                "description": "Seed error current status"
              },
              "CECS": {
                "bit": 1,
                "description": "Clock error current status"
              },
              "DRDY": {
                "bit": 0,
                "description": "Data ready"
              }
            },
            "DR": {
              "RNDATA": {
                "bit": 0,
                "description": "Random data",
                "width": 32
              }
            }
          }
        },
        "HASH": {
          "instances": [
            {
              "name": "HASH",
              "base": "0x50060400",
              "irq": 80
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "DIN": {
              "offset": "0x04",
              "size": 32,
              "description": "data input register"
            },
            "STR": {
              "offset": "0x08",
              "size": 32,
              "description": "start register"
            },
            "HR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "digest registers"
            },
            "HR1": {
              "offset": "0x10",
              "size": 32,
              "description": "digest registers"
            },
            "HR2": {
              "offset": "0x14",
              "size": 32,
              "description": "digest registers"
            },
            "HR3": {
              "offset": "0x18",
              "size": 32,
              "description": "digest registers"
            },
            "HR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "digest registers"
            },
            "IMR": {
              "offset": "0x20",
              "size": 32,
              "description": "interrupt enable register"
            },
            "SR": {
              "offset": "0x24",
              "size": 32,
              "description": "status register"
            },
            "CSR0": {
              "offset": "0xF8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR1": {
              "offset": "0xFC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR2": {
              "offset": "0x100",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR3": {
              "offset": "0x104",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR4": {
              "offset": "0x108",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR5": {
              "offset": "0x10C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR6": {
              "offset": "0x110",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR7": {
              "offset": "0x114",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR8": {
              "offset": "0x118",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR9": {
              "offset": "0x11C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR10": {
              "offset": "0x120",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR11": {
              "offset": "0x124",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR12": {
              "offset": "0x128",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR13": {
              "offset": "0x12C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR14": {
              "offset": "0x130",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR15": {
              "offset": "0x134",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR16": {
              "offset": "0x138",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR17": {
              "offset": "0x13C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR18": {
              "offset": "0x140",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR19": {
              "offset": "0x144",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR20": {
              "offset": "0x148",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR21": {
              "offset": "0x14C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR22": {
              "offset": "0x150",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR23": {
              "offset": "0x154",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR24": {
              "offset": "0x158",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR25": {
              "offset": "0x15C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR26": {
              "offset": "0x160",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR27": {
              "offset": "0x164",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR28": {
              "offset": "0x168",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR29": {
              "offset": "0x16C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR30": {
              "offset": "0x170",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR31": {
              "offset": "0x174",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR32": {
              "offset": "0x178",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR33": {
              "offset": "0x17C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR34": {
              "offset": "0x180",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR35": {
              "offset": "0x184",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR36": {
              "offset": "0x188",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR37": {
              "offset": "0x18C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR38": {
              "offset": "0x190",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR39": {
              "offset": "0x194",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR40": {
              "offset": "0x198",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR41": {
              "offset": "0x19C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR42": {
              "offset": "0x1A0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR43": {
              "offset": "0x1A4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR44": {
              "offset": "0x1A8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR45": {
              "offset": "0x1AC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR46": {
              "offset": "0x1B0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR47": {
              "offset": "0x1B4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR48": {
              "offset": "0x1B8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR49": {
              "offset": "0x1BC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR50": {
              "offset": "0x1C0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR51": {
              "offset": "0x1C4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR52": {
              "offset": "0x1C8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR53": {
              "offset": "0x1CC",
              "size": 32,
              "description": "context swap registers"
            },
            "HASH_HR0": {
              "offset": "0x310",
              "size": 32,
              "description": "HASH digest register"
            },
            "HASH_HR1": {
              "offset": "0x314",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR2": {
              "offset": "0x318",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR3": {
              "offset": "0x31C",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR4": {
              "offset": "0x320",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR5": {
              "offset": "0x324",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR6": {
              "offset": "0x328",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR7": {
              "offset": "0x32C",
              "size": 32,
              "description": "read-only"
            }
          },
          "bits": {
            "CR": {
              "INIT": {
                "bit": 2,
                "description": "Initialize message digest\n              calculation"
              },
              "DMAE": {
                "bit": 3,
                "description": "DMA enable"
              },
              "DATATYPE": {
                "bit": 4,
                "description": "Data type selection",
                "width": 2
              },
              "MODE": {
                "bit": 6,
                "description": "Mode selection"
              },
              "ALGO0": {
                "bit": 7,
                "description": "Algorithm selection"
              },
              "NBW": {
                "bit": 8,
                "description": "Number of words already\n              pushed",
                "width": 4
              },
              "DINNE": {
                "bit": 12,
                "description": "DIN not empty"
              },
              "MDMAT": {
                "bit": 13,
                "description": "Multiple DMA Transfers"
              },
              "LKEY": {
                "bit": 16,
                "description": "Long key selection"
              },
              "ALGO1": {
                "bit": 18,
                "description": "ALGO"
              }
            },
            "DIN": {
              "DATAIN": {
                "bit": 0,
                "description": "Data input",
                "width": 32
              }
            },
            "STR": {
              "DCAL": {
                "bit": 8,
                "description": "Digest calculation"
              },
              "NBLW": {
                "bit": 0,
                "description": "Number of valid bits in the last word of\n              the message",
                "width": 5
              }
            },
            "HR0": {
              "H0": {
                "bit": 0,
                "description": "H0",
                "width": 32
              }
            },
            "HR1": {
              "H1": {
                "bit": 0,
                "description": "H1",
                "width": 32
              }
            },
            "HR2": {
              "H2": {
                "bit": 0,
                "description": "H2",
                "width": 32
              }
            },
            "HR3": {
              "H3": {
                "bit": 0,
                "description": "H3",
                "width": 32
              }
            },
            "HR4": {
              "H4": {
                "bit": 0,
                "description": "H4",
                "width": 32
              }
            },
            "IMR": {
              "DCIE": {
                "bit": 1,
                "description": "Digest calculation completion interrupt\n              enable"
              },
              "DINIE": {
                "bit": 0,
                "description": "Data input interrupt\n              enable"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 3,
                "description": "Busy bit"
              },
              "DMAS": {
                "bit": 2,
                "description": "DMA Status"
              },
              "DCIS": {
                "bit": 1,
                "description": "Digest calculation completion interrupt\n              status"
              },
              "DINIS": {
                "bit": 0,
                "description": "Data input interrupt\n              status"
              }
            },
            "CSR0": {
              "CSR0": {
                "bit": 0,
                "description": "CSR0",
                "width": 32
              }
            },
            "CSR1": {
              "CSR1": {
                "bit": 0,
                "description": "CSR1",
                "width": 32
              }
            },
            "CSR2": {
              "CSR2": {
                "bit": 0,
                "description": "CSR2",
                "width": 32
              }
            },
            "CSR3": {
              "CSR3": {
                "bit": 0,
                "description": "CSR3",
                "width": 32
              }
            },
            "CSR4": {
              "CSR4": {
                "bit": 0,
                "description": "CSR4",
                "width": 32
              }
            },
            "CSR5": {
              "CSR5": {
                "bit": 0,
                "description": "CSR5",
                "width": 32
              }
            },
            "CSR6": {
              "CSR6": {
                "bit": 0,
                "description": "CSR6",
                "width": 32
              }
            },
            "CSR7": {
              "CSR7": {
                "bit": 0,
                "description": "CSR7",
                "width": 32
              }
            },
            "CSR8": {
              "CSR8": {
                "bit": 0,
                "description": "CSR8",
                "width": 32
              }
            },
            "CSR9": {
              "CSR9": {
                "bit": 0,
                "description": "CSR9",
                "width": 32
              }
            },
            "CSR10": {
              "CSR10": {
                "bit": 0,
                "description": "CSR10",
                "width": 32
              }
            },
            "CSR11": {
              "CSR11": {
                "bit": 0,
                "description": "CSR11",
                "width": 32
              }
            },
            "CSR12": {
              "CSR12": {
                "bit": 0,
                "description": "CSR12",
                "width": 32
              }
            },
            "CSR13": {
              "CSR13": {
                "bit": 0,
                "description": "CSR13",
                "width": 32
              }
            },
            "CSR14": {
              "CSR14": {
                "bit": 0,
                "description": "CSR14",
                "width": 32
              }
            },
            "CSR15": {
              "CSR15": {
                "bit": 0,
                "description": "CSR15",
                "width": 32
              }
            },
            "CSR16": {
              "CSR16": {
                "bit": 0,
                "description": "CSR16",
                "width": 32
              }
            },
            "CSR17": {
              "CSR17": {
                "bit": 0,
                "description": "CSR17",
                "width": 32
              }
            },
            "CSR18": {
              "CSR18": {
                "bit": 0,
                "description": "CSR18",
                "width": 32
              }
            },
            "CSR19": {
              "CSR19": {
                "bit": 0,
                "description": "CSR19",
                "width": 32
              }
            },
            "CSR20": {
              "CSR20": {
                "bit": 0,
                "description": "CSR20",
                "width": 32
              }
            },
            "CSR21": {
              "CSR21": {
                "bit": 0,
                "description": "CSR21",
                "width": 32
              }
            },
            "CSR22": {
              "CSR22": {
                "bit": 0,
                "description": "CSR22",
                "width": 32
              }
            },
            "CSR23": {
              "CSR23": {
                "bit": 0,
                "description": "CSR23",
                "width": 32
              }
            },
            "CSR24": {
              "CSR24": {
                "bit": 0,
                "description": "CSR24",
                "width": 32
              }
            },
            "CSR25": {
              "CSR25": {
                "bit": 0,
                "description": "CSR25",
                "width": 32
              }
            },
            "CSR26": {
              "CSR26": {
                "bit": 0,
                "description": "CSR26",
                "width": 32
              }
            },
            "CSR27": {
              "CSR27": {
                "bit": 0,
                "description": "CSR27",
                "width": 32
              }
            },
            "CSR28": {
              "CSR28": {
                "bit": 0,
                "description": "CSR28",
                "width": 32
              }
            },
            "CSR29": {
              "CSR29": {
                "bit": 0,
                "description": "CSR29",
                "width": 32
              }
            },
            "CSR30": {
              "CSR30": {
                "bit": 0,
                "description": "CSR30",
                "width": 32
              }
            },
            "CSR31": {
              "CSR31": {
                "bit": 0,
                "description": "CSR31",
                "width": 32
              }
            },
            "CSR32": {
              "CSR32": {
                "bit": 0,
                "description": "CSR32",
                "width": 32
              }
            },
            "CSR33": {
              "CSR33": {
                "bit": 0,
                "description": "CSR33",
                "width": 32
              }
            },
            "CSR34": {
              "CSR34": {
                "bit": 0,
                "description": "CSR34",
                "width": 32
              }
            },
            "CSR35": {
              "CSR35": {
                "bit": 0,
                "description": "CSR35",
                "width": 32
              }
            },
            "CSR36": {
              "CSR36": {
                "bit": 0,
                "description": "CSR36",
                "width": 32
              }
            },
            "CSR37": {
              "CSR37": {
                "bit": 0,
                "description": "CSR37",
                "width": 32
              }
            },
            "CSR38": {
              "CSR38": {
                "bit": 0,
                "description": "CSR38",
                "width": 32
              }
            },
            "CSR39": {
              "CSR39": {
                "bit": 0,
                "description": "CSR39",
                "width": 32
              }
            },
            "CSR40": {
              "CSR40": {
                "bit": 0,
                "description": "CSR40",
                "width": 32
              }
            },
            "CSR41": {
              "CSR41": {
                "bit": 0,
                "description": "CSR41",
                "width": 32
              }
            },
            "CSR42": {
              "CSR42": {
                "bit": 0,
                "description": "CSR42",
                "width": 32
              }
            },
            "CSR43": {
              "CSR43": {
                "bit": 0,
                "description": "CSR43",
                "width": 32
              }
            },
            "CSR44": {
              "CSR44": {
                "bit": 0,
                "description": "CSR44",
                "width": 32
              }
            },
            "CSR45": {
              "CSR45": {
                "bit": 0,
                "description": "CSR45",
                "width": 32
              }
            },
            "CSR46": {
              "CSR46": {
                "bit": 0,
                "description": "CSR46",
                "width": 32
              }
            },
            "CSR47": {
              "CSR47": {
                "bit": 0,
                "description": "CSR47",
                "width": 32
              }
            },
            "CSR48": {
              "CSR48": {
                "bit": 0,
                "description": "CSR48",
                "width": 32
              }
            },
            "CSR49": {
              "CSR49": {
                "bit": 0,
                "description": "CSR49",
                "width": 32
              }
            },
            "CSR50": {
              "CSR50": {
                "bit": 0,
                "description": "CSR50",
                "width": 32
              }
            },
            "CSR51": {
              "CSR51": {
                "bit": 0,
                "description": "CSR51",
                "width": 32
              }
            },
            "CSR52": {
              "CSR52": {
                "bit": 0,
                "description": "CSR52",
                "width": 32
              }
            },
            "CSR53": {
              "CSR53": {
                "bit": 0,
                "description": "CSR53",
                "width": 32
              }
            },
            "HASH_HR0": {
              "H0": {
                "bit": 0,
                "description": "H0",
                "width": 32
              }
            },
            "HASH_HR1": {
              "H1": {
                "bit": 0,
                "description": "H1",
                "width": 32
              }
            },
            "HASH_HR2": {
              "H2": {
                "bit": 0,
                "description": "H2",
                "width": 32
              }
            },
            "HASH_HR3": {
              "H3": {
                "bit": 0,
                "description": "H3",
                "width": 32
              }
            },
            "HASH_HR4": {
              "H4": {
                "bit": 0,
                "description": "H4",
                "width": 32
              }
            },
            "HASH_HR5": {
              "H5": {
                "bit": 0,
                "description": "H5",
                "width": 32
              }
            },
            "HASH_HR6": {
              "H6": {
                "bit": 0,
                "description": "H6",
                "width": 32
              }
            },
            "HASH_HR7": {
              "H7": {
                "bit": 0,
                "description": "H7",
                "width": 32
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "CRYP",
              "base": "0x50060000",
              "irq": 79
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DIN": {
              "offset": "0x08",
              "size": 32,
              "description": "data input register"
            },
            "DOUT": {
              "offset": "0x0C",
              "size": 32,
              "description": "data output register"
            },
            "DMACR": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA control register"
            },
            "IMSCR": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt mask set/clear\n          register"
            },
            "RISR": {
              "offset": "0x18",
              "size": 32,
              "description": "raw interrupt status register"
            },
            "MISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "masked interrupt status\n          register"
            },
            "K0LR": {
              "offset": "0x20",
              "size": 32,
              "description": "key registers"
            },
            "K0RR": {
              "offset": "0x24",
              "size": 32,
              "description": "key registers"
            },
            "K1LR": {
              "offset": "0x28",
              "size": 32,
              "description": "key registers"
            },
            "K1RR": {
              "offset": "0x2C",
              "size": 32,
              "description": "key registers"
            },
            "K2LR": {
              "offset": "0x30",
              "size": 32,
              "description": "key registers"
            },
            "K2RR": {
              "offset": "0x34",
              "size": 32,
              "description": "key registers"
            },
            "K3LR": {
              "offset": "0x38",
              "size": 32,
              "description": "key registers"
            },
            "K3RR": {
              "offset": "0x3C",
              "size": 32,
              "description": "key registers"
            },
            "IV0LR": {
              "offset": "0x40",
              "size": 32,
              "description": "initialization vector\n          registers"
            },
            "IV0RR": {
              "offset": "0x44",
              "size": 32,
              "description": "initialization vector\n          registers"
            },
            "IV1LR": {
              "offset": "0x48",
              "size": 32,
              "description": "initialization vector\n          registers"
            },
            "IV1RR": {
              "offset": "0x4C",
              "size": 32,
              "description": "initialization vector\n          registers"
            },
            "CSGCMCCM0R": {
              "offset": "0x50",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM1R": {
              "offset": "0x54",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM2R": {
              "offset": "0x58",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM4R": {
              "offset": "0x60",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM5R": {
              "offset": "0x64",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM6R": {
              "offset": "0x68",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM7R": {
              "offset": "0x6C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM0R": {
              "offset": "0x70",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM1R": {
              "offset": "0x74",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM2R": {
              "offset": "0x78",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM3R": {
              "offset": "0x7C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM4R": {
              "offset": "0x80",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM5R": {
              "offset": "0x84",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM6R": {
              "offset": "0x88",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM7R": {
              "offset": "0x8C",
              "size": 32,
              "description": "context swap register"
            }
          },
          "bits": {
            "CR": {
              "ALGODIR": {
                "bit": 2,
                "description": "Algorithm direction"
              },
              "ALGOMODE0": {
                "bit": 3,
                "description": "Algorithm mode",
                "width": 3
              },
              "DATATYPE": {
                "bit": 6,
                "description": "Data type selection",
                "width": 2
              },
              "KEYSIZE": {
                "bit": 8,
                "description": "Key size selection (AES mode\n              only)",
                "width": 2
              },
              "FFLUSH": {
                "bit": 14,
                "description": "FIFO flush"
              },
              "CRYPEN": {
                "bit": 15,
                "description": "Cryptographic processor\n              enable"
              },
              "GCM_CCMPH": {
                "bit": 16,
                "description": "GCM_CCMPH",
                "width": 2
              },
              "ALGOMODE3": {
                "bit": 19,
                "description": "ALGOMODE"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 4,
                "description": "Busy bit"
              },
              "OFFU": {
                "bit": 3,
                "description": "Output FIFO full"
              },
              "OFNE": {
                "bit": 2,
                "description": "Output FIFO not empty"
              },
              "IFNF": {
                "bit": 1,
                "description": "Input FIFO not full"
              },
              "IFEM": {
                "bit": 0,
                "description": "Input FIFO empty"
              }
            },
            "DIN": {
              "DATAIN": {
                "bit": 0,
                "description": "Data input",
                "width": 32
              }
            },
            "DOUT": {
              "DATAOUT": {
                "bit": 0,
                "description": "Data output",
                "width": 32
              }
            },
            "DMACR": {
              "DOEN": {
                "bit": 1,
                "description": "DMA output enable"
              },
              "DIEN": {
                "bit": 0,
                "description": "DMA input enable"
              }
            },
            "IMSCR": {
              "OUTIM": {
                "bit": 1,
                "description": "Output FIFO service interrupt\n              mask"
              },
              "INIM": {
                "bit": 0,
                "description": "Input FIFO service interrupt\n              mask"
              }
            },
            "RISR": {
              "OUTRIS": {
                "bit": 1,
                "description": "Output FIFO service raw interrupt\n              status"
              },
              "INRIS": {
                "bit": 0,
                "description": "Input FIFO service raw interrupt\n              status"
              }
            },
            "MISR": {
              "OUTMIS": {
                "bit": 1,
                "description": "Output FIFO service masked interrupt\n              status"
              },
              "INMIS": {
                "bit": 0,
                "description": "Input FIFO service masked interrupt\n              status"
              }
            },
            "K0LR": {
              "b224": {
                "bit": 0,
                "description": "b224"
              },
              "b225": {
                "bit": 1,
                "description": "b225"
              },
              "b226": {
                "bit": 2,
                "description": "b226"
              },
              "b227": {
                "bit": 3,
                "description": "b227"
              },
              "b228": {
                "bit": 4,
                "description": "b228"
              },
              "b229": {
                "bit": 5,
                "description": "b229"
              },
              "b230": {
                "bit": 6,
                "description": "b230"
              },
              "b231": {
                "bit": 7,
                "description": "b231"
              },
              "b232": {
                "bit": 8,
                "description": "b232"
              },
              "b233": {
                "bit": 9,
                "description": "b233"
              },
              "b234": {
                "bit": 10,
                "description": "b234"
              },
              "b235": {
                "bit": 11,
                "description": "b235"
              },
              "b236": {
                "bit": 12,
                "description": "b236"
              },
              "b237": {
                "bit": 13,
                "description": "b237"
              },
              "b238": {
                "bit": 14,
                "description": "b238"
              },
              "b239": {
                "bit": 15,
                "description": "b239"
              },
              "b240": {
                "bit": 16,
                "description": "b240"
              },
              "b241": {
                "bit": 17,
                "description": "b241"
              },
              "b242": {
                "bit": 18,
                "description": "b242"
              },
              "b243": {
                "bit": 19,
                "description": "b243"
              },
              "b244": {
                "bit": 20,
                "description": "b244"
              },
              "b245": {
                "bit": 21,
                "description": "b245"
              },
              "b246": {
                "bit": 22,
                "description": "b246"
              },
              "b247": {
                "bit": 23,
                "description": "b247"
              },
              "b248": {
                "bit": 24,
                "description": "b248"
              },
              "b249": {
                "bit": 25,
                "description": "b249"
              },
              "b250": {
                "bit": 26,
                "description": "b250"
              },
              "b251": {
                "bit": 27,
                "description": "b251"
              },
              "b252": {
                "bit": 28,
                "description": "b252"
              },
              "b253": {
                "bit": 29,
                "description": "b253"
              },
              "b254": {
                "bit": 30,
                "description": "b254"
              },
              "b255": {
                "bit": 31,
                "description": "b255"
              }
            },
            "K0RR": {
              "b192": {
                "bit": 0,
                "description": "b192"
              },
              "b193": {
                "bit": 1,
                "description": "b193"
              },
              "b194": {
                "bit": 2,
                "description": "b194"
              },
              "b195": {
                "bit": 3,
                "description": "b195"
              },
              "b196": {
                "bit": 4,
                "description": "b196"
              },
              "b197": {
                "bit": 5,
                "description": "b197"
              },
              "b198": {
                "bit": 6,
                "description": "b198"
              },
              "b199": {
                "bit": 7,
                "description": "b199"
              },
              "b200": {
                "bit": 8,
                "description": "b200"
              },
              "b201": {
                "bit": 9,
                "description": "b201"
              },
              "b202": {
                "bit": 10,
                "description": "b202"
              },
              "b203": {
                "bit": 11,
                "description": "b203"
              },
              "b204": {
                "bit": 12,
                "description": "b204"
              },
              "b205": {
                "bit": 13,
                "description": "b205"
              },
              "b206": {
                "bit": 14,
                "description": "b206"
              },
              "b207": {
                "bit": 15,
                "description": "b207"
              },
              "b208": {
                "bit": 16,
                "description": "b208"
              },
              "b209": {
                "bit": 17,
                "description": "b209"
              },
              "b210": {
                "bit": 18,
                "description": "b210"
              },
              "b211": {
                "bit": 19,
                "description": "b211"
              },
              "b212": {
                "bit": 20,
                "description": "b212"
              },
              "b213": {
                "bit": 21,
                "description": "b213"
              },
              "b214": {
                "bit": 22,
                "description": "b214"
              },
              "b215": {
                "bit": 23,
                "description": "b215"
              },
              "b216": {
                "bit": 24,
                "description": "b216"
              },
              "b217": {
                "bit": 25,
                "description": "b217"
              },
              "b218": {
                "bit": 26,
                "description": "b218"
              },
              "b219": {
                "bit": 27,
                "description": "b219"
              },
              "b220": {
                "bit": 28,
                "description": "b220"
              },
              "b221": {
                "bit": 29,
                "description": "b221"
              },
              "b222": {
                "bit": 30,
                "description": "b222"
              },
              "b223": {
                "bit": 31,
                "description": "b223"
              }
            },
            "K1LR": {
              "b160": {
                "bit": 0,
                "description": "b160"
              },
              "b161": {
                "bit": 1,
                "description": "b161"
              },
              "b162": {
                "bit": 2,
                "description": "b162"
              },
              "b163": {
                "bit": 3,
                "description": "b163"
              },
              "b164": {
                "bit": 4,
                "description": "b164"
              },
              "b165": {
                "bit": 5,
                "description": "b165"
              },
              "b166": {
                "bit": 6,
                "description": "b166"
              },
              "b167": {
                "bit": 7,
                "description": "b167"
              },
              "b168": {
                "bit": 8,
                "description": "b168"
              },
              "b169": {
                "bit": 9,
                "description": "b169"
              },
              "b170": {
                "bit": 10,
                "description": "b170"
              },
              "b171": {
                "bit": 11,
                "description": "b171"
              },
              "b172": {
                "bit": 12,
                "description": "b172"
              },
              "b173": {
                "bit": 13,
                "description": "b173"
              },
              "b174": {
                "bit": 14,
                "description": "b174"
              },
              "b175": {
                "bit": 15,
                "description": "b175"
              },
              "b176": {
                "bit": 16,
                "description": "b176"
              },
              "b177": {
                "bit": 17,
                "description": "b177"
              },
              "b178": {
                "bit": 18,
                "description": "b178"
              },
              "b179": {
                "bit": 19,
                "description": "b179"
              },
              "b180": {
                "bit": 20,
                "description": "b180"
              },
              "b181": {
                "bit": 21,
                "description": "b181"
              },
              "b182": {
                "bit": 22,
                "description": "b182"
              },
              "b183": {
                "bit": 23,
                "description": "b183"
              },
              "b184": {
                "bit": 24,
                "description": "b184"
              },
              "b185": {
                "bit": 25,
                "description": "b185"
              },
              "b186": {
                "bit": 26,
                "description": "b186"
              },
              "b187": {
                "bit": 27,
                "description": "b187"
              },
              "b188": {
                "bit": 28,
                "description": "b188"
              },
              "b189": {
                "bit": 29,
                "description": "b189"
              },
              "b190": {
                "bit": 30,
                "description": "b190"
              },
              "b191": {
                "bit": 31,
                "description": "b191"
              }
            },
            "K1RR": {
              "b128": {
                "bit": 0,
                "description": "b128"
              },
              "b129": {
                "bit": 1,
                "description": "b129"
              },
              "b130": {
                "bit": 2,
                "description": "b130"
              },
              "b131": {
                "bit": 3,
                "description": "b131"
              },
              "b132": {
                "bit": 4,
                "description": "b132"
              },
              "b133": {
                "bit": 5,
                "description": "b133"
              },
              "b134": {
                "bit": 6,
                "description": "b134"
              },
              "b135": {
                "bit": 7,
                "description": "b135"
              },
              "b136": {
                "bit": 8,
                "description": "b136"
              },
              "b137": {
                "bit": 9,
                "description": "b137"
              },
              "b138": {
                "bit": 10,
                "description": "b138"
              },
              "b139": {
                "bit": 11,
                "description": "b139"
              },
              "b140": {
                "bit": 12,
                "description": "b140"
              },
              "b141": {
                "bit": 13,
                "description": "b141"
              },
              "b142": {
                "bit": 14,
                "description": "b142"
              },
              "b143": {
                "bit": 15,
                "description": "b143"
              },
              "b144": {
                "bit": 16,
                "description": "b144"
              },
              "b145": {
                "bit": 17,
                "description": "b145"
              },
              "b146": {
                "bit": 18,
                "description": "b146"
              },
              "b147": {
                "bit": 19,
                "description": "b147"
              },
              "b148": {
                "bit": 20,
                "description": "b148"
              },
              "b149": {
                "bit": 21,
                "description": "b149"
              },
              "b150": {
                "bit": 22,
                "description": "b150"
              },
              "b151": {
                "bit": 23,
                "description": "b151"
              },
              "b152": {
                "bit": 24,
                "description": "b152"
              },
              "b153": {
                "bit": 25,
                "description": "b153"
              },
              "b154": {
                "bit": 26,
                "description": "b154"
              },
              "b155": {
                "bit": 27,
                "description": "b155"
              },
              "b156": {
                "bit": 28,
                "description": "b156"
              },
              "b157": {
                "bit": 29,
                "description": "b157"
              },
              "b158": {
                "bit": 30,
                "description": "b158"
              },
              "b159": {
                "bit": 31,
                "description": "b159"
              }
            },
            "K2LR": {
              "b96": {
                "bit": 0,
                "description": "b96"
              },
              "b97": {
                "bit": 1,
                "description": "b97"
              },
              "b98": {
                "bit": 2,
                "description": "b98"
              },
              "b99": {
                "bit": 3,
                "description": "b99"
              },
              "b100": {
                "bit": 4,
                "description": "b100"
              },
              "b101": {
                "bit": 5,
                "description": "b101"
              },
              "b102": {
                "bit": 6,
                "description": "b102"
              },
              "b103": {
                "bit": 7,
                "description": "b103"
              },
              "b104": {
                "bit": 8,
                "description": "b104"
              },
              "b105": {
                "bit": 9,
                "description": "b105"
              },
              "b106": {
                "bit": 10,
                "description": "b106"
              },
              "b107": {
                "bit": 11,
                "description": "b107"
              },
              "b108": {
                "bit": 12,
                "description": "b108"
              },
              "b109": {
                "bit": 13,
                "description": "b109"
              },
              "b110": {
                "bit": 14,
                "description": "b110"
              },
              "b111": {
                "bit": 15,
                "description": "b111"
              },
              "b112": {
                "bit": 16,
                "description": "b112"
              },
              "b113": {
                "bit": 17,
                "description": "b113"
              },
              "b114": {
                "bit": 18,
                "description": "b114"
              },
              "b115": {
                "bit": 19,
                "description": "b115"
              },
              "b116": {
                "bit": 20,
                "description": "b116"
              },
              "b117": {
                "bit": 21,
                "description": "b117"
              },
              "b118": {
                "bit": 22,
                "description": "b118"
              },
              "b119": {
                "bit": 23,
                "description": "b119"
              },
              "b120": {
                "bit": 24,
                "description": "b120"
              },
              "b121": {
                "bit": 25,
                "description": "b121"
              },
              "b122": {
                "bit": 26,
                "description": "b122"
              },
              "b123": {
                "bit": 27,
                "description": "b123"
              },
              "b124": {
                "bit": 28,
                "description": "b124"
              },
              "b125": {
                "bit": 29,
                "description": "b125"
              },
              "b126": {
                "bit": 30,
                "description": "b126"
              },
              "b127": {
                "bit": 31,
                "description": "b127"
              }
            },
            "K2RR": {
              "b64": {
                "bit": 0,
                "description": "b64"
              },
              "b65": {
                "bit": 1,
                "description": "b65"
              },
              "b66": {
                "bit": 2,
                "description": "b66"
              },
              "b67": {
                "bit": 3,
                "description": "b67"
              },
              "b68": {
                "bit": 4,
                "description": "b68"
              },
              "b69": {
                "bit": 5,
                "description": "b69"
              },
              "b70": {
                "bit": 6,
                "description": "b70"
              },
              "b71": {
                "bit": 7,
                "description": "b71"
              },
              "b72": {
                "bit": 8,
                "description": "b72"
              },
              "b73": {
                "bit": 9,
                "description": "b73"
              },
              "b74": {
                "bit": 10,
                "description": "b74"
              },
              "b75": {
                "bit": 11,
                "description": "b75"
              },
              "b76": {
                "bit": 12,
                "description": "b76"
              },
              "b77": {
                "bit": 13,
                "description": "b77"
              },
              "b78": {
                "bit": 14,
                "description": "b78"
              },
              "b79": {
                "bit": 15,
                "description": "b79"
              },
              "b80": {
                "bit": 16,
                "description": "b80"
              },
              "b81": {
                "bit": 17,
                "description": "b81"
              },
              "b82": {
                "bit": 18,
                "description": "b82"
              },
              "b83": {
                "bit": 19,
                "description": "b83"
              },
              "b84": {
                "bit": 20,
                "description": "b84"
              },
              "b85": {
                "bit": 21,
                "description": "b85"
              },
              "b86": {
                "bit": 22,
                "description": "b86"
              },
              "b87": {
                "bit": 23,
                "description": "b87"
              },
              "b88": {
                "bit": 24,
                "description": "b88"
              },
              "b89": {
                "bit": 25,
                "description": "b89"
              },
              "b90": {
                "bit": 26,
                "description": "b90"
              },
              "b91": {
                "bit": 27,
                "description": "b91"
              },
              "b92": {
                "bit": 28,
                "description": "b92"
              },
              "b93": {
                "bit": 29,
                "description": "b93"
              },
              "b94": {
                "bit": 30,
                "description": "b94"
              },
              "b95": {
                "bit": 31,
                "description": "b95"
              }
            },
            "K3LR": {
              "b32": {
                "bit": 0,
                "description": "b32"
              },
              "b33": {
                "bit": 1,
                "description": "b33"
              },
              "b34": {
                "bit": 2,
                "description": "b34"
              },
              "b35": {
                "bit": 3,
                "description": "b35"
              },
              "b36": {
                "bit": 4,
                "description": "b36"
              },
              "b37": {
                "bit": 5,
                "description": "b37"
              },
              "b38": {
                "bit": 6,
                "description": "b38"
              },
              "b39": {
                "bit": 7,
                "description": "b39"
              },
              "b40": {
                "bit": 8,
                "description": "b40"
              },
              "b41": {
                "bit": 9,
                "description": "b41"
              },
              "b42": {
                "bit": 10,
                "description": "b42"
              },
              "b43": {
                "bit": 11,
                "description": "b43"
              },
              "b44": {
                "bit": 12,
                "description": "b44"
              },
              "b45": {
                "bit": 13,
                "description": "b45"
              },
              "b46": {
                "bit": 14,
                "description": "b46"
              },
              "b47": {
                "bit": 15,
                "description": "b47"
              },
              "b48": {
                "bit": 16,
                "description": "b48"
              },
              "b49": {
                "bit": 17,
                "description": "b49"
              },
              "b50": {
                "bit": 18,
                "description": "b50"
              },
              "b51": {
                "bit": 19,
                "description": "b51"
              },
              "b52": {
                "bit": 20,
                "description": "b52"
              },
              "b53": {
                "bit": 21,
                "description": "b53"
              },
              "b54": {
                "bit": 22,
                "description": "b54"
              },
              "b55": {
                "bit": 23,
                "description": "b55"
              },
              "b56": {
                "bit": 24,
                "description": "b56"
              },
              "b57": {
                "bit": 25,
                "description": "b57"
              },
              "b58": {
                "bit": 26,
                "description": "b58"
              },
              "b59": {
                "bit": 27,
                "description": "b59"
              },
              "b60": {
                "bit": 28,
                "description": "b60"
              },
              "b61": {
                "bit": 29,
                "description": "b61"
              },
              "b62": {
                "bit": 30,
                "description": "b62"
              },
              "b63": {
                "bit": 31,
                "description": "b63"
              }
            },
            "K3RR": {
              "b0": {
                "bit": 0,
                "description": "b0"
              },
              "b1": {
                "bit": 1,
                "description": "b1"
              },
              "b2": {
                "bit": 2,
                "description": "b2"
              },
              "b3": {
                "bit": 3,
                "description": "b3"
              },
              "b4": {
                "bit": 4,
                "description": "b4"
              },
              "b5": {
                "bit": 5,
                "description": "b5"
              },
              "b6": {
                "bit": 6,
                "description": "b6"
              },
              "b7": {
                "bit": 7,
                "description": "b7"
              },
              "b8": {
                "bit": 8,
                "description": "b8"
              },
              "b9": {
                "bit": 9,
                "description": "b9"
              },
              "b10": {
                "bit": 10,
                "description": "b10"
              },
              "b11": {
                "bit": 11,
                "description": "b11"
              },
              "b12": {
                "bit": 12,
                "description": "b12"
              },
              "b13": {
                "bit": 13,
                "description": "b13"
              },
              "b14": {
                "bit": 14,
                "description": "b14"
              },
              "b15": {
                "bit": 15,
                "description": "b15"
              },
              "b16": {
                "bit": 16,
                "description": "b16"
              },
              "b17": {
                "bit": 17,
                "description": "b17"
              },
              "b18": {
                "bit": 18,
                "description": "b18"
              },
              "b19": {
                "bit": 19,
                "description": "b19"
              },
              "b20": {
                "bit": 20,
                "description": "b20"
              },
              "b21": {
                "bit": 21,
                "description": "b21"
              },
              "b22": {
                "bit": 22,
                "description": "b22"
              },
              "b23": {
                "bit": 23,
                "description": "b23"
              },
              "b24": {
                "bit": 24,
                "description": "b24"
              },
              "b25": {
                "bit": 25,
                "description": "b25"
              },
              "b26": {
                "bit": 26,
                "description": "b26"
              },
              "b27": {
                "bit": 27,
                "description": "b27"
              },
              "b28": {
                "bit": 28,
                "description": "b28"
              },
              "b29": {
                "bit": 29,
                "description": "b29"
              },
              "b30": {
                "bit": 30,
                "description": "b30"
              },
              "b31": {
                "bit": 31,
                "description": "b31"
              }
            },
            "IV0LR": {
              "IV31": {
                "bit": 0,
                "description": "IV31"
              },
              "IV30": {
                "bit": 1,
                "description": "IV30"
              },
              "IV29": {
                "bit": 2,
                "description": "IV29"
              },
              "IV28": {
                "bit": 3,
                "description": "IV28"
              },
              "IV27": {
                "bit": 4,
                "description": "IV27"
              },
              "IV26": {
                "bit": 5,
                "description": "IV26"
              },
              "IV25": {
                "bit": 6,
                "description": "IV25"
              },
              "IV24": {
                "bit": 7,
                "description": "IV24"
              },
              "IV23": {
                "bit": 8,
                "description": "IV23"
              },
              "IV22": {
                "bit": 9,
                "description": "IV22"
              },
              "IV21": {
                "bit": 10,
                "description": "IV21"
              },
              "IV20": {
                "bit": 11,
                "description": "IV20"
              },
              "IV19": {
                "bit": 12,
                "description": "IV19"
              },
              "IV18": {
                "bit": 13,
                "description": "IV18"
              },
              "IV17": {
                "bit": 14,
                "description": "IV17"
              },
              "IV16": {
                "bit": 15,
                "description": "IV16"
              },
              "IV15": {
                "bit": 16,
                "description": "IV15"
              },
              "IV14": {
                "bit": 17,
                "description": "IV14"
              },
              "IV13": {
                "bit": 18,
                "description": "IV13"
              },
              "IV12": {
                "bit": 19,
                "description": "IV12"
              },
              "IV11": {
                "bit": 20,
                "description": "IV11"
              },
              "IV10": {
                "bit": 21,
                "description": "IV10"
              },
              "IV9": {
                "bit": 22,
                "description": "IV9"
              },
              "IV8": {
                "bit": 23,
                "description": "IV8"
              },
              "IV7": {
                "bit": 24,
                "description": "IV7"
              },
              "IV6": {
                "bit": 25,
                "description": "IV6"
              },
              "IV5": {
                "bit": 26,
                "description": "IV5"
              },
              "IV4": {
                "bit": 27,
                "description": "IV4"
              },
              "IV3": {
                "bit": 28,
                "description": "IV3"
              },
              "IV2": {
                "bit": 29,
                "description": "IV2"
              },
              "IV1": {
                "bit": 30,
                "description": "IV1"
              },
              "IV0": {
                "bit": 31,
                "description": "IV0"
              }
            },
            "IV0RR": {
              "IV63": {
                "bit": 0,
                "description": "IV63"
              },
              "IV62": {
                "bit": 1,
                "description": "IV62"
              },
              "IV61": {
                "bit": 2,
                "description": "IV61"
              },
              "IV60": {
                "bit": 3,
                "description": "IV60"
              },
              "IV59": {
                "bit": 4,
                "description": "IV59"
              },
              "IV58": {
                "bit": 5,
                "description": "IV58"
              },
              "IV57": {
                "bit": 6,
                "description": "IV57"
              },
              "IV56": {
                "bit": 7,
                "description": "IV56"
              },
              "IV55": {
                "bit": 8,
                "description": "IV55"
              },
              "IV54": {
                "bit": 9,
                "description": "IV54"
              },
              "IV53": {
                "bit": 10,
                "description": "IV53"
              },
              "IV52": {
                "bit": 11,
                "description": "IV52"
              },
              "IV51": {
                "bit": 12,
                "description": "IV51"
              },
              "IV50": {
                "bit": 13,
                "description": "IV50"
              },
              "IV49": {
                "bit": 14,
                "description": "IV49"
              },
              "IV48": {
                "bit": 15,
                "description": "IV48"
              },
              "IV47": {
                "bit": 16,
                "description": "IV47"
              },
              "IV46": {
                "bit": 17,
                "description": "IV46"
              },
              "IV45": {
                "bit": 18,
                "description": "IV45"
              },
              "IV44": {
                "bit": 19,
                "description": "IV44"
              },
              "IV43": {
                "bit": 20,
                "description": "IV43"
              },
              "IV42": {
                "bit": 21,
                "description": "IV42"
              },
              "IV41": {
                "bit": 22,
                "description": "IV41"
              },
              "IV40": {
                "bit": 23,
                "description": "IV40"
              },
              "IV39": {
                "bit": 24,
                "description": "IV39"
              },
              "IV38": {
                "bit": 25,
                "description": "IV38"
              },
              "IV37": {
                "bit": 26,
                "description": "IV37"
              },
              "IV36": {
                "bit": 27,
                "description": "IV36"
              },
              "IV35": {
                "bit": 28,
                "description": "IV35"
              },
              "IV34": {
                "bit": 29,
                "description": "IV34"
              },
              "IV33": {
                "bit": 30,
                "description": "IV33"
              },
              "IV32": {
                "bit": 31,
                "description": "IV32"
              }
            },
            "IV1LR": {
              "IV95": {
                "bit": 0,
                "description": "IV95"
              },
              "IV94": {
                "bit": 1,
                "description": "IV94"
              },
              "IV93": {
                "bit": 2,
                "description": "IV93"
              },
              "IV92": {
                "bit": 3,
                "description": "IV92"
              },
              "IV91": {
                "bit": 4,
                "description": "IV91"
              },
              "IV90": {
                "bit": 5,
                "description": "IV90"
              },
              "IV89": {
                "bit": 6,
                "description": "IV89"
              },
              "IV88": {
                "bit": 7,
                "description": "IV88"
              },
              "IV87": {
                "bit": 8,
                "description": "IV87"
              },
              "IV86": {
                "bit": 9,
                "description": "IV86"
              },
              "IV85": {
                "bit": 10,
                "description": "IV85"
              },
              "IV84": {
                "bit": 11,
                "description": "IV84"
              },
              "IV83": {
                "bit": 12,
                "description": "IV83"
              },
              "IV82": {
                "bit": 13,
                "description": "IV82"
              },
              "IV81": {
                "bit": 14,
                "description": "IV81"
              },
              "IV80": {
                "bit": 15,
                "description": "IV80"
              },
              "IV79": {
                "bit": 16,
                "description": "IV79"
              },
              "IV78": {
                "bit": 17,
                "description": "IV78"
              },
              "IV77": {
                "bit": 18,
                "description": "IV77"
              },
              "IV76": {
                "bit": 19,
                "description": "IV76"
              },
              "IV75": {
                "bit": 20,
                "description": "IV75"
              },
              "IV74": {
                "bit": 21,
                "description": "IV74"
              },
              "IV73": {
                "bit": 22,
                "description": "IV73"
              },
              "IV72": {
                "bit": 23,
                "description": "IV72"
              },
              "IV71": {
                "bit": 24,
                "description": "IV71"
              },
              "IV70": {
                "bit": 25,
                "description": "IV70"
              },
              "IV69": {
                "bit": 26,
                "description": "IV69"
              },
              "IV68": {
                "bit": 27,
                "description": "IV68"
              },
              "IV67": {
                "bit": 28,
                "description": "IV67"
              },
              "IV66": {
                "bit": 29,
                "description": "IV66"
              },
              "IV65": {
                "bit": 30,
                "description": "IV65"
              },
              "IV64": {
                "bit": 31,
                "description": "IV64"
              }
            },
            "IV1RR": {
              "IV127": {
                "bit": 0,
                "description": "IV127"
              },
              "IV126": {
                "bit": 1,
                "description": "IV126"
              },
              "IV125": {
                "bit": 2,
                "description": "IV125"
              },
              "IV124": {
                "bit": 3,
                "description": "IV124"
              },
              "IV123": {
                "bit": 4,
                "description": "IV123"
              },
              "IV122": {
                "bit": 5,
                "description": "IV122"
              },
              "IV121": {
                "bit": 6,
                "description": "IV121"
              },
              "IV120": {
                "bit": 7,
                "description": "IV120"
              },
              "IV119": {
                "bit": 8,
                "description": "IV119"
              },
              "IV118": {
                "bit": 9,
                "description": "IV118"
              },
              "IV117": {
                "bit": 10,
                "description": "IV117"
              },
              "IV116": {
                "bit": 11,
                "description": "IV116"
              },
              "IV115": {
                "bit": 12,
                "description": "IV115"
              },
              "IV114": {
                "bit": 13,
                "description": "IV114"
              },
              "IV113": {
                "bit": 14,
                "description": "IV113"
              },
              "IV112": {
                "bit": 15,
                "description": "IV112"
              },
              "IV111": {
                "bit": 16,
                "description": "IV111"
              },
              "IV110": {
                "bit": 17,
                "description": "IV110"
              },
              "IV109": {
                "bit": 18,
                "description": "IV109"
              },
              "IV108": {
                "bit": 19,
                "description": "IV108"
              },
              "IV107": {
                "bit": 20,
                "description": "IV107"
              },
              "IV106": {
                "bit": 21,
                "description": "IV106"
              },
              "IV105": {
                "bit": 22,
                "description": "IV105"
              },
              "IV104": {
                "bit": 23,
                "description": "IV104"
              },
              "IV103": {
                "bit": 24,
                "description": "IV103"
              },
              "IV102": {
                "bit": 25,
                "description": "IV102"
              },
              "IV101": {
                "bit": 26,
                "description": "IV101"
              },
              "IV100": {
                "bit": 27,
                "description": "IV100"
              },
              "IV99": {
                "bit": 28,
                "description": "IV99"
              },
              "IV98": {
                "bit": 29,
                "description": "IV98"
              },
              "IV97": {
                "bit": 30,
                "description": "IV97"
              },
              "IV96": {
                "bit": 31,
                "description": "IV96"
              }
            },
            "CSGCMCCM0R": {
              "CSGCMCCM0R": {
                "bit": 0,
                "description": "CSGCMCCM0R",
                "width": 32
              }
            },
            "CSGCMCCM1R": {
              "CSGCMCCM1R": {
                "bit": 0,
                "description": "CSGCMCCM1R",
                "width": 32
              }
            },
            "CSGCMCCM2R": {
              "CSGCMCCM2R": {
                "bit": 0,
                "description": "CSGCMCCM2R",
                "width": 32
              }
            },
            "CSGCMCCM3R": {
              "CSGCMCCM3R": {
                "bit": 0,
                "description": "CSGCMCCM3R",
                "width": 32
              }
            },
            "CSGCMCCM4R": {
              "CSGCMCCM4R": {
                "bit": 0,
                "description": "CSGCMCCM4R",
                "width": 32
              }
            },
            "CSGCMCCM5R": {
              "CSGCMCCM5R": {
                "bit": 0,
                "description": "CSGCMCCM5R",
                "width": 32
              }
            },
            "CSGCMCCM6R": {
              "CSGCMCCM6R": {
                "bit": 0,
                "description": "CSGCMCCM6R",
                "width": 32
              }
            },
            "CSGCMCCM7R": {
              "CSGCMCCM7R": {
                "bit": 0,
                "description": "CSGCMCCM7R",
                "width": 32
              }
            },
            "CSGCM0R": {
              "CSGCM0R": {
                "bit": 0,
                "description": "CSGCM0R",
                "width": 32
              }
            },
            "CSGCM1R": {
              "CSGCM1R": {
                "bit": 0,
                "description": "CSGCM1R",
                "width": 32
              }
            },
            "CSGCM2R": {
              "CSGCM2R": {
                "bit": 0,
                "description": "CSGCM2R",
                "width": 32
              }
            },
            "CSGCM3R": {
              "CSGCM3R": {
                "bit": 0,
                "description": "CSGCM3R",
                "width": 32
              }
            },
            "CSGCM4R": {
              "CSGCM4R": {
                "bit": 0,
                "description": "CSGCM4R",
                "width": 32
              }
            },
            "CSGCM5R": {
              "CSGCM5R": {
                "bit": 0,
                "description": "CSGCM5R",
                "width": 32
              }
            },
            "CSGCM6R": {
              "CSGCM6R": {
                "bit": 0,
                "description": "CSGCM6R",
                "width": 32
              }
            },
            "CSGCM7R": {
              "CSGCM7R": {
                "bit": 0,
                "description": "CSGCM7R",
                "width": 32
              }
            }
          }
        },
        "DCMI": {
          "instances": [
            {
              "name": "DCMI",
              "base": "0x50050000",
              "irq": 78
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "RIS": {
              "offset": "0x08",
              "size": 32,
              "description": "raw interrupt status register"
            },
            "IER": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt enable register"
            },
            "MIS": {
              "offset": "0x10",
              "size": 32,
              "description": "masked interrupt status\n          register"
            },
            "ICR": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt clear register"
            },
            "ESCR": {
              "offset": "0x18",
              "size": 32,
              "description": "embedded synchronization code\n          register"
            },
            "ESUR": {
              "offset": "0x1C",
              "size": 32,
              "description": "embedded synchronization unmask\n          register"
            },
            "CWSTRT": {
              "offset": "0x20",
              "size": 32,
              "description": "crop window start"
            },
            "CWSIZE": {
              "offset": "0x24",
              "size": 32,
              "description": "crop window size"
            },
            "DR": {
              "offset": "0x28",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "ENABLE": {
                "bit": 14,
                "description": "DCMI enable"
              },
              "EDM": {
                "bit": 10,
                "description": "Extended data mode",
                "width": 2
              },
              "FCRC": {
                "bit": 8,
                "description": "Frame capture rate control",
                "width": 2
              },
              "VSPOL": {
                "bit": 7,
                "description": "Vertical synchronization\n              polarity"
              },
              "HSPOL": {
                "bit": 6,
                "description": "Horizontal synchronization\n              polarity"
              },
              "PCKPOL": {
                "bit": 5,
                "description": "Pixel clock polarity"
              },
              "ESS": {
                "bit": 4,
                "description": "Embedded synchronization\n              select"
              },
              "JPEG": {
                "bit": 3,
                "description": "JPEG format"
              },
              "CROP": {
                "bit": 2,
                "description": "Crop feature"
              },
              "CM": {
                "bit": 1,
                "description": "Capture mode"
              },
              "CAPTURE": {
                "bit": 0,
                "description": "Capture enable"
              }
            },
            "SR": {
              "FNE": {
                "bit": 2,
                "description": "FIFO not empty"
              },
              "VSYNC": {
                "bit": 1,
                "description": "VSYNC"
              },
              "HSYNC": {
                "bit": 0,
                "description": "HSYNC"
              }
            },
            "RIS": {
              "LINE_RIS": {
                "bit": 4,
                "description": "Line raw interrupt status"
              },
              "VSYNC_RIS": {
                "bit": 3,
                "description": "VSYNC raw interrupt status"
              },
              "ERR_RIS": {
                "bit": 2,
                "description": "Synchronization error raw interrupt\n              status"
              },
              "OVR_RIS": {
                "bit": 1,
                "description": "Overrun raw interrupt\n              status"
              },
              "FRAME_RIS": {
                "bit": 0,
                "description": "Capture complete raw interrupt\n              status"
              }
            },
            "IER": {
              "LINE_IE": {
                "bit": 4,
                "description": "Line interrupt enable"
              },
              "VSYNC_IE": {
                "bit": 3,
                "description": "VSYNC interrupt enable"
              },
              "ERR_IE": {
                "bit": 2,
                "description": "Synchronization error interrupt\n              enable"
              },
              "OVR_IE": {
                "bit": 1,
                "description": "Overrun interrupt enable"
              },
              "FRAME_IE": {
                "bit": 0,
                "description": "Capture complete interrupt\n              enable"
              }
            },
            "MIS": {
              "LINE_MIS": {
                "bit": 4,
                "description": "Line masked interrupt\n              status"
              },
              "VSYNC_MIS": {
                "bit": 3,
                "description": "VSYNC masked interrupt\n              status"
              },
              "ERR_MIS": {
                "bit": 2,
                "description": "Synchronization error masked interrupt\n              status"
              },
              "OVR_MIS": {
                "bit": 1,
                "description": "Overrun masked interrupt\n              status"
              },
              "FRAME_MIS": {
                "bit": 0,
                "description": "Capture complete masked interrupt\n              status"
              }
            },
            "ICR": {
              "LINE_ISC": {
                "bit": 4,
                "description": "line interrupt status\n              clear"
              },
              "VSYNC_ISC": {
                "bit": 3,
                "description": "Vertical synch interrupt status\n              clear"
              },
              "ERR_ISC": {
                "bit": 2,
                "description": "Synchronization error interrupt status\n              clear"
              },
              "OVR_ISC": {
                "bit": 1,
                "description": "Overrun interrupt status\n              clear"
              },
              "FRAME_ISC": {
                "bit": 0,
                "description": "Capture complete interrupt status\n              clear"
              }
            },
            "ESCR": {
              "FEC": {
                "bit": 24,
                "description": "Frame end delimiter code",
                "width": 8
              },
              "LEC": {
                "bit": 16,
                "description": "Line end delimiter code",
                "width": 8
              },
              "LSC": {
                "bit": 8,
                "description": "Line start delimiter code",
                "width": 8
              },
              "FSC": {
                "bit": 0,
                "description": "Frame start delimiter code",
                "width": 8
              }
            },
            "ESUR": {
              "FEU": {
                "bit": 24,
                "description": "Frame end delimiter unmask",
                "width": 8
              },
              "LEU": {
                "bit": 16,
                "description": "Line end delimiter unmask",
                "width": 8
              },
              "LSU": {
                "bit": 8,
                "description": "Line start delimiter\n              unmask",
                "width": 8
              },
              "FSU": {
                "bit": 0,
                "description": "Frame start delimiter\n              unmask",
                "width": 8
              }
            },
            "CWSTRT": {
              "VST": {
                "bit": 16,
                "description": "Vertical start line count",
                "width": 13
              },
              "HOFFCNT": {
                "bit": 0,
                "description": "Horizontal offset count",
                "width": 14
              }
            },
            "CWSIZE": {
              "VLINE": {
                "bit": 16,
                "description": "Vertical line count",
                "width": 14
              },
              "CAPCNT": {
                "bit": 0,
                "description": "Capture count",
                "width": 14
              }
            },
            "DR": {
              "Byte3": {
                "bit": 24,
                "description": "Data byte 3",
                "width": 8
              },
              "Byte2": {
                "bit": 16,
                "description": "Data byte 2",
                "width": 8
              },
              "Byte1": {
                "bit": 8,
                "description": "Data byte 1",
                "width": 8
              },
              "Byte0": {
                "bit": 0,
                "description": "Data byte 0",
                "width": 8
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "DBGMCU_IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "IDCODE"
            },
            "DBGMCU_CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register"
            },
            "DBGMCU_APB1_FZ": {
              "offset": "0x08",
              "size": 32,
              "description": "Debug MCU APB1 Freeze registe"
            },
            "DBGMCU_APB2_FZ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Debug MCU APB2 Freeze registe"
            }
          },
          "bits": {
            "DBGMCU_IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "DEV_ID",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "REV_ID",
                "width": 16
              }
            },
            "DBGMCU_CR": {
              "DBG_SLEEP": {
                "bit": 0,
                "description": "DBG_SLEEP"
              },
              "DBG_STOP": {
                "bit": 1,
                "description": "DBG_STOP"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "DBG_STANDBY"
              },
              "TRACE_IOEN": {
                "bit": 5,
                "description": "TRACE_IOEN"
              },
              "TRACE_MODE": {
                "bit": 6,
                "description": "TRACE_MODE",
                "width": 2
              }
            },
            "DBGMCU_APB1_FZ": {
              "DBG_TIM2_STOP": {
                "bit": 0,
                "description": "DBG_TIM2_STOP"
              },
              "DBG_TIM3_STOP": {
                "bit": 1,
                "description": "DBG_TIM3 _STOP"
              },
              "DBG_TIM4_STOP": {
                "bit": 2,
                "description": "DBG_TIM4_STOP"
              },
              "DBG_TIM5_STOP": {
                "bit": 3,
                "description": "DBG_TIM5_STOP"
              },
              "DBG_TIM6_STOP": {
                "bit": 4,
                "description": "DBG_TIM6_STOP"
              },
              "DBG_TIM7_STOP": {
                "bit": 5,
                "description": "DBG_TIM7_STOP"
              },
              "DBG_TIM12_STOP": {
                "bit": 6,
                "description": "DBG_TIM12_STOP"
              },
              "DBG_TIM13_STOP": {
                "bit": 7,
                "description": "DBG_TIM13_STOP"
              },
              "DBG_TIM14_STOP": {
                "bit": 8,
                "description": "DBG_TIM14_STOP"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "DBG_WWDG_STOP"
              },
              "DBG_IWDEG_STOP": {
                "bit": 12,
                "description": "DBG_IWDEG_STOP"
              },
              "DBG_J2C1_SMBUS_TIMEOUT": {
                "bit": 21,
                "description": "DBG_J2C1_SMBUS_TIMEOUT"
              },
              "DBG_J2C2_SMBUS_TIMEOUT": {
                "bit": 22,
                "description": "DBG_J2C2_SMBUS_TIMEOUT"
              },
              "DBG_J2C3SMBUS_TIMEOUT": {
                "bit": 23,
                "description": "DBG_J2C3SMBUS_TIMEOUT"
              },
              "DBG_CAN1_STOP": {
                "bit": 25,
                "description": "DBG_CAN1_STOP"
              },
              "DBG_CAN2_STOP": {
                "bit": 26,
                "description": "DBG_CAN2_STOP"
              }
            },
            "DBGMCU_APB2_FZ": {
              "DBG_TIM1_STOP": {
                "bit": 0,
                "description": "TIM1 counter stopped when core is\n              halted"
              },
              "DBG_TIM8_STOP": {
                "bit": 1,
                "description": "TIM8 counter stopped when core is\n              halted"
              },
              "DBG_TIM9_STOP": {
                "bit": 16,
                "description": "TIM9 counter stopped when core is\n              halted"
              },
              "DBG_TIM10_STOP": {
                "bit": 17,
                "description": "TIM10 counter stopped when core is\n              halted"
              },
              "DBG_TIM11_STOP": {
                "bit": 18,
                "description": "TIM11 counter stopped when core is\n              halted"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA2",
              "base": "0x40026400",
              "irq": 56
            },
            {
              "name": "DMA1",
              "base": "0x40026000",
              "irq": 11
            },
            {
              "name": "Ethernet_DMA",
              "base": "0x40029000"
            },
            {
              "name": "DMA2D",
              "base": "0x4002B000"
            }
          ],
          "registers": {
            "LISR": {
              "offset": "0x00",
              "size": 32,
              "description": "low interrupt status register"
            },
            "HISR": {
              "offset": "0x04",
              "size": 32,
              "description": "high interrupt status register"
            },
            "LIFCR": {
              "offset": "0x08",
              "size": 32,
              "description": "low interrupt flag clear\n          register"
            },
            "HIFCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "high interrupt flag clear\n          register"
            },
            "S0CR": {
              "offset": "0x10",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S0NDTR": {
              "offset": "0x14",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S0PAR": {
              "offset": "0x18",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S0M0AR": {
              "offset": "0x1C",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S0M1AR": {
              "offset": "0x20",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S0FCR": {
              "offset": "0x24",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S1CR": {
              "offset": "0x28",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S1NDTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S1PAR": {
              "offset": "0x30",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S1M0AR": {
              "offset": "0x34",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S1M1AR": {
              "offset": "0x38",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S1FCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S2CR": {
              "offset": "0x40",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S2NDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S2PAR": {
              "offset": "0x48",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S2M0AR": {
              "offset": "0x4C",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S2M1AR": {
              "offset": "0x50",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S2FCR": {
              "offset": "0x54",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S3CR": {
              "offset": "0x58",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S3NDTR": {
              "offset": "0x5C",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S3PAR": {
              "offset": "0x60",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S3M0AR": {
              "offset": "0x64",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S3M1AR": {
              "offset": "0x68",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S3FCR": {
              "offset": "0x6C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S4CR": {
              "offset": "0x70",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S4NDTR": {
              "offset": "0x74",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S4PAR": {
              "offset": "0x78",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S4M0AR": {
              "offset": "0x7C",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S4M1AR": {
              "offset": "0x80",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S4FCR": {
              "offset": "0x84",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S5CR": {
              "offset": "0x88",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S5NDTR": {
              "offset": "0x8C",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S5PAR": {
              "offset": "0x90",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S5M0AR": {
              "offset": "0x94",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S5M1AR": {
              "offset": "0x98",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S5FCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S6CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S6NDTR": {
              "offset": "0xA4",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S6PAR": {
              "offset": "0xA8",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S6M0AR": {
              "offset": "0xAC",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S6M1AR": {
              "offset": "0xB0",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S6FCR": {
              "offset": "0xB4",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S7CR": {
              "offset": "0xB8",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S7NDTR": {
              "offset": "0xBC",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S7PAR": {
              "offset": "0xC0",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S7M0AR": {
              "offset": "0xC4",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S7M1AR": {
              "offset": "0xC8",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S7FCR": {
              "offset": "0xCC",
              "size": 32,
              "description": "stream x FIFO control register"
            }
          },
          "bits": {
            "LISR": {
              "TCIF3": {
                "bit": 27,
                "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
              },
              "HTIF3": {
                "bit": 26,
                "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
              },
              "TEIF3": {
                "bit": 25,
                "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
              },
              "DMEIF3": {
                "bit": 24,
                "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
              },
              "FEIF3": {
                "bit": 22,
                "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
              },
              "TCIF2": {
                "bit": 21,
                "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
              },
              "HTIF2": {
                "bit": 20,
                "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
              },
              "TEIF2": {
                "bit": 19,
                "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
              },
              "DMEIF2": {
                "bit": 18,
                "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
              },
              "FEIF2": {
                "bit": 16,
                "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
              },
              "TCIF1": {
                "bit": 11,
                "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
              },
              "HTIF1": {
                "bit": 10,
                "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
              },
              "TEIF1": {
                "bit": 9,
                "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
              },
              "DMEIF1": {
                "bit": 8,
                "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
              },
              "FEIF1": {
                "bit": 6,
                "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
              },
              "TCIF0": {
                "bit": 5,
                "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
              },
              "HTIF0": {
                "bit": 4,
                "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
              },
              "TEIF0": {
                "bit": 3,
                "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
              },
              "DMEIF0": {
                "bit": 2,
                "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
              },
              "FEIF0": {
                "bit": 0,
                "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
              }
            },
            "HISR": {
              "TCIF7": {
                "bit": 27,
                "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
              },
              "HTIF7": {
                "bit": 26,
                "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
              },
              "TEIF7": {
                "bit": 25,
                "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
              },
              "DMEIF7": {
                "bit": 24,
                "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
              },
              "FEIF7": {
                "bit": 22,
                "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
              },
              "TCIF6": {
                "bit": 21,
                "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
              },
              "HTIF6": {
                "bit": 20,
                "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
              },
              "TEIF6": {
                "bit": 19,
                "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
              },
              "DMEIF6": {
                "bit": 18,
                "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
              },
              "FEIF6": {
                "bit": 16,
                "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
              },
              "TCIF5": {
                "bit": 11,
                "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
              },
              "HTIF5": {
                "bit": 10,
                "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
              },
              "TEIF5": {
                "bit": 9,
                "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
              },
              "DMEIF5": {
                "bit": 8,
                "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
              },
              "FEIF5": {
                "bit": 6,
                "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
              },
              "TCIF4": {
                "bit": 5,
                "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
              },
              "HTIF4": {
                "bit": 4,
                "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
              },
              "TEIF4": {
                "bit": 3,
                "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
              },
              "DMEIF4": {
                "bit": 2,
                "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
              },
              "FEIF4": {
                "bit": 0,
                "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
              }
            },
            "LIFCR": {
              "CTCIF3": {
                "bit": 27,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
              },
              "CHTIF3": {
                "bit": 26,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
              },
              "CTEIF3": {
                "bit": 25,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
              },
              "CDMEIF3": {
                "bit": 24,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
              },
              "CFEIF3": {
                "bit": 22,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
              },
              "CTCIF2": {
                "bit": 21,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
              },
              "CHTIF2": {
                "bit": 20,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
              },
              "CTEIF2": {
                "bit": 19,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
              },
              "CDMEIF2": {
                "bit": 18,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
              },
              "CFEIF2": {
                "bit": 16,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
              },
              "CTCIF1": {
                "bit": 11,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
              },
              "CHTIF1": {
                "bit": 10,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
              },
              "CTEIF1": {
                "bit": 9,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
              },
              "CDMEIF1": {
                "bit": 8,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
              },
              "CFEIF1": {
                "bit": 6,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
              },
              "CTCIF0": {
                "bit": 5,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
              },
              "CHTIF0": {
                "bit": 4,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
              },
              "CTEIF0": {
                "bit": 3,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
              },
              "CDMEIF0": {
                "bit": 2,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
              },
              "CFEIF0": {
                "bit": 0,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
              }
            },
            "HIFCR": {
              "CTCIF7": {
                "bit": 27,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
              },
              "CTEIF7": {
                "bit": 25,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
              },
              "CDMEIF7": {
                "bit": 24,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
              },
              "CFEIF7": {
                "bit": 22,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
              },
              "CHTIF6": {
                "bit": 20,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
              },
              "CTEIF6": {
                "bit": 19,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
              },
              "CDMEIF6": {
                "bit": 18,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
              },
              "CFEIF6": {
                "bit": 16,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
              },
              "CTCIF5": {
                "bit": 11,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
              },
              "CHTIF5": {
                "bit": 10,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
              },
              "CTEIF5": {
                "bit": 9,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
              },
              "CDMEIF5": {
                "bit": 8,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
              },
              "CFEIF5": {
                "bit": 6,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
              },
              "CTCIF4": {
                "bit": 5,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
              },
              "CHTIF4": {
                "bit": 4,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
              },
              "CTEIF4": {
                "bit": 3,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
              },
              "CDMEIF4": {
                "bit": 2,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
              },
              "CFEIF4": {
                "bit": 0,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
              }
            },
            "S0CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S0NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S0PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S0M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S0M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S0FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S1CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S1NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S1PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S1M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S1M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S1FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S2CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S2NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S2PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S2M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S2M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S2FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S3CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S3NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S3PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S3M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S3M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S3FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S4CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S4NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S4PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S4M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S4M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S4FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S5CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S5NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S5PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S5M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S5M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S5FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S6CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S6NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S6PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S6M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S6M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S6FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S7CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S7NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S7PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S7M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S7M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S7FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40023800",
              "irq": 5
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "clock control register"
            },
            "PLLCFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "PLL configuration register"
            },
            "CFGR": {
              "offset": "0x08",
              "size": 32,
              "description": "clock configuration register"
            },
            "CIR": {
              "offset": "0x0C",
              "size": 32,
              "description": "clock interrupt register"
            },
            "AHB1RSTR": {
              "offset": "0x10",
              "size": 32,
              "description": "AHB1 peripheral reset register"
            },
            "AHB2RSTR": {
              "offset": "0x14",
              "size": 32,
              "description": "AHB2 peripheral reset register"
            },
            "AHB3RSTR": {
              "offset": "0x18",
              "size": 32,
              "description": "AHB3 peripheral reset register"
            },
            "APB1RSTR": {
              "offset": "0x20",
              "size": 32,
              "description": "APB1 peripheral reset register"
            },
            "APB2RSTR": {
              "offset": "0x24",
              "size": 32,
              "description": "APB2 peripheral reset register"
            },
            "AHB1ENR": {
              "offset": "0x30",
              "size": 32,
              "description": "AHB1 peripheral clock register"
            },
            "AHB2ENR": {
              "offset": "0x34",
              "size": 32,
              "description": "AHB2 peripheral clock enable\n          register"
            },
            "AHB3ENR": {
              "offset": "0x38",
              "size": 32,
              "description": "AHB3 peripheral clock enable\n          register"
            },
            "APB1ENR": {
              "offset": "0x40",
              "size": 32,
              "description": "APB1 peripheral clock enable\n          register"
            },
            "APB2ENR": {
              "offset": "0x44",
              "size": 32,
              "description": "APB2 peripheral clock enable\n          register"
            },
            "AHB1LPENR": {
              "offset": "0x50",
              "size": 32,
              "description": "AHB1 peripheral clock enable in low power\n          mode register"
            },
            "AHB2LPENR": {
              "offset": "0x54",
              "size": 32,
              "description": "AHB2 peripheral clock enable in low power\n          mode register"
            },
            "AHB3LPENR": {
              "offset": "0x58",
              "size": 32,
              "description": "AHB3 peripheral clock enable in low power\n          mode register"
            },
            "APB1LPENR": {
              "offset": "0x60",
              "size": 32,
              "description": "APB1 peripheral clock enable in low power\n          mode register"
            },
            "APB2LPENR": {
              "offset": "0x64",
              "size": 32,
              "description": "APB2 peripheral clock enabled in low power\n          mode register"
            },
            "BDCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Backup domain control register"
            },
            "CSR": {
              "offset": "0x74",
              "size": 32,
              "description": "clock control & status\n          register"
            },
            "SSCGR": {
              "offset": "0x80",
              "size": 32,
              "description": "spread spectrum clock generation\n          register"
            },
            "PLLI2SCFGR": {
              "offset": "0x84",
              "size": 32,
              "description": "PLLI2S configuration register"
            }
          },
          "bits": {
            "CR": {
              "PLLI2SRDY": {
                "bit": 27,
                "description": "PLLI2S clock ready flag"
              },
              "PLLI2SON": {
                "bit": 26,
                "description": "PLLI2S enable"
              },
              "PLLRDY": {
                "bit": 25,
                "description": "Main PLL (PLL) clock ready\n              flag"
              },
              "PLLON": {
                "bit": 24,
                "description": "Main PLL (PLL) enable"
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock security system\n              enable"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE clock bypass"
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag"
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable"
              },
              "HSICAL": {
                "bit": 8,
                "description": "Internal high-speed clock\n              calibration",
                "width": 8
              },
              "HSITRIM": {
                "bit": 3,
                "description": "Internal high-speed clock\n              trimming",
                "width": 5
              },
              "HSIRDY": {
                "bit": 1,
                "description": "Internal high-speed clock ready\n              flag"
              },
              "HSION": {
                "bit": 0,
                "description": "Internal high-speed clock\n              enable"
              }
            },
            "PLLCFGR": {
              "PLLQ3": {
                "bit": 27,
                "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
              },
              "PLLQ2": {
                "bit": 26,
                "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
              },
              "PLLQ1": {
                "bit": 25,
                "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
              },
              "PLLQ0": {
                "bit": 24,
                "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
              },
              "PLLSRC": {
                "bit": 22,
                "description": "Main PLL(PLL) and audio PLL (PLLI2S)\n              entry clock source"
              },
              "PLLP1": {
                "bit": 17,
                "description": "Main PLL (PLL) division factor for main\n              system clock"
              },
              "PLLP0": {
                "bit": 16,
                "description": "Main PLL (PLL) division factor for main\n              system clock"
              },
              "PLLN8": {
                "bit": 14,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN7": {
                "bit": 13,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN6": {
                "bit": 12,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN5": {
                "bit": 11,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN4": {
                "bit": 10,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN3": {
                "bit": 9,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN2": {
                "bit": 8,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN1": {
                "bit": 7,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN0": {
                "bit": 6,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLM5": {
                "bit": 5,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM4": {
                "bit": 4,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM3": {
                "bit": 3,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM2": {
                "bit": 2,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM1": {
                "bit": 1,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM0": {
                "bit": 0,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              }
            },
            "CFGR": {
              "MCO2": {
                "bit": 30,
                "description": "Microcontroller clock output\n              2",
                "width": 2
              },
              "MCO2PRE": {
                "bit": 27,
                "description": "MCO2 prescaler",
                "width": 3
              },
              "MCO1PRE": {
                "bit": 24,
                "description": "MCO1 prescaler",
                "width": 3
              },
              "I2SSRC": {
                "bit": 23,
                "description": "I2S clock selection"
              },
              "MCO1": {
                "bit": 21,
                "description": "Microcontroller clock output\n              1",
                "width": 2
              },
              "RTCPRE": {
                "bit": 16,
                "description": "HSE division factor for RTC\n              clock",
                "width": 5
              },
              "PPRE2": {
                "bit": 13,
                "description": "APB high-speed prescaler\n              (APB2)",
                "width": 3
              },
              "PPRE1": {
                "bit": 10,
                "description": "APB Low speed prescaler\n              (APB1)",
                "width": 3
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "SWS1": {
                "bit": 3,
                "description": "System clock switch status"
              },
              "SWS0": {
                "bit": 2,
                "description": "System clock switch status"
              },
              "SW1": {
                "bit": 1,
                "description": "System clock switch"
              },
              "SW0": {
                "bit": 0,
                "description": "System clock switch"
              }
            },
            "CIR": {
              "CSSC": {
                "bit": 23,
                "description": "Clock security system interrupt\n              clear"
              },
              "PLLI2SRDYC": {
                "bit": 21,
                "description": "PLLI2S ready interrupt\n              clear"
              },
              "PLLRDYC": {
                "bit": 20,
                "description": "Main PLL(PLL) ready interrupt\n              clear"
              },
              "HSERDYC": {
                "bit": 19,
                "description": "HSE ready interrupt clear"
              },
              "HSIRDYC": {
                "bit": 18,
                "description": "HSI ready interrupt clear"
              },
              "LSERDYC": {
                "bit": 17,
                "description": "LSE ready interrupt clear"
              },
              "LSIRDYC": {
                "bit": 16,
                "description": "LSI ready interrupt clear"
              },
              "PLLI2SRDYIE": {
                "bit": 13,
                "description": "PLLI2S ready interrupt\n              enable"
              },
              "PLLRDYIE": {
                "bit": 12,
                "description": "Main PLL (PLL) ready interrupt\n              enable"
              },
              "HSERDYIE": {
                "bit": 11,
                "description": "HSE ready interrupt enable"
              },
              "HSIRDYIE": {
                "bit": 10,
                "description": "HSI ready interrupt enable"
              },
              "LSERDYIE": {
                "bit": 9,
                "description": "LSE ready interrupt enable"
              },
              "LSIRDYIE": {
                "bit": 8,
                "description": "LSI ready interrupt enable"
              },
              "CSSF": {
                "bit": 7,
                "description": "Clock security system interrupt\n              flag"
              },
              "PLLI2SRDYF": {
                "bit": 5,
                "description": "PLLI2S ready interrupt\n              flag"
              },
              "PLLRDYF": {
                "bit": 4,
                "description": "Main PLL (PLL) ready interrupt\n              flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE ready interrupt flag"
              },
              "HSIRDYF": {
                "bit": 2,
                "description": "HSI ready interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag"
              },
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag"
              }
            },
            "AHB1RSTR": {
              "OTGHSRST": {
                "bit": 29,
                "description": "USB OTG HS module reset"
              },
              "ETHMACRST": {
                "bit": 25,
                "description": "Ethernet MAC reset"
              },
              "DMA2RST": {
                "bit": 22,
                "description": "DMA2 reset"
              },
              "DMA1RST": {
                "bit": 21,
                "description": "DMA2 reset"
              },
              "CRCRST": {
                "bit": 12,
                "description": "CRC reset"
              },
              "GPIOIRST": {
                "bit": 8,
                "description": "IO port I reset"
              },
              "GPIOHRST": {
                "bit": 7,
                "description": "IO port H reset"
              },
              "GPIOGRST": {
                "bit": 6,
                "description": "IO port G reset"
              },
              "GPIOFRST": {
                "bit": 5,
                "description": "IO port F reset"
              },
              "GPIOERST": {
                "bit": 4,
                "description": "IO port E reset"
              },
              "GPIODRST": {
                "bit": 3,
                "description": "IO port D reset"
              },
              "GPIOCRST": {
                "bit": 2,
                "description": "IO port C reset"
              },
              "GPIOBRST": {
                "bit": 1,
                "description": "IO port B reset"
              },
              "GPIOARST": {
                "bit": 0,
                "description": "IO port A reset"
              }
            },
            "AHB2RSTR": {
              "OTGFSRST": {
                "bit": 7,
                "description": "USB OTG FS module reset"
              },
              "RNGRST": {
                "bit": 6,
                "description": "Random number generator module\n              reset"
              },
              "HSAHRST": {
                "bit": 5,
                "description": "Hash module reset"
              },
              "CRYPRST": {
                "bit": 4,
                "description": "Cryptographic module reset"
              },
              "DCMIRST": {
                "bit": 0,
                "description": "Camera interface reset"
              }
            },
            "AHB3RSTR": {
              "FMCRST": {
                "bit": 0,
                "description": "Flexible static memory controller module\n              reset"
              }
            },
            "APB1RSTR": {
              "TIM2RST": {
                "bit": 0,
                "description": "TIM2 reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "TIM3 reset"
              },
              "TIM4RST": {
                "bit": 2,
                "description": "TIM4 reset"
              },
              "TIM5RST": {
                "bit": 3,
                "description": "TIM5 reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "TIM6 reset"
              },
              "TIM7RST": {
                "bit": 5,
                "description": "TIM7 reset"
              },
              "TIM12RST": {
                "bit": 6,
                "description": "TIM12 reset"
              },
              "TIM13RST": {
                "bit": 7,
                "description": "TIM13 reset"
              },
              "TIM14RST": {
                "bit": 8,
                "description": "TIM14 reset"
              },
              "WWDGRST": {
                "bit": 11,
                "description": "Window watchdog reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI 2 reset"
              },
              "SPI3RST": {
                "bit": 15,
                "description": "SPI 3 reset"
              },
              "UART2RST": {
                "bit": 17,
                "description": "USART 2 reset"
              },
              "UART3RST": {
                "bit": 18,
                "description": "USART 3 reset"
              },
              "UART4RST": {
                "bit": 19,
                "description": "USART 4 reset"
              },
              "UART5RST": {
                "bit": 20,
                "description": "USART 5 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C 1 reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C 2 reset"
              },
              "I2C3RST": {
                "bit": 23,
                "description": "I2C3 reset"
              },
              "CAN1RST": {
                "bit": 25,
                "description": "CAN1 reset"
              },
              "CAN2RST": {
                "bit": 26,
                "description": "CAN2 reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "DACRST": {
                "bit": 29,
                "description": "DAC reset"
              },
              "UART7RST": {
                "bit": 30,
                "description": "UART7 reset"
              },
              "UART8RST": {
                "bit": 31,
                "description": "UART8 reset"
              }
            },
            "APB2RSTR": {
              "TIM1RST": {
                "bit": 0,
                "description": "TIM1 reset"
              },
              "TIM8RST": {
                "bit": 1,
                "description": "TIM8 reset"
              },
              "USART1RST": {
                "bit": 4,
                "description": "USART1 reset"
              },
              "USART6RST": {
                "bit": 5,
                "description": "USART6 reset"
              },
              "ADCRST": {
                "bit": 8,
                "description": "ADC interface reset (common to all\n              ADCs)"
              },
              "SDIORST": {
                "bit": 11,
                "description": "SDIO reset"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI 1 reset"
              },
              "SPI4RST": {
                "bit": 13,
                "description": "SPI4 reset"
              },
              "SYSCFGRST": {
                "bit": 14,
                "description": "System configuration controller\n              reset"
              },
              "TIM9RST": {
                "bit": 16,
                "description": "TIM9 reset"
              },
              "TIM10RST": {
                "bit": 17,
                "description": "TIM10 reset"
              },
              "TIM11RST": {
                "bit": 18,
                "description": "TIM11 reset"
              },
              "SPI5RST": {
                "bit": 20,
                "description": "SPI5 reset"
              },
              "SPI6RST": {
                "bit": 21,
                "description": "SPI6 reset"
              }
            },
            "AHB1ENR": {
              "OTGHSULPIEN": {
                "bit": 30,
                "description": "USB OTG HSULPI clock\n              enable"
              },
              "OTGHSEN": {
                "bit": 29,
                "description": "USB OTG HS clock enable"
              },
              "ETHMACPTPEN": {
                "bit": 28,
                "description": "Ethernet PTP clock enable"
              },
              "ETHMACRXEN": {
                "bit": 27,
                "description": "Ethernet Reception clock\n              enable"
              },
              "ETHMACTXEN": {
                "bit": 26,
                "description": "Ethernet Transmission clock\n              enable"
              },
              "ETHMACEN": {
                "bit": 25,
                "description": "Ethernet MAC clock enable"
              },
              "DMA2EN": {
                "bit": 22,
                "description": "DMA2 clock enable"
              },
              "DMA1EN": {
                "bit": 21,
                "description": "DMA1 clock enable"
              },
              "BKPSRAMEN": {
                "bit": 18,
                "description": "Backup SRAM interface clock\n              enable"
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable"
              },
              "GPIOIEN": {
                "bit": 8,
                "description": "IO port I clock enable"
              },
              "GPIOHEN": {
                "bit": 7,
                "description": "IO port H clock enable"
              },
              "GPIOGEN": {
                "bit": 6,
                "description": "IO port G clock enable"
              },
              "GPIOFEN": {
                "bit": 5,
                "description": "IO port F clock enable"
              },
              "GPIOEEN": {
                "bit": 4,
                "description": "IO port E clock enable"
              },
              "GPIODEN": {
                "bit": 3,
                "description": "IO port D clock enable"
              },
              "GPIOCEN": {
                "bit": 2,
                "description": "IO port C clock enable"
              },
              "GPIOBEN": {
                "bit": 1,
                "description": "IO port B clock enable"
              },
              "GPIOAEN": {
                "bit": 0,
                "description": "IO port A clock enable"
              }
            },
            "AHB2ENR": {
              "OTGFSEN": {
                "bit": 7,
                "description": "USB OTG FS clock enable"
              },
              "RNGEN": {
                "bit": 6,
                "description": "Random number generator clock\n              enable"
              },
              "HASHEN": {
                "bit": 5,
                "description": "Hash modules clock enable"
              },
              "CRYPEN": {
                "bit": 4,
                "description": "Cryptographic modules clock\n              enable"
              },
              "DCMIEN": {
                "bit": 0,
                "description": "Camera interface enable"
              }
            },
            "AHB3ENR": {
              "FMCEN": {
                "bit": 0,
                "description": "Flexible static memory controller module\n              clock enable"
              }
            },
            "APB1ENR": {
              "TIM2EN": {
                "bit": 0,
                "description": "TIM2 clock enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "TIM3 clock enable"
              },
              "TIM4EN": {
                "bit": 2,
                "description": "TIM4 clock enable"
              },
              "TIM5EN": {
                "bit": 3,
                "description": "TIM5 clock enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "TIM6 clock enable"
              },
              "TIM7EN": {
                "bit": 5,
                "description": "TIM7 clock enable"
              },
              "TIM12EN": {
                "bit": 6,
                "description": "TIM12 clock enable"
              },
              "TIM13EN": {
                "bit": 7,
                "description": "TIM13 clock enable"
              },
              "TIM14EN": {
                "bit": 8,
                "description": "TIM14 clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock\n              enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 clock enable"
              },
              "SPI3EN": {
                "bit": 15,
                "description": "SPI3 clock enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART 2 clock enable"
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART3 clock enable"
              },
              "UART4EN": {
                "bit": 19,
                "description": "UART4 clock enable"
              },
              "UART5EN": {
                "bit": 20,
                "description": "UART5 clock enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 clock enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 clock enable"
              },
              "I2C3EN": {
                "bit": 23,
                "description": "I2C3 clock enable"
              },
              "CAN1EN": {
                "bit": 25,
                "description": "CAN 1 clock enable"
              },
              "CAN2EN": {
                "bit": 26,
                "description": "CAN 2 clock enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock\n              enable"
              },
              "DACEN": {
                "bit": 29,
                "description": "DAC interface clock enable"
              },
              "UART7ENR": {
                "bit": 30,
                "description": "UART7 clock enable"
              },
              "UART8ENR": {
                "bit": 31,
                "description": "UART8 clock enable"
              }
            },
            "APB2ENR": {
              "TIM1EN": {
                "bit": 0,
                "description": "TIM1 clock enable"
              },
              "TIM8EN": {
                "bit": 1,
                "description": "TIM8 clock enable"
              },
              "USART1EN": {
                "bit": 4,
                "description": "USART1 clock enable"
              },
              "USART6EN": {
                "bit": 5,
                "description": "USART6 clock enable"
              },
              "ADC1EN": {
                "bit": 8,
                "description": "ADC1 clock enable"
              },
              "ADC2EN": {
                "bit": 9,
                "description": "ADC2 clock enable"
              },
              "ADC3EN": {
                "bit": 10,
                "description": "ADC3 clock enable"
              },
              "SDIOEN": {
                "bit": 11,
                "description": "SDIO clock enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 clock enable"
              },
              "SPI4ENR": {
                "bit": 13,
                "description": "SPI4 clock enable"
              },
              "SYSCFGEN": {
                "bit": 14,
                "description": "System configuration controller clock\n              enable"
              },
              "TIM9EN": {
                "bit": 16,
                "description": "TIM9 clock enable"
              },
              "TIM10EN": {
                "bit": 17,
                "description": "TIM10 clock enable"
              },
              "TIM11EN": {
                "bit": 18,
                "description": "TIM11 clock enable"
              },
              "SPI5ENR": {
                "bit": 20,
                "description": "SPI5 clock enable"
              },
              "SPI6ENR": {
                "bit": 21,
                "description": "SPI6 clock enable"
              }
            },
            "AHB1LPENR": {
              "GPIOALPEN": {
                "bit": 0,
                "description": "IO port A clock enable during sleep\n              mode"
              },
              "GPIOBLPEN": {
                "bit": 1,
                "description": "IO port B clock enable during Sleep\n              mode"
              },
              "GPIOCLPEN": {
                "bit": 2,
                "description": "IO port C clock enable during Sleep\n              mode"
              },
              "GPIODLPEN": {
                "bit": 3,
                "description": "IO port D clock enable during Sleep\n              mode"
              },
              "GPIOELPEN": {
                "bit": 4,
                "description": "IO port E clock enable during Sleep\n              mode"
              },
              "GPIOFLPEN": {
                "bit": 5,
                "description": "IO port F clock enable during Sleep\n              mode"
              },
              "GPIOGLPEN": {
                "bit": 6,
                "description": "IO port G clock enable during Sleep\n              mode"
              },
              "GPIOHLPEN": {
                "bit": 7,
                "description": "IO port H clock enable during Sleep\n              mode"
              },
              "GPIOILPEN": {
                "bit": 8,
                "description": "IO port I clock enable during Sleep\n              mode"
              },
              "CRCLPEN": {
                "bit": 12,
                "description": "CRC clock enable during Sleep\n              mode"
              },
              "FLITFLPEN": {
                "bit": 15,
                "description": "Flash interface clock enable during\n              Sleep mode"
              },
              "SRAM1LPEN": {
                "bit": 16,
                "description": "SRAM 1interface clock enable during\n              Sleep mode"
              },
              "SRAM2LPEN": {
                "bit": 17,
                "description": "SRAM 2 interface clock enable during\n              Sleep mode"
              },
              "BKPSRAMLPEN": {
                "bit": 18,
                "description": "Backup SRAM interface clock enable\n              during Sleep mode"
              },
              "SRAM3LPEN": {
                "bit": 19,
                "description": "SRAM 3 interface clock enable during\n              Sleep mode"
              },
              "DMA1LPEN": {
                "bit": 21,
                "description": "DMA1 clock enable during Sleep\n              mode"
              },
              "DMA2LPEN": {
                "bit": 22,
                "description": "DMA2 clock enable during Sleep\n              mode"
              },
              "ETHMACLPEN": {
                "bit": 25,
                "description": "Ethernet MAC clock enable during Sleep\n              mode"
              },
              "ETHMACTXLPEN": {
                "bit": 26,
                "description": "Ethernet transmission clock enable\n              during Sleep mode"
              },
              "ETHMACRXLPEN": {
                "bit": 27,
                "description": "Ethernet reception clock enable during\n              Sleep mode"
              },
              "ETHMACPTPLPEN": {
                "bit": 28,
                "description": "Ethernet PTP clock enable during Sleep\n              mode"
              },
              "OTGHSLPEN": {
                "bit": 29,
                "description": "USB OTG HS clock enable during Sleep\n              mode"
              },
              "OTGHSULPILPEN": {
                "bit": 30,
                "description": "USB OTG HS ULPI clock enable during\n              Sleep mode"
              }
            },
            "AHB2LPENR": {
              "OTGFSLPEN": {
                "bit": 7,
                "description": "USB OTG FS clock enable during Sleep\n              mode"
              },
              "RNGLPEN": {
                "bit": 6,
                "description": "Random number generator clock enable\n              during Sleep mode"
              },
              "HASHLPEN": {
                "bit": 5,
                "description": "Hash modules clock enable during Sleep\n              mode"
              },
              "CRYPLPEN": {
                "bit": 4,
                "description": "Cryptography modules clock enable during\n              Sleep mode"
              },
              "DCMILPEN": {
                "bit": 0,
                "description": "Camera interface enable during Sleep\n              mode"
              }
            },
            "AHB3LPENR": {
              "FMCLPEN": {
                "bit": 0,
                "description": "Flexible static memory controller module\n              clock enable during Sleep mode"
              }
            },
            "APB1LPENR": {
              "TIM2LPEN": {
                "bit": 0,
                "description": "TIM2 clock enable during Sleep\n              mode"
              },
              "TIM3LPEN": {
                "bit": 1,
                "description": "TIM3 clock enable during Sleep\n              mode"
              },
              "TIM4LPEN": {
                "bit": 2,
                "description": "TIM4 clock enable during Sleep\n              mode"
              },
              "TIM5LPEN": {
                "bit": 3,
                "description": "TIM5 clock enable during Sleep\n              mode"
              },
              "TIM6LPEN": {
                "bit": 4,
                "description": "TIM6 clock enable during Sleep\n              mode"
              },
              "TIM7LPEN": {
                "bit": 5,
                "description": "TIM7 clock enable during Sleep\n              mode"
              },
              "TIM12LPEN": {
                "bit": 6,
                "description": "TIM12 clock enable during Sleep\n              mode"
              },
              "TIM13LPEN": {
                "bit": 7,
                "description": "TIM13 clock enable during Sleep\n              mode"
              },
              "TIM14LPEN": {
                "bit": 8,
                "description": "TIM14 clock enable during Sleep\n              mode"
              },
              "WWDGLPEN": {
                "bit": 11,
                "description": "Window watchdog clock enable during\n              Sleep mode"
              },
              "SPI2LPEN": {
                "bit": 14,
                "description": "SPI2 clock enable during Sleep\n              mode"
              },
              "SPI3LPEN": {
                "bit": 15,
                "description": "SPI3 clock enable during Sleep\n              mode"
              },
              "USART2LPEN": {
                "bit": 17,
                "description": "USART2 clock enable during Sleep\n              mode"
              },
              "USART3LPEN": {
                "bit": 18,
                "description": "USART3 clock enable during Sleep\n              mode"
              },
              "UART4LPEN": {
                "bit": 19,
                "description": "UART4 clock enable during Sleep\n              mode"
              },
              "UART5LPEN": {
                "bit": 20,
                "description": "UART5 clock enable during Sleep\n              mode"
              },
              "I2C1LPEN": {
                "bit": 21,
                "description": "I2C1 clock enable during Sleep\n              mode"
              },
              "I2C2LPEN": {
                "bit": 22,
                "description": "I2C2 clock enable during Sleep\n              mode"
              },
              "I2C3LPEN": {
                "bit": 23,
                "description": "I2C3 clock enable during Sleep\n              mode"
              },
              "CAN1LPEN": {
                "bit": 25,
                "description": "CAN 1 clock enable during Sleep\n              mode"
              },
              "CAN2LPEN": {
                "bit": 26,
                "description": "CAN 2 clock enable during Sleep\n              mode"
              },
              "PWRLPEN": {
                "bit": 28,
                "description": "Power interface clock enable during\n              Sleep mode"
              },
              "DACLPEN": {
                "bit": 29,
                "description": "DAC interface clock enable during Sleep\n              mode"
              },
              "UART7LPEN": {
                "bit": 30,
                "description": "UART7 clock enable during Sleep\n              mode"
              },
              "UART8LPEN": {
                "bit": 31,
                "description": "UART8 clock enable during Sleep\n              mode"
              }
            },
            "APB2LPENR": {
              "TIM1LPEN": {
                "bit": 0,
                "description": "TIM1 clock enable during Sleep\n              mode"
              },
              "TIM8LPEN": {
                "bit": 1,
                "description": "TIM8 clock enable during Sleep\n              mode"
              },
              "USART1LPEN": {
                "bit": 4,
                "description": "USART1 clock enable during Sleep\n              mode"
              },
              "USART6LPEN": {
                "bit": 5,
                "description": "USART6 clock enable during Sleep\n              mode"
              },
              "ADC1LPEN": {
                "bit": 8,
                "description": "ADC1 clock enable during Sleep\n              mode"
              },
              "ADC2LPEN": {
                "bit": 9,
                "description": "ADC2 clock enable during Sleep\n              mode"
              },
              "ADC3LPEN": {
                "bit": 10,
                "description": "ADC 3 clock enable during Sleep\n              mode"
              },
              "SDIOLPEN": {
                "bit": 11,
                "description": "SDIO clock enable during Sleep\n              mode"
              },
              "SPI1LPEN": {
                "bit": 12,
                "description": "SPI 1 clock enable during Sleep\n              mode"
              },
              "SPI4LPEN": {
                "bit": 13,
                "description": "SPI 4 clock enable during Sleep\n              mode"
              },
              "SYSCFGLPEN": {
                "bit": 14,
                "description": "System configuration controller clock\n              enable during Sleep mode"
              },
              "TIM9LPEN": {
                "bit": 16,
                "description": "TIM9 clock enable during sleep\n              mode"
              },
              "TIM10LPEN": {
                "bit": 17,
                "description": "TIM10 clock enable during Sleep\n              mode"
              },
              "TIM11LPEN": {
                "bit": 18,
                "description": "TIM11 clock enable during Sleep\n              mode"
              },
              "SPI5LPEN": {
                "bit": 20,
                "description": "SPI 5 clock enable during Sleep\n              mode"
              },
              "SPI6LPEN": {
                "bit": 21,
                "description": "SPI 6 clock enable during Sleep\n              mode"
              }
            },
            "BDCR": {
              "BDRST": {
                "bit": 16,
                "description": "Backup domain software\n              reset"
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "RTCSEL1": {
                "bit": 9,
                "description": "RTC clock source selection"
              },
              "RTCSEL0": {
                "bit": 8,
                "description": "RTC clock source selection"
              },
              "LSEBYP": {
                "bit": 2,
                "description": "External low-speed oscillator\n              bypass"
              },
              "LSERDY": {
                "bit": 1,
                "description": "External low-speed oscillator\n              ready"
              },
              "LSEON": {
                "bit": 0,
                "description": "External low-speed oscillator\n              enable"
              }
            },
            "CSR": {
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "WDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset\n              flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "PORRSTF": {
                "bit": 27,
                "description": "POR/PDR reset flag"
              },
              "PADRSTF": {
                "bit": 26,
                "description": "PIN reset flag"
              },
              "BORRSTF": {
                "bit": 25,
                "description": "BOR reset flag"
              },
              "RMVF": {
                "bit": 24,
                "description": "Remove reset flag"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "Internal low-speed oscillator\n              ready"
              },
              "LSION": {
                "bit": 0,
                "description": "Internal low-speed oscillator\n              enable"
              }
            },
            "SSCGR": {
              "SSCGEN": {
                "bit": 31,
                "description": "Spread spectrum modulation\n              enable"
              },
              "SPREADSEL": {
                "bit": 30,
                "description": "Spread Select"
              },
              "INCSTEP": {
                "bit": 13,
                "description": "Incrementation step",
                "width": 15
              },
              "MODPER": {
                "bit": 0,
                "description": "Modulation period",
                "width": 13
              }
            },
            "PLLI2SCFGR": {
              "PLLI2SRx": {
                "bit": 28,
                "description": "PLLI2S division factor for I2S\n              clocks",
                "width": 3
              },
              "PLLI2SNx": {
                "bit": 6,
                "description": "PLLI2S multiplication factor for\n              VCO",
                "width": 9
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOI",
              "base": "0x40022000"
            },
            {
              "name": "GPIOH",
              "base": "0x40021C00"
            },
            {
              "name": "GPIOG",
              "base": "0x40021800"
            },
            {
              "name": "GPIOF",
              "base": "0x40021400"
            },
            {
              "name": "GPIOE",
              "base": "0x40021000"
            },
            {
              "name": "GPIOD",
              "base": "0x40020C00"
            },
            {
              "name": "GPIOC",
              "base": "0x40020800"
            },
            {
              "name": "GPIOJ",
              "base": "0x40022400"
            },
            {
              "name": "GPIOK",
              "base": "0x40022800"
            },
            {
              "name": "GPIOB",
              "base": "0x40020400"
            },
            {
              "name": "GPIOA",
              "base": "0x40020000"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n          register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n          register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n          register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock\n          register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low\n          register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n          register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)"
              }
            },
            "OSPEEDR": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =\n              0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =\n              0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=\n              0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=\n              0..15)"
              }
            },
            "AFRL": {
              "AFRL7": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL6": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL5": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL4": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL3": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL2": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL1": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL0": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFRH15": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH14": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH13": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH12": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH11": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH10": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH9": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH8": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x40013800"
            }
          ],
          "registers": {
            "MEMRM": {
              "offset": "0x00",
              "size": 32,
              "description": "memory remap register"
            },
            "PMC": {
              "offset": "0x04",
              "size": 32,
              "description": "peripheral mode configuration\n          register"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register\n          1"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register\n          2"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register\n          3"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register\n          4"
            },
            "CMPCR": {
              "offset": "0x20",
              "size": 32,
              "description": "Compensation cell control\n          register"
            }
          },
          "bits": {
            "MEMRM": {
              "MEM_MODE": {
                "bit": 0,
                "description": "MEM_MODE",
                "width": 2
              }
            },
            "PMC": {
              "MII_RMII_SEL": {
                "bit": 23,
                "description": "Ethernet PHY interface\n              selection"
              },
              "ADC1DC2": {
                "bit": 16,
                "description": "ADC1DC2"
              },
              "ADC2DC2": {
                "bit": 17,
                "description": "ADC2DC2"
              },
              "ADC3DC2": {
                "bit": 18,
                "description": "ADC3DC2"
              }
            },
            "EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI10",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              }
            },
            "CMPCR": {
              "READY": {
                "bit": 8,
                "description": "READY"
              },
              "CMP_PD": {
                "bit": 0,
                "description": "Compensation cell\n              power-down"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 35
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 36
            },
            {
              "name": "SPI3",
              "base": "0x40003C00",
              "irq": 51
            },
            {
              "name": "SPI4",
              "base": "0x40013400",
              "irq": 84
            },
            {
              "name": "SPI5",
              "base": "0x40015000",
              "irq": 85
            },
            {
              "name": "SPI6",
              "base": "0x40015400",
              "irq": 86
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n              enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n              mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n              enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              }
            },
            "SR": {
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "UDR": {
                "bit": 3,
                "description": "Underrun flag"
              },
              "CHSIDE": {
                "bit": 2,
                "description": "Channel side"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "I2SMOD": {
                "bit": 11,
                "description": "I2S mode selection"
              },
              "I2SE": {
                "bit": 10,
                "description": "I2S Enable"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2S configuration mode",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCM frame synchronization"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "I2S standard selection",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "Steady state clock\n              polarity"
              },
              "DATLEN": {
                "bit": 1,
                "description": "Data length to be\n              transferred",
                "width": 2
              },
              "CHLEN": {
                "bit": 0,
                "description": "Channel length (number of bits per audio\n              channel)"
              }
            },
            "I2SPR": {
              "MCKOE": {
                "bit": 9,
                "description": "Master clock output enable"
              },
              "ODD": {
                "bit": 8,
                "description": "Odd factor for the\n              prescaler"
              },
              "I2SDIV": {
                "bit": 0,
                "description": "I2S Linear prescaler",
                "width": 8
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S2ext",
              "base": "0x40003400"
            },
            {
              "name": "I2S3ext",
              "base": "0x40004000"
            }
          ],
          "registers": {}
        },
        "SDIO": {
          "instances": [
            {
              "name": "SDIO",
              "base": "0x40012C00",
              "irq": 49
            }
          ],
          "registers": {
            "POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CLKCR": {
              "offset": "0x04",
              "size": 32,
              "description": "SDI clock control register"
            },
            "ARG": {
              "offset": "0x08",
              "size": 32,
              "description": "argument register"
            },
            "CMD": {
              "offset": "0x0C",
              "size": 32,
              "description": "command register"
            },
            "RESPCMD": {
              "offset": "0x10",
              "size": 32,
              "description": "command response register"
            },
            "RESP1": {
              "offset": "0x14",
              "size": 32,
              "description": "response 1..4 register"
            },
            "RESP2": {
              "offset": "0x18",
              "size": 32,
              "description": "response 1..4 register"
            },
            "RESP3": {
              "offset": "0x1C",
              "size": 32,
              "description": "response 1..4 register"
            },
            "RESP4": {
              "offset": "0x20",
              "size": 32,
              "description": "response 1..4 register"
            },
            "DTIMER": {
              "offset": "0x24",
              "size": 32,
              "description": "data timer register"
            },
            "DLEN": {
              "offset": "0x28",
              "size": 32,
              "description": "data length register"
            },
            "DCTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "data control register"
            },
            "DCOUNT": {
              "offset": "0x30",
              "size": 32,
              "description": "data counter register"
            },
            "STA": {
              "offset": "0x34",
              "size": 32,
              "description": "status register"
            },
            "ICR": {
              "offset": "0x38",
              "size": 32,
              "description": "interrupt clear register"
            },
            "MASK": {
              "offset": "0x3C",
              "size": 32,
              "description": "mask register"
            },
            "FIFOCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "FIFO counter register"
            },
            "FIFO": {
              "offset": "0x80",
              "size": 32,
              "description": "data FIFO register"
            }
          },
          "bits": {
            "POWER": {
              "PWRCTRL": {
                "bit": 0,
                "description": "PWRCTRL",
                "width": 2
              }
            },
            "CLKCR": {
              "HWFC_EN": {
                "bit": 14,
                "description": "HW Flow Control enable"
              },
              "NEGEDGE": {
                "bit": 13,
                "description": "SDIO_CK dephasing selection\n              bit"
              },
              "WIDBUS": {
                "bit": 11,
                "description": "Wide bus mode enable bit",
                "width": 2
              },
              "BYPASS": {
                "bit": 10,
                "description": "Clock divider bypass enable\n              bit"
              },
              "PWRSAV": {
                "bit": 9,
                "description": "Power saving configuration\n              bit"
              },
              "CLKEN": {
                "bit": 8,
                "description": "Clock enable bit"
              },
              "CLKDIV": {
                "bit": 0,
                "description": "Clock divide factor",
                "width": 8
              }
            },
            "ARG": {
              "CMDARG": {
                "bit": 0,
                "description": "Command argument",
                "width": 32
              }
            },
            "CMD": {
              "CE_ATACMD": {
                "bit": 14,
                "description": "CE-ATA command"
              },
              "nIEN": {
                "bit": 13,
                "description": "not Interrupt Enable"
              },
              "ENCMDcompl": {
                "bit": 12,
                "description": "Enable CMD completion"
              },
              "SDIOSuspend": {
                "bit": 11,
                "description": "SD I/O suspend command"
              },
              "CPSMEN": {
                "bit": 10,
                "description": "Command path state machine (CPSM) Enable\n              bit"
              },
              "WAITPEND": {
                "bit": 9,
                "description": "CPSM Waits for ends of data transfer\n              (CmdPend internal signal)."
              },
              "WAITINT": {
                "bit": 8,
                "description": "CPSM waits for interrupt\n              request"
              },
              "WAITRESP": {
                "bit": 6,
                "description": "Wait for response bits",
                "width": 2
              },
              "CMDINDEX": {
                "bit": 0,
                "description": "Command index",
                "width": 6
              }
            },
            "RESPCMD": {
              "RESPCMD": {
                "bit": 0,
                "description": "Response command index",
                "width": 6
              }
            },
            "RESP1": {
              "CARDSTATUS1": {
                "bit": 0,
                "description": "see Table 132.",
                "width": 32
              }
            },
            "RESP2": {
              "CARDSTATUS2": {
                "bit": 0,
                "description": "see Table 132.",
                "width": 32
              }
            },
            "RESP3": {
              "CARDSTATUS3": {
                "bit": 0,
                "description": "see Table 132.",
                "width": 32
              }
            },
            "RESP4": {
              "CARDSTATUS4": {
                "bit": 0,
                "description": "see Table 132.",
                "width": 32
              }
            },
            "DTIMER": {
              "DATATIME": {
                "bit": 0,
                "description": "Data timeout period",
                "width": 32
              }
            },
            "DLEN": {
              "DATALENGTH": {
                "bit": 0,
                "description": "Data length value",
                "width": 25
              }
            },
            "DCTRL": {
              "SDIOEN": {
                "bit": 11,
                "description": "SD I/O enable functions"
              },
              "RWMOD": {
                "bit": 10,
                "description": "Read wait mode"
              },
              "RWSTOP": {
                "bit": 9,
                "description": "Read wait stop"
              },
              "RWSTART": {
                "bit": 8,
                "description": "Read wait start"
              },
              "DBLOCKSIZE": {
                "bit": 4,
                "description": "Data block size",
                "width": 4
              },
              "DMAEN": {
                "bit": 3,
                "description": "DMA enable bit"
              },
              "DTMODE": {
                "bit": 2,
                "description": "Data transfer mode selection 1: Stream\n              or SDIO multibyte data transfer."
              },
              "DTDIR": {
                "bit": 1,
                "description": "Data transfer direction\n              selection"
              },
              "DTEN": {
                "bit": 0,
                "description": "DTEN"
              }
            },
            "DCOUNT": {
              "DATACOUNT": {
                "bit": 0,
                "description": "Data count value",
                "width": 25
              }
            },
            "STA": {
              "CEATAEND": {
                "bit": 23,
                "description": "CE-ATA command completion signal\n              received for CMD61"
              },
              "SDIOIT": {
                "bit": 22,
                "description": "SDIO interrupt received"
              },
              "RXDAVL": {
                "bit": 21,
                "description": "Data available in receive\n              FIFO"
              },
              "TXDAVL": {
                "bit": 20,
                "description": "Data available in transmit\n              FIFO"
              },
              "RXFIFOE": {
                "bit": 19,
                "description": "Receive FIFO empty"
              },
              "TXFIFOE": {
                "bit": 18,
                "description": "Transmit FIFO empty"
              },
              "RXFIFOF": {
                "bit": 17,
                "description": "Receive FIFO full"
              },
              "TXFIFOF": {
                "bit": 16,
                "description": "Transmit FIFO full"
              },
              "RXFIFOHF": {
                "bit": 15,
                "description": "Receive FIFO half full: there are at\n              least 8 words in the FIFO"
              },
              "TXFIFOHE": {
                "bit": 14,
                "description": "Transmit FIFO half empty: at least 8\n              words can be written into the FIFO"
              },
              "RXACT": {
                "bit": 13,
                "description": "Data receive in progress"
              },
              "TXACT": {
                "bit": 12,
                "description": "Data transmit in progress"
              },
              "CMDACT": {
                "bit": 11,
                "description": "Command transfer in\n              progress"
              },
              "DBCKEND": {
                "bit": 10,
                "description": "Data block sent/received (CRC check\n              passed)"
              },
              "STBITERR": {
                "bit": 9,
                "description": "Start bit not detected on all data\n              signals in wide bus mode"
              },
              "DATAEND": {
                "bit": 8,
                "description": "Data end (data counter, SDIDCOUNT, is\n              zero)"
              },
              "CMDSENT": {
                "bit": 7,
                "description": "Command sent (no response\n              required)"
              },
              "CMDREND": {
                "bit": 6,
                "description": "Command response received (CRC check\n              passed)"
              },
              "RXOVERR": {
                "bit": 5,
                "description": "Received FIFO overrun\n              error"
              },
              "TXUNDERR": {
                "bit": 4,
                "description": "Transmit FIFO underrun\n              error"
              },
              "DTIMEOUT": {
                "bit": 3,
                "description": "Data timeout"
              },
              "CTIMEOUT": {
                "bit": 2,
                "description": "Command response timeout"
              },
              "DCRCFAIL": {
                "bit": 1,
                "description": "Data block sent/received (CRC check\n              failed)"
              },
              "CCRCFAIL": {
                "bit": 0,
                "description": "Command response received (CRC check\n              failed)"
              }
            },
            "ICR": {
              "CEATAENDC": {
                "bit": 23,
                "description": "CEATAEND flag clear bit"
              },
              "SDIOITC": {
                "bit": 22,
                "description": "SDIOIT flag clear bit"
              },
              "DBCKENDC": {
                "bit": 10,
                "description": "DBCKEND flag clear bit"
              },
              "STBITERRC": {
                "bit": 9,
                "description": "STBITERR flag clear bit"
              },
              "DATAENDC": {
                "bit": 8,
                "description": "DATAEND flag clear bit"
              },
              "CMDSENTC": {
                "bit": 7,
                "description": "CMDSENT flag clear bit"
              },
              "CMDRENDC": {
                "bit": 6,
                "description": "CMDREND flag clear bit"
              },
              "RXOVERRC": {
                "bit": 5,
                "description": "RXOVERR flag clear bit"
              },
              "TXUNDERRC": {
                "bit": 4,
                "description": "TXUNDERR flag clear bit"
              },
              "DTIMEOUTC": {
                "bit": 3,
                "description": "DTIMEOUT flag clear bit"
              },
              "CTIMEOUTC": {
                "bit": 2,
                "description": "CTIMEOUT flag clear bit"
              },
              "DCRCFAILC": {
                "bit": 1,
                "description": "DCRCFAIL flag clear bit"
              },
              "CCRCFAILC": {
                "bit": 0,
                "description": "CCRCFAIL flag clear bit"
              }
            },
            "MASK": {
              "CEATAENDIE": {
                "bit": 23,
                "description": "CE-ATA command completion signal\n              received interrupt enable"
              },
              "SDIOITIE": {
                "bit": 22,
                "description": "SDIO mode interrupt received interrupt\n              enable"
              },
              "RXDAVLIE": {
                "bit": 21,
                "description": "Data available in Rx FIFO interrupt\n              enable"
              },
              "TXDAVLIE": {
                "bit": 20,
                "description": "Data available in Tx FIFO interrupt\n              enable"
              },
              "RXFIFOEIE": {
                "bit": 19,
                "description": "Rx FIFO empty interrupt\n              enable"
              },
              "TXFIFOEIE": {
                "bit": 18,
                "description": "Tx FIFO empty interrupt\n              enable"
              },
              "RXFIFOFIE": {
                "bit": 17,
                "description": "Rx FIFO full interrupt\n              enable"
              },
              "TXFIFOFIE": {
                "bit": 16,
                "description": "Tx FIFO full interrupt\n              enable"
              },
              "RXFIFOHFIE": {
                "bit": 15,
                "description": "Rx FIFO half full interrupt\n              enable"
              },
              "TXFIFOHEIE": {
                "bit": 14,
                "description": "Tx FIFO half empty interrupt\n              enable"
              },
              "RXACTIE": {
                "bit": 13,
                "description": "Data receive acting interrupt\n              enable"
              },
              "TXACTIE": {
                "bit": 12,
                "description": "Data transmit acting interrupt\n              enable"
              },
              "CMDACTIE": {
                "bit": 11,
                "description": "Command acting interrupt\n              enable"
              },
              "DBCKENDIE": {
                "bit": 10,
                "description": "Data block end interrupt\n              enable"
              },
              "STBITERRIE": {
                "bit": 9,
                "description": "Start bit error interrupt\n              enable"
              },
              "DATAENDIE": {
                "bit": 8,
                "description": "Data end interrupt enable"
              },
              "CMDSENTIE": {
                "bit": 7,
                "description": "Command sent interrupt\n              enable"
              },
              "CMDRENDIE": {
                "bit": 6,
                "description": "Command response received interrupt\n              enable"
              },
              "RXOVERRIE": {
                "bit": 5,
                "description": "Rx FIFO overrun error interrupt\n              enable"
              },
              "TXUNDERRIE": {
                "bit": 4,
                "description": "Tx FIFO underrun error interrupt\n              enable"
              },
              "DTIMEOUTIE": {
                "bit": 3,
                "description": "Data timeout interrupt\n              enable"
              },
              "CTIMEOUTIE": {
                "bit": 2,
                "description": "Command timeout interrupt\n              enable"
              },
              "DCRCFAILIE": {
                "bit": 1,
                "description": "Data CRC fail interrupt\n              enable"
              },
              "CCRCFAILIE": {
                "bit": 0,
                "description": "Command CRC fail interrupt\n              enable"
              }
            },
            "FIFOCNT": {
              "FIFOCOUNT": {
                "bit": 0,
                "description": "Remaining number of words to be written\n              to or read from the FIFO.",
                "width": 24
              }
            },
            "FIFO": {
              "FIFOData": {
                "bit": 0,
                "description": "Receive and transmit FIFO\n              data",
                "width": 32
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x40012000"
            },
            {
              "name": "ADC2",
              "base": "0x40012100"
            },
            {
              "name": "ADC3",
              "base": "0x40012200",
              "irq": 18
            },
            {
              "name": "C_ADC",
              "base": "0x40012300"
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "status register"
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x08",
              "size": 32,
              "description": "control register 2"
            },
            "SMPR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "sample time register 1"
            },
            "SMPR2": {
              "offset": "0x10",
              "size": 32,
              "description": "sample time register 2"
            },
            "JOFR1": {
              "offset": "0x14",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR2": {
              "offset": "0x18",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR4": {
              "offset": "0x20",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "HTR": {
              "offset": "0x24",
              "size": 32,
              "description": "watchdog higher threshold\n          register"
            },
            "LTR": {
              "offset": "0x28",
              "size": 32,
              "description": "watchdog lower threshold\n          register"
            },
            "SQR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "regular sequence register 1"
            },
            "SQR2": {
              "offset": "0x30",
              "size": 32,
              "description": "regular sequence register 2"
            },
            "SQR3": {
              "offset": "0x34",
              "size": 32,
              "description": "regular sequence register 3"
            },
            "JSQR": {
              "offset": "0x38",
              "size": 32,
              "description": "injected sequence register"
            },
            "JDR1": {
              "offset": "0x3C",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR2": {
              "offset": "0x40",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR3": {
              "offset": "0x44",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR4": {
              "offset": "0x48",
              "size": 32,
              "description": "injected data register x"
            },
            "DR": {
              "offset": "0x4C",
              "size": 32,
              "description": "regular data register"
            }
          },
          "bits": {
            "SR": {
              "OVR": {
                "bit": 5,
                "description": "Overrun"
              },
              "STRT": {
                "bit": 4,
                "description": "Regular channel start flag"
              },
              "JSTRT": {
                "bit": 3,
                "description": "Injected channel start\n              flag"
              },
              "JEOC": {
                "bit": 2,
                "description": "Injected channel end of\n              conversion"
              },
              "EOC": {
                "bit": 1,
                "description": "Regular channel end of\n              conversion"
              },
              "AWD": {
                "bit": 0,
                "description": "Analog watchdog flag"
              }
            },
            "CR1": {
              "OVRIE": {
                "bit": 26,
                "description": "Overrun interrupt enable"
              },
              "RES": {
                "bit": 24,
                "description": "Resolution",
                "width": 2
              },
              "AWDEN": {
                "bit": 23,
                "description": "Analog watchdog enable on regular\n              channels"
              },
              "JAWDEN": {
                "bit": 22,
                "description": "Analog watchdog enable on injected\n              channels"
              },
              "DISCNUM": {
                "bit": 13,
                "description": "Discontinuous mode channel\n              count",
                "width": 3
              },
              "JDISCEN": {
                "bit": 12,
                "description": "Discontinuous mode on injected\n              channels"
              },
              "DISCEN": {
                "bit": 11,
                "description": "Discontinuous mode on regular\n              channels"
              },
              "JAUTO": {
                "bit": 10,
                "description": "Automatic injected group\n              conversion"
              },
              "AWDSGL": {
                "bit": 9,
                "description": "Enable the watchdog on a single channel\n              in scan mode"
              },
              "SCAN": {
                "bit": 8,
                "description": "Scan mode"
              },
              "JEOCIE": {
                "bit": 7,
                "description": "Interrupt enable for injected\n              channels"
              },
              "AWDIE": {
                "bit": 6,
                "description": "Analog watchdog interrupt\n              enable"
              },
              "EOCIE": {
                "bit": 5,
                "description": "Interrupt enable for EOC"
              },
              "AWDCH": {
                "bit": 0,
                "description": "Analog watchdog channel select\n              bits",
                "width": 5
              }
            },
            "CR2": {
              "SWSTART": {
                "bit": 30,
                "description": "Start conversion of regular\n              channels"
              },
              "EXTEN": {
                "bit": 28,
                "description": "External trigger enable for regular\n              channels",
                "width": 2
              },
              "EXTSEL": {
                "bit": 24,
                "description": "External event select for regular\n              group",
                "width": 4
              },
              "JSWSTART": {
                "bit": 22,
                "description": "Start conversion of injected\n              channels"
              },
              "JEXTEN": {
                "bit": 20,
                "description": "External trigger enable for injected\n              channels",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 16,
                "description": "External event select for injected\n              group",
                "width": 4
              },
              "ALIGN": {
                "bit": 11,
                "description": "Data alignment"
              },
              "EOCS": {
                "bit": 10,
                "description": "End of conversion\n              selection"
              },
              "DDS": {
                "bit": 9,
                "description": "DMA disable selection (for single ADC\n              mode)"
              },
              "DMA": {
                "bit": 8,
                "description": "Direct memory access mode (for single\n              ADC mode)"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous conversion"
              },
              "ADON": {
                "bit": 0,
                "description": "A/D Converter ON / OFF"
              }
            },
            "SMPR1": {
              "SMPx_x": {
                "bit": 0,
                "description": "Sample time bits",
                "width": 32
              }
            },
            "SMPR2": {
              "SMPx_x": {
                "bit": 0,
                "description": "Sample time bits",
                "width": 32
              }
            },
            "JOFR1": {
              "JOFFSET1": {
                "bit": 0,
                "description": "Data offset for injected channel\n              x",
                "width": 12
              }
            },
            "JOFR2": {
              "JOFFSET2": {
                "bit": 0,
                "description": "Data offset for injected channel\n              x",
                "width": 12
              }
            },
            "JOFR3": {
              "JOFFSET3": {
                "bit": 0,
                "description": "Data offset for injected channel\n              x",
                "width": 12
              }
            },
            "JOFR4": {
              "JOFFSET4": {
                "bit": 0,
                "description": "Data offset for injected channel\n              x",
                "width": 12
              }
            },
            "HTR": {
              "HT": {
                "bit": 0,
                "description": "Analog watchdog higher\n              threshold",
                "width": 12
              }
            },
            "LTR": {
              "LT": {
                "bit": 0,
                "description": "Analog watchdog lower\n              threshold",
                "width": 12
              }
            },
            "SQR1": {
              "L": {
                "bit": 20,
                "description": "Regular channel sequence\n              length",
                "width": 4
              },
              "SQ16": {
                "bit": 15,
                "description": "16th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ15": {
                "bit": 10,
                "description": "15th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ14": {
                "bit": 5,
                "description": "14th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ13": {
                "bit": 0,
                "description": "13th conversion in regular\n              sequence",
                "width": 5
              }
            },
            "SQR2": {
              "SQ12": {
                "bit": 25,
                "description": "12th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ11": {
                "bit": 20,
                "description": "11th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ10": {
                "bit": 15,
                "description": "10th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ9": {
                "bit": 10,
                "description": "9th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ8": {
                "bit": 5,
                "description": "8th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ7": {
                "bit": 0,
                "description": "7th conversion in regular\n              sequence",
                "width": 5
              }
            },
            "SQR3": {
              "SQ6": {
                "bit": 25,
                "description": "6th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ5": {
                "bit": 20,
                "description": "5th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ4": {
                "bit": 15,
                "description": "4th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ3": {
                "bit": 10,
                "description": "3rd conversion in regular\n              sequence",
                "width": 5
              },
              "SQ2": {
                "bit": 5,
                "description": "2nd conversion in regular\n              sequence",
                "width": 5
              },
              "SQ1": {
                "bit": 0,
                "description": "1st conversion in regular\n              sequence",
                "width": 5
              }
            },
            "JSQR": {
              "JL": {
                "bit": 20,
                "description": "Injected sequence length",
                "width": 2
              },
              "JSQ4": {
                "bit": 15,
                "description": "4th conversion in injected\n              sequence",
                "width": 5
              },
              "JSQ3": {
                "bit": 10,
                "description": "3rd conversion in injected\n              sequence",
                "width": 5
              },
              "JSQ2": {
                "bit": 5,
                "description": "2nd conversion in injected\n              sequence",
                "width": 5
              },
              "JSQ1": {
                "bit": 0,
                "description": "1st conversion in injected\n              sequence",
                "width": 5
              }
            },
            "JDR1": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR2": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR3": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR4": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "Regular data",
                "width": 16
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART6",
              "base": "0x40011400",
              "irq": 71
            },
            {
              "name": "USART1",
              "base": "0x40011000",
              "irq": 37
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 38
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 39
            },
            {
              "name": "UART7",
              "base": "0x40007800",
              "irq": 82
            },
            {
              "name": "UART8",
              "base": "0x40007C00",
              "irq": 83
            },
            {
              "name": "UART4",
              "base": "0x40004C00",
              "irq": 52
            },
            {
              "name": "UART5",
              "base": "0x40005000",
              "irq": 53
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "Status register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "Data register"
            },
            "BRR": {
              "offset": "0x08",
              "size": 32,
              "description": "Baud rate register"
            },
            "CR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x14",
              "size": 32,
              "description": "Control register 3"
            },
            "GTPR": {
              "offset": "0x18",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            }
          },
          "bits": {
            "SR": {
              "CTS": {
                "bit": 9,
                "description": "CTS flag"
              },
              "LBD": {
                "bit": 8,
                "description": "LIN break detection flag"
              },
              "TXE": {
                "bit": 7,
                "description": "Transmit data register\n              empty"
              },
              "TC": {
                "bit": 6,
                "description": "Transmission complete"
              },
              "RXNE": {
                "bit": 5,
                "description": "Read data register not\n              empty"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE line detected"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error"
              },
              "NF": {
                "bit": 2,
                "description": "Noise detected flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing error"
              },
              "PE": {
                "bit": 0,
                "description": "Parity error"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data value",
                "width": 9
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "mantissa of USARTDIV",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "fraction of USARTDIV",
                "width": 4
              }
            },
            "CR1": {
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "UE": {
                "bit": 13,
                "description": "USART enable"
              },
              "M": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "TXE interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver wakeup"
              },
              "SBK": {
                "bit": 0,
                "description": "Send break"
              }
            },
            "CR2": {
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt\n              enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "lin break detection length"
              },
              "ADD": {
                "bit": 0,
                "description": "Address of the USART node",
                "width": 4
              }
            },
            "CR3": {
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method\n              enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "IrDA low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "IrDA mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400",
              "irq": 54
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SWTRIGR": {
              "offset": "0x04",
              "size": 32,
              "description": "software trigger register"
            },
            "DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "channel1 12-bit right-aligned data holding\n          register"
            },
            "DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel1 12-bit left aligned data holding\n          register"
            },
            "DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "channel1 8-bit right aligned data holding\n          register"
            },
            "DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "channel2 12-bit right aligned data holding\n          register"
            },
            "DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "channel2 12-bit left aligned data holding\n          register"
            },
            "DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "channel2 8-bit right-aligned data holding\n          register"
            },
            "DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding\n          register"
            },
            "DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding\n          register"
            },
            "DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding\n          register"
            },
            "DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "channel1 data output register"
            },
            "DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "channel2 data output register"
            },
            "SR": {
              "offset": "0x34",
              "size": 32,
              "description": "status register"
            }
          },
          "bits": {
            "CR": {
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt\n              enable"
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable"
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude\n              selector",
                "width": 4
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "TSEL2": {
                "bit": 19,
                "description": "DAC channel2 trigger\n              selection",
                "width": 3
              },
              "TEN2": {
                "bit": 18,
                "description": "DAC channel2 trigger\n              enable"
              },
              "BOFF2": {
                "bit": 17,
                "description": "DAC channel2 output buffer\n              disable"
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable"
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt\n              enable"
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable"
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude\n              selector",
                "width": 4
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "TSEL1": {
                "bit": 3,
                "description": "DAC channel1 trigger\n              selection",
                "width": 3
              },
              "TEN1": {
                "bit": 2,
                "description": "DAC channel1 trigger\n              enable"
              },
              "BOFF1": {
                "bit": 1,
                "description": "DAC channel1 output buffer\n              disable"
              },
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable"
              }
            },
            "SWTRIGR": {
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software\n              trigger"
              },
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software\n              trigger"
              }
            },
            "DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12RD": {
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12LD": {
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8RD": {
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output",
                "width": 12
              }
            },
            "DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output",
                "width": 12
              }
            },
            "SR": {
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun\n              flag"
              },
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun\n              flag"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read\n              0000h)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 3
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "initialization and status\n          register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "CALIBR": {
              "offset": "0x18",
              "size": 32,
              "description": "calibration register"
            },
            "ALRMAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMBR": {
              "offset": "0x20",
              "size": 32,
              "description": "alarm B register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "SSR": {
              "offset": "0x28",
              "size": 32,
              "description": "sub second register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "time stamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "CALR": {
              "offset": "0x3C",
              "size": 32,
              "description": "calibration register"
            },
            "TAFCR": {
              "offset": "0x40",
              "size": 32,
              "description": "tamper and alternate function configuration\n          register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBSSR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "BKP0R": {
              "offset": "0x50",
              "size": 32,
              "description": "backup register"
            },
            "BKP1R": {
              "offset": "0x54",
              "size": 32,
              "description": "backup register"
            },
            "BKP2R": {
              "offset": "0x58",
              "size": 32,
              "description": "backup register"
            },
            "BKP3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "backup register"
            },
            "BKP4R": {
              "offset": "0x60",
              "size": 32,
              "description": "backup register"
            },
            "BKP5R": {
              "offset": "0x64",
              "size": 32,
              "description": "backup register"
            },
            "BKP6R": {
              "offset": "0x68",
              "size": 32,
              "description": "backup register"
            },
            "BKP7R": {
              "offset": "0x6C",
              "size": 32,
              "description": "backup register"
            },
            "BKP8R": {
              "offset": "0x70",
              "size": 32,
              "description": "backup register"
            },
            "BKP9R": {
              "offset": "0x74",
              "size": 32,
              "description": "backup register"
            },
            "BKP10R": {
              "offset": "0x78",
              "size": 32,
              "description": "backup register"
            },
            "BKP11R": {
              "offset": "0x7C",
              "size": 32,
              "description": "backup register"
            },
            "BKP12R": {
              "offset": "0x80",
              "size": 32,
              "description": "backup register"
            },
            "BKP13R": {
              "offset": "0x84",
              "size": 32,
              "description": "backup register"
            },
            "BKP14R": {
              "offset": "0x88",
              "size": 32,
              "description": "backup register"
            },
            "BKP15R": {
              "offset": "0x8C",
              "size": 32,
              "description": "backup register"
            },
            "BKP16R": {
              "offset": "0x90",
              "size": 32,
              "description": "backup register"
            },
            "BKP17R": {
              "offset": "0x94",
              "size": 32,
              "description": "backup register"
            },
            "BKP18R": {
              "offset": "0x98",
              "size": 32,
              "description": "backup register"
            },
            "BKP19R": {
              "offset": "0x9C",
              "size": 32,
              "description": "backup register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "CR": {
              "COE": {
                "bit": 23,
                "description": "Calibration output enable"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection",
                "width": 2
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity"
              },
              "BKP": {
                "bit": 18,
                "description": "Backup"
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour (winter time\n              change)"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour (summer time\n              change)"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt\n              enable"
              },
              "WUTIE": {
                "bit": 14,
                "description": "Wakeup timer interrupt\n              enable"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "Alarm B interrupt enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "TSE": {
                "bit": 11,
                "description": "Time stamp enable"
              },
              "WUTE": {
                "bit": 10,
                "description": "Wakeup timer enable"
              },
              "ALRBE": {
                "bit": 9,
                "description": "Alarm B enable"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "DCE": {
                "bit": 7,
                "description": "Coarse digital calibration\n              enable"
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "REFCKON": {
                "bit": 4,
                "description": "Reference clock detection enable (50 or\n              60 Hz)"
              },
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active\n              edge"
              },
              "WCKSEL": {
                "bit": 0,
                "description": "Wakeup clock selection",
                "width": 3
              }
            },
            "ISR": {
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n              flag"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "ALRAF": {
                "bit": 8,
                "description": "Alarm A flag"
              },
              "ALRBF": {
                "bit": 9,
                "description": "Alarm B flag"
              },
              "WUTF": {
                "bit": 10,
                "description": "Wakeup timer flag"
              },
              "TSF": {
                "bit": 11,
                "description": "Time-stamp flag"
              },
              "TSOVF": {
                "bit": 12,
                "description": "Time-stamp overflow flag"
              },
              "TAMP1F": {
                "bit": 13,
                "description": "Tamper detection flag"
              },
              "TAMP2F": {
                "bit": 14,
                "description": "TAMPER2 detection flag"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n              factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n              factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value\n              bits",
                "width": 16
              }
            },
            "CALIBR": {
              "DCS": {
                "bit": 7,
                "description": "Digital calibration sign"
              },
              "DC": {
                "bit": 0,
                "description": "Digital calibration",
                "width": 5
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n              second",
                "width": 15
              }
            },
            "TSTR": {
              "ALARMOUTTYPE": {
                "bit": 18,
                "description": "AFO_ALARM output type"
              },
              "TSINSEL": {
                "bit": 17,
                "description": "TIMESTAMP mapping"
              },
              "TAMP1INSEL": {
                "bit": 16,
                "description": "TAMPER1 mapping"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP1TRG": {
                "bit": 1,
                "description": "Active level for tamper 1"
              },
              "TAMP1E": {
                "bit": 0,
                "description": "Tamper 1 detection enable"
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5\n              ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle\n              period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle\n              period"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "TAFCR": {
              "ALARMOUTTYPE": {
                "bit": 18,
                "description": "AFO_ALARM output type"
              },
              "TSINSEL": {
                "bit": 17,
                "description": "TIMESTAMP mapping"
              },
              "TAMP1INSEL": {
                "bit": 16,
                "description": "TAMPER1 mapping"
              },
              "TAMPPUDIS": {
                "bit": 15,
                "description": "TAMPER pull-up disable"
              },
              "TAMPPRCH": {
                "bit": 13,
                "description": "Tamper precharge duration",
                "width": 2
              },
              "TAMPFLT": {
                "bit": 11,
                "description": "Tamper filter count",
                "width": 2
              },
              "TAMPFREQ": {
                "bit": 8,
                "description": "Tamper sampling frequency",
                "width": 3
              },
              "TAMPTS": {
                "bit": 7,
                "description": "Activate timestamp on tamper detection\n              event"
              },
              "TAMP2TRG": {
                "bit": 4,
                "description": "Active level for tamper 2"
              },
              "TAMP2E": {
                "bit": 3,
                "description": "Tamper 2 detection enable"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP1TRG": {
                "bit": 1,
                "description": "Active level for tamper 1"
              },
              "TAMP1E": {
                "bit": 0,
                "description": "Tamper 1 detection enable"
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBSSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP5R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP6R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP7R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP8R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP9R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP10R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP11R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP12R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP13R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP14R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP15R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP16R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP17R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP18R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP19R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM1",
              "base": "0x40010000",
              "irq": 24
            },
            {
              "name": "TIM8",
              "base": "0x40010400",
              "irq": 43
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 28
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 29
            },
            {
              "name": "TIM4",
              "base": "0x40000800",
              "irq": 30
            },
            {
              "name": "TIM5",
              "base": "0x40000C00",
              "irq": 50
            },
            {
              "name": "TIM9",
              "base": "0x40014000"
            },
            {
              "name": "TIM12",
              "base": "0x40001800"
            },
            {
              "name": "TIM10",
              "base": "0x40014400"
            },
            {
              "name": "TIM13",
              "base": "0x40001C00",
              "irq": 44
            },
            {
              "name": "TIM14",
              "base": "0x40002000",
              "irq": 45
            },
            {
              "name": "TIM11",
              "base": "0x40014800"
            },
            {
              "name": "TIM6",
              "base": "0x40001000"
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 55
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SMCR": {
              "offset": "0x08",
              "size": 32,
              "description": "slave mode control register"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (output\n          mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input\n          mode)"
            },
            "CCMR2_Output": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (output\n          mode)"
            },
            "CCMR2_Input": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (input\n          mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable\n          register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "CCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "capture/compare register 2"
            },
            "CCR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "capture/compare register 3"
            },
            "CCR4": {
              "offset": "0x40",
              "size": 32,
              "description": "capture/compare register 4"
            },
            "DCR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA address for full transfer"
            },
            "RCR": {
              "offset": "0x30",
              "size": 32,
              "description": "repetition counter register"
            },
            "BDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "break and dead-time register"
            }
          },
          "bits": {
            "CR1": {
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "CMS": {
                "bit": 5,
                "description": "Center-aligned mode\n              selection",
                "width": 2
              },
              "DIR": {
                "bit": 4,
                "description": "Direction"
              },
              "OPM": {
                "bit": 3,
                "description": "One-pulse mode"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              }
            },
            "CR2": {
              "OIS4": {
                "bit": 14,
                "description": "Output Idle state 4"
              },
              "OIS3N": {
                "bit": 13,
                "description": "Output Idle state 3"
              },
              "OIS3": {
                "bit": 12,
                "description": "Output Idle state 3"
              },
              "OIS2N": {
                "bit": 11,
                "description": "Output Idle state 2"
              },
              "OIS2": {
                "bit": 10,
                "description": "Output Idle state 2"
              },
              "OIS1N": {
                "bit": 9,
                "description": "Output Idle state 1"
              },
              "OIS1": {
                "bit": 8,
                "description": "Output Idle state 1"
              },
              "TI1S": {
                "bit": 7,
                "description": "TI1 selection"
              },
              "MMS": {
                "bit": 4,
                "description": "Master mode selection",
                "width": 3
              },
              "CCDS": {
                "bit": 3,
                "description": "Capture/compare DMA\n              selection"
              },
              "CCUS": {
                "bit": 2,
                "description": "Capture/compare control update\n              selection"
              },
              "CCPC": {
                "bit": 0,
                "description": "Capture/compare preloaded\n              control"
              }
            },
            "SMCR": {
              "ETP": {
                "bit": 15,
                "description": "External trigger polarity"
              },
              "ECE": {
                "bit": 14,
                "description": "External clock enable"
              },
              "ETPS": {
                "bit": 12,
                "description": "External trigger prescaler",
                "width": 2
              },
              "ETF": {
                "bit": 8,
                "description": "External trigger filter",
                "width": 4
              },
              "MSM": {
                "bit": 7,
                "description": "Master/Slave mode"
              },
              "TS": {
                "bit": 4,
                "description": "Trigger selection",
                "width": 3
              },
              "SMS": {
                "bit": 0,
                "description": "Slave mode selection",
                "width": 3
              }
            },
            "DIER": {
              "TDE": {
                "bit": 14,
                "description": "Trigger DMA request enable"
              },
              "COMDE": {
                "bit": 13,
                "description": "COM DMA request enable"
              },
              "CC4DE": {
                "bit": 12,
                "description": "Capture/Compare 4 DMA request\n              enable"
              },
              "CC3DE": {
                "bit": 11,
                "description": "Capture/Compare 3 DMA request\n              enable"
              },
              "CC2DE": {
                "bit": 10,
                "description": "Capture/Compare 2 DMA request\n              enable"
              },
              "CC1DE": {
                "bit": 9,
                "description": "Capture/Compare 1 DMA request\n              enable"
              },
              "UDE": {
                "bit": 8,
                "description": "Update DMA request enable"
              },
              "TIE": {
                "bit": 6,
                "description": "Trigger interrupt enable"
              },
              "CC4IE": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              enable"
              },
              "CC3IE": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              enable"
              },
              "CC2IE": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              enable"
              },
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt\n              enable"
              },
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              },
              "BIE": {
                "bit": 7,
                "description": "Break interrupt enable"
              },
              "COMIE": {
                "bit": 5,
                "description": "COM interrupt enable"
              }
            },
            "SR": {
              "CC4OF": {
                "bit": 12,
                "description": "Capture/Compare 4 overcapture\n              flag"
              },
              "CC3OF": {
                "bit": 11,
                "description": "Capture/Compare 3 overcapture\n              flag"
              },
              "CC2OF": {
                "bit": 10,
                "description": "Capture/compare 2 overcapture\n              flag"
              },
              "CC1OF": {
                "bit": 9,
                "description": "Capture/Compare 1 overcapture\n              flag"
              },
              "BIF": {
                "bit": 7,
                "description": "Break interrupt flag"
              },
              "TIF": {
                "bit": 6,
                "description": "Trigger interrupt flag"
              },
              "COMIF": {
                "bit": 5,
                "description": "COM interrupt flag"
              },
              "CC4IF": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              flag"
              },
              "CC3IF": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              flag"
              },
              "CC2IF": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/compare 1 interrupt\n              flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "BG": {
                "bit": 7,
                "description": "Break generation"
              },
              "TG": {
                "bit": 6,
                "description": "Trigger generation"
              },
              "COMG": {
                "bit": 5,
                "description": "Capture/Compare control update\n              generation"
              },
              "CC4G": {
                "bit": 4,
                "description": "Capture/compare 4\n              generation"
              },
              "CC3G": {
                "bit": 3,
                "description": "Capture/compare 3\n              generation"
              },
              "CC2G": {
                "bit": 2,
                "description": "Capture/compare 2\n              generation"
              },
              "CC1G": {
                "bit": 1,
                "description": "Capture/compare 1\n              generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC2CE": {
                "bit": 15,
                "description": "Output Compare 2 clear\n              enable"
              },
              "OC2M": {
                "bit": 12,
                "description": "Output Compare 2 mode",
                "width": 3
              },
              "OC2PE": {
                "bit": 11,
                "description": "Output Compare 2 preload\n              enable"
              },
              "OC2FE": {
                "bit": 10,
                "description": "Output Compare 2 fast\n              enable"
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "OC1CE": {
                "bit": 7,
                "description": "Output Compare 1 clear\n              enable"
              },
              "OC1M": {
                "bit": 4,
                "description": "Output Compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output Compare 1 preload\n              enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output Compare 1 fast\n              enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC2F": {
                "bit": 12,
                "description": "Input capture 2 filter",
                "width": 4
              },
              "IC2PCS": {
                "bit": 10,
                "description": "Input capture 2 prescaler",
                "width": 2
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "ICPCS": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR2_Output": {
              "OC4CE": {
                "bit": 15,
                "description": "Output compare 4 clear\n              enable"
              },
              "OC4M": {
                "bit": 12,
                "description": "Output compare 4 mode",
                "width": 3
              },
              "OC4PE": {
                "bit": 11,
                "description": "Output compare 4 preload\n              enable"
              },
              "OC4FE": {
                "bit": 10,
                "description": "Output compare 4 fast\n              enable"
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "OC3CE": {
                "bit": 7,
                "description": "Output compare 3 clear\n              enable"
              },
              "OC3M": {
                "bit": 4,
                "description": "Output compare 3 mode",
                "width": 3
              },
              "OC3PE": {
                "bit": 3,
                "description": "Output compare 3 preload\n              enable"
              },
              "OC3FE": {
                "bit": 2,
                "description": "Output compare 3 fast\n              enable"
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/Compare 3\n              selection",
                "width": 2
              }
            },
            "CCMR2_Input": {
              "IC4F": {
                "bit": 12,
                "description": "Input capture 4 filter",
                "width": 4
              },
              "IC4PSC": {
                "bit": 10,
                "description": "Input capture 4 prescaler",
                "width": 2
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "IC3F": {
                "bit": 4,
                "description": "Input capture 3 filter",
                "width": 4
              },
              "IC3PSC": {
                "bit": 2,
                "description": "Input capture 3 prescaler",
                "width": 2
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/compare 3\n              selection",
                "width": 2
              }
            },
            "CCER": {
              "CC4P": {
                "bit": 13,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC4E": {
                "bit": 12,
                "description": "Capture/Compare 4 output\n              enable"
              },
              "CC3NP": {
                "bit": 11,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3NE": {
                "bit": 10,
                "description": "Capture/Compare 3 complementary output\n              enable"
              },
              "CC3P": {
                "bit": 9,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3E": {
                "bit": 8,
                "description": "Capture/Compare 3 output\n              enable"
              },
              "CC2NP": {
                "bit": 7,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2NE": {
                "bit": 6,
                "description": "Capture/Compare 2 complementary output\n              enable"
              },
              "CC2P": {
                "bit": 5,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2E": {
                "bit": 4,
                "description": "Capture/Compare 2 output\n              enable"
              },
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1NE": {
                "bit": 2,
                "description": "Capture/Compare 1 complementary output\n              enable"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output\n              enable"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "counter value",
                "width": 16
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto-reload value",
                "width": 16
              }
            },
            "CCR1": {
              "CCR1": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "CCR2": {
              "CCR2": {
                "bit": 0,
                "description": "Capture/Compare 2 value",
                "width": 16
              }
            },
            "CCR3": {
              "CCR3": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 16
              }
            },
            "CCR4": {
              "CCR4": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 16
              }
            },
            "DCR": {
              "DBL": {
                "bit": 8,
                "description": "DMA burst length",
                "width": 5
              },
              "DBA": {
                "bit": 0,
                "description": "DMA base address",
                "width": 5
              }
            },
            "DMAR": {
              "DMAB": {
                "bit": 0,
                "description": "DMA register for burst\n              accesses",
                "width": 16
              }
            },
            "RCR": {
              "REP": {
                "bit": 0,
                "description": "Repetition counter value",
                "width": 8
              }
            },
            "BDTR": {
              "MOE": {
                "bit": 15,
                "description": "Main output enable"
              },
              "AOE": {
                "bit": 14,
                "description": "Automatic output enable"
              },
              "BKP": {
                "bit": 13,
                "description": "Break polarity"
              },
              "BKE": {
                "bit": 12,
                "description": "Break enable"
              },
              "OSSR": {
                "bit": 11,
                "description": "Off-state selection for Run\n              mode"
              },
              "OSSI": {
                "bit": 10,
                "description": "Off-state selection for Idle\n              mode"
              },
              "LOCK": {
                "bit": 8,
                "description": "Lock configuration",
                "width": 2
              },
              "DTG": {
                "bit": 0,
                "description": "Dead-time generator setup",
                "width": 8
              }
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "Ethernet_MAC",
              "base": "0x40028000",
              "irq": 61
            },
            {
              "name": "Ethernet_MMC",
              "base": "0x40028100"
            },
            {
              "name": "Ethernet_PTP",
              "base": "0x40028700"
            }
          ],
          "registers": {
            "MACCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Ethernet MAC configuration\n          register"
            },
            "MACFFR": {
              "offset": "0x04",
              "size": 32,
              "description": "Ethernet MAC frame filter\n          register"
            },
            "MACHTHR": {
              "offset": "0x08",
              "size": 32,
              "description": "Ethernet MAC hash table high\n          register"
            },
            "MACHTLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Ethernet MAC hash table low\n          register"
            },
            "MACMIIAR": {
              "offset": "0x10",
              "size": 32,
              "description": "Ethernet MAC MII address\n          register"
            },
            "MACMIIDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Ethernet MAC MII data register"
            },
            "MACFCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Ethernet MAC flow control\n          register"
            },
            "MACVLANTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Ethernet MAC VLAN tag register"
            },
            "MACPMTCSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Ethernet MAC PMT control and status\n          register"
            },
            "MACDBGR": {
              "offset": "0x34",
              "size": 32,
              "description": "Ethernet MAC debug register"
            },
            "MACSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Ethernet MAC interrupt status\n          register"
            },
            "MACIMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Ethernet MAC interrupt mask\n          register"
            },
            "MACA0HR": {
              "offset": "0x40",
              "size": 32,
              "description": "Ethernet MAC address 0 high\n          register"
            },
            "MACA0LR": {
              "offset": "0x44",
              "size": 32,
              "description": "Ethernet MAC address 0 low\n          register"
            },
            "MACA1HR": {
              "offset": "0x48",
              "size": 32,
              "description": "Ethernet MAC address 1 high\n          register"
            },
            "MACA1LR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Ethernet MAC address1 low\n          register"
            },
            "MACA2HR": {
              "offset": "0x50",
              "size": 32,
              "description": "Ethernet MAC address 2 high\n          register"
            },
            "MACA2LR": {
              "offset": "0x54",
              "size": 32,
              "description": "Ethernet MAC address 2 low\n          register"
            },
            "MACA3HR": {
              "offset": "0x58",
              "size": 32,
              "description": "Ethernet MAC address 3 high\n          register"
            },
            "MACA3LR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Ethernet MAC address 3 low\n          register"
            }
          },
          "bits": {
            "MACCR": {
              "RE": {
                "bit": 2,
                "description": "RE"
              },
              "TE": {
                "bit": 3,
                "description": "TE"
              },
              "DC": {
                "bit": 4,
                "description": "DC"
              },
              "BL": {
                "bit": 5,
                "description": "BL",
                "width": 2
              },
              "APCS": {
                "bit": 7,
                "description": "APCS"
              },
              "RD": {
                "bit": 9,
                "description": "RD"
              },
              "IPCO": {
                "bit": 10,
                "description": "IPCO"
              },
              "DM": {
                "bit": 11,
                "description": "DM"
              },
              "LM": {
                "bit": 12,
                "description": "LM"
              },
              "ROD": {
                "bit": 13,
                "description": "ROD"
              },
              "FES": {
                "bit": 14,
                "description": "FES"
              },
              "CSD": {
                "bit": 16,
                "description": "CSD"
              },
              "IFG": {
                "bit": 17,
                "description": "IFG",
                "width": 3
              },
              "JD": {
                "bit": 22,
                "description": "JD"
              },
              "WD": {
                "bit": 23,
                "description": "WD"
              },
              "CSTF": {
                "bit": 25,
                "description": "CSTF"
              }
            },
            "MACFFR": {
              "PM": {
                "bit": 0,
                "description": "PM"
              },
              "HU": {
                "bit": 1,
                "description": "HU"
              },
              "HM": {
                "bit": 2,
                "description": "HM"
              },
              "DAIF": {
                "bit": 3,
                "description": "DAIF"
              },
              "RAM": {
                "bit": 4,
                "description": "RAM"
              },
              "BFD": {
                "bit": 5,
                "description": "BFD"
              },
              "PCF": {
                "bit": 6,
                "description": "PCF"
              },
              "SAIF": {
                "bit": 7,
                "description": "SAIF"
              },
              "SAF": {
                "bit": 8,
                "description": "SAF"
              },
              "HPF": {
                "bit": 9,
                "description": "HPF"
              },
              "RA": {
                "bit": 31,
                "description": "RA"
              }
            },
            "MACHTHR": {
              "HTH": {
                "bit": 0,
                "description": "HTH",
                "width": 32
              }
            },
            "MACHTLR": {
              "HTL": {
                "bit": 0,
                "description": "HTL",
                "width": 32
              }
            },
            "MACMIIAR": {
              "MB": {
                "bit": 0,
                "description": "MB"
              },
              "MW": {
                "bit": 1,
                "description": "MW"
              },
              "CR": {
                "bit": 2,
                "description": "CR",
                "width": 3
              },
              "MR": {
                "bit": 6,
                "description": "MR",
                "width": 5
              },
              "PA": {
                "bit": 11,
                "description": "PA",
                "width": 5
              }
            },
            "MACMIIDR": {
              "TD": {
                "bit": 0,
                "description": "TD",
                "width": 16
              }
            },
            "MACFCR": {
              "FCB": {
                "bit": 0,
                "description": "FCB"
              },
              "TFCE": {
                "bit": 1,
                "description": "TFCE"
              },
              "RFCE": {
                "bit": 2,
                "description": "RFCE"
              },
              "UPFD": {
                "bit": 3,
                "description": "UPFD"
              },
              "PLT": {
                "bit": 4,
                "description": "PLT",
                "width": 2
              },
              "ZQPD": {
                "bit": 7,
                "description": "ZQPD"
              },
              "PT": {
                "bit": 16,
                "description": "PT",
                "width": 16
              }
            },
            "MACVLANTR": {
              "VLANTI": {
                "bit": 0,
                "description": "VLANTI",
                "width": 16
              },
              "VLANTC": {
                "bit": 16,
                "description": "VLANTC"
              }
            },
            "MACPMTCSR": {
              "PD": {
                "bit": 0,
                "description": "PD"
              },
              "MPE": {
                "bit": 1,
                "description": "MPE"
              },
              "WFE": {
                "bit": 2,
                "description": "WFE"
              },
              "MPR": {
                "bit": 5,
                "description": "MPR"
              },
              "WFR": {
                "bit": 6,
                "description": "WFR"
              },
              "GU": {
                "bit": 9,
                "description": "GU"
              },
              "WFFRPR": {
                "bit": 31,
                "description": "WFFRPR"
              }
            },
            "MACDBGR": {
              "CR": {
                "bit": 0,
                "description": "CR"
              },
              "CSR": {
                "bit": 1,
                "description": "CSR"
              },
              "ROR": {
                "bit": 2,
                "description": "ROR"
              },
              "MCF": {
                "bit": 3,
                "description": "MCF"
              },
              "MCP": {
                "bit": 4,
                "description": "MCP"
              },
              "MCFHP": {
                "bit": 5,
                "description": "MCFHP"
              }
            },
            "MACSR": {
              "PMTS": {
                "bit": 3,
                "description": "PMTS"
              },
              "MMCS": {
                "bit": 4,
                "description": "MMCS"
              },
              "MMCRS": {
                "bit": 5,
                "description": "MMCRS"
              },
              "MMCTS": {
                "bit": 6,
                "description": "MMCTS"
              },
              "TSTS": {
                "bit": 9,
                "description": "TSTS"
              }
            },
            "MACIMR": {
              "PMTIM": {
                "bit": 3,
                "description": "PMTIM"
              },
              "TSTIM": {
                "bit": 9,
                "description": "TSTIM"
              }
            },
            "MACA0HR": {
              "MACA0H": {
                "bit": 0,
                "description": "MAC address0 high",
                "width": 16
              },
              "MO": {
                "bit": 31,
                "description": "Always 1"
              }
            },
            "MACA0LR": {
              "MACA0L": {
                "bit": 0,
                "description": "0",
                "width": 32
              }
            },
            "MACA1HR": {
              "MACA1H": {
                "bit": 0,
                "description": "MACA1H",
                "width": 16
              },
              "MBC": {
                "bit": 24,
                "description": "MBC",
                "width": 6
              },
              "SA": {
                "bit": 30,
                "description": "SA"
              },
              "AE": {
                "bit": 31,
                "description": "AE"
              }
            },
            "MACA1LR": {
              "MACA1LR": {
                "bit": 0,
                "description": "MACA1LR",
                "width": 32
              }
            },
            "MACA2HR": {
              "MAC2AH": {
                "bit": 0,
                "description": "MAC2AH",
                "width": 16
              },
              "MBC": {
                "bit": 24,
                "description": "MBC",
                "width": 6
              },
              "SA": {
                "bit": 30,
                "description": "SA"
              },
              "AE": {
                "bit": 31,
                "description": "AE"
              }
            },
            "MACA2LR": {
              "MACA2L": {
                "bit": 0,
                "description": "MACA2L",
                "width": 31
              }
            },
            "MACA3HR": {
              "MACA3H": {
                "bit": 0,
                "description": "MACA3H",
                "width": 16
              },
              "MBC": {
                "bit": 24,
                "description": "MBC",
                "width": 6
              },
              "SA": {
                "bit": 30,
                "description": "SA"
              },
              "AE": {
                "bit": 31,
                "description": "AE"
              }
            },
            "MACA3LR": {
              "MBCA3L": {
                "bit": 0,
                "description": "MBCA3L",
                "width": 32
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent Data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data Register",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "Independent Data register",
                "width": 8
              }
            },
            "CR": {
              "CR": {
                "bit": 0,
                "description": "Control regidter"
              }
            }
          }
        },
        "OTG": {
          "instances": [
            {
              "name": "OTG_FS_GLOBAL",
              "base": "0x50000000",
              "irq": 42
            },
            {
              "name": "OTG_FS_HOST",
              "base": "0x50000400"
            },
            {
              "name": "OTG_FS_DEVICE",
              "base": "0x50000800"
            },
            {
              "name": "OTG_HS_GLOBAL",
              "base": "0x40040000",
              "irq": 74
            },
            {
              "name": "OTG_HS_HOST",
              "base": "0x40040400"
            },
            {
              "name": "OTG_HS_DEVICE",
              "base": "0x40040800"
            }
          ],
          "registers": {
            "FS_GOTGCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "OTG_FS control and status register\n          (OTG_FS_GOTGCTL)"
            },
            "FS_GOTGINT": {
              "offset": "0x04",
              "size": 32,
              "description": "OTG_FS interrupt register\n          (OTG_FS_GOTGINT)"
            },
            "FS_GAHBCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "OTG_FS AHB configuration register\n          (OTG_FS_GAHBCFG)"
            },
            "FS_GUSBCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "OTG_FS USB configuration register\n          (OTG_FS_GUSBCFG)"
            },
            "FS_GRSTCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "OTG_FS reset register\n          (OTG_FS_GRSTCTL)"
            },
            "FS_GINTSTS": {
              "offset": "0x14",
              "size": 32,
              "description": "OTG_FS core interrupt register\n          (OTG_FS_GINTSTS)"
            },
            "FS_GINTMSK": {
              "offset": "0x18",
              "size": 32,
              "description": "OTG_FS interrupt mask register\n          (OTG_FS_GINTMSK)"
            },
            "FS_GRXSTSR_Device": {
              "offset": "0x1C",
              "size": 32,
              "description": "OTG_FS Receive status debug read(Device\n          mode)"
            },
            "FS_GRXSTSR_Host": {
              "offset": "0x1C",
              "size": 32,
              "description": "OTG_FS Receive status debug read(Host\n          mode)"
            },
            "FS_GRXFSIZ": {
              "offset": "0x24",
              "size": 32,
              "description": "OTG_FS Receive FIFO size register\n          (OTG_FS_GRXFSIZ)"
            },
            "FS_GNPTXFSIZ_Device": {
              "offset": "0x28",
              "size": 32,
              "description": "OTG_FS non-periodic transmit FIFO size\n          register (Device mode)"
            },
            "FS_GNPTXFSIZ_Host": {
              "offset": "0x28",
              "size": 32,
              "description": "OTG_FS non-periodic transmit FIFO size\n          register (Host mode)"
            },
            "FS_GNPTXSTS": {
              "offset": "0x2C",
              "size": 32,
              "description": "OTG_FS non-periodic transmit FIFO/queue\n          status register (OTG_FS_GNPTXSTS)"
            },
            "FS_GCCFG": {
              "offset": "0x38",
              "size": 32,
              "description": "OTG_FS general core configuration register\n          (OTG_FS_GCCFG)"
            },
            "FS_CID": {
              "offset": "0x3C",
              "size": 32,
              "description": "core ID register"
            },
            "FS_HPTXFSIZ": {
              "offset": "0x100",
              "size": 32,
              "description": "OTG_FS Host periodic transmit FIFO size\n          register (OTG_FS_HPTXFSIZ)"
            },
            "FS_DIEPTXF1": {
              "offset": "0x104",
              "size": 32,
              "description": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF2)"
            },
            "FS_DIEPTXF2": {
              "offset": "0x108",
              "size": 32,
              "description": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF3)"
            },
            "FS_DIEPTXF3": {
              "offset": "0x10C",
              "size": 32,
              "description": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF4)"
            }
          },
          "bits": {
            "FS_GOTGCTL": {
              "SRQSCS": {
                "bit": 0,
                "description": "Session request success"
              },
              "SRQ": {
                "bit": 1,
                "description": "Session request"
              },
              "HNGSCS": {
                "bit": 8,
                "description": "Host negotiation success"
              },
              "HNPRQ": {
                "bit": 9,
                "description": "HNP request"
              },
              "HSHNPEN": {
                "bit": 10,
                "description": "Host set HNP enable"
              },
              "DHNPEN": {
                "bit": 11,
                "description": "Device HNP enabled"
              },
              "CIDSTS": {
                "bit": 16,
                "description": "Connector ID status"
              },
              "DBCT": {
                "bit": 17,
                "description": "Long/short debounce time"
              },
              "ASVLD": {
                "bit": 18,
                "description": "A-session valid"
              },
              "BSVLD": {
                "bit": 19,
                "description": "B-session valid"
              }
            },
            "FS_GOTGINT": {
              "SEDET": {
                "bit": 2,
                "description": "Session end detected"
              },
              "SRSSCHG": {
                "bit": 8,
                "description": "Session request success status\n              change"
              },
              "HNSSCHG": {
                "bit": 9,
                "description": "Host negotiation success status\n              change"
              },
              "HNGDET": {
                "bit": 17,
                "description": "Host negotiation detected"
              },
              "ADTOCHG": {
                "bit": 18,
                "description": "A-device timeout change"
              },
              "DBCDNE": {
                "bit": 19,
                "description": "Debounce done"
              }
            },
            "FS_GAHBCFG": {
              "GINT": {
                "bit": 0,
                "description": "Global interrupt mask"
              },
              "TXFELVL": {
                "bit": 7,
                "description": "TxFIFO empty level"
              },
              "PTXFELVL": {
                "bit": 8,
                "description": "Periodic TxFIFO empty\n              level"
              }
            },
            "FS_GUSBCFG": {
              "TOCAL": {
                "bit": 0,
                "description": "FS timeout calibration",
                "width": 3
              },
              "PHYSEL": {
                "bit": 6,
                "description": "Full Speed serial transceiver\n              select"
              },
              "SRPCAP": {
                "bit": 8,
                "description": "SRP-capable"
              },
              "HNPCAP": {
                "bit": 9,
                "description": "HNP-capable"
              },
              "TRDT": {
                "bit": 10,
                "description": "USB turnaround time",
                "width": 4
              },
              "FHMOD": {
                "bit": 29,
                "description": "Force host mode"
              },
              "FDMOD": {
                "bit": 30,
                "description": "Force device mode"
              },
              "CTXPKT": {
                "bit": 31,
                "description": "Corrupt Tx packet"
              }
            },
            "FS_GRSTCTL": {
              "CSRST": {
                "bit": 0,
                "description": "Core soft reset"
              },
              "HSRST": {
                "bit": 1,
                "description": "HCLK soft reset"
              },
              "FCRST": {
                "bit": 2,
                "description": "Host frame counter reset"
              },
              "RXFFLSH": {
                "bit": 4,
                "description": "RxFIFO flush"
              },
              "TXFFLSH": {
                "bit": 5,
                "description": "TxFIFO flush"
              },
              "TXFNUM": {
                "bit": 6,
                "description": "TxFIFO number",
                "width": 5
              },
              "AHBIDL": {
                "bit": 31,
                "description": "AHB master idle"
              }
            },
            "FS_GINTSTS": {
              "CMOD": {
                "bit": 0,
                "description": "Current mode of operation"
              },
              "MMIS": {
                "bit": 1,
                "description": "Mode mismatch interrupt"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTG interrupt"
              },
              "SOF": {
                "bit": 3,
                "description": "Start of frame"
              },
              "RXFLVL": {
                "bit": 4,
                "description": "RxFIFO non-empty"
              },
              "NPTXFE": {
                "bit": 5,
                "description": "Non-periodic TxFIFO empty"
              },
              "GINAKEFF": {
                "bit": 6,
                "description": "Global IN non-periodic NAK\n              effective"
              },
              "GOUTNAKEFF": {
                "bit": 7,
                "description": "Global OUT NAK effective"
              },
              "ESUSP": {
                "bit": 10,
                "description": "Early suspend"
              },
              "USBSUSP": {
                "bit": 11,
                "description": "USB suspend"
              },
              "USBRST": {
                "bit": 12,
                "description": "USB reset"
              },
              "ENUMDNE": {
                "bit": 13,
                "description": "Enumeration done"
              },
              "ISOODRP": {
                "bit": 14,
                "description": "Isochronous OUT packet dropped\n              interrupt"
              },
              "EOPF": {
                "bit": 15,
                "description": "End of periodic frame\n              interrupt"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IN endpoint interrupt"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OUT endpoint interrupt"
              },
              "IISOIXFR": {
                "bit": 20,
                "description": "Incomplete isochronous IN\n              transfer"
              },
              "IPXFR_INCOMPISOOUT": {
                "bit": 21,
                "description": "Incomplete periodic transfer(Host\n              mode)/Incomplete isochronous OUT transfer(Device\n              mode)"
              },
              "HPRTINT": {
                "bit": 24,
                "description": "Host port interrupt"
              },
              "HCINT": {
                "bit": 25,
                "description": "Host channels interrupt"
              },
              "PTXFE": {
                "bit": 26,
                "description": "Periodic TxFIFO empty"
              },
              "CIDSCHG": {
                "bit": 28,
                "description": "Connector ID status change"
              },
              "DISCINT": {
                "bit": 29,
                "description": "Disconnect detected\n              interrupt"
              },
              "SRQINT": {
                "bit": 30,
                "description": "Session request/new session detected\n              interrupt"
              },
              "WKUPINT": {
                "bit": 31,
                "description": "Resume/remote wakeup detected\n              interrupt"
              }
            },
            "FS_GINTMSK": {
              "MMISM": {
                "bit": 1,
                "description": "Mode mismatch interrupt\n              mask"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTG interrupt mask"
              },
              "SOFM": {
                "bit": 3,
                "description": "Start of frame mask"
              },
              "RXFLVLM": {
                "bit": 4,
                "description": "Receive FIFO non-empty\n              mask"
              },
              "NPTXFEM": {
                "bit": 5,
                "description": "Non-periodic TxFIFO empty\n              mask"
              },
              "GINAKEFFM": {
                "bit": 6,
                "description": "Global non-periodic IN NAK effective\n              mask"
              },
              "GONAKEFFM": {
                "bit": 7,
                "description": "Global OUT NAK effective\n              mask"
              },
              "ESUSPM": {
                "bit": 10,
                "description": "Early suspend mask"
              },
              "USBSUSPM": {
                "bit": 11,
                "description": "USB suspend mask"
              },
              "USBRST": {
                "bit": 12,
                "description": "USB reset mask"
              },
              "ENUMDNEM": {
                "bit": 13,
                "description": "Enumeration done mask"
              },
              "ISOODRPM": {
                "bit": 14,
                "description": "Isochronous OUT packet dropped interrupt\n              mask"
              },
              "EOPFM": {
                "bit": 15,
                "description": "End of periodic frame interrupt\n              mask"
              },
              "EPMISM": {
                "bit": 17,
                "description": "Endpoint mismatch interrupt\n              mask"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IN endpoints interrupt\n              mask"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OUT endpoints interrupt\n              mask"
              },
              "IISOIXFRM": {
                "bit": 20,
                "description": "Incomplete isochronous IN transfer\n              mask"
              },
              "IPXFRM_IISOOXFRM": {
                "bit": 21,
                "description": "Incomplete periodic transfer mask(Host\n              mode)/Incomplete isochronous OUT transfer mask(Device\n              mode)"
              },
              "PRTIM": {
                "bit": 24,
                "description": "Host port interrupt mask"
              },
              "HCIM": {
                "bit": 25,
                "description": "Host channels interrupt\n              mask"
              },
              "PTXFEM": {
                "bit": 26,
                "description": "Periodic TxFIFO empty mask"
              },
              "CIDSCHGM": {
                "bit": 28,
                "description": "Connector ID status change\n              mask"
              },
              "DISCINT": {
                "bit": 29,
                "description": "Disconnect detected interrupt\n              mask"
              },
              "SRQIM": {
                "bit": 30,
                "description": "Session request/new session detected\n              interrupt mask"
              },
              "WUIM": {
                "bit": 31,
                "description": "Resume/remote wakeup detected interrupt\n              mask"
              }
            },
            "FS_GRXSTSR_Device": {
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              },
              "FRMNUM": {
                "bit": 21,
                "description": "Frame number",
                "width": 4
              }
            },
            "FS_GRXSTSR_Host": {
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              },
              "FRMNUM": {
                "bit": 21,
                "description": "Frame number",
                "width": 4
              }
            },
            "FS_GRXFSIZ": {
              "RXFD": {
                "bit": 0,
                "description": "RxFIFO depth",
                "width": 16
              }
            },
            "FS_GNPTXFSIZ_Device": {
              "TX0FSA": {
                "bit": 0,
                "description": "Endpoint 0 transmit RAM start\n              address",
                "width": 16
              },
              "TX0FD": {
                "bit": 16,
                "description": "Endpoint 0 TxFIFO depth",
                "width": 16
              }
            },
            "FS_GNPTXFSIZ_Host": {
              "NPTXFSA": {
                "bit": 0,
                "description": "Non-periodic transmit RAM start\n              address",
                "width": 16
              },
              "NPTXFD": {
                "bit": 16,
                "description": "Non-periodic TxFIFO depth",
                "width": 16
              }
            },
            "FS_GNPTXSTS": {
              "NPTXFSAV": {
                "bit": 0,
                "description": "Non-periodic TxFIFO space\n              available",
                "width": 16
              },
              "NPTQXSAV": {
                "bit": 16,
                "description": "Non-periodic transmit request queue\n              space available",
                "width": 8
              },
              "NPTXQTOP": {
                "bit": 24,
                "description": "Top of the non-periodic transmit request\n              queue",
                "width": 7
              }
            },
            "FS_GCCFG": {
              "PWRDWN": {
                "bit": 16,
                "description": "Power down"
              },
              "VBUSASEN": {
                "bit": 18,
                "description": "Enable the VBUS sensing\n              device"
              },
              "VBUSBSEN": {
                "bit": 19,
                "description": "Enable the VBUS sensing\n              device"
              },
              "SOFOUTEN": {
                "bit": 20,
                "description": "SOF output enable"
              }
            },
            "FS_CID": {
              "PRODUCT_ID": {
                "bit": 0,
                "description": "Product ID field",
                "width": 32
              }
            },
            "FS_HPTXFSIZ": {
              "PTXSA": {
                "bit": 0,
                "description": "Host periodic TxFIFO start\n              address",
                "width": 16
              },
              "PTXFSIZ": {
                "bit": 16,
                "description": "Host periodic TxFIFO depth",
                "width": 16
              }
            },
            "FS_DIEPTXF1": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFO2 transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "FS_DIEPTXF2": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFO3 transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "FS_DIEPTXF3": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFO4 transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "OTG_FS_PWRCLK",
              "base": "0x50000E00"
            },
            {
              "name": "OTG_HS_PWRCLK",
              "base": "0x40040E00"
            },
            {
              "name": "PWR",
              "base": "0x40007000",
              "irq": 1
            }
          ],
          "registers": {
            "FS_PCGCCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "OTG_FS power and clock gating control\n          register (OTG_FS_PCGCCTL)"
            }
          },
          "bits": {
            "FS_PCGCCTL": {
              "STPPCLK": {
                "bit": 0,
                "description": "Stop PHY clock"
              },
              "GATEHCLK": {
                "bit": 1,
                "description": "Gate HCLK"
              },
              "PHYSUSP": {
                "bit": 4,
                "description": "PHY Suspended"
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN1",
              "base": "0x40006400",
              "irq": 19
            },
            {
              "name": "CAN2",
              "base": "0x40006800",
              "irq": 63
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "master control register"
            },
            "MSR": {
              "offset": "0x04",
              "size": 32,
              "description": "master status register"
            },
            "TSR": {
              "offset": "0x08",
              "size": 32,
              "description": "transmit status register"
            },
            "RF0R": {
              "offset": "0x0C",
              "size": 32,
              "description": "receive FIFO 0 register"
            },
            "RF1R": {
              "offset": "0x10",
              "size": 32,
              "description": "receive FIFO 1 register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt enable register"
            },
            "ESR": {
              "offset": "0x18",
              "size": 32,
              "description": "interrupt enable register"
            },
            "BTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "bit timing register"
            },
            "TI0R": {
              "offset": "0x180",
              "size": 32,
              "description": "TX mailbox identifier register"
            },
            "TDT0R": {
              "offset": "0x184",
              "size": 32,
              "description": "mailbox data length control and time stamp\n          register"
            },
            "TDL0R": {
              "offset": "0x188",
              "size": 32,
              "description": "mailbox data low register"
            },
            "TDH0R": {
              "offset": "0x18C",
              "size": 32,
              "description": "mailbox data high register"
            },
            "TI1R": {
              "offset": "0x190",
              "size": 32,
              "description": "mailbox identifier register"
            },
            "TDT1R": {
              "offset": "0x194",
              "size": 32,
              "description": "mailbox data length control and time stamp\n          register"
            },
            "TDL1R": {
              "offset": "0x198",
              "size": 32,
              "description": "mailbox data low register"
            },
            "TDH1R": {
              "offset": "0x19C",
              "size": 32,
              "description": "mailbox data high register"
            },
            "TI2R": {
              "offset": "0x1A0",
              "size": 32,
              "description": "mailbox identifier register"
            },
            "TDT2R": {
              "offset": "0x1A4",
              "size": 32,
              "description": "mailbox data length control and time stamp\n          register"
            },
            "TDL2R": {
              "offset": "0x1A8",
              "size": 32,
              "description": "mailbox data low register"
            },
            "TDH2R": {
              "offset": "0x1AC",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RI0R": {
              "offset": "0x1B0",
              "size": 32,
              "description": "receive FIFO mailbox identifier\n          register"
            },
            "RDT0R": {
              "offset": "0x1B4",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDL0R": {
              "offset": "0x1B8",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDH0R": {
              "offset": "0x1BC",
              "size": 32,
              "description": "receive FIFO mailbox data high\n          register"
            },
            "RI1R": {
              "offset": "0x1C0",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDT1R": {
              "offset": "0x1C4",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDL1R": {
              "offset": "0x1C8",
              "size": 32,
              "description": "mailbox data high register"
            },
            "RDH1R": {
              "offset": "0x1CC",
              "size": 32,
              "description": "mailbox data high register"
            },
            "FMR": {
              "offset": "0x200",
              "size": 32,
              "description": "filter master register"
            },
            "FM1R": {
              "offset": "0x204",
              "size": 32,
              "description": "filter mode register"
            },
            "FS1R": {
              "offset": "0x20C",
              "size": 32,
              "description": "filter scale register"
            },
            "FFA1R": {
              "offset": "0x214",
              "size": 32,
              "description": "filter FIFO assignment\n          register"
            },
            "FA1R": {
              "offset": "0x21C",
              "size": 32,
              "description": "filter activation register"
            },
            "F0R1": {
              "offset": "0x240",
              "size": 32,
              "description": "Filter bank 0 register 1"
            },
            "F0R2": {
              "offset": "0x244",
              "size": 32,
              "description": "Filter bank 0 register 2"
            },
            "F1R1": {
              "offset": "0x248",
              "size": 32,
              "description": "Filter bank 1 register 1"
            },
            "F1R2": {
              "offset": "0x24C",
              "size": 32,
              "description": "Filter bank 1 register 2"
            },
            "F2R1": {
              "offset": "0x250",
              "size": 32,
              "description": "Filter bank 2 register 1"
            },
            "F2R2": {
              "offset": "0x254",
              "size": 32,
              "description": "Filter bank 2 register 2"
            },
            "F3R1": {
              "offset": "0x258",
              "size": 32,
              "description": "Filter bank 3 register 1"
            },
            "F3R2": {
              "offset": "0x25C",
              "size": 32,
              "description": "Filter bank 3 register 2"
            },
            "F4R1": {
              "offset": "0x260",
              "size": 32,
              "description": "Filter bank 4 register 1"
            },
            "F4R2": {
              "offset": "0x264",
              "size": 32,
              "description": "Filter bank 4 register 2"
            },
            "F5R1": {
              "offset": "0x268",
              "size": 32,
              "description": "Filter bank 5 register 1"
            },
            "F5R2": {
              "offset": "0x26C",
              "size": 32,
              "description": "Filter bank 5 register 2"
            },
            "F6R1": {
              "offset": "0x270",
              "size": 32,
              "description": "Filter bank 6 register 1"
            },
            "F6R2": {
              "offset": "0x274",
              "size": 32,
              "description": "Filter bank 6 register 2"
            },
            "F7R1": {
              "offset": "0x278",
              "size": 32,
              "description": "Filter bank 7 register 1"
            },
            "F7R2": {
              "offset": "0x27C",
              "size": 32,
              "description": "Filter bank 7 register 2"
            },
            "F8R1": {
              "offset": "0x280",
              "size": 32,
              "description": "Filter bank 8 register 1"
            },
            "F8R2": {
              "offset": "0x284",
              "size": 32,
              "description": "Filter bank 8 register 2"
            },
            "F9R1": {
              "offset": "0x288",
              "size": 32,
              "description": "Filter bank 9 register 1"
            },
            "F9R2": {
              "offset": "0x28C",
              "size": 32,
              "description": "Filter bank 9 register 2"
            },
            "F10R1": {
              "offset": "0x290",
              "size": 32,
              "description": "Filter bank 10 register 1"
            },
            "F10R2": {
              "offset": "0x294",
              "size": 32,
              "description": "Filter bank 10 register 2"
            },
            "F11R1": {
              "offset": "0x298",
              "size": 32,
              "description": "Filter bank 11 register 1"
            },
            "F11R2": {
              "offset": "0x29C",
              "size": 32,
              "description": "Filter bank 11 register 2"
            },
            "F12R1": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Filter bank 4 register 1"
            },
            "F12R2": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Filter bank 12 register 2"
            },
            "F13R1": {
              "offset": "0x2A8",
              "size": 32,
              "description": "Filter bank 13 register 1"
            },
            "F13R2": {
              "offset": "0x2AC",
              "size": 32,
              "description": "Filter bank 13 register 2"
            },
            "F14R1": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Filter bank 14 register 1"
            },
            "F14R2": {
              "offset": "0x2B4",
              "size": 32,
              "description": "Filter bank 14 register 2"
            },
            "F15R1": {
              "offset": "0x2B8",
              "size": 32,
              "description": "Filter bank 15 register 1"
            },
            "F15R2": {
              "offset": "0x2BC",
              "size": 32,
              "description": "Filter bank 15 register 2"
            },
            "F16R1": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Filter bank 16 register 1"
            },
            "F16R2": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Filter bank 16 register 2"
            },
            "F17R1": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Filter bank 17 register 1"
            },
            "F17R2": {
              "offset": "0x2CC",
              "size": 32,
              "description": "Filter bank 17 register 2"
            },
            "F18R1": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Filter bank 18 register 1"
            },
            "F18R2": {
              "offset": "0x2D4",
              "size": 32,
              "description": "Filter bank 18 register 2"
            },
            "F19R1": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Filter bank 19 register 1"
            },
            "F19R2": {
              "offset": "0x2DC",
              "size": 32,
              "description": "Filter bank 19 register 2"
            },
            "F20R1": {
              "offset": "0x2E0",
              "size": 32,
              "description": "Filter bank 20 register 1"
            },
            "F20R2": {
              "offset": "0x2E4",
              "size": 32,
              "description": "Filter bank 20 register 2"
            },
            "F21R1": {
              "offset": "0x2E8",
              "size": 32,
              "description": "Filter bank 21 register 1"
            },
            "F21R2": {
              "offset": "0x2EC",
              "size": 32,
              "description": "Filter bank 21 register 2"
            },
            "F22R1": {
              "offset": "0x2F0",
              "size": 32,
              "description": "Filter bank 22 register 1"
            },
            "F22R2": {
              "offset": "0x2F4",
              "size": 32,
              "description": "Filter bank 22 register 2"
            },
            "F23R1": {
              "offset": "0x2F8",
              "size": 32,
              "description": "Filter bank 23 register 1"
            },
            "F23R2": {
              "offset": "0x2FC",
              "size": 32,
              "description": "Filter bank 23 register 2"
            },
            "F24R1": {
              "offset": "0x300",
              "size": 32,
              "description": "Filter bank 24 register 1"
            },
            "F24R2": {
              "offset": "0x304",
              "size": 32,
              "description": "Filter bank 24 register 2"
            },
            "F25R1": {
              "offset": "0x308",
              "size": 32,
              "description": "Filter bank 25 register 1"
            },
            "F25R2": {
              "offset": "0x30C",
              "size": 32,
              "description": "Filter bank 25 register 2"
            },
            "F26R1": {
              "offset": "0x310",
              "size": 32,
              "description": "Filter bank 26 register 1"
            },
            "F26R2": {
              "offset": "0x314",
              "size": 32,
              "description": "Filter bank 26 register 2"
            },
            "F27R1": {
              "offset": "0x318",
              "size": 32,
              "description": "Filter bank 27 register 1"
            },
            "F27R2": {
              "offset": "0x31C",
              "size": 32,
              "description": "Filter bank 27 register 2"
            }
          },
          "bits": {
            "MCR": {
              "DBF": {
                "bit": 16,
                "description": "DBF"
              },
              "RESET": {
                "bit": 15,
                "description": "RESET"
              },
              "TTCM": {
                "bit": 7,
                "description": "TTCM"
              },
              "ABOM": {
                "bit": 6,
                "description": "ABOM"
              },
              "AWUM": {
                "bit": 5,
                "description": "AWUM"
              },
              "NART": {
                "bit": 4,
                "description": "NART"
              },
              "RFLM": {
                "bit": 3,
                "description": "RFLM"
              },
              "TXFP": {
                "bit": 2,
                "description": "TXFP"
              },
              "SLEEP": {
                "bit": 1,
                "description": "SLEEP"
              },
              "INRQ": {
                "bit": 0,
                "description": "INRQ"
              }
            },
            "MSR": {
              "RX": {
                "bit": 11,
                "description": "RX"
              },
              "SAMP": {
                "bit": 10,
                "description": "SAMP"
              },
              "RXM": {
                "bit": 9,
                "description": "RXM"
              },
              "TXM": {
                "bit": 8,
                "description": "TXM"
              },
              "SLAKI": {
                "bit": 4,
                "description": "SLAKI"
              },
              "WKUI": {
                "bit": 3,
                "description": "WKUI"
              },
              "ERRI": {
                "bit": 2,
                "description": "ERRI"
              },
              "SLAK": {
                "bit": 1,
                "description": "SLAK"
              },
              "INAK": {
                "bit": 0,
                "description": "INAK"
              }
            },
            "TSR": {
              "LOW2": {
                "bit": 31,
                "description": "Lowest priority flag for mailbox\n              2"
              },
              "LOW1": {
                "bit": 30,
                "description": "Lowest priority flag for mailbox\n              1"
              },
              "LOW0": {
                "bit": 29,
                "description": "Lowest priority flag for mailbox\n              0"
              },
              "TME2": {
                "bit": 28,
                "description": "Lowest priority flag for mailbox\n              2"
              },
              "TME1": {
                "bit": 27,
                "description": "Lowest priority flag for mailbox\n              1"
              },
              "TME0": {
                "bit": 26,
                "description": "Lowest priority flag for mailbox\n              0"
              },
              "CODE": {
                "bit": 24,
                "description": "CODE",
                "width": 2
              },
              "ABRQ2": {
                "bit": 23,
                "description": "ABRQ2"
              },
              "TERR2": {
                "bit": 19,
                "description": "TERR2"
              },
              "ALST2": {
                "bit": 18,
                "description": "ALST2"
              },
              "TXOK2": {
                "bit": 17,
                "description": "TXOK2"
              },
              "RQCP2": {
                "bit": 16,
                "description": "RQCP2"
              },
              "ABRQ1": {
                "bit": 15,
                "description": "ABRQ1"
              },
              "TERR1": {
                "bit": 11,
                "description": "TERR1"
              },
              "ALST1": {
                "bit": 10,
                "description": "ALST1"
              },
              "TXOK1": {
                "bit": 9,
                "description": "TXOK1"
              },
              "RQCP1": {
                "bit": 8,
                "description": "RQCP1"
              },
              "ABRQ0": {
                "bit": 7,
                "description": "ABRQ0"
              },
              "TERR0": {
                "bit": 3,
                "description": "TERR0"
              },
              "ALST0": {
                "bit": 2,
                "description": "ALST0"
              },
              "TXOK0": {
                "bit": 1,
                "description": "TXOK0"
              },
              "RQCP0": {
                "bit": 0,
                "description": "RQCP0"
              }
            },
            "RF0R": {
              "RFOM0": {
                "bit": 5,
                "description": "RFOM0"
              },
              "FOVR0": {
                "bit": 4,
                "description": "FOVR0"
              },
              "FULL0": {
                "bit": 3,
                "description": "FULL0"
              },
              "FMP0": {
                "bit": 0,
                "description": "FMP0",
                "width": 2
              }
            },
            "RF1R": {
              "RFOM1": {
                "bit": 5,
                "description": "RFOM1"
              },
              "FOVR1": {
                "bit": 4,
                "description": "FOVR1"
              },
              "FULL1": {
                "bit": 3,
                "description": "FULL1"
              },
              "FMP1": {
                "bit": 0,
                "description": "FMP1",
                "width": 2
              }
            },
            "IER": {
              "SLKIE": {
                "bit": 17,
                "description": "SLKIE"
              },
              "WKUIE": {
                "bit": 16,
                "description": "WKUIE"
              },
              "ERRIE": {
                "bit": 15,
                "description": "ERRIE"
              },
              "LECIE": {
                "bit": 11,
                "description": "LECIE"
              },
              "BOFIE": {
                "bit": 10,
                "description": "BOFIE"
              },
              "EPVIE": {
                "bit": 9,
                "description": "EPVIE"
              },
              "EWGIE": {
                "bit": 8,
                "description": "EWGIE"
              },
              "FOVIE1": {
                "bit": 6,
                "description": "FOVIE1"
              },
              "FFIE1": {
                "bit": 5,
                "description": "FFIE1"
              },
              "FMPIE1": {
                "bit": 4,
                "description": "FMPIE1"
              },
              "FOVIE0": {
                "bit": 3,
                "description": "FOVIE0"
              },
              "FFIE0": {
                "bit": 2,
                "description": "FFIE0"
              },
              "FMPIE0": {
                "bit": 1,
                "description": "FMPIE0"
              },
              "TMEIE": {
                "bit": 0,
                "description": "TMEIE"
              }
            },
            "ESR": {
              "REC": {
                "bit": 24,
                "description": "REC",
                "width": 8
              },
              "TEC": {
                "bit": 16,
                "description": "TEC",
                "width": 8
              },
              "LEC": {
                "bit": 4,
                "description": "LEC",
                "width": 3
              },
              "BOFF": {
                "bit": 2,
                "description": "BOFF"
              },
              "EPVF": {
                "bit": 1,
                "description": "EPVF"
              },
              "EWGF": {
                "bit": 0,
                "description": "EWGF"
              }
            },
            "BTR": {
              "SILM": {
                "bit": 31,
                "description": "SILM"
              },
              "LBKM": {
                "bit": 30,
                "description": "LBKM"
              },
              "SJW": {
                "bit": 24,
                "description": "SJW",
                "width": 2
              },
              "TS2": {
                "bit": 20,
                "description": "TS2",
                "width": 3
              },
              "TS1": {
                "bit": 16,
                "description": "TS1",
                "width": 4
              },
              "BRP": {
                "bit": 0,
                "description": "BRP",
                "width": 10
              }
            },
            "TI0R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              },
              "TXRQ": {
                "bit": 0,
                "description": "TXRQ"
              }
            },
            "TDT0R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "TGT": {
                "bit": 8,
                "description": "TGT"
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "TDL0R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "TDH0R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "TI1R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              },
              "TXRQ": {
                "bit": 0,
                "description": "TXRQ"
              }
            },
            "TDT1R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "TGT": {
                "bit": 8,
                "description": "TGT"
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "TDL1R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "TDH1R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "TI2R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              },
              "TXRQ": {
                "bit": 0,
                "description": "TXRQ"
              }
            },
            "TDT2R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "TGT": {
                "bit": 8,
                "description": "TGT"
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "TDL2R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "TDH2R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "RI0R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              }
            },
            "RDT0R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "FMI": {
                "bit": 8,
                "description": "FMI",
                "width": 8
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "RDL0R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "RDH0R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "RI1R": {
              "STID": {
                "bit": 21,
                "description": "STID",
                "width": 11
              },
              "EXID": {
                "bit": 3,
                "description": "EXID",
                "width": 18
              },
              "IDE": {
                "bit": 2,
                "description": "IDE"
              },
              "RTR": {
                "bit": 1,
                "description": "RTR"
              }
            },
            "RDT1R": {
              "TIME": {
                "bit": 16,
                "description": "TIME",
                "width": 16
              },
              "FMI": {
                "bit": 8,
                "description": "FMI",
                "width": 8
              },
              "DLC": {
                "bit": 0,
                "description": "DLC",
                "width": 4
              }
            },
            "RDL1R": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "RDH1R": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4",
                "width": 8
              }
            },
            "FMR": {
              "CAN2SB": {
                "bit": 8,
                "description": "CAN2SB",
                "width": 6
              },
              "FINIT": {
                "bit": 0,
                "description": "FINIT"
              }
            },
            "FM1R": {
              "FBM0": {
                "bit": 0,
                "description": "Filter mode"
              },
              "FBM1": {
                "bit": 1,
                "description": "Filter mode"
              },
              "FBM2": {
                "bit": 2,
                "description": "Filter mode"
              },
              "FBM3": {
                "bit": 3,
                "description": "Filter mode"
              },
              "FBM4": {
                "bit": 4,
                "description": "Filter mode"
              },
              "FBM5": {
                "bit": 5,
                "description": "Filter mode"
              },
              "FBM6": {
                "bit": 6,
                "description": "Filter mode"
              },
              "FBM7": {
                "bit": 7,
                "description": "Filter mode"
              },
              "FBM8": {
                "bit": 8,
                "description": "Filter mode"
              },
              "FBM9": {
                "bit": 9,
                "description": "Filter mode"
              },
              "FBM10": {
                "bit": 10,
                "description": "Filter mode"
              },
              "FBM11": {
                "bit": 11,
                "description": "Filter mode"
              },
              "FBM12": {
                "bit": 12,
                "description": "Filter mode"
              },
              "FBM13": {
                "bit": 13,
                "description": "Filter mode"
              },
              "FBM14": {
                "bit": 14,
                "description": "Filter mode"
              },
              "FBM15": {
                "bit": 15,
                "description": "Filter mode"
              },
              "FBM16": {
                "bit": 16,
                "description": "Filter mode"
              },
              "FBM17": {
                "bit": 17,
                "description": "Filter mode"
              },
              "FBM18": {
                "bit": 18,
                "description": "Filter mode"
              },
              "FBM19": {
                "bit": 19,
                "description": "Filter mode"
              },
              "FBM20": {
                "bit": 20,
                "description": "Filter mode"
              },
              "FBM21": {
                "bit": 21,
                "description": "Filter mode"
              },
              "FBM22": {
                "bit": 22,
                "description": "Filter mode"
              },
              "FBM23": {
                "bit": 23,
                "description": "Filter mode"
              },
              "FBM24": {
                "bit": 24,
                "description": "Filter mode"
              },
              "FBM25": {
                "bit": 25,
                "description": "Filter mode"
              },
              "FBM26": {
                "bit": 26,
                "description": "Filter mode"
              },
              "FBM27": {
                "bit": 27,
                "description": "Filter mode"
              }
            },
            "FS1R": {
              "FSC0": {
                "bit": 0,
                "description": "Filter scale configuration"
              },
              "FSC1": {
                "bit": 1,
                "description": "Filter scale configuration"
              },
              "FSC2": {
                "bit": 2,
                "description": "Filter scale configuration"
              },
              "FSC3": {
                "bit": 3,
                "description": "Filter scale configuration"
              },
              "FSC4": {
                "bit": 4,
                "description": "Filter scale configuration"
              },
              "FSC5": {
                "bit": 5,
                "description": "Filter scale configuration"
              },
              "FSC6": {
                "bit": 6,
                "description": "Filter scale configuration"
              },
              "FSC7": {
                "bit": 7,
                "description": "Filter scale configuration"
              },
              "FSC8": {
                "bit": 8,
                "description": "Filter scale configuration"
              },
              "FSC9": {
                "bit": 9,
                "description": "Filter scale configuration"
              },
              "FSC10": {
                "bit": 10,
                "description": "Filter scale configuration"
              },
              "FSC11": {
                "bit": 11,
                "description": "Filter scale configuration"
              },
              "FSC12": {
                "bit": 12,
                "description": "Filter scale configuration"
              },
              "FSC13": {
                "bit": 13,
                "description": "Filter scale configuration"
              },
              "FSC14": {
                "bit": 14,
                "description": "Filter scale configuration"
              },
              "FSC15": {
                "bit": 15,
                "description": "Filter scale configuration"
              },
              "FSC16": {
                "bit": 16,
                "description": "Filter scale configuration"
              },
              "FSC17": {
                "bit": 17,
                "description": "Filter scale configuration"
              },
              "FSC18": {
                "bit": 18,
                "description": "Filter scale configuration"
              },
              "FSC19": {
                "bit": 19,
                "description": "Filter scale configuration"
              },
              "FSC20": {
                "bit": 20,
                "description": "Filter scale configuration"
              },
              "FSC21": {
                "bit": 21,
                "description": "Filter scale configuration"
              },
              "FSC22": {
                "bit": 22,
                "description": "Filter scale configuration"
              },
              "FSC23": {
                "bit": 23,
                "description": "Filter scale configuration"
              },
              "FSC24": {
                "bit": 24,
                "description": "Filter scale configuration"
              },
              "FSC25": {
                "bit": 25,
                "description": "Filter scale configuration"
              },
              "FSC26": {
                "bit": 26,
                "description": "Filter scale configuration"
              },
              "FSC27": {
                "bit": 27,
                "description": "Filter scale configuration"
              }
            },
            "FFA1R": {
              "FFA0": {
                "bit": 0,
                "description": "Filter FIFO assignment for filter\n              0"
              },
              "FFA1": {
                "bit": 1,
                "description": "Filter FIFO assignment for filter\n              1"
              },
              "FFA2": {
                "bit": 2,
                "description": "Filter FIFO assignment for filter\n              2"
              },
              "FFA3": {
                "bit": 3,
                "description": "Filter FIFO assignment for filter\n              3"
              },
              "FFA4": {
                "bit": 4,
                "description": "Filter FIFO assignment for filter\n              4"
              },
              "FFA5": {
                "bit": 5,
                "description": "Filter FIFO assignment for filter\n              5"
              },
              "FFA6": {
                "bit": 6,
                "description": "Filter FIFO assignment for filter\n              6"
              },
              "FFA7": {
                "bit": 7,
                "description": "Filter FIFO assignment for filter\n              7"
              },
              "FFA8": {
                "bit": 8,
                "description": "Filter FIFO assignment for filter\n              8"
              },
              "FFA9": {
                "bit": 9,
                "description": "Filter FIFO assignment for filter\n              9"
              },
              "FFA10": {
                "bit": 10,
                "description": "Filter FIFO assignment for filter\n              10"
              },
              "FFA11": {
                "bit": 11,
                "description": "Filter FIFO assignment for filter\n              11"
              },
              "FFA12": {
                "bit": 12,
                "description": "Filter FIFO assignment for filter\n              12"
              },
              "FFA13": {
                "bit": 13,
                "description": "Filter FIFO assignment for filter\n              13"
              },
              "FFA14": {
                "bit": 14,
                "description": "Filter FIFO assignment for filter\n              14"
              },
              "FFA15": {
                "bit": 15,
                "description": "Filter FIFO assignment for filter\n              15"
              },
              "FFA16": {
                "bit": 16,
                "description": "Filter FIFO assignment for filter\n              16"
              },
              "FFA17": {
                "bit": 17,
                "description": "Filter FIFO assignment for filter\n              17"
              },
              "FFA18": {
                "bit": 18,
                "description": "Filter FIFO assignment for filter\n              18"
              },
              "FFA19": {
                "bit": 19,
                "description": "Filter FIFO assignment for filter\n              19"
              },
              "FFA20": {
                "bit": 20,
                "description": "Filter FIFO assignment for filter\n              20"
              },
              "FFA21": {
                "bit": 21,
                "description": "Filter FIFO assignment for filter\n              21"
              },
              "FFA22": {
                "bit": 22,
                "description": "Filter FIFO assignment for filter\n              22"
              },
              "FFA23": {
                "bit": 23,
                "description": "Filter FIFO assignment for filter\n              23"
              },
              "FFA24": {
                "bit": 24,
                "description": "Filter FIFO assignment for filter\n              24"
              },
              "FFA25": {
                "bit": 25,
                "description": "Filter FIFO assignment for filter\n              25"
              },
              "FFA26": {
                "bit": 26,
                "description": "Filter FIFO assignment for filter\n              26"
              },
              "FFA27": {
                "bit": 27,
                "description": "Filter FIFO assignment for filter\n              27"
              }
            },
            "FA1R": {
              "FACT0": {
                "bit": 0,
                "description": "Filter active"
              },
              "FACT1": {
                "bit": 1,
                "description": "Filter active"
              },
              "FACT2": {
                "bit": 2,
                "description": "Filter active"
              },
              "FACT3": {
                "bit": 3,
                "description": "Filter active"
              },
              "FACT4": {
                "bit": 4,
                "description": "Filter active"
              },
              "FACT5": {
                "bit": 5,
                "description": "Filter active"
              },
              "FACT6": {
                "bit": 6,
                "description": "Filter active"
              },
              "FACT7": {
                "bit": 7,
                "description": "Filter active"
              },
              "FACT8": {
                "bit": 8,
                "description": "Filter active"
              },
              "FACT9": {
                "bit": 9,
                "description": "Filter active"
              },
              "FACT10": {
                "bit": 10,
                "description": "Filter active"
              },
              "FACT11": {
                "bit": 11,
                "description": "Filter active"
              },
              "FACT12": {
                "bit": 12,
                "description": "Filter active"
              },
              "FACT13": {
                "bit": 13,
                "description": "Filter active"
              },
              "FACT14": {
                "bit": 14,
                "description": "Filter active"
              },
              "FACT15": {
                "bit": 15,
                "description": "Filter active"
              },
              "FACT16": {
                "bit": 16,
                "description": "Filter active"
              },
              "FACT17": {
                "bit": 17,
                "description": "Filter active"
              },
              "FACT18": {
                "bit": 18,
                "description": "Filter active"
              },
              "FACT19": {
                "bit": 19,
                "description": "Filter active"
              },
              "FACT20": {
                "bit": 20,
                "description": "Filter active"
              },
              "FACT21": {
                "bit": 21,
                "description": "Filter active"
              },
              "FACT22": {
                "bit": 22,
                "description": "Filter active"
              },
              "FACT23": {
                "bit": 23,
                "description": "Filter active"
              },
              "FACT24": {
                "bit": 24,
                "description": "Filter active"
              },
              "FACT25": {
                "bit": 25,
                "description": "Filter active"
              },
              "FACT26": {
                "bit": 26,
                "description": "Filter active"
              },
              "FACT27": {
                "bit": 27,
                "description": "Filter active"
              }
            },
            "F0R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F0R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F1R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F1R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F2R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F2R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F3R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F3R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F4R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F4R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F5R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F5R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F6R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F6R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F7R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F7R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F8R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F8R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F9R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F9R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F10R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F10R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F11R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F11R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F12R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F12R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F13R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F13R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F14R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F14R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F15R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F15R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F16R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F16R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F17R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F17R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F18R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F18R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F19R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F19R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F20R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F20R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F21R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F21R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F22R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F22R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F23R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F23R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F24R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F24R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F25R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F25R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F26R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F26R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F27R1": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            },
            "F27R2": {
              "FB0": {
                "bit": 0,
                "description": "Filter bits"
              },
              "FB1": {
                "bit": 1,
                "description": "Filter bits"
              },
              "FB2": {
                "bit": 2,
                "description": "Filter bits"
              },
              "FB3": {
                "bit": 3,
                "description": "Filter bits"
              },
              "FB4": {
                "bit": 4,
                "description": "Filter bits"
              },
              "FB5": {
                "bit": 5,
                "description": "Filter bits"
              },
              "FB6": {
                "bit": 6,
                "description": "Filter bits"
              },
              "FB7": {
                "bit": 7,
                "description": "Filter bits"
              },
              "FB8": {
                "bit": 8,
                "description": "Filter bits"
              },
              "FB9": {
                "bit": 9,
                "description": "Filter bits"
              },
              "FB10": {
                "bit": 10,
                "description": "Filter bits"
              },
              "FB11": {
                "bit": 11,
                "description": "Filter bits"
              },
              "FB12": {
                "bit": 12,
                "description": "Filter bits"
              },
              "FB13": {
                "bit": 13,
                "description": "Filter bits"
              },
              "FB14": {
                "bit": 14,
                "description": "Filter bits"
              },
              "FB15": {
                "bit": 15,
                "description": "Filter bits"
              },
              "FB16": {
                "bit": 16,
                "description": "Filter bits"
              },
              "FB17": {
                "bit": 17,
                "description": "Filter bits"
              },
              "FB18": {
                "bit": 18,
                "description": "Filter bits"
              },
              "FB19": {
                "bit": 19,
                "description": "Filter bits"
              },
              "FB20": {
                "bit": 20,
                "description": "Filter bits"
              },
              "FB21": {
                "bit": 21,
                "description": "Filter bits"
              },
              "FB22": {
                "bit": 22,
                "description": "Filter bits"
              },
              "FB23": {
                "bit": 23,
                "description": "Filter bits"
              },
              "FB24": {
                "bit": 24,
                "description": "Filter bits"
              },
              "FB25": {
                "bit": 25,
                "description": "Filter bits"
              },
              "FB26": {
                "bit": 26,
                "description": "Filter bits"
              },
              "FB27": {
                "bit": 27,
                "description": "Filter bits"
              },
              "FB28": {
                "bit": 28,
                "description": "Filter bits"
              },
              "FB29": {
                "bit": 29,
                "description": "Filter bits"
              },
              "FB30": {
                "bit": 30,
                "description": "Filter bits"
              },
              "FB31": {
                "bit": 31,
                "description": "Filter bits"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            },
            {
              "name": "NVIC_STIR",
              "base": "0xE000EF00"
            }
          ],
          "registers": {
            "ISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x324",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x328",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x32C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x330",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x334",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x338",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR15": {
              "offset": "0x33C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR16": {
              "offset": "0x340",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR17": {
              "offset": "0x344",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR18": {
              "offset": "0x348",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR19": {
              "offset": "0x34C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR20": {
              "offset": "0x350",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          },
          "bits": {
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER2": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR14": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR15": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR16": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR17": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR18": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR19": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR20": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40023C00",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash access control register"
            },
            "KEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash option key register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register"
            },
            "OPTCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash option control register"
            },
            "OPTCR1": {
              "offset": "0x18",
              "size": 32,
              "description": "Flash option control register\n          1"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency",
                "width": 3
              },
              "PRFTEN": {
                "bit": 8,
                "description": "Prefetch enable"
              },
              "ICEN": {
                "bit": 9,
                "description": "Instruction cache enable"
              },
              "DCEN": {
                "bit": 10,
                "description": "Data cache enable"
              },
              "ICRST": {
                "bit": 11,
                "description": "Instruction cache reset"
              },
              "DCRST": {
                "bit": 12,
                "description": "Data cache reset"
              }
            },
            "KEYR": {
              "KEY": {
                "bit": 0,
                "description": "FPEC key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEY": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "EOP": {
                "bit": 0,
                "description": "End of operation"
              },
              "OPERR": {
                "bit": 1,
                "description": "Operation error"
              },
              "WRPERR": {
                "bit": 4,
                "description": "Write protection error"
              },
              "PGAERR": {
                "bit": 5,
                "description": "Programming alignment\n              error"
              },
              "PGPERR": {
                "bit": 6,
                "description": "Programming parallelism\n              error"
              },
              "PGSERR": {
                "bit": 7,
                "description": "Programming sequence error"
              },
              "BSY": {
                "bit": 16,
                "description": "Busy"
              }
            },
            "CR": {
              "PG": {
                "bit": 0,
                "description": "Programming"
              },
              "SER": {
                "bit": 1,
                "description": "Sector Erase"
              },
              "MER": {
                "bit": 2,
                "description": "Mass Erase of sectors 0 to\n              11"
              },
              "SNB": {
                "bit": 3,
                "description": "Sector number",
                "width": 5
              },
              "PSIZE": {
                "bit": 8,
                "description": "Program size",
                "width": 2
              },
              "MER1": {
                "bit": 15,
                "description": "Mass Erase of sectors 12 to\n              23"
              },
              "STRT": {
                "bit": 16,
                "description": "Start"
              },
              "EOPIE": {
                "bit": 24,
                "description": "End of operation interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 25,
                "description": "Error interrupt enable"
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock"
              }
            },
            "OPTCR": {
              "OPTLOCK": {
                "bit": 0,
                "description": "Option lock"
              },
              "OPTSTRT": {
                "bit": 1,
                "description": "Option start"
              },
              "BOR_LEV": {
                "bit": 2,
                "description": "BOR reset Level",
                "width": 2
              },
              "WDG_SW": {
                "bit": 5,
                "description": "WDG_SW User option bytes"
              },
              "nRST_STOP": {
                "bit": 6,
                "description": "nRST_STOP User option\n              bytes"
              },
              "nRST_STDBY": {
                "bit": 7,
                "description": "nRST_STDBY User option\n              bytes"
              },
              "RDP": {
                "bit": 8,
                "description": "Read protect",
                "width": 8
              },
              "nWRP": {
                "bit": 16,
                "description": "Not write protect",
                "width": 12
              }
            },
            "OPTCR1": {
              "nWRP": {
                "bit": 16,
                "description": "Not write protect",
                "width": 12
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40013C00",
              "irq": 2
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register\n          (EXTI_IMR)"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register (EXTI_EMR)"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event register\n          (EXTI_SWIER)"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register (EXTI_PR)"
            }
          },
          "bits": {
            "IMR": {
              "MR0": {
                "bit": 0,
                "description": "Interrupt Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Interrupt Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Interrupt Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Interrupt Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Interrupt Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Interrupt Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Interrupt Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Interrupt Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Interrupt Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Interrupt Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Interrupt Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Interrupt Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Interrupt Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Interrupt Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Interrupt Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Interrupt Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Interrupt Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Interrupt Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Interrupt Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Interrupt Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Interrupt Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Interrupt Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Interrupt Mask on line 22"
              }
            },
            "EMR": {
              "MR0": {
                "bit": 0,
                "description": "Event Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Event Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Event Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Event Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Event Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Event Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Event Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Event Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Event Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Event Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Event Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Event Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Event Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Event Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Event Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Event Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Event Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Event Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Event Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Event Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Event Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Event Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Event Mask on line 22"
              }
            },
            "RTSR": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Rising trigger event configuration of\n              line 17"
              },
              "TR18": {
                "bit": 18,
                "description": "Rising trigger event configuration of\n              line 18"
              },
              "TR19": {
                "bit": 19,
                "description": "Rising trigger event configuration of\n              line 19"
              },
              "TR20": {
                "bit": 20,
                "description": "Rising trigger event configuration of\n              line 20"
              },
              "TR21": {
                "bit": 21,
                "description": "Rising trigger event configuration of\n              line 21"
              },
              "TR22": {
                "bit": 22,
                "description": "Rising trigger event configuration of\n              line 22"
              }
            },
            "FTSR": {
              "TR0": {
                "bit": 0,
                "description": "Falling trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Falling trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Falling trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Falling trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Falling trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Falling trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Falling trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Falling trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Falling trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Falling trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Falling trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Falling trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Falling trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Falling trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Falling trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Falling trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Falling trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Falling trigger event configuration of\n              line 17"
              },
              "TR18": {
                "bit": 18,
                "description": "Falling trigger event configuration of\n              line 18"
              },
              "TR19": {
                "bit": 19,
                "description": "Falling trigger event configuration of\n              line 19"
              },
              "TR20": {
                "bit": 20,
                "description": "Falling trigger event configuration of\n              line 20"
              },
              "TR21": {
                "bit": 21,
                "description": "Falling trigger event configuration of\n              line 21"
              },
              "TR22": {
                "bit": 22,
                "description": "Falling trigger event configuration of\n              line 22"
              }
            },
            "SWIER": {
              "SWIER0": {
                "bit": 0,
                "description": "Software Interrupt on line\n              0"
              },
              "SWIER1": {
                "bit": 1,
                "description": "Software Interrupt on line\n              1"
              },
              "SWIER2": {
                "bit": 2,
                "description": "Software Interrupt on line\n              2"
              },
              "SWIER3": {
                "bit": 3,
                "description": "Software Interrupt on line\n              3"
              },
              "SWIER4": {
                "bit": 4,
                "description": "Software Interrupt on line\n              4"
              },
              "SWIER5": {
                "bit": 5,
                "description": "Software Interrupt on line\n              5"
              },
              "SWIER6": {
                "bit": 6,
                "description": "Software Interrupt on line\n              6"
              },
              "SWIER7": {
                "bit": 7,
                "description": "Software Interrupt on line\n              7"
              },
              "SWIER8": {
                "bit": 8,
                "description": "Software Interrupt on line\n              8"
              },
              "SWIER9": {
                "bit": 9,
                "description": "Software Interrupt on line\n              9"
              },
              "SWIER10": {
                "bit": 10,
                "description": "Software Interrupt on line\n              10"
              },
              "SWIER11": {
                "bit": 11,
                "description": "Software Interrupt on line\n              11"
              },
              "SWIER12": {
                "bit": 12,
                "description": "Software Interrupt on line\n              12"
              },
              "SWIER13": {
                "bit": 13,
                "description": "Software Interrupt on line\n              13"
              },
              "SWIER14": {
                "bit": 14,
                "description": "Software Interrupt on line\n              14"
              },
              "SWIER15": {
                "bit": 15,
                "description": "Software Interrupt on line\n              15"
              },
              "SWIER16": {
                "bit": 16,
                "description": "Software Interrupt on line\n              16"
              },
              "SWIER17": {
                "bit": 17,
                "description": "Software Interrupt on line\n              17"
              },
              "SWIER18": {
                "bit": 18,
                "description": "Software Interrupt on line\n              18"
              },
              "SWIER19": {
                "bit": 19,
                "description": "Software Interrupt on line\n              19"
              },
              "SWIER20": {
                "bit": 20,
                "description": "Software Interrupt on line\n              20"
              },
              "SWIER21": {
                "bit": 21,
                "description": "Software Interrupt on line\n              21"
              },
              "SWIER22": {
                "bit": 22,
                "description": "Software Interrupt on line\n              22"
              }
            },
            "PR": {
              "PR0": {
                "bit": 0,
                "description": "Pending bit 0"
              },
              "PR1": {
                "bit": 1,
                "description": "Pending bit 1"
              },
              "PR2": {
                "bit": 2,
                "description": "Pending bit 2"
              },
              "PR3": {
                "bit": 3,
                "description": "Pending bit 3"
              },
              "PR4": {
                "bit": 4,
                "description": "Pending bit 4"
              },
              "PR5": {
                "bit": 5,
                "description": "Pending bit 5"
              },
              "PR6": {
                "bit": 6,
                "description": "Pending bit 6"
              },
              "PR7": {
                "bit": 7,
                "description": "Pending bit 7"
              },
              "PR8": {
                "bit": 8,
                "description": "Pending bit 8"
              },
              "PR9": {
                "bit": 9,
                "description": "Pending bit 9"
              },
              "PR10": {
                "bit": 10,
                "description": "Pending bit 10"
              },
              "PR11": {
                "bit": 11,
                "description": "Pending bit 11"
              },
              "PR12": {
                "bit": 12,
                "description": "Pending bit 12"
              },
              "PR13": {
                "bit": 13,
                "description": "Pending bit 13"
              },
              "PR14": {
                "bit": 14,
                "description": "Pending bit 14"
              },
              "PR15": {
                "bit": 15,
                "description": "Pending bit 15"
              },
              "PR16": {
                "bit": 16,
                "description": "Pending bit 16"
              },
              "PR17": {
                "bit": 17,
                "description": "Pending bit 17"
              },
              "PR18": {
                "bit": 18,
                "description": "Pending bit 18"
              },
              "PR19": {
                "bit": 19,
                "description": "Pending bit 19"
              },
              "PR20": {
                "bit": 20,
                "description": "Pending bit 20"
              },
              "PR21": {
                "bit": 21,
                "description": "Pending bit 21"
              },
              "PR22": {
                "bit": 22,
                "description": "Pending bit 22"
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0xA0000000",
              "irq": 48
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          1"
            },
            "BTR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          1"
            },
            "BCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          2"
            },
            "BTR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          2"
            },
            "BCR3": {
              "offset": "0x10",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          3"
            },
            "BTR3": {
              "offset": "0x14",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          3"
            },
            "BCR4": {
              "offset": "0x18",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          4"
            },
            "BTR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          4"
            },
            "PCR2": {
              "offset": "0x60",
              "size": 32,
              "description": "PC Card/NAND Flash control register\n          2"
            },
            "SR2": {
              "offset": "0x64",
              "size": 32,
              "description": "FIFO status and interrupt register\n          2"
            },
            "PMEM2": {
              "offset": "0x68",
              "size": 32,
              "description": "Common memory space timing register\n          2"
            },
            "PATT2": {
              "offset": "0x6C",
              "size": 32,
              "description": "Attribute memory space timing register\n          2"
            },
            "ECCR2": {
              "offset": "0x74",
              "size": 32,
              "description": "ECC result register 2"
            },
            "PCR3": {
              "offset": "0x80",
              "size": 32,
              "description": "PC Card/NAND Flash control register\n          3"
            },
            "SR3": {
              "offset": "0x84",
              "size": 32,
              "description": "FIFO status and interrupt register\n          3"
            },
            "PMEM3": {
              "offset": "0x88",
              "size": 32,
              "description": "Common memory space timing register\n          3"
            },
            "PATT3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Attribute memory space timing register\n          3"
            },
            "ECCR3": {
              "offset": "0x94",
              "size": 32,
              "description": "ECC result register 3"
            },
            "PCR4": {
              "offset": "0xA0",
              "size": 32,
              "description": "PC Card/NAND Flash control register\n          4"
            },
            "SR4": {
              "offset": "0xA4",
              "size": 32,
              "description": "FIFO status and interrupt register\n          4"
            },
            "PMEM4": {
              "offset": "0xA8",
              "size": 32,
              "description": "Common memory space timing register\n          4"
            },
            "PATT4": {
              "offset": "0xAC",
              "size": 32,
              "description": "Attribute memory space timing register\n          4"
            },
            "PIO4": {
              "offset": "0xB0",
              "size": 32,
              "description": "I/O space timing register 4"
            },
            "BWTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          1"
            },
            "BWTR2": {
              "offset": "0x10C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          2"
            },
            "BWTR3": {
              "offset": "0x104",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          3"
            },
            "BWTR4": {
              "offset": "0x10C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          4"
            },
            "SDCR1": {
              "offset": "0x140",
              "size": 32,
              "description": "SDRAM Control Register 1"
            },
            "SDCR2": {
              "offset": "0x144",
              "size": 32,
              "description": "SDRAM Control Register 2"
            },
            "SDTR1": {
              "offset": "0x148",
              "size": 32,
              "description": "SDRAM Timing register 1"
            },
            "SDTR2": {
              "offset": "0x14C",
              "size": 32,
              "description": "SDRAM Timing register 2"
            },
            "SDCMR": {
              "offset": "0x150",
              "size": 32,
              "description": "SDRAM Command Mode register"
            },
            "SDRTR": {
              "offset": "0x154",
              "size": 32,
              "description": "SDRAM Refresh Timer register"
            },
            "SDSR": {
              "offset": "0x158",
              "size": 32,
              "description": "SDRAM Status register"
            }
          },
          "bits": {
            "BCR1": {
              "CCLKEN": {
                "bit": 20,
                "description": "CCLKEN"
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CPSIZE",
                "width": 3
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR1": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR2": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CPSIZE",
                "width": 3
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR2": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR3": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CPSIZE",
                "width": 3
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR3": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR4": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CPSIZE",
                "width": 3
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR4": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "PCR2": {
              "ECCPS": {
                "bit": 17,
                "description": "ECCPS",
                "width": 3
              },
              "TAR": {
                "bit": 13,
                "description": "TAR",
                "width": 4
              },
              "TCLR": {
                "bit": 9,
                "description": "TCLR",
                "width": 4
              },
              "ECCEN": {
                "bit": 6,
                "description": "ECCEN"
              },
              "PWID": {
                "bit": 4,
                "description": "PWID",
                "width": 2
              },
              "PTYP": {
                "bit": 3,
                "description": "PTYP"
              },
              "PBKEN": {
                "bit": 2,
                "description": "PBKEN"
              },
              "PWAITEN": {
                "bit": 1,
                "description": "PWAITEN"
              }
            },
            "SR2": {
              "FEMPT": {
                "bit": 6,
                "description": "FEMPT"
              },
              "IFEN": {
                "bit": 5,
                "description": "IFEN"
              },
              "ILEN": {
                "bit": 4,
                "description": "ILEN"
              },
              "IREN": {
                "bit": 3,
                "description": "IREN"
              },
              "IFS": {
                "bit": 2,
                "description": "IFS"
              },
              "ILS": {
                "bit": 1,
                "description": "ILS"
              },
              "IRS": {
                "bit": 0,
                "description": "IRS"
              }
            },
            "PMEM2": {
              "MEMHIZx": {
                "bit": 24,
                "description": "MEMHIZx",
                "width": 8
              },
              "MEMHOLDx": {
                "bit": 16,
                "description": "MEMHOLDx",
                "width": 8
              },
              "MEMWAITx": {
                "bit": 8,
                "description": "MEMWAITx",
                "width": 8
              },
              "MEMSETx": {
                "bit": 0,
                "description": "MEMSETx",
                "width": 8
              }
            },
            "PATT2": {
              "ATTHIZx": {
                "bit": 24,
                "description": "ATTHIZx",
                "width": 8
              },
              "ATTHOLDx": {
                "bit": 16,
                "description": "ATTHOLDx",
                "width": 8
              },
              "ATTWAITx": {
                "bit": 8,
                "description": "ATTWAITx",
                "width": 8
              },
              "ATTSETx": {
                "bit": 0,
                "description": "ATTSETx",
                "width": 8
              }
            },
            "ECCR2": {
              "ECCx": {
                "bit": 0,
                "description": "ECCx",
                "width": 32
              }
            },
            "PCR3": {
              "ECCPS": {
                "bit": 17,
                "description": "ECCPS",
                "width": 3
              },
              "TAR": {
                "bit": 13,
                "description": "TAR",
                "width": 4
              },
              "TCLR": {
                "bit": 9,
                "description": "TCLR",
                "width": 4
              },
              "ECCEN": {
                "bit": 6,
                "description": "ECCEN"
              },
              "PWID": {
                "bit": 4,
                "description": "PWID",
                "width": 2
              },
              "PTYP": {
                "bit": 3,
                "description": "PTYP"
              },
              "PBKEN": {
                "bit": 2,
                "description": "PBKEN"
              },
              "PWAITEN": {
                "bit": 1,
                "description": "PWAITEN"
              }
            },
            "SR3": {
              "FEMPT": {
                "bit": 6,
                "description": "FEMPT"
              },
              "IFEN": {
                "bit": 5,
                "description": "IFEN"
              },
              "ILEN": {
                "bit": 4,
                "description": "ILEN"
              },
              "IREN": {
                "bit": 3,
                "description": "IREN"
              },
              "IFS": {
                "bit": 2,
                "description": "IFS"
              },
              "ILS": {
                "bit": 1,
                "description": "ILS"
              },
              "IRS": {
                "bit": 0,
                "description": "IRS"
              }
            },
            "PMEM3": {
              "MEMHIZx": {
                "bit": 24,
                "description": "MEMHIZx",
                "width": 8
              },
              "MEMHOLDx": {
                "bit": 16,
                "description": "MEMHOLDx",
                "width": 8
              },
              "MEMWAITx": {
                "bit": 8,
                "description": "MEMWAITx",
                "width": 8
              },
              "MEMSETx": {
                "bit": 0,
                "description": "MEMSETx",
                "width": 8
              }
            },
            "PATT3": {
              "ATTHIZx": {
                "bit": 24,
                "description": "ATTHIZx",
                "width": 8
              },
              "ATTHOLDx": {
                "bit": 16,
                "description": "ATTHOLDx",
                "width": 8
              },
              "ATTWAITx": {
                "bit": 8,
                "description": "ATTWAITx",
                "width": 8
              },
              "ATTSETx": {
                "bit": 0,
                "description": "ATTSETx",
                "width": 8
              }
            },
            "ECCR3": {
              "ECCx": {
                "bit": 0,
                "description": "ECCx",
                "width": 32
              }
            },
            "PCR4": {
              "ECCPS": {
                "bit": 17,
                "description": "ECCPS",
                "width": 3
              },
              "TAR": {
                "bit": 13,
                "description": "TAR",
                "width": 4
              },
              "TCLR": {
                "bit": 9,
                "description": "TCLR",
                "width": 4
              },
              "ECCEN": {
                "bit": 6,
                "description": "ECCEN"
              },
              "PWID": {
                "bit": 4,
                "description": "PWID",
                "width": 2
              },
              "PTYP": {
                "bit": 3,
                "description": "PTYP"
              },
              "PBKEN": {
                "bit": 2,
                "description": "PBKEN"
              },
              "PWAITEN": {
                "bit": 1,
                "description": "PWAITEN"
              }
            },
            "SR4": {
              "FEMPT": {
                "bit": 6,
                "description": "FEMPT"
              },
              "IFEN": {
                "bit": 5,
                "description": "IFEN"
              },
              "ILEN": {
                "bit": 4,
                "description": "ILEN"
              },
              "IREN": {
                "bit": 3,
                "description": "IREN"
              },
              "IFS": {
                "bit": 2,
                "description": "IFS"
              },
              "ILS": {
                "bit": 1,
                "description": "ILS"
              },
              "IRS": {
                "bit": 0,
                "description": "IRS"
              }
            },
            "PMEM4": {
              "MEMHIZx": {
                "bit": 24,
                "description": "MEMHIZx",
                "width": 8
              },
              "MEMHOLDx": {
                "bit": 16,
                "description": "MEMHOLDx",
                "width": 8
              },
              "MEMWAITx": {
                "bit": 8,
                "description": "MEMWAITx",
                "width": 8
              },
              "MEMSETx": {
                "bit": 0,
                "description": "MEMSETx",
                "width": 8
              }
            },
            "PATT4": {
              "ATTHIZx": {
                "bit": 24,
                "description": "ATTHIZx",
                "width": 8
              },
              "ATTHOLDx": {
                "bit": 16,
                "description": "ATTHOLDx",
                "width": 8
              },
              "ATTWAITx": {
                "bit": 8,
                "description": "ATTWAITx",
                "width": 8
              },
              "ATTSETx": {
                "bit": 0,
                "description": "ATTSETx",
                "width": 8
              }
            },
            "PIO4": {
              "IOHIZx": {
                "bit": 24,
                "description": "IOHIZx",
                "width": 8
              },
              "IOHOLDx": {
                "bit": 16,
                "description": "IOHOLDx",
                "width": 8
              },
              "IOWAITx": {
                "bit": 8,
                "description": "IOWAITx",
                "width": 8
              },
              "IOSETx": {
                "bit": 0,
                "description": "IOSETx",
                "width": 8
              }
            },
            "BWTR1": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR2": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR3": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR4": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "SDCR1": {
              "NC": {
                "bit": 0,
                "description": "Number of column address\n              bits",
                "width": 2
              },
              "NR": {
                "bit": 2,
                "description": "Number of row address bits",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width",
                "width": 2
              },
              "NB": {
                "bit": 6,
                "description": "Number of internal banks"
              },
              "CAS": {
                "bit": 7,
                "description": "CAS latency",
                "width": 2
              },
              "WP": {
                "bit": 9,
                "description": "Write protection"
              },
              "SDCLK": {
                "bit": 10,
                "description": "SDRAM clock configuration",
                "width": 2
              },
              "RBURST": {
                "bit": 12,
                "description": "Burst read"
              },
              "RPIPE": {
                "bit": 13,
                "description": "Read pipe",
                "width": 2
              }
            },
            "SDCR2": {
              "NC": {
                "bit": 0,
                "description": "Number of column address\n              bits",
                "width": 2
              },
              "NR": {
                "bit": 2,
                "description": "Number of row address bits",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width",
                "width": 2
              },
              "NB": {
                "bit": 6,
                "description": "Number of internal banks"
              },
              "CAS": {
                "bit": 7,
                "description": "CAS latency",
                "width": 2
              },
              "WP": {
                "bit": 9,
                "description": "Write protection"
              },
              "SDCLK": {
                "bit": 10,
                "description": "SDRAM clock configuration",
                "width": 2
              }
            },
            "SDTR1": {
              "TMRD": {
                "bit": 0,
                "description": "Load Mode Register to\n              Active",
                "width": 4
              },
              "TXSR": {
                "bit": 4,
                "description": "Exit self-refresh delay",
                "width": 4
              },
              "TRAS": {
                "bit": 8,
                "description": "Self refresh time",
                "width": 4
              },
              "TRC": {
                "bit": 12,
                "description": "Row cycle delay",
                "width": 4
              },
              "TWR": {
                "bit": 16,
                "description": "Recovery delay",
                "width": 4
              },
              "TRP": {
                "bit": 20,
                "description": "Row precharge delay",
                "width": 4
              },
              "TRCD": {
                "bit": 24,
                "description": "Row to column delay",
                "width": 4
              }
            },
            "SDTR2": {
              "TMRD": {
                "bit": 0,
                "description": "Load Mode Register to\n              Active",
                "width": 4
              },
              "TXSR": {
                "bit": 4,
                "description": "Exit self-refresh delay",
                "width": 4
              },
              "TRAS": {
                "bit": 8,
                "description": "Self refresh time",
                "width": 4
              },
              "TRC": {
                "bit": 12,
                "description": "Row cycle delay",
                "width": 4
              },
              "TWR": {
                "bit": 16,
                "description": "Recovery delay",
                "width": 4
              },
              "TRP": {
                "bit": 20,
                "description": "Row precharge delay",
                "width": 4
              },
              "TRCD": {
                "bit": 24,
                "description": "Row to column delay",
                "width": 4
              }
            },
            "SDCMR": {
              "MODE": {
                "bit": 0,
                "description": "Command mode",
                "width": 3
              },
              "CTB2": {
                "bit": 3,
                "description": "Command target bank 2"
              },
              "CTB1": {
                "bit": 4,
                "description": "Command target bank 1"
              },
              "NRFS": {
                "bit": 5,
                "description": "Number of Auto-refresh",
                "width": 4
              },
              "MRD": {
                "bit": 9,
                "description": "Mode Register definition",
                "width": 13
              }
            },
            "SDRTR": {
              "CRE": {
                "bit": 0,
                "description": "Clear Refresh error flag"
              },
              "COUNT": {
                "bit": 1,
                "description": "Refresh Timer Count",
                "width": 13
              },
              "REIE": {
                "bit": 14,
                "description": "RES Interrupt Enable"
              }
            },
            "SDSR": {
              "RE": {
                "bit": 0,
                "description": "Refresh error flag"
              },
              "MODES1": {
                "bit": 1,
                "description": "Status Mode for Bank 1",
                "width": 2
              },
              "MODES2": {
                "bit": 3,
                "description": "Status Mode for Bank 2",
                "width": 2
              },
              "BUSY": {
                "bit": 5,
                "description": "Busy status"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C3",
              "base": "0x40005C00",
              "irq": 72
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 33
            },
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "DR": {
              "offset": "0x10",
              "size": 32,
              "description": "Data register"
            },
            "SR1": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "SR2": {
              "offset": "0x18",
              "size": 32,
              "description": "Status register 2"
            },
            "CCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock control register"
            },
            "TRISE": {
              "offset": "0x20",
              "size": 32,
              "description": "TRISE register"
            },
            "FLTR": {
              "offset": "0x24",
              "size": 32,
              "description": "I2C FLTR register"
            }
          },
          "bits": {
            "CR1": {
              "SWRST": {
                "bit": 15,
                "description": "Software reset"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "PEC": {
                "bit": 12,
                "description": "Packet error checking"
              },
              "POS": {
                "bit": 11,
                "description": "Acknowledge/PEC Position (for data\n              reception)"
              },
              "ACK": {
                "bit": 10,
                "description": "Acknowledge enable"
              },
              "STOP": {
                "bit": 9,
                "description": "Stop generation"
              },
              "START": {
                "bit": 8,
                "description": "Start generation"
              },
              "NOSTRETCH": {
                "bit": 7,
                "description": "Clock stretching disable (Slave\n              mode)"
              },
              "ENGC": {
                "bit": 6,
                "description": "General call enable"
              },
              "ENPEC": {
                "bit": 5,
                "description": "PEC enable"
              },
              "ENARP": {
                "bit": 4,
                "description": "ARP enable"
              },
              "SMBTYPE": {
                "bit": 3,
                "description": "SMBus type"
              },
              "SMBUS": {
                "bit": 1,
                "description": "SMBus mode"
              },
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              }
            },
            "CR2": {
              "LAST": {
                "bit": 12,
                "description": "DMA last transfer"
              },
              "DMAEN": {
                "bit": 11,
                "description": "DMA requests enable"
              },
              "ITBUFEN": {
                "bit": 10,
                "description": "Buffer interrupt enable"
              },
              "ITEVTEN": {
                "bit": 9,
                "description": "Event interrupt enable"
              },
              "ITERREN": {
                "bit": 8,
                "description": "Error interrupt enable"
              },
              "FREQ": {
                "bit": 0,
                "description": "Peripheral clock frequency",
                "width": 6
              }
            },
            "OAR1": {
              "ADDMODE": {
                "bit": 15,
                "description": "Addressing mode (slave\n              mode)"
              },
              "ADD10": {
                "bit": 8,
                "description": "Interface address",
                "width": 2
              },
              "ADD7": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "ADD0": {
                "bit": 0,
                "description": "Interface address"
              }
            },
            "OAR2": {
              "ADD2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "ENDUAL": {
                "bit": 0,
                "description": "Dual addressing mode\n              enable"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "8-bit data register",
                "width": 8
              }
            },
            "SR1": {
              "SMBALERT": {
                "bit": 15,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 14,
                "description": "Timeout or Tlow error"
              },
              "PECERR": {
                "bit": 12,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 11,
                "description": "Overrun/Underrun"
              },
              "AF": {
                "bit": 10,
                "description": "Acknowledge failure"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost (master\n              mode)"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TxE": {
                "bit": 7,
                "description": "Data register empty\n              (transmitters)"
              },
              "RxNE": {
                "bit": 6,
                "description": "Data register not empty\n              (receivers)"
              },
              "STOPF": {
                "bit": 4,
                "description": "Stop detection (slave\n              mode)"
              },
              "ADD10": {
                "bit": 3,
                "description": "10-bit header sent (Master\n              mode)"
              },
              "BTF": {
                "bit": 2,
                "description": "Byte transfer finished"
              },
              "ADDR": {
                "bit": 1,
                "description": "Address sent (master mode)/matched\n              (slave mode)"
              },
              "SB": {
                "bit": 0,
                "description": "Start bit (Master mode)"
              }
            },
            "SR2": {
              "PEC": {
                "bit": 8,
                "description": "acket error checking\n              register",
                "width": 8
              },
              "DUALF": {
                "bit": 7,
                "description": "Dual flag (Slave mode)"
              },
              "SMBHOST": {
                "bit": 6,
                "description": "SMBus host header (Slave\n              mode)"
              },
              "SMBDEFAULT": {
                "bit": 5,
                "description": "SMBus device default address (Slave\n              mode)"
              },
              "GENCALL": {
                "bit": 4,
                "description": "General call address (Slave\n              mode)"
              },
              "TRA": {
                "bit": 2,
                "description": "Transmitter/receiver"
              },
              "BUSY": {
                "bit": 1,
                "description": "Bus busy"
              },
              "MSL": {
                "bit": 0,
                "description": "Master/slave"
              }
            },
            "CCR": {
              "F_S": {
                "bit": 15,
                "description": "I2C master mode selection"
              },
              "DUTY": {
                "bit": 14,
                "description": "Fast mode duty cycle"
              },
              "CCR": {
                "bit": 0,
                "description": "Clock control register in Fast/Standard\n              mode (Master mode)",
                "width": 12
              }
            },
            "TRISE": {
              "TRISE": {
                "bit": 0,
                "description": "Maximum rise time in Fast/Standard mode\n              (Master mode)",
                "width": 6
              }
            },
            "FLTR": {
              "DNF": {
                "bit": 0,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANOFF": {
                "bit": 4,
                "description": "Analog noise filter OFF"
              }
            }
          }
        },
        "SAI1": {
          "instances": [
            {
              "name": "SAI1",
              "base": "0x40015800"
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x24",
              "size": 32,
              "description": "BConfiguration register 1"
            },
            "BCR2": {
              "offset": "0x28",
              "size": 32,
              "description": "BConfiguration register 2"
            },
            "BFRCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "BFRCR"
            },
            "BSLOTR": {
              "offset": "0x30",
              "size": 32,
              "description": "BSlot register"
            },
            "BIM": {
              "offset": "0x34",
              "size": 32,
              "description": "BInterrupt mask register2"
            },
            "BSR": {
              "offset": "0x38",
              "size": 32,
              "description": "BStatus register"
            },
            "BCLRFR": {
              "offset": "0x3C",
              "size": 32,
              "description": "BClear flag register"
            },
            "BDR": {
              "offset": "0x40",
              "size": 32,
              "description": "BData register"
            },
            "ACR1": {
              "offset": "0x04",
              "size": 32,
              "description": "AConfiguration register 1"
            },
            "ACR2": {
              "offset": "0x08",
              "size": 32,
              "description": "AConfiguration register 2"
            },
            "AFRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "AFRCR"
            },
            "ASLOTR": {
              "offset": "0x10",
              "size": 32,
              "description": "ASlot register"
            },
            "AIM": {
              "offset": "0x14",
              "size": 32,
              "description": "AInterrupt mask register2"
            },
            "ASR": {
              "offset": "0x18",
              "size": 32,
              "description": "AStatus register"
            },
            "ACLRFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "AClear flag register"
            },
            "ADR": {
              "offset": "0x20",
              "size": 32,
              "description": "AData register"
            }
          },
          "bits": {
            "BCR1": {
              "MCJDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 4
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIBEN": {
                "bit": 16,
                "description": "Audio block B enable"
              },
              "OutDri": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit\n              first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              }
            },
            "BCR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data\n              line"
              },
              "FFLUS": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "BFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization\n              offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization\n              polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization\n              definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level\n              length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "BSLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio\n              frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "BIM": {
              "LFSDETIE": {
                "bit": 6,
                "description": "Late frame synchronization detection\n              interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt\n              enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt\n              enable"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt\n              enable"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection interrupt\n              enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt\n              enable"
              }
            },
            "BSR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization\n              detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration\n              flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "BCLRFR": {
              "LFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization\n              detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization\n              detection flag"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration\n              flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "BDR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "ACR1": {
              "MCJDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 4
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIAEN": {
                "bit": 16,
                "description": "Audio block A enable"
              },
              "OutDri": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit\n              first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              }
            },
            "ACR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data\n              line"
              },
              "FFLUS": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "AFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization\n              offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization\n              polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization\n              definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level\n              length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "ASLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio\n              frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "AIM": {
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization detection\n              interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt\n              enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt\n              enable"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt\n              enable"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection interrupt\n              enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt\n              enable"
              }
            },
            "ASR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization\n              detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration flag. This bit\n              is read only."
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "ACLRFR": {
              "LFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization\n              detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization\n              detection flag."
              },
              "CNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration\n              flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "ADR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            }
          }
        },
        "LTDC": {
          "instances": [
            {
              "name": "LTDC",
              "base": "0x40016800",
              "irq": 88
            }
          ],
          "registers": {
            "SSCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Synchronization Size Configuration\n          Register"
            },
            "BPCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Back Porch Configuration\n          Register"
            },
            "AWCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Active Width Configuration\n          Register"
            },
            "TWCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Total Width Configuration\n          Register"
            },
            "GCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Global Control Register"
            },
            "SRCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Shadow Reload Configuration\n          Register"
            },
            "BCCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Background Color Configuration\n          Register"
            },
            "IER": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "ISR": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "ICR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "LIPCR": {
              "offset": "0x40",
              "size": 32,
              "description": "Line Interrupt Position Configuration\n          Register"
            },
            "CPSR": {
              "offset": "0x44",
              "size": 32,
              "description": "Current Position Status\n          Register"
            },
            "CDSR": {
              "offset": "0x48",
              "size": 32,
              "description": "Current Display Status\n          Register"
            },
            "L1CR": {
              "offset": "0x84",
              "size": 32,
              "description": "Layerx Control Register"
            },
            "L1WHPCR": {
              "offset": "0x88",
              "size": 32,
              "description": "Layerx Window Horizontal Position\n          Configuration Register"
            },
            "L1WVPCR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Layerx Window Vertical Position\n          Configuration Register"
            },
            "L1CKCR": {
              "offset": "0x90",
              "size": 32,
              "description": "Layerx Color Keying Configuration\n          Register"
            },
            "L1PFCR": {
              "offset": "0x94",
              "size": 32,
              "description": "Layerx Pixel Format Configuration\n          Register"
            },
            "L1CACR": {
              "offset": "0x98",
              "size": 32,
              "description": "Layerx Constant Alpha Configuration\n          Register"
            },
            "L1DCCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Layerx Default Color Configuration\n          Register"
            },
            "L1BFCR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Layerx Blending Factors Configuration\n          Register"
            },
            "L1CFBAR": {
              "offset": "0xAC",
              "size": 32,
              "description": "Layerx Color Frame Buffer Address\n          Register"
            },
            "L1CFBLR": {
              "offset": "0xB0",
              "size": 32,
              "description": "Layerx Color Frame Buffer Length\n          Register"
            },
            "L1CFBLNR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Layerx ColorFrame Buffer Line Number\n          Register"
            },
            "L1CLUTWR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Layerx CLUT Write Register"
            },
            "L2CR": {
              "offset": "0x104",
              "size": 32,
              "description": "Layerx Control Register"
            },
            "L2WHPCR": {
              "offset": "0x108",
              "size": 32,
              "description": "Layerx Window Horizontal Position\n          Configuration Register"
            },
            "L2WVPCR": {
              "offset": "0x10C",
              "size": 32,
              "description": "Layerx Window Vertical Position\n          Configuration Register"
            },
            "L2CKCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Layerx Color Keying Configuration\n          Register"
            },
            "L2PFCR": {
              "offset": "0x114",
              "size": 32,
              "description": "Layerx Pixel Format Configuration\n          Register"
            },
            "L2CACR": {
              "offset": "0x118",
              "size": 32,
              "description": "Layerx Constant Alpha Configuration\n          Register"
            },
            "L2DCCR": {
              "offset": "0x11C",
              "size": 32,
              "description": "Layerx Default Color Configuration\n          Register"
            },
            "L2BFCR": {
              "offset": "0x120",
              "size": 32,
              "description": "Layerx Blending Factors Configuration\n          Register"
            },
            "L2CFBAR": {
              "offset": "0x12C",
              "size": 32,
              "description": "Layerx Color Frame Buffer Address\n          Register"
            },
            "L2CFBLR": {
              "offset": "0x130",
              "size": 32,
              "description": "Layerx Color Frame Buffer Length\n          Register"
            },
            "L2CFBLNR": {
              "offset": "0x134",
              "size": 32,
              "description": "Layerx ColorFrame Buffer Line Number\n          Register"
            },
            "L2CLUTWR": {
              "offset": "0x144",
              "size": 32,
              "description": "Layerx CLUT Write Register"
            }
          },
          "bits": {
            "SSCR": {
              "HSW": {
                "bit": 16,
                "description": "Horizontal Synchronization Width (in\n              units of pixel clock period)",
                "width": 10
              },
              "VSH": {
                "bit": 0,
                "description": "Vertical Synchronization Height (in\n              units of horizontal scan line)",
                "width": 11
              }
            },
            "BPCR": {
              "AHBP": {
                "bit": 16,
                "description": "Accumulated Horizontal back porch (in\n              units of pixel clock period)",
                "width": 10
              },
              "AVBP": {
                "bit": 0,
                "description": "Accumulated Vertical back porch (in\n              units of horizontal scan line)",
                "width": 11
              }
            },
            "AWCR": {
              "AAV": {
                "bit": 16,
                "description": "AAV",
                "width": 10
              },
              "AAH": {
                "bit": 0,
                "description": "Accumulated Active Height (in units of\n              horizontal scan line)",
                "width": 11
              }
            },
            "TWCR": {
              "TOTALW": {
                "bit": 16,
                "description": "Total Width (in units of pixel clock\n              period)",
                "width": 10
              },
              "TOTALH": {
                "bit": 0,
                "description": "Total Height (in units of horizontal\n              scan line)",
                "width": 11
              }
            },
            "GCR": {
              "HSPOL": {
                "bit": 31,
                "description": "Horizontal Synchronization\n              Polarity"
              },
              "VSPOL": {
                "bit": 30,
                "description": "Vertical Synchronization\n              Polarity"
              },
              "DEPOL": {
                "bit": 29,
                "description": "Data Enable Polarity"
              },
              "PCPOL": {
                "bit": 28,
                "description": "Pixel Clock Polarity"
              },
              "DEN": {
                "bit": 16,
                "description": "Dither Enable"
              },
              "DRW": {
                "bit": 12,
                "description": "Dither Red Width",
                "width": 3
              },
              "DGW": {
                "bit": 8,
                "description": "Dither Green Width",
                "width": 3
              },
              "DBW": {
                "bit": 4,
                "description": "Dither Blue Width",
                "width": 3
              },
              "LTDCEN": {
                "bit": 0,
                "description": "LCD-TFT controller enable\n              bit"
              }
            },
            "SRCR": {
              "VBR": {
                "bit": 1,
                "description": "Vertical Blanking Reload"
              },
              "IMR": {
                "bit": 0,
                "description": "Immediate Reload"
              }
            },
            "BCCR": {
              "BC": {
                "bit": 0,
                "description": "Background Color Red value",
                "width": 24
              }
            },
            "IER": {
              "RRIE": {
                "bit": 3,
                "description": "Register Reload interrupt\n              enable"
              },
              "TERRIE": {
                "bit": 2,
                "description": "Transfer Error Interrupt\n              Enable"
              },
              "FUIE": {
                "bit": 1,
                "description": "FIFO Underrun Interrupt\n              Enable"
              },
              "LIE": {
                "bit": 0,
                "description": "Line Interrupt Enable"
              }
            },
            "ISR": {
              "RRIF": {
                "bit": 3,
                "description": "Register Reload Interrupt\n              Flag"
              },
              "TERRIF": {
                "bit": 2,
                "description": "Transfer Error interrupt\n              flag"
              },
              "FUIF": {
                "bit": 1,
                "description": "FIFO Underrun Interrupt\n              flag"
              },
              "LIF": {
                "bit": 0,
                "description": "Line Interrupt flag"
              }
            },
            "ICR": {
              "CRRIF": {
                "bit": 3,
                "description": "Clears Register Reload Interrupt\n              Flag"
              },
              "CTERRIF": {
                "bit": 2,
                "description": "Clears the Transfer Error Interrupt\n              Flag"
              },
              "CFUIF": {
                "bit": 1,
                "description": "Clears the FIFO Underrun Interrupt\n              flag"
              },
              "CLIF": {
                "bit": 0,
                "description": "Clears the Line Interrupt\n              Flag"
              }
            },
            "LIPCR": {
              "LIPOS": {
                "bit": 0,
                "description": "Line Interrupt Position",
                "width": 11
              }
            },
            "CPSR": {
              "CXPOS": {
                "bit": 16,
                "description": "Current X Position",
                "width": 16
              },
              "CYPOS": {
                "bit": 0,
                "description": "Current Y Position",
                "width": 16
              }
            },
            "CDSR": {
              "HSYNCS": {
                "bit": 3,
                "description": "Horizontal Synchronization display\n              Status"
              },
              "VSYNCS": {
                "bit": 2,
                "description": "Vertical Synchronization display\n              Status"
              },
              "HDES": {
                "bit": 1,
                "description": "Horizontal Data Enable display\n              Status"
              },
              "VDES": {
                "bit": 0,
                "description": "Vertical Data Enable display\n              Status"
              }
            },
            "L1CR": {
              "CLUTEN": {
                "bit": 4,
                "description": "Color Look-Up Table Enable"
              },
              "COLKEN": {
                "bit": 1,
                "description": "Color Keying Enable"
              },
              "LEN": {
                "bit": 0,
                "description": "Layer Enable"
              }
            },
            "L1WHPCR": {
              "WHSPPOS": {
                "bit": 16,
                "description": "Window Horizontal Stop\n              Position",
                "width": 12
              },
              "WHSTPOS": {
                "bit": 0,
                "description": "Window Horizontal Start\n              Position",
                "width": 12
              }
            },
            "L1WVPCR": {
              "WVSPPOS": {
                "bit": 16,
                "description": "Window Vertical Stop\n              Position",
                "width": 11
              },
              "WVSTPOS": {
                "bit": 0,
                "description": "Window Vertical Start\n              Position",
                "width": 11
              }
            },
            "L1CKCR": {
              "CKRED": {
                "bit": 16,
                "description": "Color Key Red value",
                "width": 8
              },
              "CKGREEN": {
                "bit": 8,
                "description": "Color Key Green value",
                "width": 8
              },
              "CKBLUE": {
                "bit": 0,
                "description": "Color Key Blue value",
                "width": 8
              }
            },
            "L1PFCR": {
              "PF": {
                "bit": 0,
                "description": "Pixel Format",
                "width": 3
              }
            },
            "L1CACR": {
              "CONSTA": {
                "bit": 0,
                "description": "Constant Alpha",
                "width": 8
              }
            },
            "L1DCCR": {
              "DCALPHA": {
                "bit": 24,
                "description": "Default Color Alpha",
                "width": 8
              },
              "DCRED": {
                "bit": 16,
                "description": "Default Color Red",
                "width": 8
              },
              "DCGREEN": {
                "bit": 8,
                "description": "Default Color Green",
                "width": 8
              },
              "DCBLUE": {
                "bit": 0,
                "description": "Default Color Blue",
                "width": 8
              }
            },
            "L1BFCR": {
              "BF1": {
                "bit": 8,
                "description": "Blending Factor 1",
                "width": 3
              },
              "BF2": {
                "bit": 0,
                "description": "Blending Factor 2",
                "width": 3
              }
            },
            "L1CFBAR": {
              "CFBADD": {
                "bit": 0,
                "description": "Color Frame Buffer Start\n              Address",
                "width": 32
              }
            },
            "L1CFBLR": {
              "CFBP": {
                "bit": 16,
                "description": "Color Frame Buffer Pitch in\n              bytes",
                "width": 13
              },
              "CFBLL": {
                "bit": 0,
                "description": "Color Frame Buffer Line\n              Length",
                "width": 13
              }
            },
            "L1CFBLNR": {
              "CFBLNBR": {
                "bit": 0,
                "description": "Frame Buffer Line Number",
                "width": 11
              }
            },
            "L1CLUTWR": {
              "CLUTADD": {
                "bit": 24,
                "description": "CLUT Address",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "Red value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value",
                "width": 8
              }
            },
            "L2CR": {
              "CLUTEN": {
                "bit": 4,
                "description": "Color Look-Up Table Enable"
              },
              "COLKEN": {
                "bit": 1,
                "description": "Color Keying Enable"
              },
              "LEN": {
                "bit": 0,
                "description": "Layer Enable"
              }
            },
            "L2WHPCR": {
              "WHSPPOS": {
                "bit": 16,
                "description": "Window Horizontal Stop\n              Position",
                "width": 12
              },
              "WHSTPOS": {
                "bit": 0,
                "description": "Window Horizontal Start\n              Position",
                "width": 12
              }
            },
            "L2WVPCR": {
              "WVSPPOS": {
                "bit": 16,
                "description": "Window Vertical Stop\n              Position",
                "width": 11
              },
              "WVSTPOS": {
                "bit": 0,
                "description": "Window Vertical Start\n              Position",
                "width": 11
              }
            },
            "L2CKCR": {
              "CKRED": {
                "bit": 15,
                "description": "Color Key Red value",
                "width": 9
              },
              "CKGREEN": {
                "bit": 8,
                "description": "Color Key Green value",
                "width": 7
              },
              "CKBLUE": {
                "bit": 0,
                "description": "Color Key Blue value",
                "width": 8
              }
            },
            "L2PFCR": {
              "PF": {
                "bit": 0,
                "description": "Pixel Format",
                "width": 3
              }
            },
            "L2CACR": {
              "CONSTA": {
                "bit": 0,
                "description": "Constant Alpha",
                "width": 8
              }
            },
            "L2DCCR": {
              "DCALPHA": {
                "bit": 24,
                "description": "Default Color Alpha",
                "width": 8
              },
              "DCRED": {
                "bit": 16,
                "description": "Default Color Red",
                "width": 8
              },
              "DCGREEN": {
                "bit": 8,
                "description": "Default Color Green",
                "width": 8
              },
              "DCBLUE": {
                "bit": 0,
                "description": "Default Color Blue",
                "width": 8
              }
            },
            "L2BFCR": {
              "BF1": {
                "bit": 8,
                "description": "Blending Factor 1",
                "width": 3
              },
              "BF2": {
                "bit": 0,
                "description": "Blending Factor 2",
                "width": 3
              }
            },
            "L2CFBAR": {
              "CFBADD": {
                "bit": 0,
                "description": "Color Frame Buffer Start\n              Address",
                "width": 32
              }
            },
            "L2CFBLR": {
              "CFBP": {
                "bit": 16,
                "description": "Color Frame Buffer Pitch in\n              bytes",
                "width": 13
              },
              "CFBLL": {
                "bit": 0,
                "description": "Color Frame Buffer Line\n              Length",
                "width": 13
              }
            },
            "L2CFBLNR": {
              "CFBLNBR": {
                "bit": 0,
                "description": "Frame Buffer Line Number",
                "width": 11
              }
            },
            "L2CLUTWR": {
              "CLUTADD": {
                "bit": 24,
                "description": "CLUT Address",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "Red value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value",
                "width": 8
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU",
              "base": "0xE000EF34",
              "irq": 81
            },
            {
              "name": "FPU_CPACR",
              "base": "0xE000ED88"
            }
          ],
          "registers": {
            "FPCCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Floating-point context control\n          register"
            },
            "FPCAR": {
              "offset": "0x04",
              "size": 32,
              "description": "Floating-point context address\n          register"
            },
            "FPSCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Floating-point status control\n          register"
            }
          },
          "bits": {
            "FPCCR": {
              "LSPACT": {
                "bit": 0,
                "description": "LSPACT"
              },
              "USER": {
                "bit": 1,
                "description": "USER"
              },
              "THREAD": {
                "bit": 3,
                "description": "THREAD"
              },
              "HFRDY": {
                "bit": 4,
                "description": "HFRDY"
              },
              "MMRDY": {
                "bit": 5,
                "description": "MMRDY"
              },
              "BFRDY": {
                "bit": 6,
                "description": "BFRDY"
              },
              "MONRDY": {
                "bit": 8,
                "description": "MONRDY"
              },
              "LSPEN": {
                "bit": 30,
                "description": "LSPEN"
              },
              "ASPEN": {
                "bit": 31,
                "description": "ASPEN"
              }
            },
            "FPCAR": {
              "ADDRESS": {
                "bit": 3,
                "description": "Location of unpopulated\n              floating-point",
                "width": 29
              }
            },
            "FPSCR": {
              "IOC": {
                "bit": 0,
                "description": "Invalid operation cumulative exception\n              bit"
              },
              "DZC": {
                "bit": 1,
                "description": "Division by zero cumulative exception\n              bit."
              },
              "OFC": {
                "bit": 2,
                "description": "Overflow cumulative exception\n              bit"
              },
              "UFC": {
                "bit": 3,
                "description": "Underflow cumulative exception\n              bit"
              },
              "IXC": {
                "bit": 4,
                "description": "Inexact cumulative exception\n              bit"
              },
              "IDC": {
                "bit": 7,
                "description": "Input denormal cumulative exception\n              bit."
              },
              "RMode": {
                "bit": 22,
                "description": "Rounding Mode control\n              field",
                "width": 2
              },
              "FZ": {
                "bit": 24,
                "description": "Flush-to-zero mode control\n              bit:"
              },
              "DN": {
                "bit": 25,
                "description": "Default NaN mode control\n              bit"
              },
              "AHP": {
                "bit": 26,
                "description": "Alternative half-precision control\n              bit"
              },
              "V": {
                "bit": 28,
                "description": "Overflow condition code\n              flag"
              },
              "C": {
                "bit": 29,
                "description": "Carry condition code flag"
              },
              "Z": {
                "bit": 30,
                "description": "Zero condition code flag"
              },
              "N": {
                "bit": 31,
                "description": "Negative condition code\n              flag"
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000ED90"
            }
          ],
          "registers": {
            "MPU_TYPER": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU type register"
            },
            "MPU_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU control register"
            },
            "MPU_RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU region number register"
            },
            "MPU_RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU region base address\n          register"
            },
            "MPU_RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU region attribute and size\n          register"
            }
          },
          "bits": {
            "MPU_TYPER": {
              "SEPARATE": {
                "bit": 0,
                "description": "Separate flag"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of MPU data regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of MPU instruction\n              regions",
                "width": 8
              }
            },
            "MPU_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enables the operation of MPU during hard\n              fault"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enable priviliged software access to\n              default memory map"
              }
            },
            "MPU_RNR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region",
                "width": 8
              }
            },
            "MPU_RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field",
                "width": 27
              }
            },
            "MPU_RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "Size of the MPU protection\n              region",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "memory attribute"
              },
              "C": {
                "bit": 17,
                "description": "memory attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable memory attribute"
              },
              "TEX": {
                "bit": 19,
                "description": "memory attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable\n              bit"
              }
            }
          }
        },
        "STK": {
          "instances": [
            {
              "name": "STK",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick control and status\n          register"
            },
            "LOAD": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick reload value register"
            },
            "VAL": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick current value register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick calibration value\n          register"
            }
          },
          "bits": {
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Counter enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick exception request\n              enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock source selection"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "COUNTFLAG"
              }
            },
            "LOAD": {
              "RELOAD": {
                "bit": 0,
                "description": "RELOAD value",
                "width": 24
              }
            },
            "VAL": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Calibration value",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "SKEW flag: Indicates whether the TENMS\n              value is exact"
              },
              "NOREF": {
                "bit": 31,
                "description": "NOREF flag. Reads as zero"
              }
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB",
              "base": "0xE000ED00"
            },
            {
              "name": "SCB_ACTRL",
              "base": "0xE000E008"
            }
          ],
          "registers": {
            "CPUID": {
              "offset": "0x00",
              "size": 32,
              "description": "CPUID base register"
            },
            "ICSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt control and state\n          register"
            },
            "VTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Vector table offset register"
            },
            "AIRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Application interrupt and reset control\n          register"
            },
            "SCR": {
              "offset": "0x10",
              "size": 32,
              "description": "System control register"
            },
            "CCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration and control\n          register"
            },
            "SHPR1": {
              "offset": "0x18",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHPR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHPR3": {
              "offset": "0x20",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHCRS": {
              "offset": "0x24",
              "size": 32,
              "description": "System handler control and state\n          register"
            },
            "CFSR_UFSR_BFSR_MMFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Configurable fault status\n          register"
            },
            "HFSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Hard fault status register"
            },
            "MMFAR": {
              "offset": "0x34",
              "size": 32,
              "description": "Memory management fault address\n          register"
            },
            "BFAR": {
              "offset": "0x38",
              "size": 32,
              "description": "Bus fault address register"
            },
            "AFSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Auxiliary fault status\n          register"
            }
          },
          "bits": {
            "CPUID": {
              "Revision": {
                "bit": 0,
                "description": "Revision number",
                "width": 4
              },
              "PartNo": {
                "bit": 4,
                "description": "Part number of the\n              processor",
                "width": 12
              },
              "Constant": {
                "bit": 16,
                "description": "Reads as 0xF",
                "width": 4
              },
              "Variant": {
                "bit": 20,
                "description": "Variant number",
                "width": 4
              },
              "Implementer": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active vector",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Return to base level"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Pending vector",
                "width": 7
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending\n              bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending\n              bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit."
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 9,
                "description": "Vector table base offset\n              field",
                "width": 21
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "VECTRESET"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "VECTCLRACTIVE"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "SYSRESETREQ"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "PRIGROUP",
                "width": 3
              },
              "ENDIANESS": {
                "bit": 15,
                "description": "ENDIANESS"
              },
              "VECTKEYSTAT": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "SLEEPONEXIT"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "SLEEPDEEP"
              },
              "SEVEONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Configures how the processor enters\n              Thread mode"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "USERSETMPEND"
              },
              "UNALIGN__TRP": {
                "bit": 3,
                "description": "UNALIGN_ TRP"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "DIV_0_TRP"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "BFHFNMIGN"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "STKALIGN"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler\n              4",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler\n              5",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler\n              6",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler\n              11",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler\n              14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler\n              15",
                "width": 8
              }
            },
            "SHCRS": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "Memory management fault exception active\n              bit"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "Bus fault exception active\n              bit"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "Usage fault exception active\n              bit"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVC call active bit"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "Debug monitor active bit"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV exception active\n              bit"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick exception active\n              bit"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "Usage fault exception pending\n              bit"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "Memory management fault exception\n              pending bit"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "Bus fault exception pending\n              bit"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVC call pending bit"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "Memory management fault enable\n              bit"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "Bus fault enable bit"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "Usage fault enable bit"
              }
            },
            "CFSR_UFSR_BFSR_MMFSR": {
              "IACCVIOL": {
                "bit": 1,
                "description": "Instruction access violation\n              flag"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "Memory manager fault on unstacking for a\n              return from exception"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "Memory manager fault on stacking for\n              exception entry."
              },
              "MLSPERR": {
                "bit": 5,
                "description": "MLSPERR"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "Memory Management Fault Address Register\n              (MMAR) valid flag"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "Bus fault on unstacking for a return\n              from exception"
              },
              "STKERR": {
                "bit": 12,
                "description": "Bus fault on stacking for exception\n              entry"
              },
              "LSPERR": {
                "bit": 13,
                "description": "Bus fault on floating-point lazy state\n              preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "Bus Fault Address Register (BFAR) valid\n              flag"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction usage\n              fault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state usage fault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load usage\n              fault"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor usage\n              fault."
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access usage\n              fault"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by zero usage fault"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "Vector table hard fault"
              },
              "FORCED": {
                "bit": 30,
                "description": "Forced hard fault"
              },
              "DEBUG_VT": {
                "bit": 31,
                "description": "Reserved for Debug use"
              }
            },
            "MMFAR": {
              "MMFAR": {
                "bit": 0,
                "description": "Memory management fault\n              address",
                "width": 32
              }
            },
            "BFAR": {
              "BFAR": {
                "bit": 0,
                "description": "Bus fault address",
                "width": 32
              }
            },
            "AFSR": {
              "IMPDEF": {
                "bit": 0,
                "description": "Implementation defined",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 106,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQHandler"
          },
          {
            "number": 18,
            "name": "TAMP_STAMP_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_WKUP_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA1_Stream0_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA1_Stream1_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA1_Stream2_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA1_Stream3_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA1_Stream4_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA1_Stream5_IRQHandler"
          },
          {
            "number": 33,
            "name": "DMA1_Stream6_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 35,
            "name": "CAN1_TX_IRQHandler"
          },
          {
            "number": 36,
            "name": "CAN1_RX0_IRQHandler"
          },
          {
            "number": 37,
            "name": "CAN1_RX1_IRQHandler"
          },
          {
            "number": 38,
            "name": "CAN1_SCE_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI9_5_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIM1_BRK_TIM9_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIM1_UP_TIM10_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM1_TRG_COM_TIM11_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIM1_CC_IRQHandler"
          },
          {
            "number": 44,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 45,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 46,
            "name": "TIM4_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 52,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 53,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 54,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 55,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTC_Alarm_IRQHandler"
          },
          {
            "number": 58,
            "name": "OTG_FS_WKUP_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM8_BRK_TIM12_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM8_UP_TIM13_IRQHandler"
          },
          {
            "number": 61,
            "name": "TIM8_TRG_COM_TIM14_IRQHandler"
          },
          {
            "number": 62,
            "name": "TIM8_CC_IRQHandler"
          },
          {
            "number": 63,
            "name": "DMA1_Stream7_IRQHandler"
          },
          {
            "number": 64,
            "name": "FMC_IRQHandler"
          },
          {
            "number": 65,
            "name": "SDIO_IRQHandler"
          },
          {
            "number": 66,
            "name": "TIM5_IRQHandler"
          },
          {
            "number": 67,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 68,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 69,
            "name": "UART5_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM6_DAC_IRQHandler"
          },
          {
            "number": 71,
            "name": "TIM7_IRQHandler"
          },
          {
            "number": 72,
            "name": "DMA2_Stream0_IRQHandler"
          },
          {
            "number": 73,
            "name": "DMA2_Stream1_IRQHandler"
          },
          {
            "number": 74,
            "name": "DMA2_Stream2_IRQHandler"
          },
          {
            "number": 75,
            "name": "DMA2_Stream3_IRQHandler"
          },
          {
            "number": 76,
            "name": "DMA2_Stream4_IRQHandler"
          },
          {
            "number": 77,
            "name": "ETH_IRQHandler"
          },
          {
            "number": 78,
            "name": "ETH_WKUP_IRQHandler"
          },
          {
            "number": 79,
            "name": "CAN2_TX_IRQHandler"
          },
          {
            "number": 80,
            "name": "CAN2_RX0_IRQHandler"
          },
          {
            "number": 81,
            "name": "CAN2_RX1_IRQHandler"
          },
          {
            "number": 82,
            "name": "CAN2_SCE_IRQHandler"
          },
          {
            "number": 83,
            "name": "OTG_FS_IRQHandler"
          },
          {
            "number": 84,
            "name": "DMA2_Stream5_IRQHandler"
          },
          {
            "number": 85,
            "name": "DMA2_Stream6_IRQHandler"
          },
          {
            "number": 86,
            "name": "DMA2_Stream7_IRQHandler"
          },
          {
            "number": 87,
            "name": "USART6_IRQHandler"
          },
          {
            "number": 88,
            "name": "I2C3_EV_IRQHandler"
          },
          {
            "number": 89,
            "name": "I2C3_ER_IRQHandler"
          },
          {
            "number": 90,
            "name": "OTG_HS_EP1_OUT_IRQHandler"
          },
          {
            "number": 91,
            "name": "OTG_HS_EP1_IN_IRQHandler"
          },
          {
            "number": 92,
            "name": "OTG_HS_WKUP_IRQHandler"
          },
          {
            "number": 93,
            "name": "OTG_HS_IRQHandler"
          },
          {
            "number": 94,
            "name": "DCMI_IRQHandler"
          },
          {
            "number": 95,
            "name": "CRYP_IRQHandler"
          },
          {
            "number": 96,
            "name": "HASH_RNG_IRQHandler"
          },
          {
            "number": 97,
            "name": "FPU_IRQHandler"
          },
          {
            "number": 98,
            "name": "UART7_IRQHandler"
          },
          {
            "number": 99,
            "name": "UART8_IRQHandler"
          },
          {
            "number": 100,
            "name": "SPI4_IRQHandler"
          },
          {
            "number": 101,
            "name": "SPI5_IRQHandler"
          },
          {
            "number": 102,
            "name": "SPI6_IRQHandler"
          },
          {
            "number": 104,
            "name": "LCD_TFT_IRQHandler"
          },
          {
            "number": 105,
            "name": "LCD_TFT_1_IRQHandler"
          }
        ]
      }
    }
  }
}