/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  wire [5:0] _03_;
  wire [7:0] _04_;
  wire [18:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_8z & 1'h1);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[13] & celloutsig_0_0z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_15z[4] & celloutsig_0_13z);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_0z[2]);
  assign celloutsig_0_9z = !(_00_ ? celloutsig_0_7z[5] : celloutsig_0_1z);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? in_data[82] : celloutsig_0_0z[8]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[160]);
  assign celloutsig_1_0z = ~((in_data[145] | in_data[165]) & in_data[182]);
  assign celloutsig_1_8z = _01_ | ~(celloutsig_1_0z);
  assign celloutsig_1_15z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = celloutsig_1_9z | ~(celloutsig_1_2z[3]);
  reg [5:0] _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 6'h00;
    else _16_ <= in_data[39:34];
  assign { _03_[5:1], _00_ } = _16_;
  reg [2:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 3'h0;
    else _17_ <= { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_6z };
  assign out_data[34:32] = _17_;
  reg [7:0] _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 8'h00;
    else _18_ <= in_data[132:125];
  assign { _04_[7:5], _01_, _04_[3:0] } = _18_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { in_data[161:159], celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_0z[10:3], celloutsig_0_2z } >= { celloutsig_0_5z, _03_[5:1], _00_, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[7:0] && { in_data[8:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_16z = { in_data[186:172], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_1z, _02_, celloutsig_1_8z, celloutsig_1_8z } || in_data[175:150];
  assign celloutsig_1_12z = 6'h3f % { 1'h1, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_0z[14:11], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[14:9] };
  assign celloutsig_1_19z = _01_ ? { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_9z, _04_[7:5], 1'h1, _04_[3:0], _02_, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_2z, celloutsig_1_3z } : { 6'h3f, celloutsig_1_14z, _02_, celloutsig_1_4z, _04_[7:5], 1'h0, _04_[3:0], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_1_11z = - { in_data[149:148], celloutsig_1_10z };
  assign celloutsig_1_2z = - { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = - in_data[103:101];
  assign celloutsig_1_10z = { _02_[4:0], 7'h7f, celloutsig_1_3z, celloutsig_1_8z } !== { celloutsig_1_2z[2:1], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_0z = ~ in_data[80:62];
  assign celloutsig_0_10z = ~ { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_1z, _03_[5:1], _00_ } ^ { celloutsig_0_0z[17:15], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_8z = _03_[4:1] ^ _03_[5:2];
  assign celloutsig_0_20z = { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_10z } ^ { celloutsig_0_8z[1:0], out_data[34:32], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_13z = ~((celloutsig_0_0z[18] & celloutsig_0_2z) | celloutsig_0_0z[15]);
  assign celloutsig_0_14z = ~((celloutsig_0_6z & celloutsig_0_8z[1]) | celloutsig_0_10z[5]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[1] & celloutsig_1_1z) | celloutsig_1_2z[0]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z[2] & celloutsig_1_0z) | (_01_ & celloutsig_1_12z[1]));
  assign celloutsig_1_14z = ~((celloutsig_1_11z[0] & 1'h1) | (1'h1 & in_data[126]));
  assign celloutsig_0_11z = ~((celloutsig_0_10z[2] & celloutsig_0_6z) | (in_data[58] & _03_[4]));
  assign _03_[0] = _00_;
  assign _04_[4] = _01_;
  assign { out_data[128], out_data[122:96], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z };
endmodule
