{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525870967336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525870967336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 15:02:47 2018 " "Processing started: Wed May 09 15:02:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525870967336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870967336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_First_Computer -c DE10_Lite_First_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870967336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525870968409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525870968409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/de10_lite_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/de10_lite_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC " "Found entity 1: DE10_Lite_SOPC" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_irq_mapper " "Found entity 1: DE10_Lite_SOPC_irq_mapper" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_irq_mapper.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979737 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979784 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_010 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_010" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_009 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_009" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_008 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_008" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_005 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_005" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_003 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_003" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_002" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979816 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router_001" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_Lite_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_Lite_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10_Lite_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525870979816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE10_Lite_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979816 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_mm_interconnect_0_router " "Found entity 2: DE10_Lite_SOPC_mm_interconnect_0_router" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_touch_panel_spi " "Found entity 1: DE10_Lite_SOPC_touch_panel_spi" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_pen_irq_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_pen_irq_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_touch_panel_pen_irq_n " "Found entity 1: DE10_Lite_SOPC_touch_panel_pen_irq_n" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_pen_irq_n.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_pen_irq_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_touch_panel_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_touch_panel_busy " "Found entity 1: DE10_Lite_SOPC_touch_panel_busy" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_busy.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_timer_0 " "Found entity 1: DE10_Lite_SOPC_timer_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_timer_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_system_pll_dffpipe_l2c " "Found entity 1: DE10_Lite_SOPC_system_pll_dffpipe_l2c" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_system_pll_stdsync_sv6 " "Found entity 2: DE10_Lite_SOPC_system_pll_stdsync_sv6" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Lite_SOPC_system_pll_altpll_a5t2 " "Found entity 3: DE10_Lite_SOPC_system_pll_altpll_a5t2" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Lite_SOPC_system_pll " "Found entity 4: DE10_Lite_SOPC_system_pll" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_sysid_qsys_0 " "Found entity 1: DE10_Lite_SOPC_sysid_qsys_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sysid_qsys_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_sliders " "Found entity 1: DE10_Lite_SOPC_sliders" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sliders.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_sdram_input_efifo_module " "Found entity 1: DE10_Lite_SOPC_sdram_input_efifo_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979847 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_sdram " "Found entity 2: DE10_Lite_SOPC_sdram" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_push_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_push_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_push_button " "Found entity 1: DE10_Lite_SOPC_push_button" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_push_button.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_push_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_nios2_gen2 " "Found entity 1: DE10_Lite_SOPC_nios2_gen2" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870979847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870979847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module " "Found entity 1: DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module " "Found entity 2: DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Lite_SOPC_nios2_gen2_cpu_bht_module " "Found entity 3: DE10_Lite_SOPC_nios2_gen2_cpu_bht_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module " "Found entity 6: DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module " "Found entity 7: DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module " "Found entity 8: DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci " "Found entity 26: DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE10_Lite_SOPC_nios2_gen2_cpu " "Found entity 27: DE10_Lite_SOPC_nios2_gen2_cpu" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell " "Found entity 1: DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_nios2_gen2_cpu_test_bench " "Found entity 1: DE10_Lite_SOPC_nios2_gen2_cpu_test_bench" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_jtag_uart_0_sim_scfifo_w " "Found entity 1: DE10_Lite_SOPC_jtag_uart_0_sim_scfifo_w" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_Lite_SOPC_jtag_uart_0_scfifo_w " "Found entity 2: DE10_Lite_SOPC_jtag_uart_0_scfifo_w" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_Lite_SOPC_jtag_uart_0_sim_scfifo_r " "Found entity 3: DE10_Lite_SOPC_jtag_uart_0_sim_scfifo_r" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_Lite_SOPC_jtag_uart_0_scfifo_r " "Found entity 4: DE10_Lite_SOPC_jtag_uart_0_scfifo_r" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_Lite_SOPC_jtag_uart_0 " "Found entity 5: DE10_Lite_SOPC_jtag_uart_0" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980772 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870980788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "DE10_Lite_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_LEDs " "Found entity 1: DE10_Lite_SOPC_LEDs" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_LEDs.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_sopc/synthesis/submodules/de10_lite_sopc_lcd_reset_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_sopc/synthesis/submodules/de10_lite_sopc_lcd_reset_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_SOPC_LCD_reset_n " "Found entity 1: DE10_Lite_SOPC_LCD_reset_n" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_LCD_reset_n.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_LCD_reset_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870980788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870980788 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_sdram.v(318) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870980835 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_sdram.v(328) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870980835 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_sdram.v(338) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870980835 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_sdram.v(682) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870980835 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_Lite_SOPC_touch_panel_spi.v(402) " "Verilog HDL or VHDL warning at DE10_Lite_SOPC_touch_panel_spi.v(402): conditional expression evaluates to a constant" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1525870980835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_first_computer.v 1 1 " "Using design file de10_lite_first_computer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_First_Computer " "Found entity 1: DE10_Lite_First_Computer" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870981022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1525870981022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n de10_lite_first_computer.v(82) " "Verilog HDL Implicit Net warning at de10_lite_first_computer.v(82): created implicit net for \"reset_n\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Lite_First_Computer " "Elaborating entity \"DE10_Lite_First_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525870981022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC DE10_Lite_SOPC:u0 " "Elaborating entity \"DE10_Lite_SOPC\" for hierarchy \"DE10_Lite_SOPC:u0\"" {  } { { "de10_lite_first_computer.v" "u0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_LCD_reset_n DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_LCD_reset_n:lcd_reset_n " "Elaborating entity \"DE10_Lite_SOPC_LCD_reset_n\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_LCD_reset_n:lcd_reset_n\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "lcd_reset_n" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_LEDs DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_LEDs:leds " "Elaborating entity \"DE10_Lite_SOPC_LEDs\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_LEDs:leds\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "leds" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Controller DE10_Lite_SOPC:u0\|LT24_Controller:lt24_controller_0 " "Elaborating entity \"LT24_Controller\" for hierarchy \"DE10_Lite_SOPC:u0\|LT24_Controller:lt24_controller_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "lt24_controller_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_jtag_uart_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"DE10_Lite_SOPC_jtag_uart_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "jtag_uart_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_jtag_uart_0_scfifo_w DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w " "Elaborating entity \"DE10_Lite_SOPC_jtag_uart_0_scfifo_w\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "wfifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870981444 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870981444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870981507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870981507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870981522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870981522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870981553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870981553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870981600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870981600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870981663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870981663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870981725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870981725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_w:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_jtag_uart_0_scfifo_r DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_r:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_r " "Elaborating entity \"DE10_Lite_SOPC_jtag_uart_0_scfifo_r\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|DE10_Lite_SOPC_jtag_uart_0_scfifo_r:the_DE10_Lite_SOPC_jtag_uart_0_scfifo_r\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "the_DE10_Lite_SOPC_jtag_uart_0_scfifo_r" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870981772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870982166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870982166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870982166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870982166 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870982166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE10_Lite_SOPC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "mm_clock_crossing_bridge_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2 " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "nios2_gen2" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870982995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2.v" "cpu" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870983045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_test_bench DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_test_bench:the_DE10_Lite_SOPC_nios2_gen2_cpu_test_bench " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_test_bench\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_test_bench:the_DE10_Lite_SOPC_nios2_gen2_cpu_test_bench\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_test_bench" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870983608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_data " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_data\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_ic_data" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870983686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870983733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870983795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870983795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870983795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870983889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870983936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_1lc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870983998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870983998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870983998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_bht_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_bht_module:DE10_Lite_SOPC_nios2_gen2_cpu_bht " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_bht_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_bht_module:DE10_Lite_SOPC_nios2_gen2_cpu_bht\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_bht" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_bht_module:DE10_Lite_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_bht_module:DE10_Lite_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870984158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870984158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_bht_module:DE10_Lite_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_bht_module:DE10_Lite_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module:DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module:DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module:DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module:DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870984314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870984314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module:DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a_module:DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b_module:DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b_module:DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_register_bank_b" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 8224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 8809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870984507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870984507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870984904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870985956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_rtb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870986035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870986035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_data " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_data\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_dc_data" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870986179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870986179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_data_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 9409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870986367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870986367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim_module:DE10_Lite_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 10240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_break" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870986947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_td_mode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_td_mode:DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_dtrace\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_td_mode:DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_im" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525870987994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525870987994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE10_Lite_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870987995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_tck" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci\|DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_Lite_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_push_button DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_push_button:push_button " "Elaborating entity \"DE10_Lite_SOPC_push_button\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_push_button:push_button\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "push_button" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_sdram DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram " "Elaborating entity \"DE10_Lite_SOPC_sdram\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "sdram" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_sdram_input_efifo_module DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|DE10_Lite_SOPC_sdram_input_efifo_module:the_DE10_Lite_SOPC_sdram_input_efifo_module " "Elaborating entity \"DE10_Lite_SOPC_sdram_input_efifo_module\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sdram:sdram\|DE10_Lite_SOPC_sdram_input_efifo_module:the_DE10_Lite_SOPC_sdram_input_efifo_module\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "the_DE10_Lite_SOPC_sdram_input_efifo_module" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_sliders DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sliders:sliders " "Elaborating entity \"DE10_Lite_SOPC_sliders\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sliders:sliders\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "sliders" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_sysid_qsys_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"DE10_Lite_SOPC_sysid_qsys_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_sysid_qsys_0:sysid_qsys_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "sysid_qsys_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_system_pll DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll " "Elaborating entity \"DE10_Lite_SOPC_system_pll\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "system_pll" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_system_pll_stdsync_sv6 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"DE10_Lite_SOPC_system_pll_stdsync_sv6\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_stdsync_sv6:stdsync2\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "stdsync2" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_system_pll_dffpipe_l2c DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_stdsync_sv6:stdsync2\|DE10_Lite_SOPC_system_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE10_Lite_SOPC_system_pll_dffpipe_l2c\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_stdsync_sv6:stdsync2\|DE10_Lite_SOPC_system_pll_dffpipe_l2c:dffpipe3\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "dffpipe3" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_system_pll_altpll_a5t2 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1 " "Elaborating entity \"DE10_Lite_SOPC_system_pll_altpll_a5t2\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "sd1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_timer_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_timer_0:timer_0 " "Elaborating entity \"DE10_Lite_SOPC_timer_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_timer_0:timer_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "timer_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_touch_panel_busy DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_busy:touch_panel_busy " "Elaborating entity \"DE10_Lite_SOPC_touch_panel_busy\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_busy:touch_panel_busy\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "touch_panel_busy" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_touch_panel_pen_irq_n DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_pen_irq_n:touch_panel_pen_irq_n " "Elaborating entity \"DE10_Lite_SOPC_touch_panel_pen_irq_n\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_pen_irq_n:touch_panel_pen_irq_n\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "touch_panel_pen_irq_n" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_touch_panel_spi DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_spi:touch_panel_spi " "Elaborating entity \"DE10_Lite_SOPC_touch_panel_spi\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_touch_panel_spi:touch_panel_spi\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "touch_panel_spi" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870988983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "mm_interconnect_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "lt24_controller_0_avalon_slave_0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_pll_pll_slave_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "system_pll_pll_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "lcd_reset_n_s1_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870989978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "touch_panel_spi_spi_control_port_translator" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 2777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870990998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router:router\|DE10_Lite_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router:router\|DE10_Lite_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_001 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_001:router_001\|DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_001:router_001\|DE10_Lite_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_002:router_002\|DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_002:router_002\|DE10_Lite_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_003 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_003\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_003" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_003:router_003\|DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_003:router_003\|DE10_Lite_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_005 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_005\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_005:router_005\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_005" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_005:router_005\|DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_005:router_005\|DE10_Lite_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_008 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_008\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_008:router_008\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_008" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_008:router_008\|DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_008:router_008\|DE10_Lite_SOPC_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_009 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_009\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_009:router_009\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_009" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_009:router_009\|DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_009:router_009\|DE10_Lite_SOPC_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_010 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_010\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_010:router_010\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "router_010" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_010:router_010\|DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_router_010:router_010\|DE10_Lite_SOPC_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "nios2_gen2_instruction_master_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_limiter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_demux DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_mux DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 5787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870991971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_mux DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525870992363 "|DE10_Lite_First_Computer|DE10_Lite_SOPC:u0|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525870992363 "|DE10_Lite_First_Computer|DE10_Lite_SOPC:u0|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525870992363 "|DE10_Lite_First_Computer|DE10_Lite_SOPC:u0|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "crosser" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0.v" 6956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_SOPC_irq_mapper DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE10_Lite_SOPC_irq_mapper\" for hierarchy \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "irq_mapper" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "irq_synchronizer" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870992923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525870992923 ""}  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525870992923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992923 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "rst_controller" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870992985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870993001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_Lite_SOPC:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "rst_controller_002" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525870993032 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1525870995717 "|DE10_Lite_First_Computer|DE10_Lite_SOPC:u0|DE10_Lite_SOPC_nios2_gen2:nios2_gen2|DE10_Lite_SOPC_nios2_gen2_cpu:cpu|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci|DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace:the_DE10_Lite_SOPC_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525870997094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.09.15:03:21 Progress: Loading sld558bbc97/alt_sld_fab_wrapper_hw.tcl " "2018.05.09.15:03:21 Progress: Loading sld558bbc97/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871001876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871004576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871004795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871006551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871006692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871006832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871006989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871007004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871007004 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525871007734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld558bbc97/alt_sld_fab.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871008020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871008020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871008145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871008145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871008145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871008145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871008239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871008239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871008348 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871008348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871008348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/ip/sld558bbc97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871008442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871008442 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1525871014800 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525871014800 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525871019014 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525871019014 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525871019014 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525871019014 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525871019014 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525871019014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871019096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019096 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525871019096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7c1 " "Found entity 1: altsyncram_e7c1" {  } { { "db/altsyncram_e7c1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_e7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871019158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871019158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871019237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019237 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525871019237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871019299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871019299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871019346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019346 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525871019346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7c1 " "Found entity 1: altsyncram_g7c1" {  } { { "db/altsyncram_g7c1.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/altsyncram_g7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871019408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871019408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871019549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019549 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525871019549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871019596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871019596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871019627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_nios2_gen2:nios2_gen2\|DE10_Lite_SOPC_nios2_gen2_cpu:cpu\|DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell:the_DE10_Lite_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525871019643 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525871019643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525871019674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871019674 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1525871021179 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1525871021179 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1525871021272 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1525871021272 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1525871021272 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1525871021272 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1525871021272 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525871021304 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 442 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 243 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 132 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 356 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_touch_panel_spi.v" 253 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_sdram.v" 306 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 352 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 7655 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 2618 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 5916 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 7664 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 4044 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_nios2_gen2_cpu.v" 5835 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 285 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_timer_0.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525871021601 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525871021601 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525871025111 "|DE10_Lite_First_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525871025111 "|DE10_Lite_First_Computer|LT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525871025111 "|DE10_Lite_First_Computer|LT24_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525871025111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871025754 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "524 " "524 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525871031073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871031492 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525871031984 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525871031984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871032265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_First_Computer.map.smsg " "Generated suppressed messages file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_First_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871033982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525871037397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525871037397 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"DE10_Lite_SOPC:u0\|DE10_Lite_SOPC_system_pll:system_pll\|DE10_Lite_SOPC_system_pll_altpll_a5t2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 151 -1 0 } } { "DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/submodules/DE10_Lite_SOPC_system_pll.v" 307 0 0 } } { "DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/DE10_Lite_SOPC/synthesis/DE10_Lite_SOPC.v" 341 0 0 } } { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 122 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1525871037757 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525871038260 "|DE10_Lite_First_Computer|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de10_lite_first_computer.v" "" { Text "C:/Users/emilio/UNI/Magistrale/Embedded/progetto/Math_Training/Hardware/de10_lite_first_computer.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525871038260 "|DE10_Lite_First_Computer|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525871038260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6939 " "Implemented 6939 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525871038260 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525871038260 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525871038260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6508 " "Implemented 6508 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525871038260 ""} { "Info" "ICUT_CUT_TM_RAMS" "327 " "Implemented 327 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525871038260 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525871038260 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525871038260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525871038260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525871038418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 15:03:58 2018 " "Processing ended: Wed May 09 15:03:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525871038418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525871038418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525871038418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525871038418 ""}
