-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
-- Date        : Tue Dec 03 13:33:52 2019
-- Host        : LAPTOP-CKAMQSCQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/School/ELEC_3500/Lab_9/Alarm-Clock_v3/Alarm_Clock/src/bd/Alarm_Clock/ip/Alarm_Clock_Alarm_Clock_0_1/Alarm_Clock_Alarm_Clock_0_1_sim_netlist.vhdl
-- Design      : Alarm_Clock_Alarm_Clock_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_On is
  port (
    o_Alarm_On : out STD_LOGIC;
    r_Alarm_State_reg : in STD_LOGIC;
    w_Clk_1Hz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_On : entity is "Alarm_On";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_On;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_On is
begin
r_Alarm_On_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_1Hz,
      CE => '1',
      D => r_Alarm_State_reg,
      Q => o_Alarm_On,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment is
  port (
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment : entity is "BCD_To_7Segment";
end Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment is
  signal r_Hex_Encoding : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Hex_Encoding[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[5]_i_1\ : label is "soft_lutpair43";
begin
\r_Hex_Encoding[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA5"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      O => r_Hex_Encoding(0)
    );
\r_Hex_Encoding[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9B8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => r_Hex_Encoding(1)
    );
\r_Hex_Encoding[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => r_Hex_Encoding(2)
    );
\r_Hex_Encoding[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA9C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => r_Hex_Encoding(3)
    );
\r_Hex_Encoding[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => r_Hex_Encoding(4)
    );
\r_Hex_Encoding[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACE8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => r_Hex_Encoding(5)
    );
\r_Hex_Encoding[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => r_Hex_Encoding(6)
    );
\r_Hex_Encoding_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(0),
      Q => o_Segments(6),
      R => '0'
    );
\r_Hex_Encoding_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(1),
      Q => o_Segments(5),
      R => '0'
    );
\r_Hex_Encoding_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(2),
      Q => o_Segments(4),
      R => '0'
    );
\r_Hex_Encoding_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(3),
      Q => o_Segments(3),
      R => '0'
    );
\r_Hex_Encoding_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(4),
      Q => o_Segments(2),
      R => '0'
    );
\r_Hex_Encoding_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(5),
      Q => o_Segments(1),
      R => '0'
    );
\r_Hex_Encoding_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(6),
      Q => o_Segments(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Clock_Divider is
  port (
    r_Clk : out STD_LOGIC;
    i_Clk_100MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Clock_Divider : entity is "Clock_Divider";
end Alarm_Clock_Alarm_Clock_0_1_Clock_Divider;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Clock_Divider is
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^r_clk\ : STD_LOGIC;
  signal r_Clk_0 : STD_LOGIC;
  signal \r_Clk_i_1__3_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r_Counter[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__3_n_0\ : STD_LOGIC;
  signal r_Counter_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__3\ : label is "soft_lutpair26";
begin
  r_Clk <= \^r_clk\;
\r_Clk_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__3_n_0\,
      I1 => \r_Counter[31]_i_4__3_n_0\,
      I2 => \r_Counter[31]_i_5__3_n_0\,
      I3 => \r_Counter[31]_i_6__3_n_0\,
      I4 => \^r_clk\,
      O => \r_Clk_i_1__3_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Clk_i_1__3_n_0\,
      Q => \^r_clk\,
      R => '0'
    );
\r_Counter[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Counter(0),
      O => r_Counter_1(0)
    );
\r_Counter[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(12),
      O => \r_Counter[12]_i_2__3_n_0\
    );
\r_Counter[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(11),
      O => \r_Counter[12]_i_3__3_n_0\
    );
\r_Counter[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(10),
      O => \r_Counter[12]_i_4__3_n_0\
    );
\r_Counter[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(9),
      O => \r_Counter[12]_i_5__3_n_0\
    );
\r_Counter[16]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(16),
      O => \r_Counter[16]_i_2__3_n_0\
    );
\r_Counter[16]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(15),
      O => \r_Counter[16]_i_3__3_n_0\
    );
\r_Counter[16]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(14),
      O => \r_Counter[16]_i_4__3_n_0\
    );
\r_Counter[16]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(13),
      O => \r_Counter[16]_i_5__3_n_0\
    );
\r_Counter[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(20),
      O => \r_Counter[20]_i_2__3_n_0\
    );
\r_Counter[20]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(19),
      O => \r_Counter[20]_i_3__3_n_0\
    );
\r_Counter[20]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(18),
      O => \r_Counter[20]_i_4__3_n_0\
    );
\r_Counter[20]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(17),
      O => \r_Counter[20]_i_5__3_n_0\
    );
\r_Counter[24]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(24),
      O => \r_Counter[24]_i_2__3_n_0\
    );
\r_Counter[24]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(23),
      O => \r_Counter[24]_i_3__3_n_0\
    );
\r_Counter[24]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(22),
      O => \r_Counter[24]_i_4__3_n_0\
    );
\r_Counter[24]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(21),
      O => \r_Counter[24]_i_5__3_n_0\
    );
\r_Counter[28]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(28),
      O => \r_Counter[28]_i_2__3_n_0\
    );
\r_Counter[28]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(27),
      O => \r_Counter[28]_i_3__3_n_0\
    );
\r_Counter[28]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(26),
      O => \r_Counter[28]_i_4__3_n_0\
    );
\r_Counter[28]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(25),
      O => \r_Counter[28]_i_5__3_n_0\
    );
\r_Counter[31]_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_Counter(13),
      I1 => r_Counter(12),
      I2 => r_Counter(15),
      I3 => r_Counter(14),
      O => \r_Counter[31]_i_10__3_n_0\
    );
\r_Counter[31]_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_Counter(5),
      I1 => r_Counter(4),
      I2 => r_Counter(7),
      I3 => r_Counter(6),
      O => \r_Counter[31]_i_11__3_n_0\
    );
\r_Counter[31]_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_Counter(29),
      I1 => r_Counter(28),
      I2 => r_Counter(31),
      I3 => r_Counter(30),
      O => \r_Counter[31]_i_12__3_n_0\
    );
\r_Counter[31]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_Counter(21),
      I1 => r_Counter(20),
      I2 => r_Counter(23),
      I3 => r_Counter(22),
      O => \r_Counter[31]_i_13__3_n_0\
    );
\r_Counter[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__3_n_0\,
      I1 => \r_Counter[31]_i_4__3_n_0\,
      I2 => \r_Counter[31]_i_5__3_n_0\,
      I3 => \r_Counter[31]_i_6__3_n_0\,
      O => r_Clk_0
    );
\r_Counter[31]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_Counter(10),
      I1 => r_Counter(11),
      I2 => r_Counter(8),
      I3 => r_Counter(9),
      I4 => \r_Counter[31]_i_10__3_n_0\,
      O => \r_Counter[31]_i_3__3_n_0\
    );
\r_Counter[31]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => r_Counter(2),
      I1 => r_Counter(3),
      I2 => r_Counter(1),
      I3 => r_Counter(0),
      I4 => \r_Counter[31]_i_11__3_n_0\,
      O => \r_Counter[31]_i_4__3_n_0\
    );
\r_Counter[31]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_Counter(26),
      I1 => r_Counter(27),
      I2 => r_Counter(24),
      I3 => r_Counter(25),
      I4 => \r_Counter[31]_i_12__3_n_0\,
      O => \r_Counter[31]_i_5__3_n_0\
    );
\r_Counter[31]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_Counter(18),
      I1 => r_Counter(19),
      I2 => r_Counter(16),
      I3 => r_Counter(17),
      I4 => \r_Counter[31]_i_13__3_n_0\,
      O => \r_Counter[31]_i_6__3_n_0\
    );
\r_Counter[31]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(31),
      O => \r_Counter[31]_i_7__3_n_0\
    );
\r_Counter[31]_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(30),
      O => \r_Counter[31]_i_8__3_n_0\
    );
\r_Counter[31]_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(29),
      O => \r_Counter[31]_i_9__3_n_0\
    );
\r_Counter[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(4),
      O => \r_Counter[4]_i_2__3_n_0\
    );
\r_Counter[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(3),
      O => \r_Counter[4]_i_3__3_n_0\
    );
\r_Counter[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(2),
      O => \r_Counter[4]_i_4__3_n_0\
    );
\r_Counter[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(1),
      O => \r_Counter[4]_i_5__3_n_0\
    );
\r_Counter[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(8),
      O => \r_Counter[8]_i_2__3_n_0\
    );
\r_Counter[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(7),
      O => \r_Counter[8]_i_3__3_n_0\
    );
\r_Counter[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(6),
      O => \r_Counter[8]_i_4__3_n_0\
    );
\r_Counter[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(5),
      O => \r_Counter[8]_i_5__3_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => r_Counter_1(0),
      Q => r_Counter(0),
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(10),
      Q => r_Counter(10),
      R => r_Clk_0
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(11),
      Q => r_Counter(11),
      R => r_Clk_0
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(12),
      Q => r_Counter(12),
      R => r_Clk_0
    );
\r_Counter_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \r_Counter[12]_i_2__3_n_0\,
      S(2) => \r_Counter[12]_i_3__3_n_0\,
      S(1) => \r_Counter[12]_i_4__3_n_0\,
      S(0) => \r_Counter[12]_i_5__3_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(13),
      Q => r_Counter(13),
      R => r_Clk_0
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(14),
      Q => r_Counter(14),
      R => r_Clk_0
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(15),
      Q => r_Counter(15),
      R => r_Clk_0
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(16),
      Q => r_Counter(16),
      R => r_Clk_0
    );
\r_Counter_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \r_Counter[16]_i_2__3_n_0\,
      S(2) => \r_Counter[16]_i_3__3_n_0\,
      S(1) => \r_Counter[16]_i_4__3_n_0\,
      S(0) => \r_Counter[16]_i_5__3_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(17),
      Q => r_Counter(17),
      R => r_Clk_0
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(18),
      Q => r_Counter(18),
      R => r_Clk_0
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(19),
      Q => r_Counter(19),
      R => r_Clk_0
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(1),
      Q => r_Counter(1),
      R => r_Clk_0
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(20),
      Q => r_Counter(20),
      R => r_Clk_0
    );
\r_Counter_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \r_Counter[20]_i_2__3_n_0\,
      S(2) => \r_Counter[20]_i_3__3_n_0\,
      S(1) => \r_Counter[20]_i_4__3_n_0\,
      S(0) => \r_Counter[20]_i_5__3_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(21),
      Q => r_Counter(21),
      R => r_Clk_0
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(22),
      Q => r_Counter(22),
      R => r_Clk_0
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(23),
      Q => r_Counter(23),
      R => r_Clk_0
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(24),
      Q => r_Counter(24),
      R => r_Clk_0
    );
\r_Counter_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \r_Counter[24]_i_2__3_n_0\,
      S(2) => \r_Counter[24]_i_3__3_n_0\,
      S(1) => \r_Counter[24]_i_4__3_n_0\,
      S(0) => \r_Counter[24]_i_5__3_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(25),
      Q => r_Counter(25),
      R => r_Clk_0
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(26),
      Q => r_Counter(26),
      R => r_Clk_0
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(27),
      Q => r_Counter(27),
      R => r_Clk_0
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(28),
      Q => r_Counter(28),
      R => r_Clk_0
    );
\r_Counter_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \r_Counter[28]_i_2__3_n_0\,
      S(2) => \r_Counter[28]_i_3__3_n_0\,
      S(1) => \r_Counter[28]_i_4__3_n_0\,
      S(0) => \r_Counter[28]_i_5__3_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(29),
      Q => r_Counter(29),
      R => r_Clk_0
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(2),
      Q => r_Counter(2),
      R => r_Clk_0
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(30),
      Q => r_Counter(30),
      R => r_Clk_0
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(31),
      Q => r_Counter(31),
      R => r_Clk_0
    );
\r_Counter_reg[31]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__3_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__3_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__3_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__3_n_0\,
      S(1) => \r_Counter[31]_i_8__3_n_0\,
      S(0) => \r_Counter[31]_i_9__3_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(3),
      Q => r_Counter(3),
      R => r_Clk_0
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(4),
      Q => r_Counter(4),
      R => r_Clk_0
    );
\r_Counter_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__3_n_3\,
      CYINIT => r_Counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \r_Counter[4]_i_2__3_n_0\,
      S(2) => \r_Counter[4]_i_3__3_n_0\,
      S(1) => \r_Counter[4]_i_4__3_n_0\,
      S(0) => \r_Counter[4]_i_5__3_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(5),
      Q => r_Counter(5),
      R => r_Clk_0
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(6),
      Q => r_Counter(6),
      R => r_Clk_0
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(7),
      Q => r_Counter(7),
      R => r_Clk_0
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(8),
      Q => r_Counter(8),
      R => r_Clk_0
    );
\r_Counter_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \r_Counter[8]_i_2__3_n_0\,
      S(2) => \r_Counter[8]_i_3__3_n_0\,
      S(1) => \r_Counter[8]_i_4__3_n_0\,
      S(0) => \r_Counter[8]_i_5__3_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(9),
      Q => r_Counter(9),
      R => r_Clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\ is
  port (
    w_Clk_5MHz : out STD_LOGIC;
    i_Clk_100MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\ is
  signal r_Clk : STD_LOGIC;
  signal r_Clk_i_1_n_0 : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^w_clk_5mhz\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4\ : label is "soft_lutpair27";
begin
  w_Clk_5MHz <= \^w_clk_5mhz\;
r_Clk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3_n_0\,
      I1 => \r_Counter[31]_i_4_n_0\,
      I2 => \r_Counter[31]_i_5_n_0\,
      I3 => \r_Counter[31]_i_6_n_0\,
      I4 => \^w_clk_5mhz\,
      O => r_Clk_i_1_n_0
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => r_Clk_i_1_n_0,
      Q => \^w_clk_5mhz\,
      R => '0'
    );
\r_Counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2_n_0\
    );
\r_Counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3_n_0\
    );
\r_Counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4_n_0\
    );
\r_Counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5_n_0\
    );
\r_Counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2_n_0\
    );
\r_Counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3_n_0\
    );
\r_Counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4_n_0\
    );
\r_Counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5_n_0\
    );
\r_Counter[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2_n_0\
    );
\r_Counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3_n_0\
    );
\r_Counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4_n_0\
    );
\r_Counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5_n_0\
    );
\r_Counter[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2_n_0\
    );
\r_Counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3_n_0\
    );
\r_Counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4_n_0\
    );
\r_Counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5_n_0\
    );
\r_Counter[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2_n_0\
    );
\r_Counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3_n_0\
    );
\r_Counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4_n_0\
    );
\r_Counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5_n_0\
    );
\r_Counter[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3_n_0\,
      I1 => \r_Counter[31]_i_4_n_0\,
      I2 => \r_Counter[31]_i_5_n_0\,
      I3 => \r_Counter[31]_i_6_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      I1 => \r_Counter_reg_n_0_[12]\,
      I2 => \r_Counter_reg_n_0_[15]\,
      I3 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[31]_i_10_n_0\
    );
\r_Counter[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      I1 => \r_Counter_reg_n_0_[4]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11_n_0\
    );
\r_Counter[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12_n_0\
    );
\r_Counter[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13_n_0\
    );
\r_Counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      I1 => \r_Counter_reg_n_0_[11]\,
      I2 => \r_Counter_reg_n_0_[8]\,
      I3 => \r_Counter_reg_n_0_[9]\,
      I4 => \r_Counter[31]_i_10_n_0\,
      O => \r_Counter[31]_i_3_n_0\
    );
\r_Counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      I1 => \r_Counter_reg_n_0_[3]\,
      I2 => \r_Counter_reg_n_0_[1]\,
      I3 => \r_Counter_reg_n_0_[0]\,
      I4 => \r_Counter[31]_i_11_n_0\,
      O => \r_Counter[31]_i_4_n_0\
    );
\r_Counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12_n_0\,
      O => \r_Counter[31]_i_5_n_0\
    );
\r_Counter[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      I1 => \r_Counter_reg_n_0_[19]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13_n_0\,
      O => \r_Counter[31]_i_6_n_0\
    );
\r_Counter[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7_n_0\
    );
\r_Counter[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8_n_0\
    );
\r_Counter[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9_n_0\
    );
\r_Counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2_n_0\
    );
\r_Counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3_n_0\
    );
\r_Counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4_n_0\
    );
\r_Counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5_n_0\
    );
\r_Counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2_n_0\
    );
\r_Counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3_n_0\
    );
\r_Counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4_n_0\
    );
\r_Counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1_n_4\,
      O(2) => \r_Counter_reg[12]_i_1_n_5\,
      O(1) => \r_Counter_reg[12]_i_1_n_6\,
      O(0) => \r_Counter_reg[12]_i_1_n_7\,
      S(3) => \r_Counter[12]_i_2_n_0\,
      S(2) => \r_Counter[12]_i_3_n_0\,
      S(1) => \r_Counter[12]_i_4_n_0\,
      S(0) => \r_Counter[12]_i_5_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1_n_4\,
      O(2) => \r_Counter_reg[16]_i_1_n_5\,
      O(1) => \r_Counter_reg[16]_i_1_n_6\,
      O(0) => \r_Counter_reg[16]_i_1_n_7\,
      S(3) => \r_Counter[16]_i_2_n_0\,
      S(2) => \r_Counter[16]_i_3_n_0\,
      S(1) => \r_Counter[16]_i_4_n_0\,
      S(0) => \r_Counter[16]_i_5_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1_n_4\,
      O(2) => \r_Counter_reg[20]_i_1_n_5\,
      O(1) => \r_Counter_reg[20]_i_1_n_6\,
      O(0) => \r_Counter_reg[20]_i_1_n_7\,
      S(3) => \r_Counter[20]_i_2_n_0\,
      S(2) => \r_Counter[20]_i_3_n_0\,
      S(1) => \r_Counter[20]_i_4_n_0\,
      S(0) => \r_Counter[20]_i_5_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1_n_4\,
      O(2) => \r_Counter_reg[24]_i_1_n_5\,
      O(1) => \r_Counter_reg[24]_i_1_n_6\,
      O(0) => \r_Counter_reg[24]_i_1_n_7\,
      S(3) => \r_Counter[24]_i_2_n_0\,
      S(2) => \r_Counter[24]_i_3_n_0\,
      S(1) => \r_Counter[24]_i_4_n_0\,
      S(0) => \r_Counter[24]_i_5_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1_n_4\,
      O(2) => \r_Counter_reg[28]_i_1_n_5\,
      O(1) => \r_Counter_reg[28]_i_1_n_6\,
      O(0) => \r_Counter_reg[28]_i_1_n_7\,
      S(3) => \r_Counter[28]_i_2_n_0\,
      S(2) => \r_Counter[28]_i_3_n_0\,
      S(1) => \r_Counter[28]_i_4_n_0\,
      S(0) => \r_Counter[28]_i_5_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2_n_5\,
      O(1) => \r_Counter_reg[31]_i_2_n_6\,
      O(0) => \r_Counter_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7_n_0\,
      S(1) => \r_Counter[31]_i_8_n_0\,
      S(0) => \r_Counter[31]_i_9_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1_n_4\,
      O(2) => \r_Counter_reg[4]_i_1_n_5\,
      O(1) => \r_Counter_reg[4]_i_1_n_6\,
      O(0) => \r_Counter_reg[4]_i_1_n_7\,
      S(3) => \r_Counter[4]_i_2_n_0\,
      S(2) => \r_Counter[4]_i_3_n_0\,
      S(1) => \r_Counter[4]_i_4_n_0\,
      S(0) => \r_Counter[4]_i_5_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1_n_4\,
      O(2) => \r_Counter_reg[8]_i_1_n_5\,
      O(1) => \r_Counter_reg[8]_i_1_n_6\,
      O(0) => \r_Counter_reg[8]_i_1_n_7\,
      S(3) => \r_Counter[8]_i_2_n_0\,
      S(2) => \r_Counter[8]_i_3_n_0\,
      S(1) => \r_Counter[8]_i_4_n_0\,
      S(0) => \r_Counter[8]_i_5_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\ is
  port (
    w_Clk_1KHz : out STD_LOGIC;
    CLK : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC;
    r_Prev_Signal : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\ is
  signal r_Clk : STD_LOGIC;
  signal \r_Clk_i_1__0_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^w_clk_1khz\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__0\ : label is "soft_lutpair31";
begin
  w_Clk_1KHz <= \^w_clk_1khz\;
\r_Clk_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__0_n_0\,
      I1 => \r_Counter[31]_i_4__0_n_0\,
      I2 => \r_Counter[31]_i_5__0_n_0\,
      I3 => \r_Counter[31]_i_6__0_n_0\,
      I4 => \^w_clk_1khz\,
      O => \r_Clk_i_1__0_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__0_n_0\,
      Q => \^w_clk_1khz\,
      R => '0'
    );
\r_Counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__0_n_0\
    );
\r_Counter[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__0_n_0\
    );
\r_Counter[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__0_n_0\
    );
\r_Counter[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__0_n_0\
    );
\r_Counter[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__0_n_0\
    );
\r_Counter[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__0_n_0\
    );
\r_Counter[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__0_n_0\
    );
\r_Counter[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__0_n_0\
    );
\r_Counter[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__0_n_0\
    );
\r_Counter[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__0_n_0\
    );
\r_Counter[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__0_n_0\
    );
\r_Counter[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__0_n_0\
    );
\r_Counter[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__0_n_0\
    );
\r_Counter[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__0_n_0\
    );
\r_Counter[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__0_n_0\
    );
\r_Counter[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__0_n_0\
    );
\r_Counter[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__0_n_0\
    );
\r_Counter[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__0_n_0\
    );
\r_Counter[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__0_n_0\
    );
\r_Counter[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__0_n_0\
    );
\r_Counter[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      I1 => \r_Counter_reg_n_0_[12]\,
      I2 => \r_Counter_reg_n_0_[15]\,
      I3 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[31]_i_10__0_n_0\
    );
\r_Counter[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      I1 => \r_Counter_reg_n_0_[4]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__0_n_0\
    );
\r_Counter[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__0_n_0\
    );
\r_Counter[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__0_n_0\
    );
\r_Counter[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__0_n_0\,
      I1 => \r_Counter[31]_i_4__0_n_0\,
      I2 => \r_Counter[31]_i_5__0_n_0\,
      I3 => \r_Counter[31]_i_6__0_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      I1 => \r_Counter_reg_n_0_[11]\,
      I2 => \r_Counter_reg_n_0_[9]\,
      I3 => \r_Counter_reg_n_0_[8]\,
      I4 => \r_Counter[31]_i_10__0_n_0\,
      O => \r_Counter[31]_i_3__0_n_0\
    );
\r_Counter[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      I1 => \r_Counter_reg_n_0_[3]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__0_n_0\,
      O => \r_Counter[31]_i_4__0_n_0\
    );
\r_Counter[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__0_n_0\,
      O => \r_Counter[31]_i_5__0_n_0\
    );
\r_Counter[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      I1 => \r_Counter_reg_n_0_[19]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__0_n_0\,
      O => \r_Counter[31]_i_6__0_n_0\
    );
\r_Counter[31]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__0_n_0\
    );
\r_Counter[31]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__0_n_0\
    );
\r_Counter[31]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__0_n_0\
    );
\r_Counter[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__0_n_0\
    );
\r_Counter[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__0_n_0\
    );
\r_Counter[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__0_n_0\
    );
\r_Counter[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__0_n_0\
    );
\r_Counter[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__0_n_0\
    );
\r_Counter[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__0_n_0\
    );
\r_Counter[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__0_n_0\
    );
\r_Counter[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__0_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__0_n_7\,
      S(3) => \r_Counter[12]_i_2__0_n_0\,
      S(2) => \r_Counter[12]_i_3__0_n_0\,
      S(1) => \r_Counter[12]_i_4__0_n_0\,
      S(0) => \r_Counter[12]_i_5__0_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__0_n_7\,
      S(3) => \r_Counter[16]_i_2__0_n_0\,
      S(2) => \r_Counter[16]_i_3__0_n_0\,
      S(1) => \r_Counter[16]_i_4__0_n_0\,
      S(0) => \r_Counter[16]_i_5__0_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__0_n_7\,
      S(3) => \r_Counter[20]_i_2__0_n_0\,
      S(2) => \r_Counter[20]_i_3__0_n_0\,
      S(1) => \r_Counter[20]_i_4__0_n_0\,
      S(0) => \r_Counter[20]_i_5__0_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__0_n_7\,
      S(3) => \r_Counter[24]_i_2__0_n_0\,
      S(2) => \r_Counter[24]_i_3__0_n_0\,
      S(1) => \r_Counter[24]_i_4__0_n_0\,
      S(0) => \r_Counter[24]_i_5__0_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__0_n_7\,
      S(3) => \r_Counter[28]_i_2__0_n_0\,
      S(2) => \r_Counter[28]_i_3__0_n_0\,
      S(1) => \r_Counter[28]_i_4__0_n_0\,
      S(0) => \r_Counter[28]_i_5__0_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__0_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__0_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__0_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__0_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__0_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__0_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__0_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__0_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__0_n_0\,
      S(1) => \r_Counter[31]_i_8__0_n_0\,
      S(0) => \r_Counter[31]_i_9__0_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__0_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__0_n_7\,
      S(3) => \r_Counter[4]_i_2__0_n_0\,
      S(2) => \r_Counter[4]_i_3__0_n_0\,
      S(1) => \r_Counter[4]_i_4__0_n_0\,
      S(0) => \r_Counter[4]_i_5__0_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__0_n_7\,
      S(3) => \r_Counter[8]_i_2__0_n_0\,
      S(2) => \r_Counter[8]_i_3__0_n_0\,
      S(1) => \r_Counter[8]_i_4__0_n_0\,
      S(0) => \r_Counter[8]_i_5__0_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
\r_Prev_Signals[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_clk_1khz\,
      I1 => r_Prev_Signal,
      O => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\ is
  port (
    w_Clk_100Hz : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\ is
  signal r_Clk : STD_LOGIC;
  signal \r_Clk_i_1__1_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^w_clk_100hz\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__1\ : label is "soft_lutpair28";
begin
  w_Clk_100Hz <= \^w_clk_100hz\;
\r_Clk_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__1_n_0\,
      I1 => \r_Counter[31]_i_4__1_n_0\,
      I2 => \r_Counter[31]_i_5__1_n_0\,
      I3 => \r_Counter[31]_i_6__1_n_0\,
      I4 => \^w_clk_100hz\,
      O => \r_Clk_i_1__1_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__1_n_0\,
      Q => \^w_clk_100hz\,
      R => '0'
    );
\r_Counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__1_n_0\
    );
\r_Counter[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__1_n_0\
    );
\r_Counter[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__1_n_0\
    );
\r_Counter[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__1_n_0\
    );
\r_Counter[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__1_n_0\
    );
\r_Counter[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__1_n_0\
    );
\r_Counter[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__1_n_0\
    );
\r_Counter[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__1_n_0\
    );
\r_Counter[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__1_n_0\
    );
\r_Counter[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__1_n_0\
    );
\r_Counter[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__1_n_0\
    );
\r_Counter[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__1_n_0\
    );
\r_Counter[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__1_n_0\
    );
\r_Counter[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__1_n_0\
    );
\r_Counter[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__1_n_0\
    );
\r_Counter[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__1_n_0\
    );
\r_Counter[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__1_n_0\
    );
\r_Counter[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__1_n_0\
    );
\r_Counter[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__1_n_0\
    );
\r_Counter[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__1_n_0\
    );
\r_Counter[31]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      I1 => \r_Counter_reg_n_0_[12]\,
      I2 => \r_Counter_reg_n_0_[14]\,
      I3 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[31]_i_10__1_n_0\
    );
\r_Counter[31]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      I1 => \r_Counter_reg_n_0_[4]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__1_n_0\
    );
\r_Counter[31]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__1_n_0\
    );
\r_Counter[31]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__1_n_0\
    );
\r_Counter[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__1_n_0\,
      I1 => \r_Counter[31]_i_4__1_n_0\,
      I2 => \r_Counter[31]_i_5__1_n_0\,
      I3 => \r_Counter[31]_i_6__1_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      I1 => \r_Counter_reg_n_0_[11]\,
      I2 => \r_Counter_reg_n_0_[9]\,
      I3 => \r_Counter_reg_n_0_[8]\,
      I4 => \r_Counter[31]_i_10__1_n_0\,
      O => \r_Counter[31]_i_3__1_n_0\
    );
\r_Counter[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      I1 => \r_Counter_reg_n_0_[2]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__1_n_0\,
      O => \r_Counter[31]_i_4__1_n_0\
    );
\r_Counter[31]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__1_n_0\,
      O => \r_Counter[31]_i_5__1_n_0\
    );
\r_Counter[31]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      I1 => \r_Counter_reg_n_0_[19]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__1_n_0\,
      O => \r_Counter[31]_i_6__1_n_0\
    );
\r_Counter[31]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__1_n_0\
    );
\r_Counter[31]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__1_n_0\
    );
\r_Counter[31]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__1_n_0\
    );
\r_Counter[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__1_n_0\
    );
\r_Counter[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__1_n_0\
    );
\r_Counter[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__1_n_0\
    );
\r_Counter[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__1_n_0\
    );
\r_Counter[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__1_n_0\
    );
\r_Counter[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__1_n_0\
    );
\r_Counter[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__1_n_0\
    );
\r_Counter[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__1_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__1_n_7\,
      S(3) => \r_Counter[12]_i_2__1_n_0\,
      S(2) => \r_Counter[12]_i_3__1_n_0\,
      S(1) => \r_Counter[12]_i_4__1_n_0\,
      S(0) => \r_Counter[12]_i_5__1_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__1_n_7\,
      S(3) => \r_Counter[16]_i_2__1_n_0\,
      S(2) => \r_Counter[16]_i_3__1_n_0\,
      S(1) => \r_Counter[16]_i_4__1_n_0\,
      S(0) => \r_Counter[16]_i_5__1_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__1_n_7\,
      S(3) => \r_Counter[20]_i_2__1_n_0\,
      S(2) => \r_Counter[20]_i_3__1_n_0\,
      S(1) => \r_Counter[20]_i_4__1_n_0\,
      S(0) => \r_Counter[20]_i_5__1_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__1_n_7\,
      S(3) => \r_Counter[24]_i_2__1_n_0\,
      S(2) => \r_Counter[24]_i_3__1_n_0\,
      S(1) => \r_Counter[24]_i_4__1_n_0\,
      S(0) => \r_Counter[24]_i_5__1_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__1_n_7\,
      S(3) => \r_Counter[28]_i_2__1_n_0\,
      S(2) => \r_Counter[28]_i_3__1_n_0\,
      S(1) => \r_Counter[28]_i_4__1_n_0\,
      S(0) => \r_Counter[28]_i_5__1_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__1_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__1_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__1_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__1_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__1_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__1_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__1_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__1_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__1_n_0\,
      S(1) => \r_Counter[31]_i_8__1_n_0\,
      S(0) => \r_Counter[31]_i_9__1_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__1_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__1_n_7\,
      S(3) => \r_Counter[4]_i_2__1_n_0\,
      S(2) => \r_Counter[4]_i_3__1_n_0\,
      S(1) => \r_Counter[4]_i_4__1_n_0\,
      S(0) => \r_Counter[4]_i_5__1_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__1_n_7\,
      S(3) => \r_Counter[8]_i_2__1_n_0\,
      S(2) => \r_Counter[8]_i_3__1_n_0\,
      S(1) => \r_Counter[8]_i_4__1_n_0\,
      S(0) => \r_Counter[8]_i_5__1_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\ is
  port (
    CLK : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\ is
  signal \^clk\ : STD_LOGIC;
  signal r_Clk : STD_LOGIC;
  signal \r_Clk_i_1__2_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__2\ : label is "soft_lutpair29";
begin
  CLK <= \^clk\;
\r_Clk_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__2_n_0\,
      I1 => \r_Counter[31]_i_4__2_n_0\,
      I2 => \r_Counter[31]_i_5__2_n_0\,
      I3 => \r_Counter[31]_i_6__2_n_0\,
      I4 => \^clk\,
      O => \r_Clk_i_1__2_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__2_n_0\,
      Q => \^clk\,
      R => '0'
    );
\r_Counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__2_n_0\
    );
\r_Counter[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__2_n_0\
    );
\r_Counter[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__2_n_0\
    );
\r_Counter[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__2_n_0\
    );
\r_Counter[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__2_n_0\
    );
\r_Counter[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__2_n_0\
    );
\r_Counter[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__2_n_0\
    );
\r_Counter[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__2_n_0\
    );
\r_Counter[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__2_n_0\
    );
\r_Counter[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__2_n_0\
    );
\r_Counter[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__2_n_0\
    );
\r_Counter[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__2_n_0\
    );
\r_Counter[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__2_n_0\
    );
\r_Counter[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__2_n_0\
    );
\r_Counter[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__2_n_0\
    );
\r_Counter[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__2_n_0\
    );
\r_Counter[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__2_n_0\
    );
\r_Counter[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__2_n_0\
    );
\r_Counter[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__2_n_0\
    );
\r_Counter[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__2_n_0\
    );
\r_Counter[31]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      I1 => \r_Counter_reg_n_0_[13]\,
      I2 => \r_Counter_reg_n_0_[15]\,
      I3 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[31]_i_10__2_n_0\
    );
\r_Counter[31]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      I1 => \r_Counter_reg_n_0_[4]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__2_n_0\
    );
\r_Counter[31]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__2_n_0\
    );
\r_Counter[31]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__2_n_0\
    );
\r_Counter[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__2_n_0\,
      I1 => \r_Counter[31]_i_4__2_n_0\,
      I2 => \r_Counter[31]_i_5__2_n_0\,
      I3 => \r_Counter[31]_i_6__2_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      I1 => \r_Counter_reg_n_0_[11]\,
      I2 => \r_Counter_reg_n_0_[8]\,
      I3 => \r_Counter_reg_n_0_[9]\,
      I4 => \r_Counter[31]_i_10__2_n_0\,
      O => \r_Counter[31]_i_3__2_n_0\
    );
\r_Counter[31]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      I1 => \r_Counter_reg_n_0_[3]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__2_n_0\,
      O => \r_Counter[31]_i_4__2_n_0\
    );
\r_Counter[31]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__2_n_0\,
      O => \r_Counter[31]_i_5__2_n_0\
    );
\r_Counter[31]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      I1 => \r_Counter_reg_n_0_[19]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__2_n_0\,
      O => \r_Counter[31]_i_6__2_n_0\
    );
\r_Counter[31]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__2_n_0\
    );
\r_Counter[31]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__2_n_0\
    );
\r_Counter[31]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__2_n_0\
    );
\r_Counter[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__2_n_0\
    );
\r_Counter[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__2_n_0\
    );
\r_Counter[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__2_n_0\
    );
\r_Counter[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__2_n_0\
    );
\r_Counter[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__2_n_0\
    );
\r_Counter[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__2_n_0\
    );
\r_Counter[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__2_n_0\
    );
\r_Counter[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__2_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__2_n_7\,
      S(3) => \r_Counter[12]_i_2__2_n_0\,
      S(2) => \r_Counter[12]_i_3__2_n_0\,
      S(1) => \r_Counter[12]_i_4__2_n_0\,
      S(0) => \r_Counter[12]_i_5__2_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__2_n_7\,
      S(3) => \r_Counter[16]_i_2__2_n_0\,
      S(2) => \r_Counter[16]_i_3__2_n_0\,
      S(1) => \r_Counter[16]_i_4__2_n_0\,
      S(0) => \r_Counter[16]_i_5__2_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__2_n_7\,
      S(3) => \r_Counter[20]_i_2__2_n_0\,
      S(2) => \r_Counter[20]_i_3__2_n_0\,
      S(1) => \r_Counter[20]_i_4__2_n_0\,
      S(0) => \r_Counter[20]_i_5__2_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__2_n_7\,
      S(3) => \r_Counter[24]_i_2__2_n_0\,
      S(2) => \r_Counter[24]_i_3__2_n_0\,
      S(1) => \r_Counter[24]_i_4__2_n_0\,
      S(0) => \r_Counter[24]_i_5__2_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__2_n_7\,
      S(3) => \r_Counter[28]_i_2__2_n_0\,
      S(2) => \r_Counter[28]_i_3__2_n_0\,
      S(1) => \r_Counter[28]_i_4__2_n_0\,
      S(0) => \r_Counter[28]_i_5__2_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__2_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__2_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__2_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__2_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__2_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__2_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__2_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__2_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__2_n_0\,
      S(1) => \r_Counter[31]_i_8__2_n_0\,
      S(0) => \r_Counter[31]_i_9__2_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__2_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__2_n_7\,
      S(3) => \r_Counter[4]_i_2__2_n_0\,
      S(2) => \r_Counter[4]_i_3__2_n_0\,
      S(1) => \r_Counter[4]_i_4__2_n_0\,
      S(0) => \r_Counter[4]_i_5__2_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__2_n_7\,
      S(3) => \r_Counter[8]_i_2__2_n_0\,
      S(2) => \r_Counter[8]_i_3__2_n_0\,
      S(1) => \r_Counter[8]_i_4__2_n_0\,
      S(0) => \r_Counter[8]_i_5__2_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized4\ is
  port (
    w_Clk_1Hz : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized4\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized4\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized4\ is
  signal r_Clk : STD_LOGIC;
  signal \r_Clk_i_1__5_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__5_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__5_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__5_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__5_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__5_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__5_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__5_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__5_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__5_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__5_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__5_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__5_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^w_clk_1hz\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__5\ : label is "soft_lutpair30";
begin
  w_Clk_1Hz <= \^w_clk_1hz\;
\r_Clk_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__5_n_0\,
      I1 => \r_Counter[31]_i_4__5_n_0\,
      I2 => \r_Counter[31]_i_5__5_n_0\,
      I3 => \r_Counter[31]_i_6__5_n_0\,
      I4 => \^w_clk_1hz\,
      O => \r_Clk_i_1__5_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__5_n_0\,
      Q => \^w_clk_1hz\,
      R => '0'
    );
\r_Counter[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__5_n_0\
    );
\r_Counter[12]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__5_n_0\
    );
\r_Counter[12]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__5_n_0\
    );
\r_Counter[12]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__5_n_0\
    );
\r_Counter[16]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__5_n_0\
    );
\r_Counter[16]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__5_n_0\
    );
\r_Counter[16]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__5_n_0\
    );
\r_Counter[16]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__5_n_0\
    );
\r_Counter[20]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__5_n_0\
    );
\r_Counter[20]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__5_n_0\
    );
\r_Counter[20]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__5_n_0\
    );
\r_Counter[20]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__5_n_0\
    );
\r_Counter[24]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__5_n_0\
    );
\r_Counter[24]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__5_n_0\
    );
\r_Counter[24]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__5_n_0\
    );
\r_Counter[24]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__5_n_0\
    );
\r_Counter[28]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__5_n_0\
    );
\r_Counter[28]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__5_n_0\
    );
\r_Counter[28]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__5_n_0\
    );
\r_Counter[28]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__5_n_0\
    );
\r_Counter[31]_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      I1 => \r_Counter_reg_n_0_[12]\,
      I2 => \r_Counter_reg_n_0_[15]\,
      I3 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[31]_i_10__5_n_0\
    );
\r_Counter[31]_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      I1 => \r_Counter_reg_n_0_[5]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__5_n_0\
    );
\r_Counter[31]_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__5_n_0\
    );
\r_Counter[31]_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__5_n_0\
    );
\r_Counter[31]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__5_n_0\,
      I1 => \r_Counter[31]_i_4__5_n_0\,
      I2 => \r_Counter[31]_i_5__5_n_0\,
      I3 => \r_Counter[31]_i_6__5_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      I1 => \r_Counter_reg_n_0_[10]\,
      I2 => \r_Counter_reg_n_0_[9]\,
      I3 => \r_Counter_reg_n_0_[8]\,
      I4 => \r_Counter[31]_i_10__5_n_0\,
      O => \r_Counter[31]_i_3__5_n_0\
    );
\r_Counter[31]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      I1 => \r_Counter_reg_n_0_[3]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__5_n_0\,
      O => \r_Counter[31]_i_4__5_n_0\
    );
\r_Counter[31]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__5_n_0\,
      O => \r_Counter[31]_i_5__5_n_0\
    );
\r_Counter[31]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      I1 => \r_Counter_reg_n_0_[18]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__5_n_0\,
      O => \r_Counter[31]_i_6__5_n_0\
    );
\r_Counter[31]_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__5_n_0\
    );
\r_Counter[31]_i_8__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__5_n_0\
    );
\r_Counter[31]_i_9__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__5_n_0\
    );
\r_Counter[4]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__5_n_0\
    );
\r_Counter[4]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__5_n_0\
    );
\r_Counter[4]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__5_n_0\
    );
\r_Counter[4]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__5_n_0\
    );
\r_Counter[8]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__5_n_0\
    );
\r_Counter[8]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__5_n_0\
    );
\r_Counter[8]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__5_n_0\
    );
\r_Counter[8]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__5_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__5_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__5_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__5_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__5_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__5_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__5_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__5_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__5_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__5_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__5_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__5_n_7\,
      S(3) => \r_Counter[12]_i_2__5_n_0\,
      S(2) => \r_Counter[12]_i_3__5_n_0\,
      S(1) => \r_Counter[12]_i_4__5_n_0\,
      S(0) => \r_Counter[12]_i_5__5_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__5_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__5_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__5_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__5_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__5_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__5_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__5_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__5_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__5_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__5_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__5_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__5_n_7\,
      S(3) => \r_Counter[16]_i_2__5_n_0\,
      S(2) => \r_Counter[16]_i_3__5_n_0\,
      S(1) => \r_Counter[16]_i_4__5_n_0\,
      S(0) => \r_Counter[16]_i_5__5_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__5_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__5_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__5_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__5_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__5_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__5_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__5_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__5_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__5_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__5_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__5_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__5_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__5_n_7\,
      S(3) => \r_Counter[20]_i_2__5_n_0\,
      S(2) => \r_Counter[20]_i_3__5_n_0\,
      S(1) => \r_Counter[20]_i_4__5_n_0\,
      S(0) => \r_Counter[20]_i_5__5_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__5_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__5_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__5_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__5_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__5_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__5_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__5_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__5_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__5_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__5_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__5_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__5_n_7\,
      S(3) => \r_Counter[24]_i_2__5_n_0\,
      S(2) => \r_Counter[24]_i_3__5_n_0\,
      S(1) => \r_Counter[24]_i_4__5_n_0\,
      S(0) => \r_Counter[24]_i_5__5_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__5_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__5_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__5_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__5_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__5_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__5_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__5_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__5_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__5_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__5_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__5_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__5_n_7\,
      S(3) => \r_Counter[28]_i_2__5_n_0\,
      S(2) => \r_Counter[28]_i_3__5_n_0\,
      S(1) => \r_Counter[28]_i_4__5_n_0\,
      S(0) => \r_Counter[28]_i_5__5_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__5_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__5_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__5_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__5_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__5_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__5_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__5_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__5_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__5_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__5_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__5_n_0\,
      S(1) => \r_Counter[31]_i_8__5_n_0\,
      S(0) => \r_Counter[31]_i_9__5_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__5_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__5_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__5_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__5_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__5_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__5_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__5_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__5_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__5_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__5_n_7\,
      S(3) => \r_Counter[4]_i_2__5_n_0\,
      S(2) => \r_Counter[4]_i_3__5_n_0\,
      S(1) => \r_Counter[4]_i_4__5_n_0\,
      S(0) => \r_Counter[4]_i_5__5_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__5_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__5_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__5_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__5_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__5_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__5_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__5_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__5_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__5_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__5_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__5_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__5_n_7\,
      S(3) => \r_Counter[8]_i_2__5_n_0\,
      S(2) => \r_Counter[8]_i_3__5_n_0\,
      S(1) => \r_Counter[8]_i_4__5_n_0\,
      S(0) => \r_Counter[8]_i_5__5_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__5_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized5\ is
  port (
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized5\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized5\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized5\ is
  signal \^r_bcd_num_sel_reg[3]\ : STD_LOGIC;
  signal r_Clk : STD_LOGIC;
  signal \r_Clk_i_1__4_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__4_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__4_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__4_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__4_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__4_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__4_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__4\ : label is "soft_lutpair44";
begin
  \r_BCD_Num_Sel_reg[3]\ <= \^r_bcd_num_sel_reg[3]\;
\r_Clk_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__4_n_0\,
      I1 => \r_Counter[31]_i_4__4_n_0\,
      I2 => \r_Counter[31]_i_5__4_n_0\,
      I3 => \r_Counter[31]_i_6__4_n_0\,
      I4 => \^r_bcd_num_sel_reg[3]\,
      O => \r_Clk_i_1__4_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__4_n_0\,
      Q => \^r_bcd_num_sel_reg[3]\,
      R => '0'
    );
\r_Counter[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__4_n_0\
    );
\r_Counter[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__4_n_0\
    );
\r_Counter[12]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__4_n_0\
    );
\r_Counter[12]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__4_n_0\
    );
\r_Counter[16]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__4_n_0\
    );
\r_Counter[16]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__4_n_0\
    );
\r_Counter[16]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__4_n_0\
    );
\r_Counter[16]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__4_n_0\
    );
\r_Counter[20]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__4_n_0\
    );
\r_Counter[20]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__4_n_0\
    );
\r_Counter[20]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__4_n_0\
    );
\r_Counter[20]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__4_n_0\
    );
\r_Counter[24]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__4_n_0\
    );
\r_Counter[24]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__4_n_0\
    );
\r_Counter[24]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__4_n_0\
    );
\r_Counter[24]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__4_n_0\
    );
\r_Counter[28]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__4_n_0\
    );
\r_Counter[28]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__4_n_0\
    );
\r_Counter[28]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__4_n_0\
    );
\r_Counter[28]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__4_n_0\
    );
\r_Counter[31]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      I1 => \r_Counter_reg_n_0_[13]\,
      I2 => \r_Counter_reg_n_0_[15]\,
      I3 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[31]_i_10__4_n_0\
    );
\r_Counter[31]_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      I1 => \r_Counter_reg_n_0_[4]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__4_n_0\
    );
\r_Counter[31]_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__4_n_0\
    );
\r_Counter[31]_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__4_n_0\
    );
\r_Counter[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__4_n_0\,
      I1 => \r_Counter[31]_i_4__4_n_0\,
      I2 => \r_Counter[31]_i_5__4_n_0\,
      I3 => \r_Counter[31]_i_6__4_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      I1 => \r_Counter_reg_n_0_[11]\,
      I2 => \r_Counter_reg_n_0_[8]\,
      I3 => \r_Counter_reg_n_0_[9]\,
      I4 => \r_Counter[31]_i_10__4_n_0\,
      O => \r_Counter[31]_i_3__4_n_0\
    );
\r_Counter[31]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      I1 => \r_Counter_reg_n_0_[2]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__4_n_0\,
      O => \r_Counter[31]_i_4__4_n_0\
    );
\r_Counter[31]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__4_n_0\,
      O => \r_Counter[31]_i_5__4_n_0\
    );
\r_Counter[31]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      I1 => \r_Counter_reg_n_0_[19]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__4_n_0\,
      O => \r_Counter[31]_i_6__4_n_0\
    );
\r_Counter[31]_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__4_n_0\
    );
\r_Counter[31]_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__4_n_0\
    );
\r_Counter[31]_i_9__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__4_n_0\
    );
\r_Counter[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__4_n_0\
    );
\r_Counter[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__4_n_0\
    );
\r_Counter[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__4_n_0\
    );
\r_Counter[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__4_n_0\
    );
\r_Counter[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__4_n_0\
    );
\r_Counter[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__4_n_0\
    );
\r_Counter[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__4_n_0\
    );
\r_Counter[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__4_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__4_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__4_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__4_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__4_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__4_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__4_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__4_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__4_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__4_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__4_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__4_n_7\,
      S(3) => \r_Counter[12]_i_2__4_n_0\,
      S(2) => \r_Counter[12]_i_3__4_n_0\,
      S(1) => \r_Counter[12]_i_4__4_n_0\,
      S(0) => \r_Counter[12]_i_5__4_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__4_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__4_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__4_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__4_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__4_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__4_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__4_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__4_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__4_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__4_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__4_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__4_n_7\,
      S(3) => \r_Counter[16]_i_2__4_n_0\,
      S(2) => \r_Counter[16]_i_3__4_n_0\,
      S(1) => \r_Counter[16]_i_4__4_n_0\,
      S(0) => \r_Counter[16]_i_5__4_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__4_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__4_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__4_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__4_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__4_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__4_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__4_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__4_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__4_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__4_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__4_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__4_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__4_n_7\,
      S(3) => \r_Counter[20]_i_2__4_n_0\,
      S(2) => \r_Counter[20]_i_3__4_n_0\,
      S(1) => \r_Counter[20]_i_4__4_n_0\,
      S(0) => \r_Counter[20]_i_5__4_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__4_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__4_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__4_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__4_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__4_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__4_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__4_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__4_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__4_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__4_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__4_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__4_n_7\,
      S(3) => \r_Counter[24]_i_2__4_n_0\,
      S(2) => \r_Counter[24]_i_3__4_n_0\,
      S(1) => \r_Counter[24]_i_4__4_n_0\,
      S(0) => \r_Counter[24]_i_5__4_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__4_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__4_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__4_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__4_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__4_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__4_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__4_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__4_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__4_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__4_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__4_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__4_n_7\,
      S(3) => \r_Counter[28]_i_2__4_n_0\,
      S(2) => \r_Counter[28]_i_3__4_n_0\,
      S(1) => \r_Counter[28]_i_4__4_n_0\,
      S(0) => \r_Counter[28]_i_5__4_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__4_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__4_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__4_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__4_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__4_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__4_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__4_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__4_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__4_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__4_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__4_n_0\,
      S(1) => \r_Counter[31]_i_8__4_n_0\,
      S(0) => \r_Counter[31]_i_9__4_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__4_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__4_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__4_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__4_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__4_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__4_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__4_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__4_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__4_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__4_n_7\,
      S(3) => \r_Counter[4]_i_2__4_n_0\,
      S(2) => \r_Counter[4]_i_3__4_n_0\,
      S(1) => \r_Counter[4]_i_4__4_n_0\,
      S(0) => \r_Counter[4]_i_5__4_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__4_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__4_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__4_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__4_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__4_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__4_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__4_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__4_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__4_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__4_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__4_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__4_n_7\,
      S(3) => \r_Counter[8]_i_2__4_n_0\,
      S(2) => \r_Counter[8]_i_3__4_n_0\,
      S(1) => \r_Counter[8]_i_4__4_n_0\,
      S(0) => \r_Counter[8]_i_5__4_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__4_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Debounce is
  port (
    w_Encoder_A_Debounced : out STD_LOGIC;
    CLK : in STD_LOGIC;
    i_Encoder_A : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Debounce : entity is "Debounce";
end Alarm_Clock_Alarm_Clock_0_1_Debounce;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Debounce is
  signal \r_Prev_Signals_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Signal_i_1__0_n_0\ : STD_LOGIC;
begin
\r_Prev_Signals_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => i_Encoder_A,
      Q => \r_Prev_Signals_reg_n_0_[0]\,
      R => '0'
    );
\r_Prev_Signals_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[0]\,
      Q => \r_Prev_Signals_reg_n_0_[1]\,
      R => '0'
    );
\r_Prev_Signals_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[1]\,
      Q => \r_Prev_Signals_reg_n_0_[2]\,
      R => '0'
    );
\r_Signal_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \r_Prev_Signals_reg_n_0_[0]\,
      I1 => \r_Prev_Signals_reg_n_0_[2]\,
      I2 => \r_Prev_Signals_reg_n_0_[1]\,
      I3 => i_Encoder_A,
      O => \r_Signal_i_1__0_n_0\
    );
r_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Signal_i_1__0_n_0\,
      Q => w_Encoder_A_Debounced,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Debounce_1 is
  port (
    w_Encoder_B_Debounced : out STD_LOGIC;
    CLK : in STD_LOGIC;
    i_Encoder_B : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Debounce_1 : entity is "Debounce";
end Alarm_Clock_Alarm_Clock_0_1_Debounce_1;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Debounce_1 is
  signal \r_Prev_Signals_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Signal_i_1__1_n_0\ : STD_LOGIC;
begin
\r_Prev_Signals_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => i_Encoder_B,
      Q => \r_Prev_Signals_reg_n_0_[0]\,
      R => '0'
    );
\r_Prev_Signals_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[0]\,
      Q => \r_Prev_Signals_reg_n_0_[1]\,
      R => '0'
    );
\r_Prev_Signals_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[1]\,
      Q => \r_Prev_Signals_reg_n_0_[2]\,
      R => '0'
    );
\r_Signal_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \r_Prev_Signals_reg_n_0_[0]\,
      I1 => \r_Prev_Signals_reg_n_0_[2]\,
      I2 => \r_Prev_Signals_reg_n_0_[1]\,
      I3 => i_Encoder_B,
      O => \r_Signal_i_1__1_n_0\
    );
r_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Signal_i_1__1_n_0\,
      Q => w_Encoder_B_Debounced,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Debounce_2 is
  port (
    w_Encoder_Change_Mode_Debounced : out STD_LOGIC;
    CLK : in STD_LOGIC;
    i_Encoder_Change_Mode : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Debounce_2 : entity is "Debounce";
end Alarm_Clock_Alarm_Clock_0_1_Debounce_2;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Debounce_2 is
  signal r_Prev_Signals : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_Signal_i_1_n_0 : STD_LOGIC;
begin
\r_Prev_Signals_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => i_Encoder_Change_Mode,
      Q => r_Prev_Signals(0),
      R => '0'
    );
\r_Prev_Signals_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => r_Prev_Signals(0),
      Q => r_Prev_Signals(1),
      R => '0'
    );
\r_Prev_Signals_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => r_Prev_Signals(1),
      Q => r_Prev_Signals(2),
      R => '0'
    );
r_Signal_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_Prev_Signals(0),
      I1 => r_Prev_Signals(2),
      I2 => r_Prev_Signals(1),
      I3 => i_Encoder_Change_Mode,
      O => r_Signal_i_1_n_0
    );
r_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => r_Signal_i_1_n_0,
      Q => w_Encoder_Change_Mode_Debounced,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Master_Controller is
  port (
    w_Turn_Alarm_On : out STD_LOGIC;
    \r_Count_reg[15]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_out0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[19]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_4\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_12\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[7]_3\ : out STD_LOGIC;
    \r_Count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out0_0 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \r_Count_reg[15]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_18\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \r_Count_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[19]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_5\ : out STD_LOGIC;
    r_Alarm_On_reg : out STD_LOGIC;
    \r_Count_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    w_Reset_Control : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    r_Prev_Signal : in STD_LOGIC;
    w_Hours_1st_Digit_Inc : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    w_Hours_2nd_Digit_Inc : in STD_LOGIC;
    r_Prev_Signal_1 : in STD_LOGIC;
    w_Minutes_2nd_Digit_Inc : in STD_LOGIC;
    r_Prev_Signal_2 : in STD_LOGIC;
    w_Seconds_2nd_Digit_Inc : in STD_LOGIC;
    r_Prev_Signal_3 : in STD_LOGIC;
    w_Seconds_1st_Digit_Inc : in STD_LOGIC;
    r_Prev_Signal_4 : in STD_LOGIC;
    r_Prev_Signal_5 : in STD_LOGIC;
    w_Seconds_1st_Digit_Dec : in STD_LOGIC;
    w_Hours_1st_Digit_Dec : in STD_LOGIC;
    r_Prev_Signal_6 : in STD_LOGIC;
    w_Hours_2nd_Digit_Dec : in STD_LOGIC;
    r_Prev_Signal_7 : in STD_LOGIC;
    w_Minutes_2nd_Digit_Dec : in STD_LOGIC;
    r_Prev_Signal_8 : in STD_LOGIC;
    w_Seconds_2nd_Digit_Dec : in STD_LOGIC;
    r_Prev_Signal_9 : in STD_LOGIC;
    r_Count2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Time_Stamp : in STD_LOGIC_VECTOR ( 4 downto 0 );
    r_Minutes_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Seconds_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Time_State_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Time_State_reg[0]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Prev_Signal_10 : in STD_LOGIC;
    w_Minutes_1st_Digit_Inc : in STD_LOGIC;
    r_Prev_Signal_11 : in STD_LOGIC;
    w_Minutes_1st_Digit_Dec : in STD_LOGIC;
    \r_Count_reg[22]_1\ : in STD_LOGIC;
    \r_Count_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Inc_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Hours_1st_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_9 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[17]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[22]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[22]_5\ : in STD_LOGIC;
    r_Prev_Signal_12 : in STD_LOGIC;
    w_Clk_100Hz : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    o_Alarm_On : in STD_LOGIC;
    i_Alarm_Enable : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    i_Encoder_Enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Master_Controller : entity is "Master_Controller";
end Alarm_Clock_Alarm_Clock_0_1_Master_Controller;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Master_Controller is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_1_out0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_1_out0_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal r_Alarm_Next_State : STD_LOGIC;
  signal r_Alarm_Next_State1 : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_n_3\ : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_n_3 : STD_LOGIC;
  signal \r_Count[11]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_21__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_26__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_27__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_27_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_28_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_29_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_31_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_32__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_33__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_33_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_34_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_35_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_37__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_101_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_102_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_103_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_104_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_105_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_106_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_107_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_108_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_109_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_112_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_113_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_114_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_115_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_116_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_30__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_31_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_38__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_49_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_51_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_52_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_53__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_53_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_54_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_55__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_55_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_59__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_81_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_83_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_84_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_86_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_87_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_88_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_89_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_93_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_94_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_95_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_96_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_97_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_98_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_99_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_100_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_102_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_103_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_104_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_105_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_106_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_107_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_109_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_110_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_111_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_112_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_113_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_114_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_115_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_116_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_117_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_120_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_121_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_122_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_123_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_124_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_50__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_51__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_54__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_55__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_55_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_56_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_57__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_57_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_58_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_61_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_62_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_63_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_64_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_65__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_66__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_67__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_67_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_68__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_68_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_71_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_72_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_74_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_75_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_78_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_83_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_85_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_86_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_90_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_91_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_92_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_93_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_94_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_95_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_96_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_97_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_98_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_99_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_118__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_120__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_121__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_122_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_123__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_123_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_124__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_124_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_125__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_125_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_126__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_126_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_127__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_127_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_128__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_128_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_129__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_130__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_130_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_131__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_131_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_133_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_134__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_135_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_143__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_144__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_145__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_146_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_147_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_148_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_159__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_162_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_176__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_179_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_57_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_60_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_62__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_63_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_91_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_96_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_97_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_98__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_13_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_20_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_21__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_21_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_22_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_26__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_29__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_29_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_11__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_11__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_11__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_16__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_16__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_16__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_16__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_16_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_16_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \^r_count_reg[15]\ : STD_LOGIC;
  signal \^r_count_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[15]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[15]_10\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[15]_11\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[15]_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[15]_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[15]_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[15]_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[15]_16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[15]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[15]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[15]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_Count_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_15_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_23_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_23_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_23_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_26_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_26_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_26_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_32_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_32_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_32_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_37__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_37__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_37__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_37__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_37_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_37_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_37_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_37_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_54_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_54_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_54_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_54_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_60_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_60_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_60_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_66_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_66_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_66_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_66_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_69_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_69_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_69_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_69_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_76_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_76_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_76_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_76_n_3\ : STD_LOGIC;
  signal \^r_count_reg[19]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[19]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[19]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[19]_10\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[19]_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[19]_14\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[19]_16\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[19]_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[19]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[19]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[19]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[19]_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[19]_8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_Count_reg[19]_i_10__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_10__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_13__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_13__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_13__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_13__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_13_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_16_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_16_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_16_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_16_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_20_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_20_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_20_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_20_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_22_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_22_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_22_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_22_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_29_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_29_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_29_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_29_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_32_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_32_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_32_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_32_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_34_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_34_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_34_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_34_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_42_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_42_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_42_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_42_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_43_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_43_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_43_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_43_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_53_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_53_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_53_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_53_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_53_n_5\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_53_n_7\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_56_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_56_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_56_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_56_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_59_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_59_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_59_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_59_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_60_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_60_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_60_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_60_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_73_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_73_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_73_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_73_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_79_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_79_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_79_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_79_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_81_n_7\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_82_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_82_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_82_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_82_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_82_n_4\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_82_n_6\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_89_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_89_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_89_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_89_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_89_n_4\ : STD_LOGIC;
  signal \^r_count_reg[23]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[23]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[23]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[23]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[23]_11\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[23]_12\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^r_count_reg[23]_17\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[23]_18\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^r_count_reg[23]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[23]_4\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^r_count_reg[23]_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[23]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[23]_9\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_Count_reg[23]_i_110_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_113_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_12_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_148_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_148_n_6\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_151_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_151_n_6\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_169_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_172_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_25_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_26_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_27_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_27_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_27_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_27_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_30_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_30_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_30_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_30_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_31_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_31_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_31_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_31_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_42_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_42_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_42_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_42_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_43_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_43_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_43_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_43_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_51_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_51_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_51_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_51_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_52_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_52_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_52_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_52_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_57_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_57_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_57_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_57_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_58_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_58_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_58_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_58_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_58_n_7\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_78_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_79_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_79_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_79_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_79_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_81_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_82_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_83_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_83_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_83_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_83_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_84_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_85_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_86_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_86_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_86_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_86_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_88_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_88_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_90_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_91_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_91_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_93_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_93_n_6\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_93_n_7\ : STD_LOGIC;
  signal \^r_count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[7]_3\ : STD_LOGIC;
  signal \^r_count_reg[7]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[7]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Count_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_11__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_11__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_11__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_12__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_12__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_12__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_27__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_27__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_27_n_3\ : STD_LOGIC;
  signal r_Time_State : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_Time_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_Time_State[1]_i_1_n_0\ : STD_LOGIC;
  signal w_Alarm_Hours_1st_Digit_Dec : STD_LOGIC;
  signal w_Alarm_Hours_1st_Digit_Inc : STD_LOGIC;
  signal w_Alarm_Hours_2nd_Digit_Dec : STD_LOGIC;
  signal w_Alarm_Hours_2nd_Digit_Inc : STD_LOGIC;
  signal w_Alarm_Minutes_2nd_Digit_Dec : STD_LOGIC;
  signal w_Alarm_Minutes_2nd_Digit_Inc : STD_LOGIC;
  signal w_Alarm_Seconds_1st_Digit_Dec : STD_LOGIC;
  signal w_Alarm_Seconds_1st_Digit_Inc : STD_LOGIC;
  signal w_Alarm_Seconds_2nd_Digit_Dec : STD_LOGIC;
  signal w_Alarm_Seconds_2nd_Digit_Inc : STD_LOGIC;
  signal w_Time_Hours_1st_Digit_Dec : STD_LOGIC;
  signal w_Time_Hours_1st_Digit_Inc : STD_LOGIC;
  signal w_Time_Hours_2nd_Digit_Dec : STD_LOGIC;
  signal w_Time_Hours_2nd_Digit_Inc : STD_LOGIC;
  signal w_Time_Minutes_2nd_Digit_Dec : STD_LOGIC;
  signal w_Time_Minutes_2nd_Digit_Inc : STD_LOGIC;
  signal w_Time_Seconds_1st_Digit_Dec : STD_LOGIC;
  signal w_Time_Seconds_1st_Digit_Inc : STD_LOGIC;
  signal w_Time_Seconds_2nd_Digit_Dec : STD_LOGIC;
  signal w_Time_Seconds_2nd_Digit_Inc : STD_LOGIC;
  signal \^w_turn_alarm_on\ : STD_LOGIC;
  signal NLW_r_Alarm_Next_State1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[11]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[11]_i_16__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[15]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[15]_i_68_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[15]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[19]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[19]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[19]_i_10__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[19]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[19]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[19]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[19]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[19]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[19]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[19]_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[19]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_110_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_110_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_113_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_148_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_148_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_149_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_149_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_151_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_151_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_169_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_172_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_172_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_39__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_39__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[23]_i_84_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_85_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[23]_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_90_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_91_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_93_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[7]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[7]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[7]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[7]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[7]_i_27__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[7]_i_27__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_148\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_151\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_169\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_172\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  O(3 downto 0) <= \^o\(3 downto 0);
  p_1_out0(3 downto 0) <= \^p_1_out0\(3 downto 0);
  p_1_out0_0(20 downto 0) <= \^p_1_out0_0\(20 downto 0);
  \r_Count_reg[15]\ <= \^r_count_reg[15]\;
  \r_Count_reg[15]_0\(2 downto 0) <= \^r_count_reg[15]_0\(2 downto 0);
  \r_Count_reg[15]_1\(2 downto 0) <= \^r_count_reg[15]_1\(2 downto 0);
  \r_Count_reg[15]_10\(2 downto 0) <= \^r_count_reg[15]_10\(2 downto 0);
  \r_Count_reg[15]_11\(1 downto 0) <= \^r_count_reg[15]_11\(1 downto 0);
  \r_Count_reg[15]_12\(3 downto 0) <= \^r_count_reg[15]_12\(3 downto 0);
  \r_Count_reg[15]_13\(3 downto 0) <= \^r_count_reg[15]_13\(3 downto 0);
  \r_Count_reg[15]_14\(3 downto 0) <= \^r_count_reg[15]_14\(3 downto 0);
  \r_Count_reg[15]_15\(3 downto 0) <= \^r_count_reg[15]_15\(3 downto 0);
  \r_Count_reg[15]_16\(0) <= \^r_count_reg[15]_16\(0);
  \r_Count_reg[15]_2\(0) <= \^r_count_reg[15]_2\(0);
  \r_Count_reg[15]_4\(3 downto 0) <= \^r_count_reg[15]_4\(3 downto 0);
  \r_Count_reg[15]_8\(3 downto 0) <= \^r_count_reg[15]_8\(3 downto 0);
  \r_Count_reg[19]\(1 downto 0) <= \^r_count_reg[19]\(1 downto 0);
  \r_Count_reg[19]_0\(1 downto 0) <= \^r_count_reg[19]_0\(1 downto 0);
  \r_Count_reg[19]_1\(0) <= \^r_count_reg[19]_1\(0);
  \r_Count_reg[19]_10\(1 downto 0) <= \^r_count_reg[19]_10\(1 downto 0);
  \r_Count_reg[19]_12\(0) <= \^r_count_reg[19]_12\(0);
  \r_Count_reg[19]_14\(0) <= \^r_count_reg[19]_14\(0);
  \r_Count_reg[19]_16\(1 downto 0) <= \^r_count_reg[19]_16\(1 downto 0);
  \r_Count_reg[19]_18\(3 downto 0) <= \^r_count_reg[19]_18\(3 downto 0);
  \r_Count_reg[19]_2\(3 downto 0) <= \^r_count_reg[19]_2\(3 downto 0);
  \r_Count_reg[19]_4\(3 downto 0) <= \^r_count_reg[19]_4\(3 downto 0);
  \r_Count_reg[19]_5\(1 downto 0) <= \^r_count_reg[19]_5\(1 downto 0);
  \r_Count_reg[19]_7\(3 downto 0) <= \^r_count_reg[19]_7\(3 downto 0);
  \r_Count_reg[19]_8\(1 downto 0) <= \^r_count_reg[19]_8\(1 downto 0);
  \r_Count_reg[23]\(2 downto 0) <= \^r_count_reg[23]\(2 downto 0);
  \r_Count_reg[23]_0\(0) <= \^r_count_reg[23]_0\(0);
  \r_Count_reg[23]_1\(3 downto 0) <= \^r_count_reg[23]_1\(3 downto 0);
  \r_Count_reg[23]_10\(3 downto 0) <= \^r_count_reg[23]_10\(3 downto 0);
  \r_Count_reg[23]_11\(2 downto 0) <= \^r_count_reg[23]_11\(2 downto 0);
  \r_Count_reg[23]_12\(13 downto 0) <= \^r_count_reg[23]_12\(13 downto 0);
  \r_Count_reg[23]_17\(0) <= \^r_count_reg[23]_17\(0);
  \r_Count_reg[23]_18\(12 downto 0) <= \^r_count_reg[23]_18\(12 downto 0);
  \r_Count_reg[23]_2\(0) <= \^r_count_reg[23]_2\(0);
  \r_Count_reg[23]_4\(16 downto 0) <= \^r_count_reg[23]_4\(16 downto 0);
  \r_Count_reg[23]_7\(0) <= \^r_count_reg[23]_7\(0);
  \r_Count_reg[23]_8\(3 downto 0) <= \^r_count_reg[23]_8\(3 downto 0);
  \r_Count_reg[23]_9\(2 downto 0) <= \^r_count_reg[23]_9\(2 downto 0);
  \r_Count_reg[3]\(0) <= \^r_count_reg[3]\(0);
  \r_Count_reg[3]_1\(0) <= \^r_count_reg[3]_1\(0);
  \r_Count_reg[3]_2\(0) <= \^r_count_reg[3]_2\(0);
  \r_Count_reg[7]\(1 downto 0) <= \^r_count_reg[7]\(1 downto 0);
  \r_Count_reg[7]_0\(0) <= \^r_count_reg[7]_0\(0);
  \r_Count_reg[7]_3\ <= \^r_count_reg[7]_3\;
  \r_Count_reg[7]_4\(3 downto 0) <= \^r_count_reg[7]_4\(3 downto 0);
  \r_Count_reg[7]_5\(0) <= \^r_count_reg[7]_5\(0);
  w_Turn_Alarm_On <= \^w_turn_alarm_on\;
r_Alarm_Next_State1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_n_0,
      CO(2) => r_Alarm_Next_State1_carry_n_1,
      CO(1) => r_Alarm_Next_State1_carry_n_2,
      CO(0) => r_Alarm_Next_State1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\r_Alarm_Next_State1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_23\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_Next_State1,
      CO(1) => \r_Alarm_Next_State1_carry__1_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \r_Count_reg[23]_24\(2 downto 0)
    );
r_Alarm_On_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_turn_alarm_on\,
      I1 => o_Alarm_On,
      O => r_Alarm_On_reg
    );
r_Alarm_State_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EEE0"
    )
        port map (
      I0 => i_Alarm_Enable,
      I1 => Q(3),
      I2 => \^w_turn_alarm_on\,
      I3 => r_Alarm_Next_State1,
      I4 => Q(0),
      I5 => i_Reset,
      O => r_Alarm_Next_State
    );
r_Alarm_State_reg: unisim.vcomponents.FDCE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Alarm_Next_State,
      Q => \^w_turn_alarm_on\
    );
\r_Count[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999A9A"
    )
        port map (
      I0 => \^r_count_reg[15]_12\(0),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => r_Prev_Signal_3,
      I4 => Q(6),
      O => \r_Count[11]_i_17_n_0\
    );
\r_Count[11]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7AA08AA0855F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(6),
      I2 => r_Prev_Signal_3,
      I3 => w_Seconds_2nd_Digit_Inc,
      I4 => r_Seconds_2nd_Digit_Inc_reg(0),
      I5 => \^r_count_reg[23]_4\(1),
      O => \r_Count[11]_i_21__0_n_0\
    );
\r_Count[11]_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \^r_count_reg[15]_15\(2),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Seconds_2nd_Digit_Dec,
      I3 => r_Prev_Signal_9,
      I4 => Q(7),
      O => \r_Count[11]_i_26__0_n_0\
    );
\r_Count[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Seconds_2nd_Digit_Dec,
      I1 => r_Prev_Signal_9,
      I2 => Q(7),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[11]_i_27_n_0\
    );
\r_Count[11]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Seconds_2nd_Digit_Dec,
      I4 => r_Prev_Signal_9,
      I5 => Q(7),
      O => \r_Count[11]_i_27__0_n_0\
    );
\r_Count[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA08000055F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(7),
      I2 => r_Prev_Signal_9,
      I3 => w_Seconds_2nd_Digit_Dec,
      I4 => r_Minutes_1st_Digit_Dec_reg_4(0),
      I5 => r_Minutes_1st_Digit_Dec_reg_4(1),
      O => \r_Count[11]_i_28_n_0\
    );
\r_Count[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7AA08AA0855F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(7),
      I2 => r_Prev_Signal_9,
      I3 => w_Seconds_2nd_Digit_Dec,
      I4 => r_Minutes_1st_Digit_Dec_reg_4(0),
      I5 => r_Seconds_2nd_Digit_Dec_reg(1),
      O => \r_Count[11]_i_29_n_0\
    );
\r_Count[11]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999A9A"
    )
        port map (
      I0 => \^r_count_reg[15]_15\(0),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Seconds_2nd_Digit_Dec,
      I3 => r_Prev_Signal_9,
      I4 => Q(7),
      O => \r_Count[11]_i_31_n_0\
    );
\r_Count[11]_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \^r_count_reg[15]_12\(2),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => r_Prev_Signal_3,
      I4 => Q(6),
      O => \r_Count[11]_i_32__0_n_0\
    );
\r_Count[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Seconds_2nd_Digit_Inc,
      I1 => r_Prev_Signal_3,
      I2 => Q(6),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[11]_i_33_n_0\
    );
\r_Count[11]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Seconds_2nd_Digit_Inc,
      I4 => r_Prev_Signal_3,
      I5 => Q(6),
      O => \r_Count[11]_i_33__0_n_0\
    );
\r_Count[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA08000055F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(6),
      I2 => r_Prev_Signal_3,
      I3 => w_Seconds_2nd_Digit_Inc,
      I4 => r_Minutes_1st_Digit_Inc_reg_3(0),
      I5 => r_Minutes_1st_Digit_Inc_reg_3(1),
      O => \r_Count[11]_i_34_n_0\
    );
\r_Count[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7AA08AA0855F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(6),
      I2 => r_Prev_Signal_3,
      I3 => w_Seconds_2nd_Digit_Inc,
      I4 => r_Minutes_1st_Digit_Inc_reg_3(0),
      I5 => r_Seconds_2nd_Digit_Inc_reg(1),
      O => \r_Count[11]_i_35_n_0\
    );
\r_Count[11]_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999A9A"
    )
        port map (
      I0 => \^r_count_reg[15]_12\(0),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => r_Prev_Signal_3,
      I4 => Q(6),
      O => \r_Count[11]_i_37__0_n_0\
    );
\r_Count[15]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(10),
      I1 => r_Prev_Signal_2,
      I2 => w_Minutes_2nd_Digit_Inc,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Minutes_2nd_Digit_Inc
    );
\r_Count[15]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999A9A"
    )
        port map (
      I0 => \r_Count[15]_i_116_n_0\,
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Minutes_2nd_Digit_Inc,
      I3 => r_Prev_Signal_2,
      I4 => Q(10),
      O => \r_Count[15]_i_101_n_0\
    );
\r_Count[15]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D0000"
    )
        port map (
      I0 => Q(12),
      I1 => r_Prev_Signal,
      I2 => w_Hours_1st_Digit_Inc,
      I3 => \^r_count_reg[7]_3\,
      I4 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[15]_i_102_n_0\
    );
\r_Count[15]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count[15]_i_116_n_0\,
      O => \r_Count[15]_i_103_n_0\
    );
\r_Count[15]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D0000"
    )
        port map (
      I0 => Q(12),
      I1 => r_Prev_Signal,
      I2 => w_Hours_1st_Digit_Inc,
      I3 => \^r_count_reg[7]_3\,
      I4 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[15]_i_104_n_0\
    );
\r_Count[15]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA55A6"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Inc,
      I1 => Q(12),
      I2 => r_Prev_Signal,
      I3 => w_Hours_1st_Digit_Inc,
      I4 => \^r_count_reg[7]_3\,
      O => \r_Count[15]_i_105_n_0\
    );
\r_Count[15]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75777575"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Inc,
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Hours_1st_Digit_Inc,
      I3 => r_Prev_Signal,
      I4 => Q(12),
      O => \r_Count[15]_i_106_n_0\
    );
\r_Count[15]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999A9A"
    )
        port map (
      I0 => \r_Count[15]_i_116_n_0\,
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Minutes_2nd_Digit_Inc,
      I3 => r_Prev_Signal_2,
      I4 => Q(10),
      O => \r_Count[15]_i_107_n_0\
    );
\r_Count[15]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75777575"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Inc,
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Hours_1st_Digit_Inc,
      I3 => r_Prev_Signal,
      I4 => Q(12),
      O => \r_Count[15]_i_108_n_0\
    );
\r_Count[15]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4544BABB"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Hours_1st_Digit_Inc,
      I2 => r_Prev_Signal,
      I3 => Q(12),
      I4 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[15]_i_109_n_0\
    );
\r_Count[15]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(12),
      I1 => r_Prev_Signal,
      I2 => w_Hours_1st_Digit_Inc,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Hours_1st_Digit_Inc
    );
\r_Count[15]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(14),
      I1 => r_Prev_Signal_1,
      I2 => w_Hours_2nd_Digit_Inc,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Hours_2nd_Digit_Inc
    );
\r_Count[15]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Hours_1st_Digit_Inc,
      I4 => r_Prev_Signal,
      I5 => Q(12),
      O => \r_Count[15]_i_112_n_0\
    );
\r_Count[15]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Minutes_2nd_Digit_Inc,
      I4 => r_Prev_Signal_2,
      I5 => Q(10),
      O => \r_Count[15]_i_113_n_0\
    );
\r_Count[15]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Hours_2nd_Digit_Inc,
      I4 => r_Prev_Signal_1,
      I5 => Q(14),
      O => \r_Count[15]_i_114_n_0\
    );
\r_Count[15]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(10),
      I1 => r_Prev_Signal_2,
      I2 => w_Minutes_2nd_Digit_Inc,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count[15]_i_115_n_0\
    );
\r_Count[15]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BABB"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Hours_1st_Digit_Inc,
      I2 => r_Prev_Signal,
      I3 => Q(12),
      I4 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[15]_i_116_n_0\
    );
\r_Count[15]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA08000055F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(4),
      I2 => r_Prev_Signal_4,
      I3 => w_Seconds_1st_Digit_Inc,
      I4 => \^r_count_reg[15]_2\(0),
      I5 => \^r_count_reg[23]_4\(5),
      O => \r_Count[15]_i_30__0_n_0\
    );
\r_Count[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7AA08AA0855F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(4),
      I2 => r_Prev_Signal_4,
      I3 => w_Seconds_1st_Digit_Inc,
      I4 => \^r_count_reg[15]_2\(0),
      I5 => \^r_count_reg[23]_4\(4),
      O => \r_Count[15]_i_31_n_0\
    );
\r_Count[15]_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => \^r_count_reg[15]_13\(1),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Seconds_1st_Digit_Inc,
      I3 => r_Prev_Signal_4,
      I4 => Q(4),
      O => \r_Count[15]_i_38__0_n_0\
    );
\r_Count[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEA11115515"
    )
        port map (
      I0 => \^r_count_reg[15]_4\(3),
      I1 => \^r_count_reg[15]\,
      I2 => Q(9),
      I3 => r_Prev_Signal_11,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \r_Count_reg[19]_i_53_n_7\,
      O => \r_Count_reg[15]_7\(2)
    );
\r_Count[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \^r_count_reg[15]_4\(3),
      I1 => \^r_count_reg[15]\,
      I2 => Q(9),
      I3 => r_Prev_Signal_11,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \^r_count_reg[15]_4\(2),
      O => \r_Count_reg[15]_7\(1)
    );
\r_Count[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55F70000AA08"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(9),
      I2 => r_Prev_Signal_11,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \^r_count_reg[15]_4\(1),
      I5 => \^r_count_reg[15]_4\(2),
      O => \r_Count_reg[15]_7\(0)
    );
\r_Count[15]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => i_Change_Alarm,
      I1 => Q(1),
      I2 => r_Time_State(1),
      I3 => r_Time_State(0),
      O => \^r_count_reg[15]\
    );
\r_Count[15]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666AA6A"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Dec,
      I1 => \^r_count_reg[15]\,
      I2 => Q(5),
      I3 => r_Prev_Signal_5,
      I4 => w_Seconds_1st_Digit_Dec,
      O => \r_Count[15]_i_49_n_0\
    );
\r_Count[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(5),
      I4 => r_Prev_Signal_5,
      I5 => w_Seconds_1st_Digit_Dec,
      O => w_Time_Seconds_1st_Digit_Dec
    );
\r_Count[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Minutes_2nd_Digit_Dec,
      I1 => r_Prev_Signal_8,
      I2 => Q(11),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[15]_i_51_n_0\
    );
\r_Count[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B4B4B4BBBBB4BBB"
    )
        port map (
      I0 => w_Time_Seconds_1st_Digit_Dec,
      I1 => w_Time_Hours_2nd_Digit_Dec,
      I2 => \^r_count_reg[15]\,
      I3 => Q(11),
      I4 => r_Prev_Signal_8,
      I5 => w_Minutes_2nd_Digit_Dec,
      O => \r_Count[15]_i_52_n_0\
    );
\r_Count[15]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(15),
      I2 => r_Prev_Signal_7,
      I3 => w_Hours_2nd_Digit_Dec,
      O => \r_Count[15]_i_53_n_0\
    );
\r_Count[15]_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Dec,
      I2 => r_Prev_Signal_11,
      I3 => Q(9),
      I4 => \^r_count_reg[15]_14\(3),
      O => \r_Count[15]_i_53__0_n_0\
    );
\r_Count[15]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FFBA00"
    )
        port map (
      I0 => w_Minutes_2nd_Digit_Dec,
      I1 => r_Prev_Signal_8,
      I2 => Q(11),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Seconds_1st_Digit_Dec,
      O => \r_Count[15]_i_54_n_0\
    );
\r_Count[15]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFEF"
    )
        port map (
      I0 => \^r_count_reg[15]_14\(1),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Minutes_1st_Digit_Dec,
      I3 => r_Prev_Signal_11,
      I4 => Q(9),
      O => \r_Count[15]_i_55_n_0\
    );
\r_Count[15]_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(11),
      I4 => r_Prev_Signal_8,
      I5 => w_Minutes_2nd_Digit_Dec,
      O => \r_Count[15]_i_55__0_n_0\
    );
\r_Count[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEA11115515"
    )
        port map (
      I0 => \^r_count_reg[15]_0\(2),
      I1 => \^r_count_reg[15]\,
      I2 => Q(8),
      I3 => r_Prev_Signal_10,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \r_Count_reg[19]_i_89_n_4\,
      O => \r_Count_reg[15]_6\(2)
    );
\r_Count[15]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \^r_count_reg[15]_0\(2),
      I1 => \^r_count_reg[15]\,
      I2 => Q(8),
      I3 => r_Prev_Signal_10,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \^r_count_reg[15]_0\(1),
      O => \r_Count_reg[15]_6\(1)
    );
\r_Count[15]_i_59__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Dec,
      I2 => r_Prev_Signal_11,
      I3 => Q(9),
      I4 => \^r_count_reg[15]_14\(1),
      O => \r_Count[15]_i_59__0_n_0\
    );
\r_Count[15]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55F70000AA08"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(8),
      I2 => r_Prev_Signal_10,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \^r_count_reg[15]_0\(0),
      I5 => \^r_count_reg[15]_0\(1),
      O => \r_Count_reg[15]_6\(0)
    );
\r_Count[15]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
        port map (
      I0 => i_Change_Alarm,
      I1 => Q(1),
      I2 => r_Time_State(1),
      I3 => r_Time_State(0),
      O => \^r_count_reg[7]_3\
    );
\r_Count[15]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Inc,
      I2 => r_Prev_Signal_10,
      I3 => Q(8),
      I4 => \^r_count_reg[15]_10\(1),
      O => \r_Count_reg[15]_9\(2)
    );
\r_Count[15]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Inc,
      I2 => r_Prev_Signal_10,
      I3 => Q(8),
      I4 => \^r_count_reg[15]_10\(0),
      O => \r_Count_reg[15]_9\(0)
    );
\r_Count[15]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA55A6"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Dec,
      I1 => Q(5),
      I2 => r_Prev_Signal_5,
      I3 => w_Seconds_1st_Digit_Dec,
      I4 => \^r_count_reg[7]_3\,
      O => \r_Count[15]_i_81_n_0\
    );
\r_Count[15]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(5),
      I1 => r_Prev_Signal_5,
      I2 => w_Seconds_1st_Digit_Dec,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Seconds_1st_Digit_Dec
    );
\r_Count[15]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Minutes_2nd_Digit_Dec,
      I4 => r_Prev_Signal_8,
      I5 => Q(11),
      O => \r_Count[15]_i_83_n_0\
    );
\r_Count[15]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB4444BB4B"
    )
        port map (
      I0 => w_Alarm_Seconds_1st_Digit_Dec,
      I1 => w_Alarm_Hours_2nd_Digit_Dec,
      I2 => Q(11),
      I3 => r_Prev_Signal_8,
      I4 => w_Minutes_2nd_Digit_Dec,
      I5 => \^r_count_reg[7]_3\,
      O => \r_Count[15]_i_84_n_0\
    );
\r_Count[15]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_2nd_Digit_Dec,
      I2 => r_Prev_Signal_8,
      I3 => Q(11),
      I4 => w_Alarm_Seconds_1st_Digit_Dec,
      O => \r_Count[15]_i_86_n_0\
    );
\r_Count[15]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(11),
      I1 => r_Prev_Signal_8,
      I2 => w_Minutes_2nd_Digit_Dec,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count[15]_i_87_n_0\
    );
\r_Count[15]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Inc,
      I2 => r_Prev_Signal_10,
      I3 => Q(8),
      I4 => \^r_count_reg[15]_8\(2),
      O => \r_Count[15]_i_88_n_0\
    );
\r_Count[15]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFEF"
    )
        port map (
      I0 => \^r_count_reg[15]_8\(0),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Minutes_1st_Digit_Inc,
      I3 => r_Prev_Signal_10,
      I4 => Q(8),
      O => \r_Count[15]_i_89_n_0\
    );
\r_Count[15]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Inc,
      I2 => r_Prev_Signal_10,
      I3 => Q(8),
      I4 => \^r_count_reg[15]_8\(0),
      O => \r_Count[15]_i_93_n_0\
    );
\r_Count[15]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count[15]_i_116_n_0\,
      O => \r_Count[15]_i_94_n_0\
    );
\r_Count[15]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Hours_1st_Digit_Inc,
      I2 => r_Prev_Signal,
      I3 => Q(12),
      I4 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[15]_i_95_n_0\
    );
\r_Count[15]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count[15]_i_116_n_0\,
      O => \r_Count[15]_i_96_n_0\
    );
\r_Count[15]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AA59"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Inc,
      I1 => Q(12),
      I2 => r_Prev_Signal,
      I3 => w_Hours_1st_Digit_Inc,
      I4 => \^r_count_reg[7]_3\,
      O => \r_Count[15]_i_97_n_0\
    );
\r_Count[15]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[15]_i_98_n_0\
    );
\r_Count[15]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[15]_i_99_n_0\
    );
\r_Count[19]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA0045FFBA00BA00"
    )
        port map (
      I0 => w_Hours_1st_Digit_Dec,
      I1 => r_Prev_Signal_6,
      I2 => Q(13),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Dec,
      I5 => w_Time_Seconds_1st_Digit_Dec,
      O => \r_Count[19]_i_100_n_0\
    );
\r_Count[19]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(11),
      I4 => r_Prev_Signal_8,
      I5 => w_Minutes_2nd_Digit_Dec,
      O => w_Time_Minutes_2nd_Digit_Dec
    );
\r_Count[19]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count[19]_i_124_n_0\,
      O => \r_Count[19]_i_102_n_0\
    );
\r_Count[19]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
        port map (
      I0 => w_Hours_1st_Digit_Inc,
      I1 => r_Prev_Signal,
      I2 => Q(12),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[19]_i_103_n_0\
    );
\r_Count[19]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count[19]_i_124_n_0\,
      O => \r_Count[19]_i_104_n_0\
    );
\r_Count[19]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99995595"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Inc,
      I1 => \^r_count_reg[15]\,
      I2 => Q(12),
      I3 => r_Prev_Signal,
      I4 => w_Hours_1st_Digit_Inc,
      O => \r_Count[19]_i_105_n_0\
    );
\r_Count[19]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[19]_i_106_n_0\
    );
\r_Count[19]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[19]_i_107_n_0\
    );
\r_Count[19]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(10),
      I4 => r_Prev_Signal_2,
      I5 => w_Minutes_2nd_Digit_Inc,
      O => w_Time_Minutes_2nd_Digit_Inc
    );
\r_Count[19]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6566AAAA"
    )
        port map (
      I0 => \r_Count[19]_i_124_n_0\,
      I1 => w_Minutes_2nd_Digit_Inc,
      I2 => r_Prev_Signal_2,
      I3 => Q(10),
      I4 => \^r_count_reg[15]\,
      O => \r_Count[19]_i_109_n_0\
    );
\r_Count[19]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F70000"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(12),
      I2 => r_Prev_Signal,
      I3 => w_Hours_1st_Digit_Inc,
      I4 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[19]_i_110_n_0\
    );
\r_Count[19]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count[19]_i_124_n_0\,
      O => \r_Count[19]_i_111_n_0\
    );
\r_Count[19]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F70000"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(12),
      I2 => r_Prev_Signal,
      I3 => w_Hours_1st_Digit_Inc,
      I4 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[19]_i_112_n_0\
    );
\r_Count[19]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666AA6A"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Inc,
      I1 => \^r_count_reg[15]\,
      I2 => Q(12),
      I3 => r_Prev_Signal,
      I4 => w_Hours_1st_Digit_Inc,
      O => \r_Count[19]_i_113_n_0\
    );
\r_Count[19]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD5555"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Inc,
      I1 => w_Hours_1st_Digit_Inc,
      I2 => r_Prev_Signal,
      I3 => Q(12),
      I4 => \^r_count_reg[15]\,
      O => \r_Count[19]_i_114_n_0\
    );
\r_Count[19]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6566AAAA"
    )
        port map (
      I0 => \r_Count[19]_i_124_n_0\,
      I1 => w_Minutes_2nd_Digit_Inc,
      I2 => r_Prev_Signal_2,
      I3 => Q(10),
      I4 => \^r_count_reg[15]\,
      O => \r_Count[19]_i_115_n_0\
    );
\r_Count[19]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDD5555"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Inc,
      I1 => w_Hours_1st_Digit_Inc,
      I2 => r_Prev_Signal,
      I3 => Q(12),
      I4 => \^r_count_reg[15]\,
      O => \r_Count[19]_i_116_n_0\
    );
\r_Count[19]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA0045FF"
    )
        port map (
      I0 => w_Hours_1st_Digit_Inc,
      I1 => r_Prev_Signal,
      I2 => Q(12),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[19]_i_117_n_0\
    );
\r_Count[19]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(12),
      I4 => r_Prev_Signal,
      I5 => w_Hours_1st_Digit_Inc,
      O => w_Time_Hours_1st_Digit_Inc
    );
\r_Count[19]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(14),
      I4 => r_Prev_Signal_1,
      I5 => w_Hours_2nd_Digit_Inc,
      O => w_Time_Hours_2nd_Digit_Inc
    );
\r_Count[19]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Hours_1st_Digit_Inc,
      I1 => r_Prev_Signal,
      I2 => Q(12),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[19]_i_120_n_0\
    );
\r_Count[19]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Minutes_2nd_Digit_Inc,
      I1 => r_Prev_Signal_2,
      I2 => Q(10),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[19]_i_121_n_0\
    );
\r_Count[19]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Hours_2nd_Digit_Inc,
      I1 => r_Prev_Signal_1,
      I2 => Q(14),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[19]_i_122_n_0\
    );
\r_Count[19]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(10),
      I4 => r_Prev_Signal_2,
      I5 => w_Minutes_2nd_Digit_Inc,
      O => \r_Count[19]_i_123_n_0\
    );
\r_Count[19]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000045FF"
    )
        port map (
      I0 => w_Hours_1st_Digit_Inc,
      I1 => r_Prev_Signal,
      I2 => Q(12),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[19]_i_124_n_0\
    );
\r_Count[19]_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Dec,
      I2 => r_Prev_Signal_11,
      I3 => Q(9),
      I4 => \^r_count_reg[19]_10\(1),
      O => \r_Count_reg[19]_9\(3)
    );
\r_Count[19]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Dec,
      I2 => r_Prev_Signal_11,
      I3 => Q(9),
      I4 => \^r_count_reg[19]_10\(0),
      O => \r_Count_reg[19]_9\(1)
    );
\r_Count[19]_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_1_out0_0\(3),
      I1 => \r_Count_reg[5]_0\(2),
      I2 => \^p_1_out0_0\(2),
      I3 => \r_Count_reg[5]_0\(1),
      O => \r_Count[19]_i_50__0_n_0\
    );
\r_Count[19]_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B22222B2"
    )
        port map (
      I0 => \^p_1_out0_0\(1),
      I1 => \r_Count_reg[5]_0\(0),
      I2 => \^p_1_out0_0\(0),
      I3 => \^r_count_reg[7]_4\(0),
      I4 => \r_Count_reg[5]\(0),
      O => \r_Count[19]_i_51__0_n_0\
    );
\r_Count[19]_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \r_Count_reg[5]_0\(2),
      I1 => \^p_1_out0_0\(3),
      I2 => \r_Count_reg[5]_0\(1),
      I3 => \^p_1_out0_0\(2),
      O => \r_Count[19]_i_54__0_n_0\
    );
\r_Count[19]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09909009"
    )
        port map (
      I0 => \r_Count_reg[5]_0\(0),
      I1 => \^p_1_out0_0\(1),
      I2 => \r_Count_reg[5]\(0),
      I3 => \^r_count_reg[7]_4\(0),
      I4 => \^p_1_out0_0\(0),
      O => \r_Count[19]_i_55_n_0\
    );
\r_Count[19]_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEA11115515"
    )
        port map (
      I0 => \^r_count_reg[19]_5\(1),
      I1 => \^r_count_reg[15]\,
      I2 => Q(9),
      I3 => r_Prev_Signal_11,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \r_Count_reg[23]_i_58_n_7\,
      O => \r_Count[19]_i_55__0_n_0\
    );
\r_Count[19]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \^r_count_reg[19]_5\(1),
      I1 => \^r_count_reg[15]\,
      I2 => Q(9),
      I3 => r_Prev_Signal_11,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \r_Count_reg[19]_i_53_n_5\,
      O => \r_Count[19]_i_56_n_0\
    );
\r_Count[19]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005504"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Dec,
      I1 => Q(5),
      I2 => r_Prev_Signal_5,
      I3 => w_Seconds_1st_Digit_Dec,
      I4 => \^r_count_reg[7]_3\,
      I5 => w_Alarm_Minutes_2nd_Digit_Dec,
      O => \r_Count[19]_i_57_n_0\
    );
\r_Count[19]_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEA11115515"
    )
        port map (
      I0 => \^r_count_reg[19]_5\(0),
      I1 => \^r_count_reg[15]\,
      I2 => Q(9),
      I3 => r_Prev_Signal_11,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \r_Count_reg[19]_i_53_n_5\,
      O => \r_Count[19]_i_57__0_n_0\
    );
\r_Count[19]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \^r_count_reg[19]_5\(0),
      I1 => \^r_count_reg[15]\,
      I2 => Q(9),
      I3 => r_Prev_Signal_11,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \r_Count_reg[19]_i_53_n_7\,
      O => \r_Count[19]_i_58_n_0\
    );
\r_Count[19]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => w_Alarm_Minutes_2nd_Digit_Dec,
      I1 => w_Alarm_Seconds_1st_Digit_Dec,
      I2 => w_Alarm_Hours_2nd_Digit_Dec,
      I3 => \^r_count_reg[19]_7\(0),
      O => \r_Count[19]_i_61_n_0\
    );
\r_Count[19]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => \r_Count[23]_i_124_n_0\,
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Hours_1st_Digit_Dec,
      I3 => r_Prev_Signal_6,
      I4 => Q(13),
      O => \r_Count[19]_i_62_n_0\
    );
\r_Count[19]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFAE"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Dec,
      I1 => Q(5),
      I2 => r_Prev_Signal_5,
      I3 => w_Seconds_1st_Digit_Dec,
      I4 => \^r_count_reg[7]_3\,
      O => \r_Count[19]_i_63_n_0\
    );
\r_Count[19]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BABB"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Seconds_1st_Digit_Dec,
      I2 => r_Prev_Signal_5,
      I3 => Q(5),
      I4 => w_Alarm_Hours_2nd_Digit_Dec,
      O => \r_Count[19]_i_64_n_0\
    );
\r_Count[19]_i_65__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => r_Prev_Signal_6,
      I2 => w_Hours_1st_Digit_Dec,
      I3 => \^r_count_reg[7]_3\,
      I4 => \r_Count[23]_i_124_n_0\,
      O => \r_Count[19]_i_65__0_n_0\
    );
\r_Count[19]_i_66__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AA59"
    )
        port map (
      I0 => w_Alarm_Seconds_1st_Digit_Dec,
      I1 => Q(13),
      I2 => r_Prev_Signal_6,
      I3 => w_Hours_1st_Digit_Dec,
      I4 => \^r_count_reg[7]_3\,
      O => \r_Count[19]_i_66__0_n_0\
    );
\r_Count[19]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_1_out0\(3),
      I1 => r_Count2(3),
      I2 => \^p_1_out0\(2),
      I3 => r_Count2(2),
      O => \r_Count[19]_i_67_n_0\
    );
\r_Count[19]_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFFFFFF0D00F2"
    )
        port map (
      I0 => Q(13),
      I1 => r_Prev_Signal_6,
      I2 => w_Hours_1st_Digit_Dec,
      I3 => \^r_count_reg[7]_3\,
      I4 => w_Alarm_Hours_2nd_Digit_Dec,
      I5 => w_Alarm_Seconds_1st_Digit_Dec,
      O => \r_Count[19]_i_67__0_n_0\
    );
\r_Count[19]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_1_out0\(1),
      I1 => r_Count2(1),
      I2 => \^p_1_out0\(0),
      I3 => r_Count2(0),
      O => \r_Count[19]_i_68_n_0\
    );
\r_Count[19]_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544BABB45444544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Hours_1st_Digit_Dec,
      I2 => r_Prev_Signal_6,
      I3 => Q(13),
      I4 => w_Alarm_Hours_2nd_Digit_Dec,
      I5 => w_Alarm_Seconds_1st_Digit_Dec,
      O => \r_Count[19]_i_68__0_n_0\
    );
\r_Count[19]_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(11),
      I1 => r_Prev_Signal_8,
      I2 => w_Minutes_2nd_Digit_Dec,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Minutes_2nd_Digit_Dec
    );
\r_Count[19]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(3),
      I1 => \^p_1_out0\(3),
      I2 => r_Count2(2),
      I3 => \^p_1_out0\(2),
      O => \r_Count[19]_i_71_n_0\
    );
\r_Count[19]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(1),
      I1 => \^p_1_out0\(1),
      I2 => r_Count2(0),
      I3 => \^p_1_out0\(0),
      O => \r_Count[19]_i_72_n_0\
    );
\r_Count[19]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440040"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Dec,
      I1 => \^r_count_reg[15]\,
      I2 => Q(5),
      I3 => r_Prev_Signal_5,
      I4 => w_Seconds_1st_Digit_Dec,
      I5 => w_Time_Minutes_2nd_Digit_Dec,
      O => \r_Count[19]_i_74_n_0\
    );
\r_Count[19]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696999996999"
    )
        port map (
      I0 => \^r_count_reg[19]_4\(2),
      I1 => \^r_count_reg[19]_4\(3),
      I2 => \^r_count_reg[15]\,
      I3 => Q(11),
      I4 => r_Prev_Signal_8,
      I5 => w_Minutes_2nd_Digit_Dec,
      O => \r_Count[19]_i_75_n_0\
    );
\r_Count[19]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => w_Time_Minutes_2nd_Digit_Dec,
      I1 => w_Time_Seconds_1st_Digit_Dec,
      I2 => w_Time_Hours_2nd_Digit_Dec,
      I3 => \^r_count_reg[19]_4\(0),
      O => \r_Count[19]_i_78_n_0\
    );
\r_Count[19]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \^r_count_reg[19]_1\(0),
      I1 => \^r_count_reg[15]\,
      I2 => Q(8),
      I3 => r_Prev_Signal_10,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \^r_count_reg[19]_0\(1),
      O => \r_Count[19]_i_83_n_0\
    );
\r_Count[19]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08FFFF55F70000"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(8),
      I2 => r_Prev_Signal_10,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \r_Count_reg[19]_i_81_n_7\,
      I5 => \^r_count_reg[19]_0\(0),
      O => \r_Count[19]_i_85_n_0\
    );
\r_Count[19]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696999996999"
    )
        port map (
      I0 => \r_Count_reg[19]_i_82_n_4\,
      I1 => \r_Count_reg[19]_i_81_n_7\,
      I2 => \^r_count_reg[15]\,
      I3 => Q(8),
      I4 => r_Prev_Signal_10,
      I5 => w_Minutes_1st_Digit_Inc,
      O => \r_Count[19]_i_86_n_0\
    );
\r_Count[19]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEA11115515"
    )
        port map (
      I0 => \^r_count_reg[19]\(1),
      I1 => \^r_count_reg[15]\,
      I2 => Q(8),
      I3 => r_Prev_Signal_10,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \r_Count_reg[19]_i_82_n_4\,
      O => \r_Count[19]_i_90_n_0\
    );
\r_Count[19]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \^r_count_reg[19]\(1),
      I1 => \^r_count_reg[15]\,
      I2 => Q(8),
      I3 => r_Prev_Signal_10,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \r_Count_reg[19]_i_82_n_6\,
      O => \r_Count[19]_i_91_n_0\
    );
\r_Count[19]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEA11115515"
    )
        port map (
      I0 => \^r_count_reg[19]\(0),
      I1 => \^r_count_reg[15]\,
      I2 => Q(8),
      I3 => r_Prev_Signal_10,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \r_Count_reg[19]_i_82_n_6\,
      O => \r_Count[19]_i_92_n_0\
    );
\r_Count[19]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \^r_count_reg[19]\(0),
      I1 => \^r_count_reg[15]\,
      I2 => Q(8),
      I3 => r_Prev_Signal_10,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \r_Count_reg[19]_i_89_n_4\,
      O => \r_Count[19]_i_93_n_0\
    );
\r_Count[19]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2022AAAA"
    )
        port map (
      I0 => \r_Count[23]_i_127_n_0\,
      I1 => w_Hours_1st_Digit_Dec,
      I2 => r_Prev_Signal_6,
      I3 => Q(13),
      I4 => \^r_count_reg[15]\,
      O => \r_Count[19]_i_94_n_0\
    );
\r_Count[19]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAEA"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Dec,
      I1 => \^r_count_reg[15]\,
      I2 => Q(5),
      I3 => r_Prev_Signal_5,
      I4 => w_Seconds_1st_Digit_Dec,
      O => \r_Count[19]_i_95_n_0\
    );
\r_Count[19]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000045FF"
    )
        port map (
      I0 => w_Seconds_1st_Digit_Dec,
      I1 => r_Prev_Signal_5,
      I2 => Q(5),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Dec,
      O => \r_Count[19]_i_96_n_0\
    );
\r_Count[19]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F7FFFF"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(13),
      I2 => r_Prev_Signal_6,
      I3 => w_Hours_1st_Digit_Dec,
      I4 => \r_Count[23]_i_127_n_0\,
      O => \r_Count[19]_i_97_n_0\
    );
\r_Count[19]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99995595"
    )
        port map (
      I0 => w_Time_Seconds_1st_Digit_Dec,
      I1 => \^r_count_reg[15]\,
      I2 => Q(13),
      I3 => r_Prev_Signal_6,
      I4 => w_Hours_1st_Digit_Dec,
      O => \r_Count[19]_i_98_n_0\
    );
\r_Count[19]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7FFFF55F7AA08"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(13),
      I2 => r_Prev_Signal_6,
      I3 => w_Hours_1st_Digit_Dec,
      I4 => w_Time_Hours_2nd_Digit_Dec,
      I5 => w_Time_Seconds_1st_Digit_Dec,
      O => \r_Count[19]_i_99_n_0\
    );
\r_Count[23]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Inc,
      I2 => r_Prev_Signal_10,
      I3 => Q(8),
      I4 => \^r_count_reg[15]_11\(1),
      O => \r_Count_reg[23]_16\(0)
    );
\r_Count[23]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(15),
      I1 => r_Prev_Signal_7,
      I2 => w_Hours_2nd_Digit_Dec,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Hours_2nd_Digit_Dec
    );
\r_Count[23]_i_118__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEA11115515"
    )
        port map (
      I0 => \^r_count_reg[19]_1\(0),
      I1 => \^r_count_reg[15]\,
      I2 => Q(8),
      I3 => r_Prev_Signal_10,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \^r_count_reg[23]\(0),
      O => \r_Count[23]_i_118__0_n_0\
    );
\r_Count[23]_i_119__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(13),
      I1 => r_Prev_Signal_6,
      I2 => w_Hours_1st_Digit_Dec,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Hours_1st_Digit_Dec
    );
\r_Count[23]_i_120__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Hours_2nd_Digit_Dec,
      I4 => r_Prev_Signal_7,
      I5 => Q(15),
      O => \r_Count[23]_i_120__0_n_0\
    );
\r_Count[23]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(15),
      I4 => r_Prev_Signal_7,
      I5 => w_Hours_2nd_Digit_Dec,
      O => w_Time_Hours_2nd_Digit_Dec
    );
\r_Count[23]_i_121__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4544BABB"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Hours_1st_Digit_Dec,
      I2 => r_Prev_Signal_6,
      I3 => Q(13),
      I4 => w_Alarm_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_121__0_n_0\
    );
\r_Count[23]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Hours_1st_Digit_Dec,
      I4 => r_Prev_Signal_6,
      I5 => Q(13),
      O => \r_Count[23]_i_122_n_0\
    );
\r_Count[23]_i_122__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(13),
      I4 => r_Prev_Signal_6,
      I5 => w_Hours_1st_Digit_Dec,
      O => w_Time_Hours_1st_Digit_Dec
    );
\r_Count[23]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Hours_2nd_Digit_Dec,
      I1 => r_Prev_Signal_7,
      I2 => Q(15),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[23]_i_123_n_0\
    );
\r_Count[23]_i_123__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Seconds_1st_Digit_Dec,
      I2 => r_Prev_Signal_5,
      I3 => Q(5),
      I4 => w_Alarm_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_123__0_n_0\
    );
\r_Count[23]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Hours_2nd_Digit_Dec,
      I2 => r_Prev_Signal_7,
      I3 => Q(15),
      I4 => w_Alarm_Seconds_1st_Digit_Dec,
      O => \r_Count[23]_i_124_n_0\
    );
\r_Count[23]_i_124__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA0045FF"
    )
        port map (
      I0 => w_Hours_1st_Digit_Dec,
      I1 => r_Prev_Signal_6,
      I2 => Q(13),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_124__0_n_0\
    );
\r_Count[23]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Hours_1st_Digit_Dec,
      I1 => r_Prev_Signal_6,
      I2 => Q(13),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[23]_i_125_n_0\
    );
\r_Count[23]_i_125__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4544BABB"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Hours_1st_Digit_Dec,
      I2 => r_Prev_Signal_6,
      I3 => Q(13),
      I4 => w_Alarm_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_125__0_n_0\
    );
\r_Count[23]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA000000"
    )
        port map (
      I0 => w_Seconds_1st_Digit_Dec,
      I1 => r_Prev_Signal_5,
      I2 => Q(5),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_126_n_0\
    );
\r_Count[23]_i_126__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F2FFFF"
    )
        port map (
      I0 => Q(5),
      I1 => r_Prev_Signal_5,
      I2 => w_Seconds_1st_Digit_Dec,
      I3 => \^r_count_reg[7]_3\,
      I4 => w_Alarm_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_126__0_n_0\
    );
\r_Count[23]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
        port map (
      I0 => w_Hours_2nd_Digit_Dec,
      I1 => r_Prev_Signal_7,
      I2 => Q(15),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Seconds_1st_Digit_Dec,
      O => \r_Count[23]_i_127_n_0\
    );
\r_Count[23]_i_127__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_127__0_n_0\
    );
\r_Count[23]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^r_count_reg[19]_8\(1),
      I1 => \r_Count_reg[23]_i_148_n_6\,
      O => \r_Count[23]_i_128_n_0\
    );
\r_Count[23]_i_128__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA0045FF"
    )
        port map (
      I0 => w_Hours_1st_Digit_Dec,
      I1 => r_Prev_Signal_6,
      I2 => Q(13),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_128__0_n_0\
    );
\r_Count[23]_i_129__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA08FFFF"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(5),
      I2 => r_Prev_Signal_5,
      I3 => w_Seconds_1st_Digit_Dec,
      I4 => w_Time_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_129__0_n_0\
    );
\r_Count[23]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => \r_Count[23]_i_124_n_0\,
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Hours_1st_Digit_Dec,
      I3 => r_Prev_Signal_6,
      I4 => Q(13),
      O => \r_Count[23]_i_130_n_0\
    );
\r_Count[23]_i_130__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Time_Hours_2nd_Digit_Dec,
      O => \r_Count[23]_i_130__0_n_0\
    );
\r_Count[23]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \r_Count_reg[23]_i_151_n_6\,
      O => \r_Count[23]_i_131_n_0\
    );
\r_Count[23]_i_131__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => r_Prev_Signal_6,
      I2 => w_Hours_1st_Digit_Dec,
      I3 => \^r_count_reg[7]_3\,
      I4 => \r_Count[23]_i_124_n_0\,
      O => \r_Count[23]_i_131__0_n_0\
    );
\r_Count[23]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2022AAAA"
    )
        port map (
      I0 => \r_Count[23]_i_127_n_0\,
      I1 => w_Hours_1st_Digit_Dec,
      I2 => r_Prev_Signal_6,
      I3 => Q(13),
      I4 => \^r_count_reg[15]\,
      O => \r_Count[23]_i_133_n_0\
    );
\r_Count[23]_i_134__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F7FFFF"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(13),
      I2 => r_Prev_Signal_6,
      I3 => w_Hours_1st_Digit_Dec,
      I4 => \r_Count[23]_i_127_n_0\,
      O => \r_Count[23]_i_134__0_n_0\
    );
\r_Count[23]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55F7"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(13),
      I2 => r_Prev_Signal_6,
      I3 => w_Hours_1st_Digit_Dec,
      O => \r_Count[23]_i_135_n_0\
    );
\r_Count[23]_i_143__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Hours_1st_Digit_Inc,
      I2 => r_Prev_Signal,
      I3 => Q(12),
      I4 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[23]_i_143__0_n_0\
    );
\r_Count[23]_i_144__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Hours_2nd_Digit_Inc,
      I4 => r_Prev_Signal_1,
      I5 => Q(14),
      O => \r_Count[23]_i_144__0_n_0\
    );
\r_Count[23]_i_145__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F2FFFF"
    )
        port map (
      I0 => Q(12),
      I1 => r_Prev_Signal,
      I2 => w_Hours_1st_Digit_Inc,
      I3 => \^r_count_reg[7]_3\,
      I4 => w_Alarm_Hours_2nd_Digit_Inc,
      O => \r_Count[23]_i_145__0_n_0\
    );
\r_Count[23]_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA000000"
    )
        port map (
      I0 => w_Hours_1st_Digit_Inc,
      I1 => r_Prev_Signal,
      I2 => Q(12),
      I3 => \^r_count_reg[15]\,
      I4 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[23]_i_146_n_0\
    );
\r_Count[23]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Hours_2nd_Digit_Inc,
      I1 => r_Prev_Signal_1,
      I2 => Q(14),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[23]_i_147_n_0\
    );
\r_Count[23]_i_148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA08FFFF"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(12),
      I2 => r_Prev_Signal,
      I3 => w_Hours_1st_Digit_Inc,
      I4 => w_Time_Hours_2nd_Digit_Inc,
      O => \r_Count[23]_i_148_n_0\
    );
\r_Count[23]_i_159__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Hours_1st_Digit_Dec,
      I4 => r_Prev_Signal_6,
      I5 => Q(13),
      O => \r_Count[23]_i_159__0_n_0\
    );
\r_Count[23]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Hours_1st_Digit_Dec,
      I1 => r_Prev_Signal_6,
      I2 => Q(13),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[23]_i_162_n_0\
    );
\r_Count[23]_i_176__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Hours_1st_Digit_Inc,
      I4 => r_Prev_Signal,
      I5 => Q(12),
      O => \r_Count[23]_i_176__0_n_0\
    );
\r_Count[23]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444444BFBBBBBB"
    )
        port map (
      I0 => r_Prev_Signal_12,
      I1 => w_Clk_100Hz,
      I2 => r_Time_State(0),
      I3 => r_Time_State(1),
      I4 => \slv_reg3_reg[1]\,
      I5 => w_Time_Stamp(0),
      O => \r_Count_reg[3]_4\(0)
    );
\r_Count[23]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Hours_1st_Digit_Inc,
      I1 => r_Prev_Signal,
      I2 => Q(12),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[23]_i_179_n_0\
    );
\r_Count[23]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Minutes_1st_Digit_Dec,
      I2 => r_Prev_Signal_11,
      I3 => Q(9),
      I4 => \^r_count_reg[19]_14\(0),
      O => \r_Count_reg[19]_13\(0)
    );
\r_Count[23]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAEA11115515"
    )
        port map (
      I0 => \^r_count_reg[23]_10\(0),
      I1 => \^r_count_reg[15]\,
      I2 => Q(9),
      I3 => r_Prev_Signal_11,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \^r_count_reg[23]_10\(1),
      O => \r_Count[23]_i_57_n_0\
    );
\r_Count[23]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => \^r_count_reg[19]_12\(0),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Minutes_1st_Digit_Dec,
      I3 => r_Prev_Signal_11,
      I4 => Q(9),
      O => \r_Count_reg[19]_11\(1)
    );
\r_Count[23]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \^r_count_reg[23]_10\(0),
      I1 => \^r_count_reg[15]\,
      I2 => Q(9),
      I3 => r_Prev_Signal_11,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \^r_count_reg[23]_9\(2),
      O => \r_Count[23]_i_60_n_0\
    );
\r_Count[23]_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F70000AA08FFFF"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(9),
      I2 => r_Prev_Signal_11,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \^r_count_reg[23]_9\(0),
      I5 => \^r_count_reg[23]_9\(1),
      O => \r_Count[23]_i_62__0_n_0\
    );
\r_Count[23]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696999996999"
    )
        port map (
      I0 => \r_Count_reg[23]_i_58_n_7\,
      I1 => \^r_count_reg[23]_9\(0),
      I2 => \^r_count_reg[15]\,
      I3 => Q(9),
      I4 => r_Prev_Signal_11,
      I5 => w_Minutes_1st_Digit_Dec,
      O => \r_Count[23]_i_63_n_0\
    );
\r_Count[23]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => \^r_count_reg[19]_7\(3),
      I1 => \^r_count_reg[7]_3\,
      I2 => w_Minutes_2nd_Digit_Dec,
      I3 => r_Prev_Signal_8,
      I4 => Q(11),
      O => \r_Count[23]_i_91_n_0\
    );
\r_Count[23]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11115515EEEEAAEA"
    )
        port map (
      I0 => \r_Count_reg[23]_i_93_n_6\,
      I1 => \^r_count_reg[15]\,
      I2 => Q(11),
      I3 => r_Prev_Signal_8,
      I4 => w_Minutes_2nd_Digit_Dec,
      I5 => \^r_count_reg[23]_7\(0),
      O => \r_Count[23]_i_96_n_0\
    );
\r_Count[23]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => \r_Count_reg[23]_i_93_n_6\,
      I1 => \^r_count_reg[15]\,
      I2 => Q(11),
      I3 => r_Prev_Signal_8,
      I4 => w_Minutes_2nd_Digit_Dec,
      I5 => \r_Count_reg[23]_i_93_n_7\,
      O => \r_Count[23]_i_97_n_0\
    );
\r_Count[23]_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F70000AA08FFFF"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(11),
      I2 => r_Prev_Signal_8,
      I3 => w_Minutes_2nd_Digit_Dec,
      I4 => \^r_count_reg[19]_4\(3),
      I5 => \r_Count_reg[23]_i_93_n_7\,
      O => \r_Count[23]_i_98__0_n_0\
    );
\r_Count[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444044"
    )
        port map (
      I0 => r_Prev_Signal_12,
      I1 => w_Clk_100Hz,
      I2 => r_Time_State(0),
      I3 => r_Time_State(1),
      I4 => Q(1),
      I5 => i_Change_Alarm,
      O => \r_Count_reg[3]_5\
    );
\r_Count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^p_1_out0\(0),
      I1 => CO(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => w_Time_Stamp(1),
      I4 => r_Count2(0),
      I5 => \^o\(0),
      O => \^r_count_reg[3]\(0)
    );
\r_Count[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000D5AA"
    )
        port map (
      I0 => \r_Count_reg[5]\(0),
      I1 => \r_Count_reg[22]_2\(0),
      I2 => \^r_count_reg[3]_2\(0),
      I3 => \^r_count_reg[7]_4\(0),
      I4 => \^p_1_out0_0\(0),
      O => \^r_count_reg[3]_1\(0)
    );
\r_Count[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A65656A959A9A95"
    )
        port map (
      I0 => \^r_count_reg[3]_1\(0),
      I1 => \r_Count_reg[5]_0\(0),
      I2 => \r_Count_reg[22]_5\,
      I3 => \^r_count_reg[7]_4\(1),
      I4 => \r_Count_reg[5]\(1),
      I5 => \^p_1_out0_0\(1),
      O => \r_Count_reg[3]_3\(0)
    );
\r_Count[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A9669A5A59669"
    )
        port map (
      I0 => \^r_count_reg[3]\(0),
      I1 => w_Time_Stamp(2),
      I2 => \^p_1_out0\(1),
      I3 => \^o\(1),
      I4 => \r_Count_reg[22]_1\,
      I5 => r_Count2(1),
      O => \r_Count_reg[3]_0\(0)
    );
\r_Count[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFFFF"
    )
        port map (
      I0 => w_Seconds_1st_Digit_Inc,
      I1 => r_Prev_Signal_4,
      I2 => Q(4),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Time_State(1),
      I5 => r_Time_State(0),
      O => \r_Count[7]_i_13_n_0\
    );
\r_Count[7]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(4),
      I4 => r_Prev_Signal_4,
      I5 => w_Seconds_1st_Digit_Inc,
      O => w_Time_Seconds_1st_Digit_Inc
    );
\r_Count[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0855F755F7AA08"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => Q(6),
      I2 => r_Prev_Signal_3,
      I3 => w_Seconds_2nd_Digit_Inc,
      I4 => r_Seconds_2nd_Digit_Inc_reg(0),
      I5 => w_Time_Seconds_1st_Digit_Inc,
      O => \r_Count[7]_i_15__0_n_0\
    );
\r_Count[7]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(10),
      I4 => r_Prev_Signal_2,
      I5 => w_Minutes_2nd_Digit_Inc,
      O => \r_Count[7]_i_16__0_n_0\
    );
\r_Count[7]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFBFF"
    )
        port map (
      I0 => \slv_reg3_reg[1]\,
      I1 => r_Time_State(1),
      I2 => r_Time_State(0),
      I3 => w_Seconds_1st_Digit_Inc,
      I4 => r_Prev_Signal_4,
      I5 => Q(4),
      O => \r_Count[7]_i_17__0_n_0\
    );
\r_Count[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(4),
      I1 => r_Prev_Signal_4,
      I2 => w_Seconds_1st_Digit_Inc,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Seconds_1st_Digit_Inc
    );
\r_Count[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(7),
      I4 => r_Prev_Signal_9,
      I5 => w_Seconds_2nd_Digit_Dec,
      O => w_Time_Seconds_2nd_Digit_Dec
    );
\r_Count[7]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FF0DFF0D00F2"
    )
        port map (
      I0 => Q(6),
      I1 => r_Prev_Signal_3,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => \^r_count_reg[7]_3\,
      I4 => \^r_count_reg[15]_12\(0),
      I5 => w_Alarm_Seconds_1st_Digit_Inc,
      O => \r_Count[7]_i_19__0_n_0\
    );
\r_Count[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(10),
      I1 => r_Prev_Signal_2,
      I2 => w_Minutes_2nd_Digit_Inc,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count[7]_i_20_n_0\
    );
\r_Count[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB4544"
    )
        port map (
      I0 => \^r_count_reg[7]_3\,
      I1 => w_Seconds_1st_Digit_Inc,
      I2 => r_Prev_Signal_4,
      I3 => Q(4),
      I4 => \r_Count_reg[7]_i_27__0_n_1\,
      O => \r_Count[7]_i_21_n_0\
    );
\r_Count[7]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(5),
      I4 => r_Prev_Signal_5,
      I5 => w_Seconds_1st_Digit_Dec,
      O => \r_Count[7]_i_21__0_n_0\
    );
\r_Count[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(7),
      I4 => r_Prev_Signal_9,
      I5 => w_Seconds_2nd_Digit_Dec,
      O => \r_Count[7]_i_22_n_0\
    );
\r_Count[7]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(7),
      I1 => r_Prev_Signal_9,
      I2 => w_Seconds_2nd_Digit_Dec,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Seconds_2nd_Digit_Dec
    );
\r_Count[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(5),
      I1 => r_Prev_Signal_5,
      I2 => w_Seconds_1st_Digit_Dec,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count[7]_i_25_n_0\
    );
\r_Count[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5595AAAA"
    )
        port map (
      I0 => w_Time_Stamp(0),
      I1 => \slv_reg3_reg[1]\,
      I2 => r_Time_State(1),
      I3 => r_Time_State(0),
      I4 => w_Clk_100Hz,
      I5 => r_Prev_Signal_12,
      O => \r_Count_reg[3]_6\(0)
    );
\r_Count[7]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(7),
      I1 => r_Prev_Signal_9,
      I2 => w_Seconds_2nd_Digit_Dec,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count[7]_i_26__0_n_0\
    );
\r_Count[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(6),
      I1 => r_Prev_Signal_3,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => w_Alarm_Seconds_2nd_Digit_Inc
    );
\r_Count[7]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(6),
      I4 => r_Prev_Signal_3,
      I5 => w_Seconds_2nd_Digit_Inc,
      O => w_Time_Seconds_2nd_Digit_Inc
    );
\r_Count[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000004000"
    )
        port map (
      I0 => r_Time_State(0),
      I1 => r_Time_State(1),
      I2 => \slv_reg3_reg[1]\,
      I3 => Q(6),
      I4 => r_Prev_Signal_3,
      I5 => w_Seconds_2nd_Digit_Inc,
      O => \r_Count[7]_i_29_n_0\
    );
\r_Count[7]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => Q(6),
      I1 => r_Prev_Signal_3,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => r_Time_State(0),
      I4 => r_Time_State(1),
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count[7]_i_29__0_n_0\
    );
\r_Count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^p_1_out0\(2),
      I1 => CO(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => w_Time_Stamp(3),
      I4 => r_Count2(2),
      I5 => \^o\(2),
      O => \^r_count_reg[7]\(1)
    );
\r_Count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^p_1_out0_0\(2),
      I1 => \r_Count_reg[22]_2\(0),
      I2 => \^r_count_reg[3]_2\(0),
      I3 => \r_Count_reg[5]\(2),
      I4 => \r_Count_reg[5]_0\(1),
      I5 => \^r_count_reg[7]_4\(2),
      O => \^r_count_reg[7]_5\(0)
    );
\r_Count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^p_1_out0\(1),
      I1 => CO(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => w_Time_Stamp(2),
      I4 => r_Count2(1),
      I5 => \^o\(1),
      O => \^r_count_reg[7]\(0)
    );
\r_Count[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A9669A5A59669"
    )
        port map (
      I0 => \^r_count_reg[7]\(1),
      I1 => w_Time_Stamp(4),
      I2 => \^p_1_out0\(3),
      I3 => \^o\(3),
      I4 => \r_Count_reg[22]_1\,
      I5 => r_Count2(3),
      O => \r_Count_reg[7]_2\(1)
    );
\r_Count[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A9669A5A59669"
    )
        port map (
      I0 => \^r_count_reg[7]_5\(0),
      I1 => \r_Count_reg[5]\(3),
      I2 => \^p_1_out0_0\(3),
      I3 => \^r_count_reg[7]_4\(3),
      I4 => \r_Count_reg[22]_5\,
      I5 => \r_Count_reg[5]_0\(2),
      O => \r_Count_reg[7]_7\(0)
    );
\r_Count[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A9669A5A59669"
    )
        port map (
      I0 => \^r_count_reg[7]\(0),
      I1 => w_Time_Stamp(3),
      I2 => \^p_1_out0\(2),
      I3 => \^o\(2),
      I4 => \r_Count_reg[22]_1\,
      I5 => r_Count2(2),
      O => \r_Count_reg[7]_2\(0)
    );
\r_Count_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_10_n_0\,
      CO(3) => \r_Count_reg[11]_i_11_n_0\,
      CO(2) => \r_Count_reg[11]_i_11_n_1\,
      CO(1) => \r_Count_reg[11]_i_11_n_2\,
      CO(0) => \r_Count_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^r_count_reg[23]_4\(3 downto 1),
      DI(0) => r_Seconds_2nd_Digit_Inc_reg_0(0),
      O(3 downto 0) => \r_Count_reg[11]\(3 downto 0),
      S(3 downto 1) => r_Seconds_2nd_Digit_Inc_reg_1(2 downto 0),
      S(0) => \r_Count[11]_i_21__0_n_0\
    );
\r_Count_reg[11]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_11__0_n_0\,
      CO(3) => \r_Count_reg[11]_i_11__0_n_0\,
      CO(2) => \r_Count_reg[11]_i_11__0_n_1\,
      CO(1) => \r_Count_reg[11]_i_11__0_n_2\,
      CO(0) => \r_Count_reg[11]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^r_count_reg[23]_18\(2 downto 0),
      DI(0) => \r_Count[11]_i_17_n_0\,
      O(3 downto 0) => \r_Count_reg[11]_1\(3 downto 0),
      S(3 downto 0) => r_Seconds_2nd_Digit_Inc_reg_3(3 downto 0)
    );
\r_Count_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_11_n_0\,
      CO(3) => \r_Count_reg[11]_i_13_n_0\,
      CO(2) => \r_Count_reg[11]_i_13_n_1\,
      CO(1) => \r_Count_reg[11]_i_13_n_2\,
      CO(0) => \r_Count_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => r_Seconds_2nd_Digit_Dec_reg(2 downto 0),
      DI(0) => \r_Count[11]_i_27_n_0\,
      O(3 downto 1) => \r_Count_reg[11]_0\(2 downto 0),
      O(0) => \^p_1_out0\(3),
      S(3) => \r_Count[11]_i_28_n_0\,
      S(2) => \r_Count[11]_i_29_n_0\,
      S(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_3(1 downto 0)
    );
\r_Count_reg[11]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_12__0_n_0\,
      CO(3) => \r_Count_reg[11]_i_13__0_n_0\,
      CO(2) => \r_Count_reg[11]_i_13__0_n_1\,
      CO(1) => \r_Count_reg[11]_i_13__0_n_2\,
      CO(0) => \r_Count_reg[11]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[11]_i_26__0_n_0\,
      DI(2 downto 1) => \^r_count_reg[15]_15\(1 downto 0),
      DI(0) => \r_Count[11]_i_27__0_n_0\,
      O(3 downto 0) => \^p_1_out0_0\(6 downto 3),
      S(3 downto 1) => \slv_reg3_reg[7]\(2 downto 0),
      S(0) => \r_Count[11]_i_31_n_0\
    );
\r_Count_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[11]_i_16_n_0\,
      CO(2) => \r_Count_reg[11]_i_16_n_1\,
      CO(1) => \r_Count_reg[11]_i_16_n_2\,
      CO(0) => \r_Count_reg[11]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => r_Seconds_2nd_Digit_Inc_reg(2 downto 0),
      DI(0) => \r_Count[11]_i_33_n_0\,
      O(3 downto 1) => \^r_count_reg[23]_4\(3 downto 1),
      O(0) => \NLW_r_Count_reg[11]_i_16_O_UNCONNECTED\(0),
      S(3) => \r_Count[11]_i_34_n_0\,
      S(2) => \r_Count[11]_i_35_n_0\,
      S(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_2(1 downto 0)
    );
\r_Count_reg[11]_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[11]_i_16__0_n_0\,
      CO(2) => \r_Count_reg[11]_i_16__0_n_1\,
      CO(1) => \r_Count_reg[11]_i_16__0_n_2\,
      CO(0) => \r_Count_reg[11]_i_16__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[11]_i_32__0_n_0\,
      DI(2 downto 1) => \^r_count_reg[15]_12\(1 downto 0),
      DI(0) => \r_Count[11]_i_33__0_n_0\,
      O(3 downto 1) => \^r_count_reg[23]_18\(2 downto 0),
      O(0) => \NLW_r_Count_reg[11]_i_16__0_O_UNCONNECTED\(0),
      S(3 downto 1) => \slv_reg3_reg[6]\(2 downto 0),
      S(0) => \r_Count[11]_i_37__0_n_0\
    );
\r_Count_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_15_n_0\,
      CO(3) => \r_Count_reg[15]_i_10_n_0\,
      CO(2) => \r_Count_reg[15]_i_10_n_1\,
      CO(1) => \r_Count_reg[15]_i_10_n_2\,
      CO(0) => \r_Count_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[23]_18\(6 downto 3),
      O(3 downto 0) => \r_Count_reg[19]_15\(3 downto 0),
      S(3 downto 0) => \slv_reg3_reg[8]_4\(3 downto 0)
    );
\r_Count_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_13_n_0\,
      CO(3) => \r_Count_reg[15]_i_11_n_0\,
      CO(2) => \r_Count_reg[15]_i_11_n_1\,
      CO(1) => \r_Count_reg[15]_i_11_n_2\,
      CO(0) => \r_Count_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^r_count_reg[23]_12\(2 downto 0),
      DI(0) => r_Minutes_1st_Digit_Dec_reg_4(1),
      O(3 downto 0) => \r_Count_reg[15]_5\(3 downto 0),
      S(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_5(3 downto 0)
    );
\r_Count_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_11_n_0\,
      CO(3) => \r_Count_reg[15]_i_13_n_0\,
      CO(2) => \r_Count_reg[15]_i_13_n_1\,
      CO(1) => \r_Count_reg[15]_i_13_n_2\,
      CO(0) => \r_Count_reg[15]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^r_count_reg[23]_4\(6 downto 5),
      DI(1) => r_Seconds_1st_Digit_Inc_reg_0(0),
      DI(0) => \^r_count_reg[23]_4\(4),
      O(3 downto 0) => \r_Count_reg[15]_3\(3 downto 0),
      S(3 downto 2) => r_Seconds_2nd_Digit_Inc_reg_2(1 downto 0),
      S(1) => \r_Count[15]_i_30__0_n_0\,
      S(0) => \r_Count[15]_i_31_n_0\
    );
\r_Count_reg[15]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_13__0_n_0\,
      CO(3) => \r_Count_reg[15]_i_13__0_n_0\,
      CO(2) => \r_Count_reg[15]_i_13__0_n_1\,
      CO(1) => \r_Count_reg[15]_i_13__0_n_2\,
      CO(0) => \r_Count_reg[15]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => r_Minutes_1st_Digit_Dec_reg_9(2 downto 0),
      DI(0) => \^r_count_reg[15]_15\(3),
      O(3 downto 0) => \^p_1_out0_0\(10 downto 7),
      S(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_10(3 downto 0)
    );
\r_Count_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_11__0_n_0\,
      CO(3) => \r_Count_reg[15]_i_15_n_0\,
      CO(2) => \r_Count_reg[15]_i_15_n_1\,
      CO(1) => \r_Count_reg[15]_i_15_n_2\,
      CO(0) => \r_Count_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^r_count_reg[15]_13\(3 downto 2),
      DI(1) => \r_Count[15]_i_38__0_n_0\,
      DI(0) => \^r_count_reg[15]_13\(0),
      O(3 downto 0) => \r_Count_reg[15]_19\(3 downto 0),
      S(3 downto 0) => r_Seconds_2nd_Digit_Inc_reg_4(3 downto 0)
    );
\r_Count_reg[15]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_37__0_n_0\,
      CO(3) => \r_Count_reg[15]_i_23_n_0\,
      CO(2) => \r_Count_reg[15]_i_23_n_1\,
      CO(1) => \r_Count_reg[15]_i_23_n_2\,
      CO(0) => \r_Count_reg[15]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \slv_reg3_reg[8]_2\(2 downto 0),
      DI(0) => r_Minutes_1st_Digit_Inc_reg_9(3),
      O(3 downto 0) => \^r_count_reg[23]_18\(6 downto 3),
      S(3 downto 0) => \slv_reg3_reg[8]_3\(3 downto 0)
    );
\r_Count_reg[15]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_16_n_0\,
      CO(3) => \r_Count_reg[15]_i_26_n_0\,
      CO(2) => \r_Count_reg[15]_i_26_n_1\,
      CO(1) => \r_Count_reg[15]_i_26_n_2\,
      CO(0) => \r_Count_reg[15]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^r_count_reg[15]_1\(2 downto 0),
      DI(0) => r_Minutes_1st_Digit_Inc_reg_3(1),
      O(3 downto 2) => \^r_count_reg[23]_4\(6 downto 5),
      O(1) => \^r_count_reg[15]_2\(0),
      O(0) => \^r_count_reg[23]_4\(4),
      S(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_4(3 downto 0)
    );
\r_Count_reg[15]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_19\(0),
      CO(2) => \r_Count_reg[15]_i_32_n_1\,
      CO(1) => \r_Count_reg[15]_i_32_n_2\,
      CO(0) => \r_Count_reg[15]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_53__0_n_0\,
      DI(2) => \^r_count_reg[15]_14\(2),
      DI(1) => \r_Count[15]_i_55_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^r_count_reg[15]_15\(3 downto 0),
      S(3 downto 1) => \slv_reg3_reg[9]\(2 downto 0),
      S(0) => \r_Count[15]_i_59__0_n_0\
    );
\r_Count_reg[15]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[15]_i_37_n_0\,
      CO(2) => \r_Count_reg[15]_i_37_n_1\,
      CO(1) => \r_Count_reg[15]_i_37_n_2\,
      CO(0) => \r_Count_reg[15]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_49_n_0\,
      DI(2) => w_Time_Seconds_1st_Digit_Dec,
      DI(1) => \r_Count[15]_i_51_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^r_count_reg[15]_4\(3 downto 0),
      S(3) => \r_Count[15]_i_52_n_0\,
      S(2) => \r_Count[15]_i_53_n_0\,
      S(1) => \r_Count[15]_i_54_n_0\,
      S(0) => \r_Count[15]_i_55__0_n_0\
    );
\r_Count_reg[15]_i_37__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_16__0_n_0\,
      CO(3) => \r_Count_reg[15]_i_37__0_n_0\,
      CO(2) => \r_Count_reg[15]_i_37__0_n_1\,
      CO(1) => \r_Count_reg[15]_i_37__0_n_2\,
      CO(0) => \r_Count_reg[15]_i_37__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => r_Minutes_1st_Digit_Inc_reg_9(2 downto 0),
      DI(0) => \^r_count_reg[15]_12\(3),
      O(3 downto 0) => \^r_count_reg[15]_13\(3 downto 0),
      S(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_10(3 downto 0)
    );
\r_Count_reg[15]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[15]_i_54_n_0\,
      CO(2) => \r_Count_reg[15]_i_54_n_1\,
      CO(1) => \r_Count_reg[15]_i_54_n_2\,
      CO(0) => \r_Count_reg[15]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_81_n_0\,
      DI(2) => w_Alarm_Seconds_1st_Digit_Dec,
      DI(1) => \r_Count[15]_i_83_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^r_count_reg[15]_14\(3 downto 0),
      S(3) => \r_Count[15]_i_84_n_0\,
      S(2) => \slv_reg3_reg[15]\(0),
      S(1) => \r_Count[15]_i_86_n_0\,
      S(0) => \r_Count[15]_i_87_n_0\
    );
\r_Count_reg[15]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[15]_18\(0),
      CO(2) => \r_Count_reg[15]_i_60_n_1\,
      CO(1) => \r_Count_reg[15]_i_60_n_2\,
      CO(0) => \r_Count_reg[15]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_88_n_0\,
      DI(2) => \^r_count_reg[15]_8\(1),
      DI(1) => \r_Count[15]_i_89_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^r_count_reg[15]_12\(3 downto 0),
      S(3 downto 1) => \slv_reg3_reg[8]_1\(2 downto 0),
      S(0) => \r_Count[15]_i_93_n_0\
    );
\r_Count_reg[15]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[15]_i_66_n_0\,
      CO(2) => \r_Count_reg[15]_i_66_n_1\,
      CO(1) => \r_Count_reg[15]_i_66_n_2\,
      CO(0) => \r_Count_reg[15]_i_66_n_3\,
      CYINIT => \^r_count_reg[15]_16\(0),
      DI(3) => \r_Count[15]_i_94_n_0\,
      DI(2) => \r_Count[15]_i_95_n_0\,
      DI(1) => \r_Count[15]_i_96_n_0\,
      DI(0) => '0',
      O(3) => \r_Count_reg[23]_16\(1),
      O(2 downto 1) => \^r_count_reg[15]_11\(1 downto 0),
      O(0) => \NLW_r_Count_reg[15]_i_66_O_UNCONNECTED\(0),
      S(3) => \r_Count[15]_i_97_n_0\,
      S(2) => \r_Count[15]_i_98_n_0\,
      S(1) => \r_Count[15]_i_99_n_0\,
      S(0) => '1'
    );
\r_Count_reg[15]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_69_n_0\,
      CO(3 downto 2) => \NLW_r_Count_reg[15]_i_68_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^r_count_reg[15]_16\(0),
      CO(0) => \NLW_r_Count_reg[15]_i_68_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => w_Alarm_Minutes_2nd_Digit_Inc,
      O(3 downto 1) => \NLW_r_Count_reg[15]_i_68_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_Count_reg[15]_17\(0),
      S(3 downto 1) => B"001",
      S(0) => \r_Count[15]_i_101_n_0\
    );
\r_Count_reg[15]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_76_n_0\,
      CO(3) => \r_Count_reg[15]_i_69_n_0\,
      CO(2) => \r_Count_reg[15]_i_69_n_1\,
      CO(1) => \r_Count_reg[15]_i_69_n_2\,
      CO(0) => \r_Count_reg[15]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_102_n_0\,
      DI(2) => \r_Count[15]_i_103_n_0\,
      DI(1) => \r_Count[15]_i_104_n_0\,
      DI(0) => \r_Count[15]_i_105_n_0\,
      O(3 downto 2) => \^r_count_reg[15]_10\(2 downto 1),
      O(1) => \r_Count_reg[15]_9\(1),
      O(0) => \^r_count_reg[15]_10\(0),
      S(3) => \r_Count[15]_i_106_n_0\,
      S(2) => \r_Count[15]_i_107_n_0\,
      S(1) => \r_Count[15]_i_108_n_0\,
      S(0) => \r_Count[15]_i_109_n_0\
    );
\r_Count_reg[15]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[15]_i_76_n_0\,
      CO(2) => \r_Count_reg[15]_i_76_n_1\,
      CO(1) => \r_Count_reg[15]_i_76_n_2\,
      CO(0) => \r_Count_reg[15]_i_76_n_3\,
      CYINIT => '0',
      DI(3) => w_Alarm_Hours_1st_Digit_Inc,
      DI(2) => '0',
      DI(1) => w_Alarm_Hours_2nd_Digit_Inc,
      DI(0) => '1',
      O(3 downto 0) => \^r_count_reg[15]_8\(3 downto 0),
      S(3) => \r_Count[15]_i_112_n_0\,
      S(2) => \r_Count[15]_i_113_n_0\,
      S(1) => \r_Count[15]_i_114_n_0\,
      S(0) => \r_Count[15]_i_115_n_0\
    );
\r_Count_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_22_n_0\,
      CO(3) => \NLW_r_Count_reg[19]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \^r_count_reg[7]_0\(0),
      CO(1) => \r_Count_reg[19]_i_10_n_2\,
      CO(0) => \r_Count_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \r_Count_reg[22]\(2 downto 0),
      O(3 downto 0) => \NLW_r_Count_reg[19]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \r_Count_reg[22]_0\(2 downto 0)
    );
\r_Count_reg[19]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_20_n_0\,
      CO(3) => \NLW_r_Count_reg[19]_i_10__0_CO_UNCONNECTED\(3),
      CO(2) => \^r_count_reg[3]_2\(0),
      CO(1) => \r_Count_reg[19]_i_10__0_n_2\,
      CO(0) => \r_Count_reg[19]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \r_Count_reg[22]_3\(2 downto 0),
      O(3 downto 0) => \NLW_r_Count_reg[19]_i_10__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \r_Count_reg[22]_4\(2 downto 0)
    );
\r_Count_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_11_n_0\,
      CO(3) => \r_Count_reg[19]_i_13_n_0\,
      CO(2) => \r_Count_reg[19]_i_13_n_1\,
      CO(1) => \r_Count_reg[19]_i_13_n_2\,
      CO(0) => \r_Count_reg[19]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[23]_12\(6 downto 3),
      O(3 downto 0) => \r_Count_reg[19]_6\(3 downto 0),
      S(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_6(3 downto 0)
    );
\r_Count_reg[19]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_13__0_n_0\,
      CO(3) => \r_Count_reg[19]_i_13__0_n_0\,
      CO(2) => \r_Count_reg[19]_i_13__0_n_1\,
      CO(1) => \r_Count_reg[19]_i_13__0_n_2\,
      CO(0) => \r_Count_reg[19]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_9(6 downto 3),
      O(3 downto 0) => \^p_1_out0_0\(14 downto 11),
      S(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_11(3 downto 0)
    );
\r_Count_reg[19]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_13_n_0\,
      CO(3) => \r_Count_reg[19]_i_16_n_0\,
      CO(2) => \r_Count_reg[19]_i_16_n_1\,
      CO(1) => \r_Count_reg[19]_i_16_n_2\,
      CO(0) => \r_Count_reg[19]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[23]_4\(10 downto 7),
      O(3 downto 0) => \r_Count_reg[19]_3\(3 downto 0),
      S(3 downto 0) => \slv_reg3_reg[8]_0\(3 downto 0)
    );
\r_Count_reg[19]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_32_n_0\,
      CO(3) => \r_Count_reg[19]_i_20_n_0\,
      CO(2) => \r_Count_reg[19]_i_20_n_1\,
      CO(1) => \r_Count_reg[19]_i_20_n_2\,
      CO(0) => \r_Count_reg[19]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[17]\(3 downto 0),
      O(3 downto 0) => \NLW_r_Count_reg[19]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[17]_0\(3 downto 0)
    );
\r_Count_reg[19]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_43_n_0\,
      CO(3) => \r_Count_reg[19]_i_22_n_0\,
      CO(2) => \r_Count_reg[19]_i_22_n_1\,
      CO(1) => \r_Count_reg[19]_i_22_n_2\,
      CO(0) => \r_Count_reg[19]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[19]_20\(3 downto 0),
      O(3 downto 0) => \NLW_r_Count_reg[19]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[19]_21\(3 downto 0)
    );
\r_Count_reg[19]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Minutes_1st_Digit_Dec_reg(0),
      CO(3) => \r_Count_reg[19]_i_29_n_0\,
      CO(2) => \r_Count_reg[19]_i_29_n_1\,
      CO(1) => \r_Count_reg[19]_i_29_n_2\,
      CO(0) => \r_Count_reg[19]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => r_Minutes_1st_Digit_Dec_reg_0(1),
      DI(2) => \r_Count_reg[19]_i_53_n_5\,
      DI(1) => r_Minutes_1st_Digit_Dec_reg_0(0),
      DI(0) => \r_Count_reg[19]_i_53_n_7\,
      O(3 downto 0) => \^r_count_reg[23]_12\(3 downto 0),
      S(3) => \r_Count[19]_i_55__0_n_0\,
      S(2) => \r_Count[19]_i_56_n_0\,
      S(1) => \r_Count[19]_i_57__0_n_0\,
      S(0) => \r_Count[19]_i_58_n_0\
    );
\r_Count_reg[19]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_i_32_n_0\,
      CO(2) => \r_Count_reg[19]_i_32_n_1\,
      CO(1) => \r_Count_reg[19]_i_32_n_2\,
      CO(0) => \r_Count_reg[19]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[9]\(1 downto 0),
      DI(1) => \r_Count[19]_i_50__0_n_0\,
      DI(0) => \r_Count[19]_i_51__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[19]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[9]_0\(1 downto 0),
      S(1) => \r_Count[19]_i_54__0_n_0\,
      S(0) => \r_Count[19]_i_55_n_0\
    );
\r_Count_reg[19]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_26_n_0\,
      CO(3) => \r_Count_reg[19]_i_34_n_0\,
      CO(2) => \r_Count_reg[19]_i_34_n_1\,
      CO(1) => \r_Count_reg[19]_i_34_n_2\,
      CO(0) => \r_Count_reg[19]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[19]_2\(3 downto 0),
      O(3 downto 0) => \^r_count_reg[23]_4\(10 downto 7),
      S(3 downto 0) => \slv_reg3_reg[8]\(3 downto 0)
    );
\r_Count_reg[19]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_54_n_0\,
      CO(3) => \r_Count_reg[19]_i_42_n_0\,
      CO(2) => \r_Count_reg[19]_i_42_n_1\,
      CO(1) => \r_Count_reg[19]_i_42_n_2\,
      CO(0) => \r_Count_reg[19]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^r_count_reg[19]_7\(2 downto 0),
      DI(0) => \r_Count[19]_i_57_n_0\,
      O(3) => \^r_count_reg[19]_10\(1),
      O(2) => \r_Count_reg[19]_9\(2),
      O(1) => \^r_count_reg[19]_10\(0),
      O(0) => \r_Count_reg[19]_9\(0),
      S(3 downto 1) => \slv_reg3_reg[11]\(2 downto 0),
      S(0) => \r_Count[19]_i_61_n_0\
    );
\r_Count_reg[19]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_i_43_n_0\,
      CO(2) => \r_Count_reg[19]_i_43_n_1\,
      CO(1) => \r_Count_reg[19]_i_43_n_2\,
      CO(0) => \r_Count_reg[19]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[11]_2\(1 downto 0),
      DI(1) => \r_Count[19]_i_67_n_0\,
      DI(0) => \r_Count[19]_i_68_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[19]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[11]_3\(1 downto 0),
      S(1) => \r_Count[19]_i_71_n_0\,
      S(0) => \r_Count[19]_i_72_n_0\
    );
\r_Count_reg[19]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_37_n_0\,
      CO(3) => \r_Count_reg[19]_i_53_n_0\,
      CO(2) => \r_Count_reg[19]_i_53_n_1\,
      CO(1) => \r_Count_reg[19]_i_53_n_2\,
      CO(0) => \r_Count_reg[19]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^r_count_reg[19]_4\(2 downto 0),
      DI(0) => \r_Count[19]_i_74_n_0\,
      O(3) => \^r_count_reg[19]_5\(1),
      O(2) => \r_Count_reg[19]_i_53_n_5\,
      O(1) => \^r_count_reg[19]_5\(0),
      O(0) => \r_Count_reg[19]_i_53_n_7\,
      S(3) => \r_Count[19]_i_75_n_0\,
      S(2 downto 1) => r_Hours_1st_Digit_Dec_reg(1 downto 0),
      S(0) => \r_Count[19]_i_78_n_0\
    );
\r_Count_reg[19]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_i_56_n_0\,
      CO(2) => \r_Count_reg[19]_i_56_n_1\,
      CO(1) => \r_Count_reg[19]_i_56_n_2\,
      CO(0) => \r_Count_reg[19]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[19]_i_62_n_0\,
      DI(2) => \r_Count[19]_i_63_n_0\,
      DI(1) => \r_Count[19]_i_64_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^r_count_reg[19]_7\(3 downto 0),
      S(3) => \r_Count[19]_i_65__0_n_0\,
      S(2) => \r_Count[19]_i_66__0_n_0\,
      S(1) => \r_Count[19]_i_67__0_n_0\,
      S(0) => \r_Count[19]_i_68__0_n_0\
    );
\r_Count_reg[19]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_60_n_0\,
      CO(3) => \r_Count_reg[19]_i_59_n_0\,
      CO(2) => \r_Count_reg[19]_i_59_n_1\,
      CO(1) => \r_Count_reg[19]_i_59_n_2\,
      CO(0) => \r_Count_reg[19]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \^r_count_reg[19]_0\(1),
      DI(2) => \r_Time_State_reg[0]_0\(0),
      DI(1) => \^r_count_reg[19]_0\(0),
      DI(0) => \r_Count_reg[19]_i_82_n_4\,
      O(3) => \^r_count_reg[23]_1\(0),
      O(2 downto 0) => \^r_count_reg[19]_2\(3 downto 1),
      S(3) => \r_Count[19]_i_83_n_0\,
      S(2) => \r_Time_State_reg[0]_1\(0),
      S(1) => \r_Count[19]_i_85_n_0\,
      S(0) => \r_Count[19]_i_86_n_0\
    );
\r_Count_reg[19]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Minutes_1st_Digit_Inc_reg(0),
      CO(3) => \r_Count_reg[19]_i_60_n_0\,
      CO(2) => \r_Count_reg[19]_i_60_n_1\,
      CO(1) => \r_Count_reg[19]_i_60_n_2\,
      CO(0) => \r_Count_reg[19]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => r_Minutes_1st_Digit_Inc_reg_0(1),
      DI(2) => \r_Count_reg[19]_i_82_n_6\,
      DI(1) => r_Minutes_1st_Digit_Inc_reg_0(0),
      DI(0) => \r_Count_reg[19]_i_89_n_4\,
      O(3) => \^r_count_reg[19]_2\(0),
      O(2 downto 0) => \^r_count_reg[15]_1\(2 downto 0),
      S(3) => \r_Count[19]_i_90_n_0\,
      S(2) => \r_Count[19]_i_91_n_0\,
      S(1) => \r_Count[19]_i_92_n_0\,
      S(0) => \r_Count[19]_i_93_n_0\
    );
\r_Count_reg[19]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_i_73_n_0\,
      CO(2) => \r_Count_reg[19]_i_73_n_1\,
      CO(1) => \r_Count_reg[19]_i_73_n_2\,
      CO(0) => \r_Count_reg[19]_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[19]_i_94_n_0\,
      DI(2) => \r_Count[19]_i_95_n_0\,
      DI(1) => \r_Count[19]_i_96_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^r_count_reg[19]_4\(3 downto 0),
      S(3) => \r_Count[19]_i_97_n_0\,
      S(2) => \r_Count[19]_i_98_n_0\,
      S(1) => \r_Count[19]_i_99_n_0\,
      S(0) => \r_Count[19]_i_100_n_0\
    );
\r_Count_reg[19]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_i_79_n_0\,
      CO(2) => \r_Count_reg[19]_i_79_n_1\,
      CO(1) => \r_Count_reg[19]_i_79_n_2\,
      CO(0) => \r_Count_reg[19]_i_79_n_3\,
      CYINIT => \^r_count_reg[19]_0\(0),
      DI(3) => \r_Count[19]_i_102_n_0\,
      DI(2) => \r_Count[19]_i_103_n_0\,
      DI(1) => \r_Count[19]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \^r_count_reg[23]\(0),
      O(2) => \^r_count_reg[19]_1\(0),
      O(1) => \^r_count_reg[19]_0\(1),
      O(0) => \NLW_r_Count_reg[19]_i_79_O_UNCONNECTED\(0),
      S(3) => \r_Count[19]_i_105_n_0\,
      S(2) => \r_Count[19]_i_106_n_0\,
      S(1) => \r_Count[19]_i_107_n_0\,
      S(0) => '1'
    );
\r_Count_reg[19]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_82_n_0\,
      CO(3 downto 2) => \NLW_r_Count_reg[19]_i_81_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^r_count_reg[19]_0\(0),
      CO(0) => \NLW_r_Count_reg[19]_i_81_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => w_Time_Minutes_2nd_Digit_Inc,
      O(3 downto 1) => \NLW_r_Count_reg[19]_i_81_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_Count_reg[19]_i_81_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \r_Count[19]_i_109_n_0\
    );
\r_Count_reg[19]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_89_n_0\,
      CO(3) => \r_Count_reg[19]_i_82_n_0\,
      CO(2) => \r_Count_reg[19]_i_82_n_1\,
      CO(1) => \r_Count_reg[19]_i_82_n_2\,
      CO(0) => \r_Count_reg[19]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[19]_i_110_n_0\,
      DI(2) => \r_Count[19]_i_111_n_0\,
      DI(1) => \r_Count[19]_i_112_n_0\,
      DI(0) => \r_Count[19]_i_113_n_0\,
      O(3) => \r_Count_reg[19]_i_82_n_4\,
      O(2) => \^r_count_reg[19]\(1),
      O(1) => \r_Count_reg[19]_i_82_n_6\,
      O(0) => \^r_count_reg[19]\(0),
      S(3) => \r_Count[19]_i_114_n_0\,
      S(2) => \r_Count[19]_i_115_n_0\,
      S(1) => \r_Count[19]_i_116_n_0\,
      S(0) => \r_Count[19]_i_117_n_0\
    );
\r_Count_reg[19]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_i_89_n_0\,
      CO(2) => \r_Count_reg[19]_i_89_n_1\,
      CO(1) => \r_Count_reg[19]_i_89_n_2\,
      CO(0) => \r_Count_reg[19]_i_89_n_3\,
      CYINIT => '0',
      DI(3) => w_Time_Hours_1st_Digit_Inc,
      DI(2) => '0',
      DI(1) => w_Time_Hours_2nd_Digit_Inc,
      DI(0) => '1',
      O(3) => \r_Count_reg[19]_i_89_n_4\,
      O(2 downto 0) => \^r_count_reg[15]_0\(2 downto 0),
      S(3) => \r_Count[19]_i_120_n_0\,
      S(2) => \r_Count[19]_i_121_n_0\,
      S(1) => \r_Count[19]_i_122_n_0\,
      S(0) => \r_Count[19]_i_123_n_0\
    );
\r_Count_reg[23]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_66_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_110_CO_UNCONNECTED\(3),
      CO(2) => \^r_count_reg[23]_17\(0),
      CO(1) => \NLW_r_Count_reg[23]_i_110_CO_UNCONNECTED\(1),
      CO(0) => \r_Count_reg[23]_i_110_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => w_Alarm_Hours_2nd_Digit_Inc,
      DI(0) => \r_Count[23]_i_143__0_n_0\,
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_110_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_Count_reg[23]_16\(3 downto 2),
      S(3 downto 2) => B"01",
      S(1) => \r_Count[23]_i_144__0_n_0\,
      S(0) => \r_Count[23]_i_145__0_n_0\
    );
\r_Count_reg[23]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_79_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_113_CO_UNCONNECTED\(3),
      CO(2) => \^r_count_reg[23]_0\(0),
      CO(1) => \NLW_r_Count_reg[23]_i_113_CO_UNCONNECTED\(1),
      CO(0) => \r_Count_reg[23]_i_113_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => w_Time_Hours_2nd_Digit_Inc,
      DI(0) => \r_Count[23]_i_146_n_0\,
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_113_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_count_reg[23]\(2 downto 1),
      S(3 downto 2) => B"01",
      S(1) => \r_Count[23]_i_147_n_0\,
      S(0) => \r_Count[23]_i_148_n_0\
    );
\r_Count_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_13__0_n_0\,
      CO(3) => \r_Count_reg[23]_i_12_n_0\,
      CO(2) => \r_Count_reg[23]_i_12_n_1\,
      CO(1) => \r_Count_reg[23]_i_12_n_2\,
      CO(0) => \r_Count_reg[23]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_9(10 downto 7),
      O(3 downto 0) => \^p_1_out0_0\(18 downto 15),
      S(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_12(3 downto 0)
    );
\r_Count_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_13_n_0\,
      CO(3) => \r_Count_reg[23]_i_13_n_0\,
      CO(2) => \r_Count_reg[23]_i_13_n_1\,
      CO(1) => \r_Count_reg[23]_i_13_n_2\,
      CO(0) => \r_Count_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[23]_12\(10 downto 7),
      O(3 downto 0) => \r_Count_reg[23]_13\(3 downto 0),
      S(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_7(3 downto 0)
    );
\r_Count_reg[23]_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_148_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_148_n_3\,
      CYINIT => \^r_count_reg[19]_8\(1),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_148_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[23]_i_148_n_6\,
      O(0) => \NLW_r_Count_reg[23]_i_148_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \r_Count[23]_i_159__0_n_0\,
      S(0) => '1'
    );
\r_Count_reg[23]_i_149\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_79_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_149_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_3\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_149_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Count_reg[23]_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_151_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_151_n_3\,
      CYINIT => \^di\(1),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_151_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[23]_i_151_n_6\,
      O(0) => \NLW_r_Count_reg[23]_i_151_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \r_Count[23]_i_162_n_0\,
      S(0) => '1'
    );
\r_Count_reg[23]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_169_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_169_n_3\,
      CYINIT => \^r_count_reg[23]_17\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_169_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[23]_22\(0),
      O(0) => \NLW_r_Count_reg[23]_i_169_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \r_Count[23]_i_176__0_n_0\,
      S(0) => '1'
    );
\r_Count_reg[23]_i_172\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_172_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_172_n_3\,
      CYINIT => \^r_count_reg[23]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_172_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[23]_15\(0),
      O(0) => \NLW_r_Count_reg[23]_i_172_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \r_Count[23]_i_179_n_0\,
      S(0) => '1'
    );
\r_Count_reg[23]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_12_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => r_Minutes_1st_Digit_Dec_reg_9(11),
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_25_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^p_1_out0_0\(20 downto 19),
      S(3 downto 2) => B"00",
      S(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_13(1 downto 0)
    );
\r_Count_reg[23]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_13_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_26_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^r_count_reg[23]_12\(11),
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_26_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_Count_reg[23]_14\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_8(1 downto 0)
    );
\r_Count_reg[23]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_10_n_0\,
      CO(3) => \r_Count_reg[23]_i_27_n_0\,
      CO(2) => \r_Count_reg[23]_i_27_n_1\,
      CO(1) => \r_Count_reg[23]_i_27_n_2\,
      CO(0) => \r_Count_reg[23]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[23]_18\(10 downto 7),
      O(3 downto 0) => \r_Count_reg[23]_19\(3 downto 0),
      S(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_14(3 downto 0)
    );
\r_Count_reg[23]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_16_n_0\,
      CO(3) => \r_Count_reg[23]_i_28_n_0\,
      CO(2) => \r_Count_reg[23]_i_28_n_1\,
      CO(1) => \r_Count_reg[23]_i_28_n_2\,
      CO(0) => \r_Count_reg[23]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[23]_4\(14 downto 11),
      O(3 downto 0) => \r_Count_reg[23]_5\(3 downto 0),
      S(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_7(3 downto 0)
    );
\r_Count_reg[23]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_31_n_0\,
      CO(3) => \r_Count_reg[23]_i_30_n_0\,
      CO(2) => \r_Count_reg[23]_i_30_n_1\,
      CO(1) => \r_Count_reg[23]_i_30_n_2\,
      CO(0) => \r_Count_reg[23]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^r_count_reg[23]_10\(3 downto 1),
      DI(0) => r_Minutes_1st_Digit_Dec_reg_2(0),
      O(3 downto 0) => \^r_count_reg[23]_12\(11 downto 8),
      S(3 downto 1) => r_Minutes_2nd_Digit_Dec_reg_0(2 downto 0),
      S(0) => \r_Count[23]_i_57_n_0\
    );
\r_Count_reg[23]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_29_n_0\,
      CO(3) => \r_Count_reg[23]_i_31_n_0\,
      CO(2) => \r_Count_reg[23]_i_31_n_1\,
      CO(1) => \r_Count_reg[23]_i_31_n_2\,
      CO(0) => \r_Count_reg[23]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^r_count_reg[23]_9\(2 downto 1),
      DI(1) => r_Minutes_1st_Digit_Dec_reg_1(0),
      DI(0) => \r_Count_reg[23]_i_58_n_7\,
      O(3 downto 0) => \^r_count_reg[23]_12\(7 downto 4),
      S(3) => \r_Count[23]_i_60_n_0\,
      S(2) => r_Minutes_2nd_Digit_Dec_reg(0),
      S(1) => \r_Count[23]_i_62__0_n_0\,
      S(0) => \r_Count[23]_i_63_n_0\
    );
\r_Count_reg[23]_i_39__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_27_n_0\,
      CO(3 downto 0) => \NLW_r_Count_reg[23]_i_39__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Count_reg[23]_i_39__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_Count_reg[23]_20\(0),
      S(3 downto 1) => B"000",
      S(0) => r_Minutes_1st_Digit_Inc_reg_15(0)
    );
\r_Count_reg[23]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_28_n_0\,
      CO(3 downto 0) => \NLW_r_Count_reg[23]_i_40_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Count_reg[23]_i_40_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_Count_reg[23]_6\(0),
      S(3 downto 1) => B"000",
      S(0) => r_Minutes_1st_Digit_Inc_reg_8(0)
    );
\r_Count_reg[23]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_23_n_0\,
      CO(3) => \r_Count_reg[23]_i_42_n_0\,
      CO(2) => \r_Count_reg[23]_i_42_n_1\,
      CO(1) => \r_Count_reg[23]_i_42_n_2\,
      CO(0) => \r_Count_reg[23]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => r_Minutes_1st_Digit_Inc_reg_11(2 downto 0),
      DI(0) => \slv_reg3_reg[8]_2\(3),
      O(3 downto 0) => \^r_count_reg[23]_18\(10 downto 7),
      S(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_12(3 downto 0)
    );
\r_Count_reg[23]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_34_n_0\,
      CO(3) => \r_Count_reg[23]_i_43_n_0\,
      CO(2) => \r_Count_reg[23]_i_43_n_1\,
      CO(1) => \r_Count_reg[23]_i_43_n_2\,
      CO(0) => \r_Count_reg[23]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[23]_1\(3 downto 0),
      O(3 downto 0) => \^r_count_reg[23]_4\(14 downto 11),
      S(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_5(3 downto 0)
    );
\r_Count_reg[23]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_57_n_0\,
      CO(3) => \r_Count_reg[23]_i_51_n_0\,
      CO(2) => \r_Count_reg[23]_i_51_n_1\,
      CO(1) => \r_Count_reg[23]_i_51_n_2\,
      CO(0) => \r_Count_reg[23]_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[19]_18\(3 downto 0),
      O(3 downto 1) => \r_Count_reg[19]_13\(3 downto 1),
      O(0) => \^r_count_reg[19]_14\(0),
      S(3 downto 0) => \slv_reg3_reg[15]_0\(3 downto 0)
    );
\r_Count_reg[23]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_58_n_0\,
      CO(3) => \r_Count_reg[23]_i_52_n_0\,
      CO(2) => \r_Count_reg[23]_i_52_n_1\,
      CO(1) => \r_Count_reg[23]_i_52_n_2\,
      CO(0) => \r_Count_reg[23]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_count_reg[23]_8\(3 downto 0),
      O(3 downto 0) => \^r_count_reg[23]_10\(3 downto 0),
      S(3 downto 0) => \r_Time_State_reg[0]_3\(3 downto 0)
    );
\r_Count_reg[23]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_42_n_0\,
      CO(3) => \r_Count_reg[23]_i_57_n_0\,
      CO(2) => \r_Count_reg[23]_i_57_n_1\,
      CO(1) => \r_Count_reg[23]_i_57_n_2\,
      CO(0) => \r_Count_reg[23]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => r_Hours_1st_Digit_Dec_reg_2(0),
      DI(2 downto 1) => \^r_count_reg[19]_16\(1 downto 0),
      DI(0) => \r_Count[23]_i_91_n_0\,
      O(3 downto 2) => \r_Count_reg[19]_11\(3 downto 2),
      O(1) => \^r_count_reg[19]_12\(0),
      O(0) => \r_Count_reg[19]_11\(0),
      S(3 downto 0) => r_Hours_1st_Digit_Dec_reg_3(3 downto 0)
    );
\r_Count_reg[23]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_53_n_0\,
      CO(3) => \r_Count_reg[23]_i_58_n_0\,
      CO(2) => \r_Count_reg[23]_i_58_n_1\,
      CO(1) => \r_Count_reg[23]_i_58_n_2\,
      CO(0) => \r_Count_reg[23]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => r_Hours_1st_Digit_Dec_reg_0(1),
      DI(2) => \^r_count_reg[23]_7\(0),
      DI(1) => \r_Count_reg[23]_i_93_n_7\,
      DI(0) => r_Hours_1st_Digit_Dec_reg_0(0),
      O(3 downto 1) => \^r_count_reg[23]_9\(2 downto 0),
      O(0) => \r_Count_reg[23]_i_58_n_7\,
      S(3) => r_Hours_1st_Digit_Dec_reg_1(0),
      S(2) => \r_Count[23]_i_96_n_0\,
      S(1) => \r_Count[23]_i_97_n_0\,
      S(0) => \r_Count[23]_i_98__0_n_0\
    );
\r_Count_reg[23]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_30_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_78_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_78_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^r_count_reg[23]_11\(0),
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_78_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_count_reg[23]_12\(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Time_State_reg[0]_5\(1 downto 0)
    );
\r_Count_reg[23]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_59_n_0\,
      CO(3) => \r_Count_reg[23]_i_79_n_0\,
      CO(2) => \r_Count_reg[23]_i_79_n_1\,
      CO(1) => \r_Count_reg[23]_i_79_n_2\,
      CO(0) => \r_Count_reg[23]_i_79_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^r_count_reg[23]\(2 downto 0),
      DI(0) => r_Minutes_1st_Digit_Inc_reg_1(0),
      O(3) => \^r_count_reg[23]_2\(0),
      O(2 downto 0) => \^r_count_reg[23]_1\(3 downto 1),
      S(3 downto 1) => \r_Time_State_reg[0]_2\(2 downto 0),
      S(0) => \r_Count[23]_i_118__0_n_0\
    );
\r_Count_reg[23]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_42_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_81_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => r_Minutes_1st_Digit_Inc_reg_11(3),
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_81_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_count_reg[23]_18\(12 downto 11),
      S(3 downto 2) => B"00",
      S(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_13(1 downto 0)
    );
\r_Count_reg[23]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_83_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_82_CO_UNCONNECTED\(3),
      CO(2) => \^r_count_reg[19]_8\(1),
      CO(1) => \NLW_r_Count_reg[23]_i_82_CO_UNCONNECTED\(1),
      CO(0) => \r_Count_reg[23]_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => w_Alarm_Hours_2nd_Digit_Dec,
      DI(0) => w_Alarm_Hours_1st_Digit_Dec,
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_82_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_count_reg[19]_8\(0),
      O(0) => \^r_count_reg[19]_18\(3),
      S(3 downto 2) => B"01",
      S(1) => \r_Count[23]_i_120__0_n_0\,
      S(0) => \r_Count[23]_i_121__0_n_0\
    );
\r_Count_reg[23]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[23]_i_83_n_0\,
      CO(2) => \r_Count_reg[23]_i_83_n_1\,
      CO(1) => \r_Count_reg[23]_i_83_n_2\,
      CO(0) => \r_Count_reg[23]_i_83_n_3\,
      CYINIT => \^r_count_reg[19]_16\(1),
      DI(3) => \r_Count[23]_i_122_n_0\,
      DI(2) => \r_Count[23]_i_123__0_n_0\,
      DI(1) => \r_Count[23]_i_124_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_count_reg[19]_18\(2 downto 0),
      O(0) => \NLW_r_Count_reg[23]_i_83_O_UNCONNECTED\(0),
      S(3) => \r_Count[23]_i_125__0_n_0\,
      S(2) => \r_Count[23]_i_126__0_n_0\,
      S(1) => \r_Count[23]_i_127__0_n_0\,
      S(0) => '1'
    );
\r_Count_reg[23]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_43_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_84_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^r_count_reg[23]_2\(0),
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_84_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_count_reg[23]_4\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_6(1 downto 0)
    );
\r_Count_reg[23]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_86_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_85_CO_UNCONNECTED\(3),
      CO(2) => \^di\(1),
      CO(1) => \NLW_r_Count_reg[23]_i_85_CO_UNCONNECTED\(1),
      CO(0) => \r_Count_reg[23]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => w_Time_Hours_2nd_Digit_Dec,
      DI(0) => w_Time_Hours_1st_Digit_Dec,
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_85_O_UNCONNECTED\(3 downto 2),
      O(1) => \^di\(0),
      O(0) => \^r_count_reg[23]_8\(3),
      S(3 downto 2) => B"01",
      S(1) => \r_Count[23]_i_123_n_0\,
      S(0) => \r_Count[23]_i_124__0_n_0\
    );
\r_Count_reg[23]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[23]_i_86_n_0\,
      CO(2) => \r_Count_reg[23]_i_86_n_1\,
      CO(1) => \r_Count_reg[23]_i_86_n_2\,
      CO(0) => \r_Count_reg[23]_i_86_n_3\,
      CYINIT => \^r_count_reg[23]_7\(0),
      DI(3) => \r_Count[23]_i_125_n_0\,
      DI(2) => \r_Count[23]_i_126_n_0\,
      DI(1) => \r_Count[23]_i_127_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_count_reg[23]_8\(2 downto 0),
      O(0) => \NLW_r_Count_reg[23]_i_86_O_UNCONNECTED\(0),
      S(3) => \r_Count[23]_i_128__0_n_0\,
      S(2) => \r_Count[23]_i_129__0_n_0\,
      S(1) => \r_Count[23]_i_130__0_n_0\,
      S(0) => '1'
    );
\r_Count_reg[23]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_51_n_0\,
      CO(3 downto 2) => \NLW_r_Count_reg[23]_i_88_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Count_reg[23]_i_88_n_2\,
      CO(0) => \r_Count_reg[23]_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^r_count_reg[19]_8\(1 downto 0),
      O(3) => \NLW_r_Count_reg[23]_i_88_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_Count_reg[23]_21\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Count[23]_i_128_n_0\,
      S(1) => '1',
      S(0) => \slv_reg3_reg[15]_1\(0)
    );
\r_Count_reg[23]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_56_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_90_CO_UNCONNECTED\(3),
      CO(2) => \^r_count_reg[19]_16\(1),
      CO(1) => \NLW_r_Count_reg[23]_i_90_CO_UNCONNECTED\(1),
      CO(0) => \r_Count_reg[23]_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count[23]_i_130_n_0\,
      DI(0) => \r_Count[23]_i_124_n_0\,
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_90_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[19]_17\(0),
      O(0) => \^r_count_reg[19]_16\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Count[23]_i_131__0_n_0\,
      S(0) => \slv_reg3_reg[13]\(0)
    );
\r_Count_reg[23]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_52_n_0\,
      CO(3 downto 2) => \NLW_r_Count_reg[23]_i_91_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Count_reg[23]_i_91_n_2\,
      CO(0) => \r_Count_reg[23]_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^di\(1 downto 0),
      O(3) => \NLW_r_Count_reg[23]_i_91_O_UNCONNECTED\(3),
      O(2 downto 0) => \^r_count_reg[23]_11\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Count[23]_i_131_n_0\,
      S(1) => '1',
      S(0) => \r_Time_State_reg[0]_4\(0)
    );
\r_Count_reg[23]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_73_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_93_CO_UNCONNECTED\(3),
      CO(2) => \^r_count_reg[23]_7\(0),
      CO(1) => \NLW_r_Count_reg[23]_i_93_CO_UNCONNECTED\(1),
      CO(0) => \r_Count_reg[23]_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count[23]_i_133_n_0\,
      DI(0) => \r_Count[23]_i_127_n_0\,
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_93_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[23]_i_93_n_6\,
      O(0) => \r_Count_reg[23]_i_93_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Count[23]_i_134__0_n_0\,
      S(0) => \r_Count[23]_i_135_n_0\
    );
\r_Count_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[7]_i_10_n_0\,
      CO(2) => \r_Count_reg[7]_i_10_n_1\,
      CO(1) => \r_Count_reg[7]_i_10_n_2\,
      CO(0) => \r_Count_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[7]_i_13_n_0\,
      DI(2) => '0',
      DI(1) => w_Time_Seconds_1st_Digit_Inc,
      DI(0) => '0',
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \r_Count[7]_i_15__0_n_0\,
      S(2) => \r_Count[7]_i_16__0_n_0\,
      S(1 downto 0) => r_Seconds_1st_Digit_Inc_reg(1 downto 0)
    );
\r_Count_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[7]_i_11_n_0\,
      CO(2) => \r_Count_reg[7]_i_11_n_1\,
      CO(1) => \r_Count_reg[7]_i_11_n_2\,
      CO(0) => \r_Count_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => w_Time_Seconds_2nd_Digit_Dec,
      DI(0) => '0',
      O(3 downto 1) => \^p_1_out0\(2 downto 0),
      O(0) => \NLW_r_Count_reg[7]_i_11_O_UNCONNECTED\(0),
      S(3) => \slv_reg3_reg[5]\(0),
      S(2) => \r_Count[7]_i_21__0_n_0\,
      S(1) => \r_Count[7]_i_22_n_0\,
      S(0) => '0'
    );
\r_Count_reg[7]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[7]_i_11__0_n_0\,
      CO(2) => \r_Count_reg[7]_i_11__0_n_1\,
      CO(1) => \r_Count_reg[7]_i_11__0_n_2\,
      CO(0) => \r_Count_reg[7]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[7]_i_17__0_n_0\,
      DI(2) => '0',
      DI(1) => w_Alarm_Seconds_1st_Digit_Inc,
      DI(0) => '0',
      O(3 downto 0) => \^r_count_reg[7]_4\(3 downto 0),
      S(3) => \r_Count[7]_i_19__0_n_0\,
      S(2) => \r_Count[7]_i_20_n_0\,
      S(1) => \r_Count[7]_i_21_n_0\,
      S(0) => \slv_reg3_reg[6]_0\(0)
    );
\r_Count_reg[7]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[7]_i_12__0_n_0\,
      CO(2) => \r_Count_reg[7]_i_12__0_n_1\,
      CO(1) => \r_Count_reg[7]_i_12__0_n_2\,
      CO(0) => \r_Count_reg[7]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => w_Alarm_Seconds_2nd_Digit_Dec,
      DI(0) => '0',
      O(3 downto 1) => \^p_1_out0_0\(2 downto 0),
      O(0) => \NLW_r_Count_reg[7]_i_12__0_O_UNCONNECTED\(0),
      S(3) => \slv_reg3_reg[5]_0\(0),
      S(2) => \r_Count[7]_i_25_n_0\,
      S(1) => \r_Count[7]_i_26__0_n_0\,
      S(0) => '0'
    );
\r_Count_reg[7]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Count_reg[7]_i_27_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[7]_1\(0),
      CO(1) => \NLW_r_Count_reg[7]_i_27_CO_UNCONNECTED\(1),
      CO(0) => \r_Count_reg[7]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => w_Time_Seconds_2nd_Digit_Inc,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Count_reg[7]_i_27_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_count_reg[23]_4\(0),
      O(0) => \NLW_r_Count_reg[7]_i_27_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Count[7]_i_29_n_0\,
      S(0) => '0'
    );
\r_Count_reg[7]_i_27__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Count_reg[7]_i_27__0_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[7]_i_27__0_n_1\,
      CO(1) => \NLW_r_Count_reg[7]_i_27__0_CO_UNCONNECTED\(1),
      CO(0) => \r_Count_reg[7]_i_27__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => w_Alarm_Seconds_2nd_Digit_Inc,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Count_reg[7]_i_27__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[7]_6\(0),
      O(0) => \NLW_r_Count_reg[7]_i_27__0_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Count[7]_i_29__0_n_0\,
      S(0) => '0'
    );
\r_Time_State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000FFF1"
    )
        port map (
      I0 => Q(0),
      I1 => i_Reset,
      I2 => r_Time_State(1),
      I3 => r_Time_State(0),
      I4 => Q(2),
      I5 => i_Encoder_Enable,
      O => \r_Time_State[0]_i_1_n_0\
    );
\r_Time_State[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF10FF10FF10000"
    )
        port map (
      I0 => Q(0),
      I1 => i_Reset,
      I2 => r_Time_State(1),
      I3 => r_Time_State(0),
      I4 => Q(2),
      I5 => i_Encoder_Enable,
      O => \r_Time_State[1]_i_1_n_0\
    );
\r_Time_State_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Time_State[0]_i_1_n_0\,
      Q => r_Time_State(0)
    );
\r_Time_State_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Time_State[1]_i_1_n_0\,
      Q => r_Time_State(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Clk_100Hz : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Clk_100Hz,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Clk_1KHz : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Clk_1KHz,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_10 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    \r_Count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    r_Minutes_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Hours_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[12]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    w_Minutes_1st_Digit_Inc : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    \slv_reg3_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_10 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_10;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_10 is
  signal \r_Count[15]_i_70_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_72_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_73_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_77_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_78_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_79_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_80_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_115__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_47_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_47_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_47_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_47_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_48_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_48_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_48_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_48_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_76_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_76_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_76_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_76_n_3\ : STD_LOGIC;
  signal \^r_prev_signal\ : STD_LOGIC;
  signal \NLW_r_Count_reg[23]_i_146_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  r_Prev_Signal <= \^r_prev_signal\;
\r_Count[15]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => r_Hours_1st_Digit_Inc_reg_0(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Hours_1st_Digit_Inc_reg(3),
      O => \r_Count[15]_i_70_n_0\
    );
\r_Count[15]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFFFFF0D0000"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Minutes_1st_Digit_Inc,
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[10]_0\(0),
      I5 => r_Hours_1st_Digit_Inc_reg(1),
      O => \r_Count[15]_i_72_n_0\
    );
\r_Count[15]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999966669969"
    )
        port map (
      I0 => r_Hours_1st_Digit_Inc_reg(0),
      I1 => \slv_reg3_reg[10]_0\(0),
      I2 => Q(0),
      I3 => \^r_prev_signal\,
      I4 => w_Minutes_1st_Digit_Inc,
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count[15]_i_73_n_0\
    );
\r_Count[15]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAE55550051"
    )
        port map (
      I0 => \slv_reg3_reg[12]_0\(1),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Hours_1st_Digit_Inc_reg(0),
      O => \r_Count[15]_i_77_n_0\
    );
\r_Count[15]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \slv_reg3_reg[12]_0\(1),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \slv_reg3_reg[1]\,
      I5 => DI(2),
      O => \r_Count[15]_i_78_n_0\
    );
\r_Count[15]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAE55550051"
    )
        port map (
      I0 => \slv_reg3_reg[12]_0\(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \slv_reg3_reg[1]\,
      I5 => DI(2),
      O => \r_Count[15]_i_79_n_0\
    );
\r_Count[15]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \slv_reg3_reg[12]_0\(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \slv_reg3_reg[1]\,
      I5 => DI(0),
      O => \r_Count[15]_i_80_n_0\
    );
\r_Count[15]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAE55550051"
    )
        port map (
      I0 => \slv_reg3_reg[12]\(2),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \slv_reg3_reg[1]\,
      I5 => DI(0),
      O => \r_Count_reg[15]_1\(2)
    );
\r_Count[15]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \slv_reg3_reg[12]\(2),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \slv_reg3_reg[1]\,
      I5 => \slv_reg3_reg[12]\(1),
      O => \r_Count_reg[15]_1\(1)
    );
\r_Count[15]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0D000000F2"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Minutes_1st_Digit_Inc,
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[12]\(0),
      I5 => \slv_reg3_reg[12]\(1),
      O => \r_Count_reg[15]_1\(0)
    );
\r_Count[23]_i_115__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAE55550051"
    )
        port map (
      I0 => r_Hours_1st_Digit_Inc_reg_0(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Inc,
      I4 => \slv_reg3_reg[1]\,
      I5 => \slv_reg3_reg[14]\(1),
      O => \r_Count[23]_i_115__0_n_0\
    );
\r_Count_reg[15]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_48_n_0\,
      CO(3) => \r_Count_reg[15]_i_47_n_0\,
      CO(2) => \r_Count_reg[15]_i_47_n_1\,
      CO(1) => \r_Count_reg[15]_i_47_n_2\,
      CO(0) => \r_Count_reg[15]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_Hours_1st_Digit_Inc_reg(3 downto 0),
      O(3) => \r_Count_reg[23]\(0),
      O(2 downto 0) => \r_Count_reg[15]\(3 downto 1),
      S(3) => \r_Count[15]_i_70_n_0\,
      S(2) => \slv_reg3_reg[10]\(0),
      S(1) => \r_Count[15]_i_72_n_0\,
      S(0) => \r_Count[15]_i_73_n_0\
    );
\r_Count_reg[15]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Minutes_1st_Digit_Inc_reg(0),
      CO(3) => \r_Count_reg[15]_i_48_n_0\,
      CO(2) => \r_Count_reg[15]_i_48_n_1\,
      CO(1) => \r_Count_reg[15]_i_48_n_2\,
      CO(0) => \r_Count_reg[15]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \r_Count_reg[15]\(0),
      O(2 downto 0) => \r_Count_reg[15]_0\(2 downto 0),
      S(3) => \r_Count[15]_i_77_n_0\,
      S(2) => \r_Count[15]_i_78_n_0\,
      S(1) => \r_Count[15]_i_79_n_0\,
      S(0) => \r_Count[15]_i_80_n_0\
    );
\r_Count_reg[23]_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_76_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_146_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_146_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Count_reg[23]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_47_n_0\,
      CO(3) => \r_Count_reg[23]_i_76_n_0\,
      CO(2) => \r_Count_reg[23]_i_76_n_1\,
      CO(1) => \r_Count_reg[23]_i_76_n_2\,
      CO(0) => \r_Count_reg[23]_i_76_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \slv_reg3_reg[14]\(3 downto 0),
      O(3) => \r_Count_reg[23]_0\(0),
      O(2 downto 0) => \r_Count_reg[23]\(3 downto 1),
      S(3 downto 1) => \slv_reg3_reg[14]_0\(2 downto 0),
      S(0) => \r_Count[23]_i_115__0_n_0\
    );
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => \^r_prev_signal\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_11 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    \r_Count_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    r_Hours_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    w_Minutes_2nd_Digit_Dec : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    r_Hours_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_11 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_11;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_11 is
  signal \^r_prev_signal\ : STD_LOGIC;
begin
  r_Prev_Signal <= \^r_prev_signal\;
\r_Count[19]_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999966669969"
    )
        port map (
      I0 => r_Hours_1st_Digit_Dec_reg(0),
      I1 => r_Hours_1st_Digit_Dec_reg(1),
      I2 => Q(0),
      I3 => \^r_prev_signal\,
      I4 => w_Minutes_2nd_Digit_Dec,
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count_reg[19]\(0)
    );
\r_Count[23]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550051AAAAFFAE"
    )
        port map (
      I0 => r_Hours_1st_Digit_Dec_reg_0(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_2nd_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Hours_1st_Digit_Dec_reg_1(1),
      O => \r_Count_reg[19]_0\(2)
    );
\r_Count[23]_i_94__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => r_Hours_1st_Digit_Dec_reg_0(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_2nd_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Hours_1st_Digit_Dec_reg_1(0),
      O => \r_Count_reg[19]_0\(1)
    );
\r_Count[23]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000000F2FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Minutes_2nd_Digit_Dec,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Hours_1st_Digit_Dec_reg(1),
      I5 => r_Hours_1st_Digit_Dec_reg_1(0),
      O => \r_Count_reg[19]_0\(0)
    );
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => \^r_prev_signal\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_12 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_12 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_12;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_12 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_13 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_13 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_13;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_13 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_14 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    \r_Count_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    w_Seconds_1st_Digit_Inc : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_14 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_14;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_14 is
  signal \^r_prev_signal\ : STD_LOGIC;
begin
  r_Prev_Signal <= \^r_prev_signal\;
\r_Count[15]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F20000FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Seconds_1st_Digit_Inc,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Seconds_2nd_Digit_Inc_reg(1),
      I5 => r_Seconds_2nd_Digit_Inc_reg(2),
      O => \r_Count_reg[15]\(1)
    );
\r_Count[15]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D00F200F2FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Seconds_1st_Digit_Inc,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Seconds_2nd_Digit_Inc_reg(1),
      I5 => r_Seconds_2nd_Digit_Inc_reg(0),
      O => \r_Count_reg[15]\(0)
    );
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => \^r_prev_signal\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_15 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    w_Seconds_2nd_Digit_Dec : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    r_Minutes_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_15 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_15;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_15 is
  signal \^r_prev_signal\ : STD_LOGIC;
begin
  r_Prev_Signal <= \^r_prev_signal\;
\r_Count[11]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F20000FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Seconds_2nd_Digit_Dec,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Minutes_1st_Digit_Dec_reg(1),
      I5 => r_Minutes_1st_Digit_Dec_reg(2),
      O => \r_Count_reg[11]\(1)
    );
\r_Count[11]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D00F200F2FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Seconds_2nd_Digit_Dec,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Minutes_1st_Digit_Dec_reg(1),
      I5 => r_Minutes_1st_Digit_Dec_reg(0),
      O => \r_Count_reg[11]\(0)
    );
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => \^r_prev_signal\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_16 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    w_Seconds_2nd_Digit_Inc : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    r_Minutes_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_16 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_16;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_16 is
  signal \^r_prev_signal\ : STD_LOGIC;
begin
  r_Prev_Signal <= \^r_prev_signal\;
\r_Count[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D00F200F2FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Minutes_1st_Digit_Inc_reg(0),
      I5 => r_Seconds_2nd_Digit_Inc_reg(0),
      O => \r_Count_reg[11]_0\(0)
    );
\r_Count[11]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F20000FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Minutes_1st_Digit_Inc_reg(2),
      I5 => r_Minutes_1st_Digit_Inc_reg(3),
      O => \r_Count_reg[11]\(1)
    );
\r_Count[11]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D00F200F2FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Seconds_2nd_Digit_Inc,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Minutes_1st_Digit_Inc_reg(2),
      I5 => r_Minutes_1st_Digit_Inc_reg(1),
      O => \r_Count_reg[11]\(0)
    );
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => \^r_prev_signal\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_3 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Encoder_A_Debounced : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_3 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_3;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_3 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Encoder_A_Debounced,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Encoder_Change_Mode_Debounced : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Encoder_Change_Mode_Debounced,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    w_Hours_1st_Digit_Dec : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5 is
  signal \^r_prev_signal\ : STD_LOGIC;
begin
  r_Prev_Signal <= \^r_prev_signal\;
\r_Count[23]_i_132__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Hours_1st_Digit_Dec,
      I3 => \slv_reg3_reg[1]\,
      O => S(0)
    );
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => \^r_prev_signal\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    w_Hours_2nd_Digit_Dec : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7 is
  signal \^r_prev_signal\ : STD_LOGIC;
begin
  r_Prev_Signal <= \^r_prev_signal\;
\r_Count[15]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0D"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Hours_2nd_Digit_Dec,
      I3 => \slv_reg3_reg[1]\,
      O => S(0)
    );
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => \^r_prev_signal\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_8 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_8 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_8;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_8 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_9 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \r_Count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    r_Minutes_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_2nd_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_2nd_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_2nd_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[15]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    w_Minutes_1st_Digit_Dec : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    \slv_reg3_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_2nd_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_9 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_9;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_9 is
  signal \r_Count[19]_i_44__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_45__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_46__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_47__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_56_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_59__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_61_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_62_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_27_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_27_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_27_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_27_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_30__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_30__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_30__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_30__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_75_n_3\ : STD_LOGIC;
  signal \^r_prev_signal\ : STD_LOGIC;
  signal \NLW_r_Count_reg[23]_i_75_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  r_Prev_Signal <= \^r_prev_signal\;
\r_Count[15]_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAE55550051"
    )
        port map (
      I0 => \slv_reg3_reg[5]\(2),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Minutes_1st_Digit_Dec_reg_0(0),
      O => \r_Count_reg[15]\(2)
    );
\r_Count[15]_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \slv_reg3_reg[5]\(2),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => \slv_reg3_reg[5]\(1),
      O => \r_Count_reg[15]\(1)
    );
\r_Count[15]_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0D000000F2"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Minutes_1st_Digit_Dec,
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[5]\(0),
      I5 => \slv_reg3_reg[5]\(1),
      O => \r_Count_reg[15]\(0)
    );
\r_Count[19]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAE55550051"
    )
        port map (
      I0 => \slv_reg3_reg[5]_0\(1),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Minutes_2nd_Digit_Dec_reg(0),
      O => \r_Count[19]_i_44__0_n_0\
    );
\r_Count[19]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \slv_reg3_reg[5]_0\(1),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Minutes_1st_Digit_Dec_reg_0(2),
      O => \r_Count[19]_i_45__0_n_0\
    );
\r_Count[19]_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAE55550051"
    )
        port map (
      I0 => \slv_reg3_reg[5]_0\(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Minutes_1st_Digit_Dec_reg_0(2),
      O => \r_Count[19]_i_46__0_n_0\
    );
\r_Count[19]_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \slv_reg3_reg[5]_0\(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Minutes_1st_Digit_Dec_reg_0(0),
      O => \r_Count[19]_i_47__0_n_0\
    );
\r_Count[23]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAE55550051"
    )
        port map (
      I0 => r_Minutes_2nd_Digit_Dec_reg_4(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Minutes_2nd_Digit_Dec_reg_1(1),
      O => \r_Count[23]_i_56_n_0\
    );
\r_Count[23]_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => r_Minutes_2nd_Digit_Dec_reg_4(0),
      I1 => Q(0),
      I2 => \^r_prev_signal\,
      I3 => w_Minutes_1st_Digit_Dec,
      I4 => \slv_reg3_reg[1]\,
      I5 => r_Minutes_2nd_Digit_Dec_reg(3),
      O => \r_Count[23]_i_59__0_n_0\
    );
\r_Count[23]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000000F2FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_prev_signal\,
      I2 => w_Minutes_1st_Digit_Dec,
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Minutes_2nd_Digit_Dec_reg_3(0),
      I5 => r_Minutes_2nd_Digit_Dec_reg(2),
      O => \r_Count[23]_i_61_n_0\
    );
\r_Count[23]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999966669969"
    )
        port map (
      I0 => r_Minutes_2nd_Digit_Dec_reg(0),
      I1 => r_Minutes_2nd_Digit_Dec_reg_3(0),
      I2 => Q(0),
      I3 => \^r_prev_signal\,
      I4 => w_Minutes_1st_Digit_Dec,
      I5 => \slv_reg3_reg[1]\,
      O => \r_Count[23]_i_62_n_0\
    );
\r_Count_reg[19]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Minutes_1st_Digit_Dec_reg(0),
      CO(3) => \r_Count_reg[19]_i_27_n_0\,
      CO(2) => \r_Count_reg[19]_i_27_n_1\,
      CO(1) => \r_Count_reg[19]_i_27_n_2\,
      CO(0) => \r_Count_reg[19]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_0(3 downto 0),
      O(3 downto 0) => \r_Count_reg[23]\(3 downto 0),
      S(3) => \r_Count[19]_i_44__0_n_0\,
      S(2) => \r_Count[19]_i_45__0_n_0\,
      S(1) => \r_Count[19]_i_46__0_n_0\,
      S(0) => \r_Count[19]_i_47__0_n_0\
    );
\r_Count_reg[23]_i_29__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_30__0_n_0\,
      CO(3) => \r_Count_reg[23]_i_29__0_n_0\,
      CO(2) => \r_Count_reg[23]_i_29__0_n_1\,
      CO(1) => \r_Count_reg[23]_i_29__0_n_2\,
      CO(0) => \r_Count_reg[23]_i_29__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_Minutes_2nd_Digit_Dec_reg_1(3 downto 0),
      O(3 downto 0) => \r_Count_reg[23]\(11 downto 8),
      S(3 downto 1) => r_Minutes_2nd_Digit_Dec_reg_2(2 downto 0),
      S(0) => \r_Count[23]_i_56_n_0\
    );
\r_Count_reg[23]_i_30__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_27_n_0\,
      CO(3) => \r_Count_reg[23]_i_30__0_n_0\,
      CO(2) => \r_Count_reg[23]_i_30__0_n_1\,
      CO(1) => \r_Count_reg[23]_i_30__0_n_2\,
      CO(0) => \r_Count_reg[23]_i_30__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_Minutes_2nd_Digit_Dec_reg(3 downto 0),
      O(3 downto 0) => \r_Count_reg[23]\(7 downto 4),
      S(3) => \r_Count[23]_i_59__0_n_0\,
      S(2) => r_Minutes_2nd_Digit_Dec_reg_0(0),
      S(1) => \r_Count[23]_i_61_n_0\,
      S(0) => \r_Count[23]_i_62_n_0\
    );
\r_Count_reg[23]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_29__0_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_75_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_75_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \slv_reg3_reg[15]\(0),
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_75_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_Count_reg[23]\(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \slv_reg3_reg[15]_0\(1 downto 0)
    );
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => Q(0),
      Q => \^r_prev_signal\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Rotary_Encoder is
  port (
    w_Seconds_1st_Digit_Inc : out STD_LOGIC;
    w_Seconds_1st_Digit_Dec : out STD_LOGIC;
    w_Seconds_2nd_Digit_Inc : out STD_LOGIC;
    w_Seconds_2nd_Digit_Dec : out STD_LOGIC;
    w_Minutes_1st_Digit_Inc : out STD_LOGIC;
    w_Minutes_1st_Digit_Dec : out STD_LOGIC;
    w_Minutes_2nd_Digit_Inc : out STD_LOGIC;
    w_Minutes_2nd_Digit_Dec : out STD_LOGIC;
    w_Hours_1st_Digit_Inc : out STD_LOGIC;
    w_Hours_1st_Digit_Dec : out STD_LOGIC;
    w_Hours_2nd_Digit_Inc : out STD_LOGIC;
    w_Hours_2nd_Digit_Dec : out STD_LOGIC;
    \r_Count_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \r_BCD_Num_reg[15]\ : out STD_LOGIC;
    \r_BCD_Num_reg[11]\ : out STD_LOGIC;
    \r_BCD_Num_reg[18]\ : out STD_LOGIC;
    \r_BCD_Num_reg[22]\ : out STD_LOGIC;
    \r_BCD_Num_reg[25]\ : out STD_LOGIC;
    \r_BCD_Num_reg[29]\ : out STD_LOGIC;
    \r_BCD_Num_reg[3]\ : out STD_LOGIC;
    \r_BCD_Num_reg[7]\ : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC;
    \r_Time_State_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Prev_Signal : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    \slv_reg3_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Prev_Signal_0 : in STD_LOGIC;
    r_Seconds_2nd_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Prev_Signal_1 : in STD_LOGIC;
    r_Hours_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Prev_Signal_2 : in STD_LOGIC;
    \slv_reg3_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Prev_Signal_3 : in STD_LOGIC;
    \slv_reg3_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_2nd_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Prev_Signal_4 : in STD_LOGIC;
    \slv_reg3_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Time_State_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Encoder_A_Debounced : in STD_LOGIC;
    r_Prev_Signal_5 : in STD_LOGIC;
    w_Encoder_B_Debounced : in STD_LOGIC;
    w_Alarm_Time : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_Change_Alarm : in STD_LOGIC;
    w_Time : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC;
    \r_Count_reg[23]_4\ : in STD_LOGIC;
    \r_Count_reg[23]_5\ : in STD_LOGIC;
    \r_Count_reg[23]_6\ : in STD_LOGIC;
    i_Encoder_Enable : in STD_LOGIC;
    r_Prev_Signal_6 : in STD_LOGIC;
    w_Encoder_Change_Mode_Debounced : in STD_LOGIC;
    w_Clk_1Hz : in STD_LOGIC;
    w_Reset_Control : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Rotary_Encoder : entity is "Rotary_Encoder";
end Alarm_Clock_Alarm_Clock_0_1_Rotary_Encoder;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Rotary_Encoder is
  signal \r_BCD_Num[31]_i_5_n_0\ : STD_LOGIC;
  signal \^r_bcd_num_reg[11]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[15]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[18]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[22]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[25]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[29]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[3]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[7]\ : STD_LOGIC;
  signal \r_Count[15]_i_36_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_38_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_42_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_56_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_57_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_61_n_0\ : STD_LOGIC;
  signal \^r_count_reg[11]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[15]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[15]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_Count_reg[15]_i_21_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_21_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_21_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_43_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_43_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_43_n_3\ : STD_LOGIC;
  signal r_Digit_Sel : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \r_Digit_Sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[5]_i_1_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[5]_i_2_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_Digit_Sel[7]_i_4_n_0\ : STD_LOGIC;
  signal r_Hours_1st_Digit_Dec : STD_LOGIC;
  signal r_Hours_1st_Digit_Inc_i_1_n_0 : STD_LOGIC;
  signal r_Hours_2nd_Digit_Inc_i_1_n_0 : STD_LOGIC;
  signal r_Minutes_1st_Digit_Inc_i_1_n_0 : STD_LOGIC;
  signal r_Minutes_2nd_Digit_Inc_i_1_n_0 : STD_LOGIC;
  signal r_Seconds_1st_Digit_Inc_i_1_n_0 : STD_LOGIC;
  signal r_Seconds_1st_Digit_Inc_i_2_n_0 : STD_LOGIC;
  signal r_Seconds_1st_Digit_Inc_i_3_n_0 : STD_LOGIC;
  signal r_Seconds_2nd_Digit_Inc_i_1_n_0 : STD_LOGIC;
  signal r_State : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_State[1]_i_1_n_0\ : STD_LOGIC;
  signal w_Blink_Segment_Num : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^w_minutes_1st_digit_dec\ : STD_LOGIC;
  signal \^w_minutes_1st_digit_inc\ : STD_LOGIC;
  signal \^w_minutes_2nd_digit_dec\ : STD_LOGIC;
  signal \^w_seconds_1st_digit_inc\ : STD_LOGIC;
  signal \^w_seconds_2nd_digit_dec\ : STD_LOGIC;
  signal \^w_seconds_2nd_digit_inc\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_BCD_Num[11]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_BCD_Num[15]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_BCD_Num[19]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \r_BCD_Num[23]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \r_BCD_Num[27]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_BCD_Num[31]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_BCD_Num[3]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \r_BCD_Num[7]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \r_Digit_Sel[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_Digit_Sel[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_Digit_Sel[5]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_Digit_Sel[7]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of r_Hours_1st_Digit_Inc_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of r_Hours_2nd_Digit_Inc_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of r_Minutes_1st_Digit_Inc_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of r_Minutes_2nd_Digit_Inc_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of r_Seconds_1st_Digit_Inc_i_2 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of r_Seconds_2nd_Digit_Inc_i_1 : label is "soft_lutpair34";
begin
  \r_BCD_Num_reg[11]\ <= \^r_bcd_num_reg[11]\;
  \r_BCD_Num_reg[15]\ <= \^r_bcd_num_reg[15]\;
  \r_BCD_Num_reg[18]\ <= \^r_bcd_num_reg[18]\;
  \r_BCD_Num_reg[22]\ <= \^r_bcd_num_reg[22]\;
  \r_BCD_Num_reg[25]\ <= \^r_bcd_num_reg[25]\;
  \r_BCD_Num_reg[29]\ <= \^r_bcd_num_reg[29]\;
  \r_BCD_Num_reg[3]\ <= \^r_bcd_num_reg[3]\;
  \r_BCD_Num_reg[7]\ <= \^r_bcd_num_reg[7]\;
  \r_Count_reg[11]\(2 downto 0) <= \^r_count_reg[11]\(2 downto 0);
  \r_Count_reg[11]_0\(2 downto 0) <= \^r_count_reg[11]_0\(2 downto 0);
  \r_Count_reg[15]\(1 downto 0) <= \^r_count_reg[15]\(1 downto 0);
  \r_Count_reg[15]_1\(1 downto 0) <= \^r_count_reg[15]_1\(1 downto 0);
  w_Minutes_1st_Digit_Dec <= \^w_minutes_1st_digit_dec\;
  w_Minutes_1st_Digit_Inc <= \^w_minutes_1st_digit_inc\;
  w_Minutes_2nd_Digit_Dec <= \^w_minutes_2nd_digit_dec\;
  w_Seconds_1st_Digit_Inc <= \^w_seconds_1st_digit_inc\;
  w_Seconds_2nd_Digit_Dec <= \^w_seconds_2nd_digit_dec\;
  w_Seconds_2nd_Digit_Inc <= \^w_seconds_2nd_digit_inc\;
\r_BCD_Num[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[11]\,
      I1 => w_Alarm_Time(3),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(3),
      O => D(4)
    );
\r_BCD_Num[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => w_Blink_Segment_Num(1),
      I1 => w_Blink_Segment_Num(0),
      I2 => \r_BCD_Num[31]_i_5_n_0\,
      I3 => w_Blink_Segment_Num(2),
      O => \^r_bcd_num_reg[11]\
    );
\r_BCD_Num[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\,
      I1 => w_Alarm_Time(4),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(4),
      O => D(5)
    );
\r_BCD_Num[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\,
      I1 => w_Alarm_Time(5),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(5),
      O => D(6)
    );
\r_BCD_Num[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\,
      I1 => w_Alarm_Time(6),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(6),
      O => D(7)
    );
\r_BCD_Num[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => w_Blink_Segment_Num(1),
      I1 => w_Blink_Segment_Num(0),
      I2 => \r_BCD_Num[31]_i_5_n_0\,
      I3 => w_Blink_Segment_Num(2),
      O => \^r_bcd_num_reg[15]\
    );
\r_BCD_Num[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[18]\,
      I1 => \r_Count_reg[23]_3\,
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => \r_Count_reg[23]_4\,
      O => D(8)
    );
\r_BCD_Num[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[18]\,
      I1 => w_Alarm_Time(7),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(7),
      O => D(9)
    );
\r_BCD_Num[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[18]\,
      I1 => w_Alarm_Time(8),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(8),
      O => D(10)
    );
\r_BCD_Num[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => w_Blink_Segment_Num(2),
      I1 => w_Blink_Segment_Num(0),
      I2 => w_Blink_Segment_Num(1),
      I3 => \r_BCD_Num[31]_i_5_n_0\,
      O => \^r_bcd_num_reg[18]\
    );
\r_BCD_Num[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\,
      I1 => w_Alarm_Time(9),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(9),
      O => D(11)
    );
\r_BCD_Num[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\,
      I1 => w_Alarm_Time(10),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(10),
      O => D(12)
    );
\r_BCD_Num[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => w_Blink_Segment_Num(2),
      I1 => w_Blink_Segment_Num(1),
      I2 => w_Blink_Segment_Num(0),
      I3 => \r_BCD_Num[31]_i_5_n_0\,
      O => \^r_bcd_num_reg[22]\
    );
\r_BCD_Num[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[25]\,
      I1 => w_Alarm_Time(11),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(11),
      O => D(13)
    );
\r_BCD_Num[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[25]\,
      I1 => w_Alarm_Time(12),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(12),
      O => D(14)
    );
\r_BCD_Num[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[25]\,
      I1 => w_Alarm_Time(13),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(13),
      O => D(15)
    );
\r_BCD_Num[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_5_n_0\,
      I1 => w_Blink_Segment_Num(2),
      I2 => w_Blink_Segment_Num(0),
      I3 => w_Blink_Segment_Num(1),
      O => \^r_bcd_num_reg[25]\
    );
\r_BCD_Num[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[29]\,
      I1 => w_Alarm_Time(14),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(14),
      O => D(16)
    );
\r_BCD_Num[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[3]\,
      I1 => w_Alarm_Time(0),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(0),
      O => D(0)
    );
\r_BCD_Num[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[29]\,
      I1 => w_Alarm_Time(15),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(15),
      O => D(17)
    );
\r_BCD_Num[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[29]\,
      I1 => w_Alarm_Time(16),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(16),
      O => D(18)
    );
\r_BCD_Num[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => w_Blink_Segment_Num(2),
      I1 => w_Blink_Segment_Num(0),
      I2 => w_Blink_Segment_Num(1),
      I3 => \r_BCD_Num[31]_i_5_n_0\,
      O => \^r_bcd_num_reg[29]\
    );
\r_BCD_Num[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9FF"
    )
        port map (
      I0 => r_State(0),
      I1 => r_State(1),
      I2 => r_Digit_Sel(3),
      I3 => w_Clk_1Hz,
      O => \r_BCD_Num[31]_i_5_n_0\
    );
\r_BCD_Num[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[3]\,
      I1 => w_Alarm_Time(1),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(1),
      O => D(1)
    );
\r_BCD_Num[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => w_Blink_Segment_Num(0),
      I1 => w_Blink_Segment_Num(1),
      I2 => w_Blink_Segment_Num(2),
      I3 => \r_BCD_Num[31]_i_5_n_0\,
      O => \^r_bcd_num_reg[3]\
    );
\r_BCD_Num[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\,
      I1 => \r_Count_reg[23]_5\,
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => \r_Count_reg[23]_6\,
      O => D(2)
    );
\r_BCD_Num[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\,
      I1 => w_Alarm_Time(2),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => w_Time(2),
      O => D(3)
    );
\r_BCD_Num[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => w_Blink_Segment_Num(0),
      I1 => w_Blink_Segment_Num(1),
      I2 => \r_BCD_Num[31]_i_5_n_0\,
      I3 => w_Blink_Segment_Num(2),
      O => \^r_bcd_num_reg[7]\
    );
\r_Count[11]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6566AAAA"
    )
        port map (
      I0 => \^r_count_reg[11]\(0),
      I1 => \^w_seconds_2nd_digit_inc\,
      I2 => r_Prev_Signal_0,
      I3 => Q(3),
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count_reg[11]_2\(0)
    );
\r_Count[11]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => \^r_count_reg[15]_1\(0),
      I1 => \^w_seconds_2nd_digit_dec\,
      I2 => r_Prev_Signal_4,
      I3 => Q(4),
      I4 => \slv_reg3_reg[1]\,
      O => \^r_count_reg[11]_0\(2)
    );
\r_Count[11]_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6566AAAA"
    )
        port map (
      I0 => \^r_count_reg[11]_0\(0),
      I1 => \^w_seconds_2nd_digit_dec\,
      I2 => r_Prev_Signal_4,
      I3 => Q(4),
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count_reg[11]_1\(0)
    );
\r_Count[11]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => \^r_count_reg[15]\(0),
      I1 => \^w_seconds_2nd_digit_inc\,
      I2 => r_Prev_Signal_0,
      I3 => Q(3),
      I4 => \slv_reg3_reg[1]\,
      O => \^r_count_reg[11]\(2)
    );
\r_Count[11]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6566AAAA"
    )
        port map (
      I0 => \^r_count_reg[11]\(0),
      I1 => \^w_seconds_2nd_digit_inc\,
      I2 => r_Prev_Signal_0,
      I3 => Q(3),
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count_reg[11]_3\(0)
    );
\r_Count[15]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Inc_reg_0(0),
      I1 => \^w_seconds_1st_digit_inc\,
      I2 => r_Prev_Signal_1,
      I3 => Q(2),
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count_reg[15]_0\(0)
    );
\r_Count[15]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_dec\,
      I1 => r_Prev_Signal_3,
      I2 => Q(6),
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[5]\(2),
      O => \r_Count[15]_i_36_n_0\
    );
\r_Count[15]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBFFFF"
    )
        port map (
      I0 => \slv_reg3_reg[5]\(0),
      I1 => \^w_minutes_1st_digit_dec\,
      I2 => r_Prev_Signal_3,
      I3 => Q(6),
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count[15]_i_38_n_0\
    );
\r_Count[15]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_dec\,
      I1 => r_Prev_Signal_3,
      I2 => Q(6),
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[5]\(0),
      O => \r_Count[15]_i_42_n_0\
    );
\r_Count[15]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_inc\,
      I1 => r_Prev_Signal,
      I2 => Q(5),
      I3 => \slv_reg3_reg[1]\,
      I4 => \r_Time_State_reg[0]\(2),
      O => \r_Count[15]_i_56_n_0\
    );
\r_Count[15]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBFFFF"
    )
        port map (
      I0 => \r_Time_State_reg[0]\(0),
      I1 => \^w_minutes_1st_digit_inc\,
      I2 => r_Prev_Signal,
      I3 => Q(5),
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count[15]_i_57_n_0\
    );
\r_Count[15]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_inc\,
      I1 => r_Prev_Signal,
      I2 => Q(5),
      I3 => \slv_reg3_reg[1]\,
      I4 => \r_Time_State_reg[0]\(0),
      O => \r_Count[15]_i_61_n_0\
    );
\r_Count[19]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_dec\,
      I1 => r_Prev_Signal_3,
      I2 => Q(6),
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[5]_0\(1),
      O => \r_Count_reg[19]_0\(1)
    );
\r_Count[19]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_dec\,
      I1 => r_Prev_Signal_3,
      I2 => Q(6),
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[5]_0\(0),
      O => \r_Count_reg[19]_0\(0)
    );
\r_Count[19]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_inc\,
      I1 => r_Prev_Signal,
      I2 => Q(5),
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[12]\(1),
      O => \r_Count_reg[19]\(1)
    );
\r_Count[19]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_inc\,
      I1 => r_Prev_Signal,
      I2 => Q(5),
      I3 => \slv_reg3_reg[1]\,
      I4 => \slv_reg3_reg[12]\(0),
      O => \r_Count_reg[19]\(0)
    );
\r_Count[23]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_inc\,
      I1 => r_Prev_Signal,
      I2 => Q(5),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Hours_1st_Digit_Inc_reg_0(0),
      O => \r_Count_reg[23]\(0)
    );
\r_Count[23]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBA00"
    )
        port map (
      I0 => \^w_minutes_1st_digit_dec\,
      I1 => r_Prev_Signal_3,
      I2 => Q(6),
      I3 => \slv_reg3_reg[1]\,
      I4 => r_Minutes_2nd_Digit_Dec_reg_1(0),
      O => \r_Count_reg[23]_2\(0)
    );
\r_Count[23]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2022AAAA"
    )
        port map (
      I0 => r_Minutes_2nd_Digit_Dec_reg_0(0),
      I1 => \^w_minutes_1st_digit_dec\,
      I2 => r_Prev_Signal_3,
      I3 => Q(6),
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count_reg[23]_1\(0)
    );
\r_Count[23]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2022AAAA"
    )
        port map (
      I0 => r_Hours_1st_Digit_Dec_reg_0(0),
      I1 => \^w_minutes_2nd_digit_dec\,
      I2 => r_Prev_Signal_2,
      I3 => Q(7),
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count_reg[23]_0\(0)
    );
\r_Count[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FFBA00"
    )
        port map (
      I0 => \^w_seconds_1st_digit_inc\,
      I1 => r_Prev_Signal_1,
      I2 => Q(2),
      I3 => \slv_reg3_reg[1]\,
      I4 => \r_Time_State_reg[0]_0\(0),
      O => \r_Count_reg[7]\(0)
    );
\r_Count_reg[15]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_2\(0),
      CO(2) => \r_Count_reg[15]_i_21_n_1\,
      CO(1) => \r_Count_reg[15]_i_21_n_2\,
      CO(0) => \r_Count_reg[15]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_36_n_0\,
      DI(2) => \slv_reg3_reg[5]\(1),
      DI(1) => \r_Count[15]_i_38_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \^r_count_reg[15]_1\(1 downto 0),
      O(1 downto 0) => \^r_count_reg[11]_0\(1 downto 0),
      S(3 downto 1) => \slv_reg3_reg[9]\(2 downto 0),
      S(0) => \r_Count[15]_i_42_n_0\
    );
\r_Count_reg[15]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[19]_1\(0),
      CO(2) => \r_Count_reg[15]_i_43_n_1\,
      CO(1) => \r_Count_reg[15]_i_43_n_2\,
      CO(0) => \r_Count_reg[15]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_56_n_0\,
      DI(2) => \r_Time_State_reg[0]\(1),
      DI(1) => \r_Count[15]_i_57_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \^r_count_reg[15]\(1 downto 0),
      O(1 downto 0) => \^r_count_reg[11]\(1 downto 0),
      S(3 downto 1) => \slv_reg3_reg[8]\(2 downto 0),
      S(0) => \r_Count[15]_i_61_n_0\
    );
\r_Digit_Sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Blink_Segment_Num(0),
      O => \r_Digit_Sel[0]_i_1_n_0\
    );
\r_Digit_Sel[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80F2FF0"
    )
        port map (
      I0 => \r_Digit_Sel[3]_i_2_n_0\,
      I1 => w_Blink_Segment_Num(2),
      I2 => w_Encoder_B_Debounced,
      I3 => w_Blink_Segment_Num(1),
      I4 => w_Blink_Segment_Num(0),
      O => \r_Digit_Sel[1]_i_1_n_0\
    );
\r_Digit_Sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99ECCC66"
    )
        port map (
      I0 => w_Encoder_B_Debounced,
      I1 => w_Blink_Segment_Num(2),
      I2 => \r_Digit_Sel[3]_i_2_n_0\,
      I3 => w_Blink_Segment_Num(0),
      I4 => w_Blink_Segment_Num(1),
      O => \r_Digit_Sel[2]_i_1_n_0\
    );
\r_Digit_Sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CCCCCC69CCCCCC6"
    )
        port map (
      I0 => w_Encoder_B_Debounced,
      I1 => r_Digit_Sel(3),
      I2 => w_Blink_Segment_Num(1),
      I3 => w_Blink_Segment_Num(0),
      I4 => w_Blink_Segment_Num(2),
      I5 => \r_Digit_Sel[3]_i_2_n_0\,
      O => \r_Digit_Sel[3]_i_1_n_0\
    );
\r_Digit_Sel[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_Digit_Sel(5),
      I1 => r_Digit_Sel(6),
      I2 => r_Digit_Sel(3),
      I3 => r_Digit_Sel(7),
      I4 => r_Digit_Sel(4),
      O => \r_Digit_Sel[3]_i_2_n_0\
    );
\r_Digit_Sel[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCC6"
    )
        port map (
      I0 => w_Encoder_B_Debounced,
      I1 => r_Digit_Sel(4),
      I2 => r_Digit_Sel(3),
      I3 => w_Blink_Segment_Num(1),
      I4 => w_Blink_Segment_Num(0),
      I5 => w_Blink_Segment_Num(2),
      O => \r_Digit_Sel[4]_i_1_n_0\
    );
\r_Digit_Sel[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78784B7878787878"
    )
        port map (
      I0 => \r_Digit_Sel[7]_i_3_n_0\,
      I1 => w_Encoder_B_Debounced,
      I2 => r_Digit_Sel(5),
      I3 => r_Digit_Sel(3),
      I4 => \r_Digit_Sel[5]_i_2_n_0\,
      I5 => r_Digit_Sel(4),
      O => \r_Digit_Sel[5]_i_1_n_0\
    );
\r_Digit_Sel[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => w_Blink_Segment_Num(1),
      I1 => w_Blink_Segment_Num(0),
      I2 => w_Blink_Segment_Num(2),
      O => \r_Digit_Sel[5]_i_2_n_0\
    );
\r_Digit_Sel[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B04FBF40"
    )
        port map (
      I0 => r_Digit_Sel(5),
      I1 => \r_Digit_Sel[7]_i_3_n_0\,
      I2 => w_Encoder_B_Debounced,
      I3 => r_Digit_Sel(6),
      I4 => \r_Digit_Sel[7]_i_4_n_0\,
      O => \r_Digit_Sel[6]_i_1_n_0\
    );
\r_Digit_Sel[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004000000"
    )
        port map (
      I0 => r_State(1),
      I1 => r_State(0),
      I2 => r_Prev_Signal_5,
      I3 => w_Encoder_A_Debounced,
      I4 => Q(1),
      I5 => i_Encoder_Enable,
      O => \r_Digit_Sel[7]_i_1_n_0\
    );
\r_Digit_Sel[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFF00DF20DF20"
    )
        port map (
      I0 => \r_Digit_Sel[7]_i_3_n_0\,
      I1 => r_Digit_Sel(5),
      I2 => w_Encoder_B_Debounced,
      I3 => r_Digit_Sel(7),
      I4 => \r_Digit_Sel[7]_i_4_n_0\,
      I5 => r_Digit_Sel(6),
      O => \r_Digit_Sel[7]_i_2_n_0\
    );
\r_Digit_Sel[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => w_Blink_Segment_Num(2),
      I1 => w_Blink_Segment_Num(1),
      I2 => w_Blink_Segment_Num(0),
      I3 => r_Digit_Sel(3),
      I4 => r_Digit_Sel(4),
      O => \r_Digit_Sel[7]_i_3_n_0\
    );
\r_Digit_Sel[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => r_Digit_Sel(5),
      I1 => r_Digit_Sel(4),
      I2 => w_Blink_Segment_Num(2),
      I3 => w_Blink_Segment_Num(0),
      I4 => w_Blink_Segment_Num(1),
      I5 => r_Digit_Sel(3),
      O => \r_Digit_Sel[7]_i_4_n_0\
    );
\r_Digit_Sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => \r_Digit_Sel[7]_i_1_n_0\,
      D => \r_Digit_Sel[0]_i_1_n_0\,
      Q => w_Blink_Segment_Num(0),
      R => '0'
    );
\r_Digit_Sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => w_Clk_5MHz,
      CE => \r_Digit_Sel[7]_i_1_n_0\,
      D => \r_Digit_Sel[1]_i_1_n_0\,
      Q => w_Blink_Segment_Num(1),
      R => '0'
    );
\r_Digit_Sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => \r_Digit_Sel[7]_i_1_n_0\,
      D => \r_Digit_Sel[2]_i_1_n_0\,
      Q => w_Blink_Segment_Num(2),
      R => '0'
    );
\r_Digit_Sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => \r_Digit_Sel[7]_i_1_n_0\,
      D => \r_Digit_Sel[3]_i_1_n_0\,
      Q => r_Digit_Sel(3),
      R => '0'
    );
\r_Digit_Sel_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => \r_Digit_Sel[7]_i_1_n_0\,
      D => \r_Digit_Sel[4]_i_1_n_0\,
      Q => r_Digit_Sel(4),
      R => '0'
    );
\r_Digit_Sel_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => \r_Digit_Sel[7]_i_1_n_0\,
      D => \r_Digit_Sel[5]_i_1_n_0\,
      Q => r_Digit_Sel(5),
      R => '0'
    );
\r_Digit_Sel_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => \r_Digit_Sel[7]_i_1_n_0\,
      D => \r_Digit_Sel[6]_i_1_n_0\,
      Q => r_Digit_Sel(6),
      R => '0'
    );
\r_Digit_Sel_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => \r_Digit_Sel[7]_i_1_n_0\,
      D => \r_Digit_Sel[7]_i_2_n_0\,
      Q => r_Digit_Sel(7),
      R => '0'
    );
r_Hours_1st_Digit_Dec_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hours_1st_Digit_Inc_i_1_n_0,
      Q => w_Hours_1st_Digit_Dec,
      R => r_Hours_1st_Digit_Dec
    );
r_Hours_1st_Digit_Inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \r_Digit_Sel[3]_i_2_n_0\,
      I1 => w_Blink_Segment_Num(2),
      I2 => w_Blink_Segment_Num(0),
      I3 => w_Blink_Segment_Num(1),
      O => r_Hours_1st_Digit_Inc_i_1_n_0
    );
r_Hours_1st_Digit_Inc_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hours_1st_Digit_Inc_i_1_n_0,
      Q => w_Hours_1st_Digit_Inc,
      R => r_Seconds_1st_Digit_Inc_i_1_n_0
    );
r_Hours_2nd_Digit_Dec_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hours_2nd_Digit_Inc_i_1_n_0,
      Q => w_Hours_2nd_Digit_Dec,
      R => r_Hours_1st_Digit_Dec
    );
r_Hours_2nd_Digit_Inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => w_Blink_Segment_Num(2),
      I1 => \r_Digit_Sel[3]_i_2_n_0\,
      I2 => w_Blink_Segment_Num(0),
      I3 => w_Blink_Segment_Num(1),
      O => r_Hours_2nd_Digit_Inc_i_1_n_0
    );
r_Hours_2nd_Digit_Inc_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hours_2nd_Digit_Inc_i_1_n_0,
      Q => w_Hours_2nd_Digit_Inc,
      R => r_Seconds_1st_Digit_Inc_i_1_n_0
    );
r_Minutes_1st_Digit_Dec_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Minutes_1st_Digit_Inc_i_1_n_0,
      Q => \^w_minutes_1st_digit_dec\,
      R => r_Hours_1st_Digit_Dec
    );
r_Minutes_1st_Digit_Inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \r_Digit_Sel[3]_i_2_n_0\,
      I1 => w_Blink_Segment_Num(2),
      I2 => w_Blink_Segment_Num(1),
      I3 => w_Blink_Segment_Num(0),
      O => r_Minutes_1st_Digit_Inc_i_1_n_0
    );
r_Minutes_1st_Digit_Inc_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Minutes_1st_Digit_Inc_i_1_n_0,
      Q => \^w_minutes_1st_digit_inc\,
      R => r_Seconds_1st_Digit_Inc_i_1_n_0
    );
r_Minutes_2nd_Digit_Dec_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Minutes_2nd_Digit_Inc_i_1_n_0,
      Q => \^w_minutes_2nd_digit_dec\,
      R => r_Hours_1st_Digit_Dec
    );
r_Minutes_2nd_Digit_Inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \r_Digit_Sel[3]_i_2_n_0\,
      I1 => w_Blink_Segment_Num(2),
      I2 => w_Blink_Segment_Num(0),
      I3 => w_Blink_Segment_Num(1),
      O => r_Minutes_2nd_Digit_Inc_i_1_n_0
    );
r_Minutes_2nd_Digit_Inc_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Minutes_2nd_Digit_Inc_i_1_n_0,
      Q => w_Minutes_2nd_Digit_Inc,
      R => r_Seconds_1st_Digit_Inc_i_1_n_0
    );
r_Seconds_1st_Digit_Dec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => w_Encoder_B_Debounced,
      I1 => r_State(1),
      I2 => r_State(0),
      I3 => r_Seconds_1st_Digit_Inc_i_3_n_0,
      I4 => w_Encoder_A_Debounced,
      I5 => r_Prev_Signal_5,
      O => r_Hours_1st_Digit_Dec
    );
r_Seconds_1st_Digit_Dec_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Seconds_1st_Digit_Inc_i_2_n_0,
      Q => w_Seconds_1st_Digit_Dec,
      R => r_Hours_1st_Digit_Dec
    );
r_Seconds_1st_Digit_Inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => r_State(1),
      I1 => r_State(0),
      I2 => r_Seconds_1st_Digit_Inc_i_3_n_0,
      I3 => w_Encoder_A_Debounced,
      I4 => r_Prev_Signal_5,
      I5 => w_Encoder_B_Debounced,
      O => r_Seconds_1st_Digit_Inc_i_1_n_0
    );
r_Seconds_1st_Digit_Inc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \r_Digit_Sel[3]_i_2_n_0\,
      I1 => w_Blink_Segment_Num(0),
      I2 => w_Blink_Segment_Num(1),
      I3 => w_Blink_Segment_Num(2),
      O => r_Seconds_1st_Digit_Inc_i_2_n_0
    );
r_Seconds_1st_Digit_Inc_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => i_Encoder_Enable,
      O => r_Seconds_1st_Digit_Inc_i_3_n_0
    );
r_Seconds_1st_Digit_Inc_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Seconds_1st_Digit_Inc_i_2_n_0,
      Q => \^w_seconds_1st_digit_inc\,
      R => r_Seconds_1st_Digit_Inc_i_1_n_0
    );
r_Seconds_2nd_Digit_Dec_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Seconds_2nd_Digit_Inc_i_1_n_0,
      Q => \^w_seconds_2nd_digit_dec\,
      R => r_Hours_1st_Digit_Dec
    );
r_Seconds_2nd_Digit_Inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => w_Blink_Segment_Num(2),
      I1 => \r_Digit_Sel[3]_i_2_n_0\,
      I2 => w_Blink_Segment_Num(0),
      I3 => w_Blink_Segment_Num(1),
      O => r_Seconds_2nd_Digit_Inc_i_1_n_0
    );
r_Seconds_2nd_Digit_Inc_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Seconds_2nd_Digit_Inc_i_1_n_0,
      Q => \^w_seconds_2nd_digit_inc\,
      R => r_Seconds_1st_Digit_Inc_i_1_n_0
    );
\r_State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0E0EEE0E0E"
    )
        port map (
      I0 => i_Encoder_Enable,
      I1 => Q(1),
      I2 => r_State(1),
      I3 => r_Prev_Signal_6,
      I4 => w_Encoder_Change_Mode_Debounced,
      I5 => r_State(0),
      O => \r_State[0]_i_1_n_0\
    );
\r_State[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4244424442440000"
    )
        port map (
      I0 => r_State(0),
      I1 => r_State(1),
      I2 => r_Prev_Signal_6,
      I3 => w_Encoder_Change_Mode_Debounced,
      I4 => i_Encoder_Enable,
      I5 => Q(1),
      O => \r_State[1]_i_1_n_0\
    );
\r_State_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_State[0]_i_1_n_0\,
      Q => r_State(0)
    );
\r_State_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_State[1]_i_1_n_0\,
      Q => r_State(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Digit_Blinker is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[25]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[21]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[25]_1\ : out STD_LOGIC;
    \r_BCD_Num_reg[30]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_23\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_25\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_26\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_28\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_30\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_31\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_32\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_33\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[21]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[21]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[15]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_0\ : out STD_LOGIC;
    \r_BCD_Num_reg[21]_4\ : out STD_LOGIC;
    \r_BCD_Num_reg[24]_1\ : out STD_LOGIC;
    \r_BCD_Num_reg[21]_5\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_0\ : out STD_LOGIC;
    \r_Count_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_27\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Segment_Count_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Reset : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Change_Alarm : in STD_LOGIC;
    \r_Segment_Count_reg[1]\ : in STD_LOGIC;
    \r_Segment_Count_reg[2]\ : in STD_LOGIC;
    \slv_reg3_reg[1]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Digit_Blinker : entity is "Seven_Segment_Digit_Blinker";
end Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Digit_Blinker;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Digit_Blinker is
  signal o_PM_INST_0_i_33_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_33_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_33_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_33_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_46_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_46_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_46_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_46_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_62_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_63_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_64_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_65_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_81_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_82_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_83_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_84_n_0 : STD_LOGIC;
  signal \r_BCD_Num[13]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_179_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_180_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_181_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_182_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_219_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_220_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_221_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_222_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_263_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_264_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_265_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_266_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_309_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_310_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_311_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_312_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_369_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_370_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_371_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_372_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_434_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_435_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_436_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_437_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_489_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_490_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_491_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_492_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_537_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_538_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_539_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_540_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_589_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_590_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_591_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_592_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_625_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_626_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_627_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_628_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_650_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_651_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_652_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_653_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[1]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_10_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_10_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_10_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_114_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_114_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_114_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_28_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_28_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_28_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_46_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_46_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_46_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_4_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_4_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_71_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_71_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_71_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_7_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_7_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_96_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_96_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_96_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_9_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_9_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_5_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_5_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_10_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_10_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_10_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_21_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_21_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_21_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_32_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_32_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_32_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_47_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_47_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_47_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_4_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_4_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_62_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_62_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_62_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_76_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_76_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_76_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_7_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_7_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_4_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_4_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_4_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_17_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_17_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_8_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_8_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_15_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_15_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_20_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_20_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[30]_12\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_reg[30]_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[30]_22\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_reg[30]_25\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[30]_30\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_reg[30]_32\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[30]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_reg[30]_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[31]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[31]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_BCD_Num_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_126_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_126_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_126_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_177_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_177_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_177_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_177_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_217_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_217_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_217_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_217_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_23_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_23_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_23_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_261_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_261_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_261_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_261_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_307_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_307_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_307_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_307_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_367_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_367_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_367_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_367_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_432_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_432_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_432_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_432_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_45_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_45_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_45_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_487_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_487_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_487_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_487_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_536_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_536_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_536_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_536_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_588_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_588_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_588_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_588_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_64_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_64_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_64_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_85_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_85_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_85_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal w_Display_Time_Blink : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[13]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[13]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[14]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[14]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[14]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[14]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[17]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[17]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[17]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[17]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[21]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[21]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[21]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[21]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[24]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[24]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[27]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[27]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[31]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute HLUTNM : string;
  attribute HLUTNM of \r_BCD_Num[30]_i_10\ : label is "lutpair273";
  attribute HLUTNM of \r_BCD_Num[30]_i_109\ : label is "lutpair95";
  attribute HLUTNM of \r_BCD_Num[30]_i_11\ : label is "lutpair277";
  attribute HLUTNM of \r_BCD_Num[30]_i_115\ : label is "lutpair252";
  attribute HLUTNM of \r_BCD_Num[30]_i_116\ : label is "lutpair251";
  attribute HLUTNM of \r_BCD_Num[30]_i_117\ : label is "lutpair250";
  attribute HLUTNM of \r_BCD_Num[30]_i_118\ : label is "lutpair249";
  attribute HLUTNM of \r_BCD_Num[30]_i_119\ : label is "lutpair253";
  attribute HLUTNM of \r_BCD_Num[30]_i_12\ : label is "lutpair276";
  attribute HLUTNM of \r_BCD_Num[30]_i_120\ : label is "lutpair252";
  attribute HLUTNM of \r_BCD_Num[30]_i_121\ : label is "lutpair251";
  attribute HLUTNM of \r_BCD_Num[30]_i_122\ : label is "lutpair250";
  attribute HLUTNM of \r_BCD_Num[30]_i_124\ : label is "lutpair94";
  attribute HLUTNM of \r_BCD_Num[30]_i_125\ : label is "lutpair93";
  attribute HLUTNM of \r_BCD_Num[30]_i_126\ : label is "lutpair92";
  attribute HLUTNM of \r_BCD_Num[30]_i_127\ : label is "lutpair91";
  attribute HLUTNM of \r_BCD_Num[30]_i_128\ : label is "lutpair95";
  attribute HLUTNM of \r_BCD_Num[30]_i_129\ : label is "lutpair94";
  attribute HLUTNM of \r_BCD_Num[30]_i_13\ : label is "lutpair275";
  attribute HLUTNM of \r_BCD_Num[30]_i_130\ : label is "lutpair93";
  attribute HLUTNM of \r_BCD_Num[30]_i_131\ : label is "lutpair92";
  attribute HLUTNM of \r_BCD_Num[30]_i_133\ : label is "lutpair248";
  attribute HLUTNM of \r_BCD_Num[30]_i_134\ : label is "lutpair247";
  attribute HLUTNM of \r_BCD_Num[30]_i_135\ : label is "lutpair246";
  attribute HLUTNM of \r_BCD_Num[30]_i_137\ : label is "lutpair249";
  attribute HLUTNM of \r_BCD_Num[30]_i_138\ : label is "lutpair248";
  attribute HLUTNM of \r_BCD_Num[30]_i_139\ : label is "lutpair247";
  attribute HLUTNM of \r_BCD_Num[30]_i_14\ : label is "lutpair274";
  attribute HLUTNM of \r_BCD_Num[30]_i_142\ : label is "lutpair90";
  attribute HLUTNM of \r_BCD_Num[30]_i_143\ : label is "lutpair89";
  attribute HLUTNM of \r_BCD_Num[30]_i_144\ : label is "lutpair88";
  attribute HLUTNM of \r_BCD_Num[30]_i_146\ : label is "lutpair91";
  attribute HLUTNM of \r_BCD_Num[30]_i_147\ : label is "lutpair90";
  attribute HLUTNM of \r_BCD_Num[30]_i_148\ : label is "lutpair89";
  attribute HLUTNM of \r_BCD_Num[30]_i_153\ : label is "lutpair243";
  attribute HLUTNM of \r_BCD_Num[30]_i_158\ : label is "lutpair243";
  attribute HLUTNM of \r_BCD_Num[30]_i_16\ : label is "lutpair119";
  attribute HLUTNM of \r_BCD_Num[30]_i_163\ : label is "lutpair84";
  attribute HLUTNM of \r_BCD_Num[30]_i_168\ : label is "lutpair84";
  attribute HLUTNM of \r_BCD_Num[30]_i_17\ : label is "lutpair118";
  attribute HLUTNM of \r_BCD_Num[30]_i_18\ : label is "lutpair117";
  attribute HLUTNM of \r_BCD_Num[30]_i_19\ : label is "lutpair116";
  attribute HLUTNM of \r_BCD_Num[30]_i_20\ : label is "lutpair120";
  attribute HLUTNM of \r_BCD_Num[30]_i_21\ : label is "lutpair119";
  attribute HLUTNM of \r_BCD_Num[30]_i_22\ : label is "lutpair118";
  attribute HLUTNM of \r_BCD_Num[30]_i_23\ : label is "lutpair117";
  attribute HLUTNM of \r_BCD_Num[30]_i_25\ : label is "lutpair272";
  attribute HLUTNM of \r_BCD_Num[30]_i_26\ : label is "lutpair271";
  attribute HLUTNM of \r_BCD_Num[30]_i_29\ : label is "lutpair273";
  attribute HLUTNM of \r_BCD_Num[30]_i_30\ : label is "lutpair272";
  attribute HLUTNM of \r_BCD_Num[30]_i_36\ : label is "lutpair115";
  attribute HLUTNM of \r_BCD_Num[30]_i_37\ : label is "lutpair114";
  attribute HLUTNM of \r_BCD_Num[30]_i_40\ : label is "lutpair116";
  attribute HLUTNM of \r_BCD_Num[30]_i_41\ : label is "lutpair115";
  attribute HLUTNM of \r_BCD_Num[30]_i_49\ : label is "lutpair268";
  attribute HLUTNM of \r_BCD_Num[30]_i_54\ : label is "lutpair268";
  attribute HLUTNM of \r_BCD_Num[30]_i_7\ : label is "lutpair276";
  attribute HLUTNM of \r_BCD_Num[30]_i_70\ : label is "lutpair110";
  attribute HLUTNM of \r_BCD_Num[30]_i_75\ : label is "lutpair110";
  attribute HLUTNM of \r_BCD_Num[30]_i_8\ : label is "lutpair275";
  attribute HLUTNM of \r_BCD_Num[30]_i_9\ : label is "lutpair274";
  attribute HLUTNM of \r_BCD_Num[30]_i_96\ : label is "lutpair253";
  attribute HLUTNM of \r_BCD_Num[31]_i_121\ : label is "lutpair254";
  attribute HLUTNM of \r_BCD_Num[31]_i_15\ : label is "lutpair280";
  attribute HLUTNM of \r_BCD_Num[31]_i_16\ : label is "lutpair279";
  attribute HLUTNM of \r_BCD_Num[31]_i_17\ : label is "lutpair278";
  attribute HLUTNM of \r_BCD_Num[31]_i_172\ : label is "lutpair96";
  attribute HLUTNM of \r_BCD_Num[31]_i_18\ : label is "lutpair277";
  attribute HLUTNM of \r_BCD_Num[31]_i_19\ : label is "lutpair281";
  attribute HLUTNM of \r_BCD_Num[31]_i_20\ : label is "lutpair280";
  attribute HLUTNM of \r_BCD_Num[31]_i_21\ : label is "lutpair279";
  attribute HLUTNM of \r_BCD_Num[31]_i_22\ : label is "lutpair278";
  attribute HLUTNM of \r_BCD_Num[31]_i_37\ : label is "lutpair123";
  attribute HLUTNM of \r_BCD_Num[31]_i_38\ : label is "lutpair122";
  attribute HLUTNM of \r_BCD_Num[31]_i_39\ : label is "lutpair121";
  attribute HLUTNM of \r_BCD_Num[31]_i_40\ : label is "lutpair120";
  attribute HLUTNM of \r_BCD_Num[31]_i_41\ : label is "lutpair124";
  attribute HLUTNM of \r_BCD_Num[31]_i_42\ : label is "lutpair123";
  attribute HLUTNM of \r_BCD_Num[31]_i_43\ : label is "lutpair122";
  attribute HLUTNM of \r_BCD_Num[31]_i_44\ : label is "lutpair121";
begin
  \r_BCD_Num_reg[30]_12\(1 downto 0) <= \^r_bcd_num_reg[30]_12\(1 downto 0);
  \r_BCD_Num_reg[30]_14\(3 downto 0) <= \^r_bcd_num_reg[30]_14\(3 downto 0);
  \r_BCD_Num_reg[30]_22\(1 downto 0) <= \^r_bcd_num_reg[30]_22\(1 downto 0);
  \r_BCD_Num_reg[30]_25\(2 downto 0) <= \^r_bcd_num_reg[30]_25\(2 downto 0);
  \r_BCD_Num_reg[30]_27\(3 downto 0) <= \^r_bcd_num_reg[30]_27\(3 downto 0);
  \r_BCD_Num_reg[30]_30\(1 downto 0) <= \^r_bcd_num_reg[30]_30\(1 downto 0);
  \r_BCD_Num_reg[30]_32\(3 downto 0) <= \^r_bcd_num_reg[30]_32\(3 downto 0);
  \r_BCD_Num_reg[30]_4\(1 downto 0) <= \^r_bcd_num_reg[30]_4\(1 downto 0);
  \r_BCD_Num_reg[30]_7\(2 downto 0) <= \^r_bcd_num_reg[30]_7\(2 downto 0);
  \r_BCD_Num_reg[30]_9\(3 downto 0) <= \^r_bcd_num_reg[30]_9\(3 downto 0);
  \r_BCD_Num_reg[31]_0\(3 downto 0) <= \^r_bcd_num_reg[31]_0\(3 downto 0);
  \r_BCD_Num_reg[31]_11\(3 downto 0) <= \^r_bcd_num_reg[31]_11\(3 downto 0);
o_PM_INST_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004545FFFFFBBB"
    )
        port map (
      I0 => \r_Count_reg[23]_81\(2),
      I1 => \r_Count_reg[23]_82\(0),
      I2 => \r_Count_reg[23]_81\(0),
      I3 => \r_Count_reg[23]_83\(0),
      I4 => \r_Count_reg[23]_81\(1),
      I5 => \r_Count_reg[23]_81\(3),
      O => \r_BCD_Num_reg[24]_0\
    );
o_PM_INST_0_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_5_n_0\,
      CO(3) => o_PM_INST_0_i_33_n_0,
      CO(2) => o_PM_INST_0_i_33_n_1,
      CO(1) => o_PM_INST_0_i_33_n_2,
      CO(0) => o_PM_INST_0_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \r_BCD_Num_reg[22]_0\(3 downto 0),
      S(3) => o_PM_INST_0_i_62_n_0,
      S(2) => o_PM_INST_0_i_63_n_0,
      S(1) => o_PM_INST_0_i_64_n_0,
      S(0) => o_PM_INST_0_i_65_n_0
    );
o_PM_INST_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004545FFFFFBBB"
    )
        port map (
      I0 => \r_Count_reg[23]_87\(2),
      I1 => \r_Count_reg[23]_88\(0),
      I2 => \r_Count_reg[23]_87\(0),
      I3 => \r_Count_reg[23]_89\(0),
      I4 => \r_Count_reg[23]_87\(1),
      I5 => \r_Count_reg[23]_87\(3),
      O => \r_BCD_Num_reg[24]_1\
    );
o_PM_INST_0_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[18]_i_4_n_0\,
      CO(3) => o_PM_INST_0_i_46_n_0,
      CO(2) => o_PM_INST_0_i_46_n_1,
      CO(1) => o_PM_INST_0_i_46_n_2,
      CO(0) => o_PM_INST_0_i_46_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \r_BCD_Num_reg[22]_1\(3 downto 0),
      S(3) => o_PM_INST_0_i_81_n_0,
      S(2) => o_PM_INST_0_i_82_n_0,
      S(1) => o_PM_INST_0_i_83_n_0,
      S(0) => o_PM_INST_0_i_84_n_0
    );
o_PM_INST_0_i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(2),
      O => o_PM_INST_0_i_62_n_0
    );
o_PM_INST_0_i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(1),
      O => o_PM_INST_0_i_63_n_0
    );
o_PM_INST_0_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(0),
      O => o_PM_INST_0_i_64_n_0
    );
o_PM_INST_0_i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(3),
      O => o_PM_INST_0_i_65_n_0
    );
o_PM_INST_0_i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(2),
      O => o_PM_INST_0_i_81_n_0
    );
o_PM_INST_0_i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(1),
      O => o_PM_INST_0_i_82_n_0
    );
o_PM_INST_0_i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(0),
      O => o_PM_INST_0_i_83_n_0
    );
o_PM_INST_0_i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(3),
      O => o_PM_INST_0_i_84_n_0
    );
\r_BCD_Num[13]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_50\(0),
      I1 => \r_Count_reg[23]_51\(3),
      O => \r_BCD_Num[13]_i_100_n_0\
    );
\r_BCD_Num[13]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(2),
      I1 => \r_Count_reg[23]_12\(2),
      O => \r_BCD_Num[13]_i_115_n_0\
    );
\r_BCD_Num[13]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(1),
      I1 => \r_Count_reg[23]_12\(1),
      O => \r_BCD_Num[13]_i_116_n_0\
    );
\r_BCD_Num[13]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(0),
      I1 => \r_Count_reg[23]_12\(0),
      O => \r_BCD_Num[13]_i_117_n_0\
    );
\r_BCD_Num[13]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      I1 => \r_Count_reg[23]_10\(3),
      O => \r_BCD_Num[13]_i_118_n_0\
    );
\r_BCD_Num[13]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_52\(1),
      O => \r_BCD_Num[13]_i_13_n_0\
    );
\r_BCD_Num[13]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(2),
      O => \r_BCD_Num[13]_i_132_n_0\
    );
\r_BCD_Num[13]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(1),
      O => \r_BCD_Num[13]_i_133_n_0\
    );
\r_BCD_Num[13]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(0),
      O => \r_BCD_Num[13]_i_134_n_0\
    );
\r_BCD_Num[13]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_50\(0),
      O => \r_BCD_Num[13]_i_135_n_0\
    );
\r_BCD_Num[13]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_52\(0),
      O => \r_BCD_Num[13]_i_14_n_0\
    );
\r_BCD_Num[13]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(2),
      O => \r_BCD_Num[13]_i_143_n_0\
    );
\r_BCD_Num[13]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(1),
      O => \r_BCD_Num[13]_i_144_n_0\
    );
\r_BCD_Num[13]_i_145\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(0),
      O => \r_BCD_Num[13]_i_145_n_0\
    );
\r_BCD_Num[13]_i_146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      O => \r_BCD_Num[13]_i_146_n_0\
    );
\r_BCD_Num[13]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(3),
      O => \r_BCD_Num[13]_i_15_n_0\
    );
\r_BCD_Num[13]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(1),
      O => \r_BCD_Num[13]_i_31_n_0\
    );
\r_BCD_Num[13]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(0),
      O => \r_BCD_Num[13]_i_32_n_0\
    );
\r_BCD_Num[13]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(3),
      O => \r_BCD_Num[13]_i_33_n_0\
    );
\r_BCD_Num[13]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(2),
      I1 => \r_Count_reg[23]_96\(0),
      O => \r_BCD_Num[13]_i_47_n_0\
    );
\r_BCD_Num[13]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(1),
      I1 => \r_Count_reg[23]_52\(1),
      O => \r_BCD_Num[13]_i_48_n_0\
    );
\r_BCD_Num[13]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(0),
      I1 => \r_Count_reg[23]_52\(0),
      O => \r_BCD_Num[13]_i_49_n_0\
    );
\r_BCD_Num[13]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(3),
      I1 => \r_Count_reg[23]_53\(3),
      O => \r_BCD_Num[13]_i_50_n_0\
    );
\r_BCD_Num[13]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(2),
      I1 => \r_Count_reg[23]_94\(0),
      O => \r_BCD_Num[13]_i_72_n_0\
    );
\r_BCD_Num[13]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(1),
      I1 => \r_Count_reg[23]_11\(1),
      O => \r_BCD_Num[13]_i_73_n_0\
    );
\r_BCD_Num[13]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => \r_Count_reg[23]_11\(0),
      O => \r_BCD_Num[13]_i_74_n_0\
    );
\r_BCD_Num[13]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(3),
      I1 => \r_Count_reg[23]_12\(3),
      O => \r_BCD_Num[13]_i_75_n_0\
    );
\r_BCD_Num[13]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(2),
      I1 => \r_Count_reg[23]_53\(2),
      O => \r_BCD_Num[13]_i_97_n_0\
    );
\r_BCD_Num[13]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(1),
      I1 => \r_Count_reg[23]_53\(1),
      O => \r_BCD_Num[13]_i_98_n_0\
    );
\r_BCD_Num[13]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(0),
      I1 => \r_Count_reg[23]_53\(0),
      O => \r_BCD_Num[13]_i_99_n_0\
    );
\r_BCD_Num[14]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(1),
      O => \r_BCD_Num[14]_i_14_n_0\
    );
\r_BCD_Num[14]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_51\(0),
      O => \r_BCD_Num[14]_i_15_n_0\
    );
\r_BCD_Num[14]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_50\(0),
      O => \r_BCD_Num[14]_i_16_n_0\
    );
\r_BCD_Num[14]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(1),
      O => \r_BCD_Num[14]_i_21_n_0\
    );
\r_BCD_Num[14]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(0),
      O => \r_BCD_Num[14]_i_22_n_0\
    );
\r_BCD_Num[14]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      O => \r_BCD_Num[14]_i_23_n_0\
    );
\r_BCD_Num[16]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(2),
      O => \r_BCD_Num[16]_i_18_n_0\
    );
\r_BCD_Num[16]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(1),
      O => \r_BCD_Num[16]_i_19_n_0\
    );
\r_BCD_Num[16]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(0),
      O => \r_BCD_Num[16]_i_20_n_0\
    );
\r_BCD_Num[16]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]\(0),
      O => \r_BCD_Num[16]_i_21_n_0\
    );
\r_BCD_Num[17]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(2),
      O => \r_BCD_Num[17]_i_101_n_0\
    );
\r_BCD_Num[17]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(1),
      O => \r_BCD_Num[17]_i_102_n_0\
    );
\r_BCD_Num[17]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(0),
      O => \r_BCD_Num[17]_i_103_n_0\
    );
\r_BCD_Num[17]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]\(0),
      O => \r_BCD_Num[17]_i_104_n_0\
    );
\r_BCD_Num[17]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_41\(1),
      O => \r_BCD_Num[17]_i_11_n_0\
    );
\r_BCD_Num[17]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_41\(0),
      O => \r_BCD_Num[17]_i_12_n_0\
    );
\r_BCD_Num[17]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(3),
      O => \r_BCD_Num[17]_i_13_n_0\
    );
\r_BCD_Num[17]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(1),
      O => \r_BCD_Num[17]_i_22_n_0\
    );
\r_BCD_Num[17]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(0),
      O => \r_BCD_Num[17]_i_23_n_0\
    );
\r_BCD_Num[17]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(3),
      O => \r_BCD_Num[17]_i_24_n_0\
    );
\r_BCD_Num[17]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(2),
      I1 => \r_Count_reg[23]_95\(0),
      O => \r_BCD_Num[17]_i_33_n_0\
    );
\r_BCD_Num[17]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(1),
      I1 => \r_Count_reg[23]_41\(1),
      O => \r_BCD_Num[17]_i_34_n_0\
    );
\r_BCD_Num[17]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(0),
      I1 => \r_Count_reg[23]_41\(0),
      O => \r_BCD_Num[17]_i_35_n_0\
    );
\r_BCD_Num[17]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(3),
      I1 => \r_Count_reg[23]_42\(3),
      O => \r_BCD_Num[17]_i_36_n_0\
    );
\r_BCD_Num[17]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(2),
      I1 => \r_Count_reg[23]_93\(0),
      O => \r_BCD_Num[17]_i_48_n_0\
    );
\r_BCD_Num[17]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(1),
      I1 => \r_Count_reg[23]_0\(1),
      O => \r_BCD_Num[17]_i_49_n_0\
    );
\r_BCD_Num[17]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(0),
      I1 => \r_Count_reg[23]_0\(0),
      O => \r_BCD_Num[17]_i_50_n_0\
    );
\r_BCD_Num[17]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => O(3),
      I1 => \r_Count_reg[23]_1\(3),
      O => \r_BCD_Num[17]_i_51_n_0\
    );
\r_BCD_Num[17]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(2),
      I1 => \r_Count_reg[23]_42\(2),
      O => \r_BCD_Num[17]_i_63_n_0\
    );
\r_BCD_Num[17]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(1),
      I1 => \r_Count_reg[23]_42\(1),
      O => \r_BCD_Num[17]_i_64_n_0\
    );
\r_BCD_Num[17]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(0),
      I1 => \r_Count_reg[23]_42\(0),
      O => \r_BCD_Num[17]_i_65_n_0\
    );
\r_BCD_Num[17]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(0),
      I1 => \r_Count_reg[23]_40\(3),
      O => \r_BCD_Num[17]_i_66_n_0\
    );
\r_BCD_Num[17]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => O(2),
      I1 => \r_Count_reg[23]_1\(2),
      O => \r_BCD_Num[17]_i_77_n_0\
    );
\r_BCD_Num[17]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => O(1),
      I1 => \r_Count_reg[23]_1\(1),
      O => \r_BCD_Num[17]_i_78_n_0\
    );
\r_BCD_Num[17]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => O(0),
      I1 => \r_Count_reg[23]_1\(0),
      O => \r_BCD_Num[17]_i_79_n_0\
    );
\r_BCD_Num[17]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]\(0),
      I1 => O(3),
      O => \r_BCD_Num[17]_i_80_n_0\
    );
\r_BCD_Num[17]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(2),
      O => \r_BCD_Num[17]_i_90_n_0\
    );
\r_BCD_Num[17]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(1),
      O => \r_BCD_Num[17]_i_91_n_0\
    );
\r_BCD_Num[17]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(0),
      O => \r_BCD_Num[17]_i_92_n_0\
    );
\r_BCD_Num[17]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(0),
      O => \r_BCD_Num[17]_i_93_n_0\
    );
\r_BCD_Num[18]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(0),
      O => \r_BCD_Num[18]_i_10_n_0\
    );
\r_BCD_Num[18]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(2),
      O => \r_BCD_Num[18]_i_7_n_0\
    );
\r_BCD_Num[18]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(1),
      O => \r_BCD_Num[18]_i_8_n_0\
    );
\r_BCD_Num[18]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_40\(0),
      O => \r_BCD_Num[18]_i_9_n_0\
    );
\r_BCD_Num[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004545FFFFFBBB"
    )
        port map (
      I0 => \r_Count_reg[23]_84\(2),
      I1 => \r_Count_reg[23]_85\(0),
      I2 => \r_Count_reg[23]_84\(0),
      I3 => \r_Count_reg[23]_86\(0),
      I4 => \r_Count_reg[23]_84\(1),
      I5 => \r_Count_reg[23]_84\(3),
      O => \r_BCD_Num_reg[21]_4\
    );
\r_BCD_Num[21]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_41\(1),
      O => \r_BCD_Num[21]_i_30_n_0\
    );
\r_BCD_Num[21]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_41\(0),
      O => \r_BCD_Num[21]_i_31_n_0\
    );
\r_BCD_Num[21]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(3),
      O => \r_BCD_Num[21]_i_32_n_0\
    );
\r_BCD_Num[21]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(1),
      O => \r_BCD_Num[21]_i_42_n_0\
    );
\r_BCD_Num[21]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(0),
      O => \r_BCD_Num[21]_i_43_n_0\
    );
\r_BCD_Num[21]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(3),
      O => \r_BCD_Num[21]_i_44_n_0\
    );
\r_BCD_Num[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004545FFFFFBBB"
    )
        port map (
      I0 => \r_Count_reg[23]_90\(2),
      I1 => \r_Count_reg[23]_91\(0),
      I2 => \r_Count_reg[23]_90\(0),
      I3 => \r_Count_reg[23]_92\(0),
      I4 => \r_Count_reg[23]_90\(1),
      I5 => \r_Count_reg[23]_90\(3),
      O => \r_BCD_Num_reg[21]_5\
    );
\r_BCD_Num[24]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(1),
      I1 => \r_Count_reg[23]_3\(0),
      O => \r_BCD_Num[24]_i_17_n_0\
    );
\r_BCD_Num[24]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(2),
      I1 => \r_Count_reg[23]_2\(0),
      O => \r_BCD_Num[24]_i_18_n_0\
    );
\r_BCD_Num[24]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(1),
      O => \r_BCD_Num[24]_i_19_n_0\
    );
\r_BCD_Num[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \slv_reg3_reg[1]\(1),
      I1 => i_Change_Alarm,
      O => \r_BCD_Num_reg[6]_0\
    );
\r_BCD_Num[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \r_Count_reg[23]_54\(0),
      I1 => \r_Count_reg[23]_55\(1),
      I2 => \r_Count_reg[23]_55\(0),
      I3 => \r_Count_reg[23]_55\(2),
      O => \r_BCD_Num_reg[25]_1\
    );
\r_BCD_Num[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => \r_Count_reg[23]_14\(1),
      I2 => \r_Count_reg[23]_14\(0),
      I3 => \r_Count_reg[23]_14\(2),
      O => \r_BCD_Num_reg[25]_0\
    );
\r_BCD_Num[27]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_43\(1),
      I1 => \r_Count_reg[23]_44\(0),
      O => \r_BCD_Num[27]_i_24_n_0\
    );
\r_BCD_Num[27]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_43\(2),
      I1 => \r_Count_reg[23]_43\(0),
      O => \r_BCD_Num[27]_i_25_n_0\
    );
\r_BCD_Num[27]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_43\(1),
      O => \r_BCD_Num[27]_i_26_n_0\
    );
\r_BCD_Num[30]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_75\(2),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_73\(2),
      O => \^r_bcd_num_reg[30]_32\(0)
    );
\r_BCD_Num[30]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_22\(0),
      I1 => \r_Count_reg[23]_56\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \r_Count_reg[23]_58\(0),
      O => \r_BCD_Num_reg[30]_21\(0)
    );
\r_BCD_Num[30]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(1),
      I1 => \r_Count_reg[23]_8\(1),
      O => \r_BCD_Num_reg[30]_2\(1)
    );
\r_BCD_Num[30]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(0),
      I1 => \r_Count_reg[23]_8\(0),
      O => \r_BCD_Num_reg[30]_2\(0)
    );
\r_BCD_Num[30]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(1),
      I1 => \r_Count_reg[23]_7\(1),
      I2 => \r_Count_reg[23]_8\(2),
      I3 => \r_Count_reg[23]_7\(2),
      O => \r_BCD_Num_reg[30]_5\(1)
    );
\r_BCD_Num[30]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(0),
      I1 => \r_Count_reg[23]_7\(0),
      I2 => \r_Count_reg[23]_8\(1),
      I3 => \r_Count_reg[23]_7\(1),
      O => \r_BCD_Num_reg[30]_5\(0)
    );
\r_BCD_Num[30]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(3),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      O => \^r_bcd_num_reg[30]_4\(0)
    );
\r_BCD_Num[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_77\(3),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_78\(3),
      I3 => \^r_bcd_num_reg[30]_32\(3),
      O => \r_BCD_Num_reg[30]_33\(3)
    );
\r_BCD_Num[30]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_4\(1),
      I1 => CO(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \r_Count_reg[23]_16\(0),
      O => \r_BCD_Num_reg[30]_3\(3)
    );
\r_BCD_Num[30]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_4\(1),
      I1 => CO(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \r_Count_reg[23]_16\(0),
      O => \r_BCD_Num_reg[30]_3\(2)
    );
\r_BCD_Num[30]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_4\(1),
      I1 => CO(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \r_Count_reg[23]_16\(0),
      O => \r_BCD_Num_reg[30]_3\(1)
    );
\r_BCD_Num[30]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_4\(0),
      I1 => CO(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \r_Count_reg[23]_16\(0),
      O => \r_BCD_Num_reg[30]_3\(0)
    );
\r_BCD_Num[30]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(2),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      O => \^r_bcd_num_reg[30]_27\(3)
    );
\r_BCD_Num[30]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(1),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      O => \^r_bcd_num_reg[30]_27\(2)
    );
\r_BCD_Num[30]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(0),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      O => \^r_bcd_num_reg[30]_27\(1)
    );
\r_BCD_Num[30]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_69\(2),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      O => \^r_bcd_num_reg[30]_27\(0)
    );
\r_BCD_Num[30]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(3),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \^r_bcd_num_reg[30]_27\(3),
      O => \r_BCD_Num_reg[30]_28\(3)
    );
\r_BCD_Num[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_77\(2),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_78\(2),
      I3 => \^r_bcd_num_reg[30]_32\(2),
      O => \r_BCD_Num_reg[30]_33\(2)
    );
\r_BCD_Num[30]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(2),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \^r_bcd_num_reg[30]_27\(2),
      O => \r_BCD_Num_reg[30]_28\(2)
    );
\r_BCD_Num[30]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(1),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \^r_bcd_num_reg[30]_27\(1),
      O => \r_BCD_Num_reg[30]_28\(1)
    );
\r_BCD_Num[30]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(0),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \^r_bcd_num_reg[30]_27\(0),
      O => \r_BCD_Num_reg[30]_28\(0)
    );
\r_BCD_Num[30]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(2),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      O => \^r_bcd_num_reg[30]_9\(3)
    );
\r_BCD_Num[30]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(1),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      O => \^r_bcd_num_reg[30]_9\(2)
    );
\r_BCD_Num[30]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(0),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      O => \^r_bcd_num_reg[30]_9\(1)
    );
\r_BCD_Num[30]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_27\(2),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      O => \^r_bcd_num_reg[30]_9\(0)
    );
\r_BCD_Num[30]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(3),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \^r_bcd_num_reg[30]_9\(3),
      O => \r_BCD_Num_reg[30]_10\(3)
    );
\r_BCD_Num[30]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(2),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \^r_bcd_num_reg[30]_9\(2),
      O => \r_BCD_Num_reg[30]_10\(2)
    );
\r_BCD_Num[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_77\(1),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_78\(1),
      I3 => \^r_bcd_num_reg[30]_32\(1),
      O => \r_BCD_Num_reg[30]_33\(1)
    );
\r_BCD_Num[30]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(1),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \^r_bcd_num_reg[30]_9\(1),
      O => \r_BCD_Num_reg[30]_10\(1)
    );
\r_BCD_Num[30]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(0),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \^r_bcd_num_reg[30]_9\(0),
      O => \r_BCD_Num_reg[30]_10\(0)
    );
\r_BCD_Num[30]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_69\(1),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      O => \^r_bcd_num_reg[30]_25\(2)
    );
\r_BCD_Num[30]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_67\(1),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_69\(0),
      O => \^r_bcd_num_reg[30]_25\(1)
    );
\r_BCD_Num[30]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_67\(0),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_68\(0),
      O => \^r_bcd_num_reg[30]_25\(0)
    );
\r_BCD_Num[30]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_69\(2),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \^r_bcd_num_reg[30]_25\(2),
      O => \r_BCD_Num_reg[30]_26\(2)
    );
\r_BCD_Num[30]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_69\(1),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \^r_bcd_num_reg[30]_25\(1),
      O => \r_BCD_Num_reg[30]_26\(1)
    );
\r_BCD_Num[30]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_67\(1),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_69\(0),
      I3 => \^r_bcd_num_reg[30]_25\(0),
      O => \r_BCD_Num_reg[30]_26\(0)
    );
\r_BCD_Num[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_77\(0),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_78\(0),
      I3 => \^r_bcd_num_reg[30]_32\(0),
      O => \r_BCD_Num_reg[30]_33\(0)
    );
\r_BCD_Num[30]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_27\(1),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      O => \^r_bcd_num_reg[30]_7\(2)
    );
\r_BCD_Num[30]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(1),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_27\(0),
      O => \^r_bcd_num_reg[30]_7\(1)
    );
\r_BCD_Num[30]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(0),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_26\(0),
      O => \^r_bcd_num_reg[30]_7\(0)
    );
\r_BCD_Num[30]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_27\(2),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \^r_bcd_num_reg[30]_7\(2),
      O => \r_BCD_Num_reg[30]_8\(2)
    );
\r_BCD_Num[30]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_27\(1),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_15\(0),
      I3 => \^r_bcd_num_reg[30]_7\(1),
      O => \r_BCD_Num_reg[30]_8\(1)
    );
\r_BCD_Num[30]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(1),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_27\(0),
      I3 => \^r_bcd_num_reg[30]_7\(0),
      O => \r_BCD_Num_reg[30]_8\(0)
    );
\r_BCD_Num[30]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_66\(0),
      I1 => \r_Count_reg[23]_58\(0),
      O => \r_BCD_Num_reg[30]_16\(1)
    );
\r_BCD_Num[30]_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_46\(2),
      I1 => \r_Count_reg[23]_47\(2),
      O => \r_BCD_Num_reg[30]_16\(0)
    );
\r_BCD_Num[30]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \r_Count_reg[23]_66\(0),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_47\(2),
      I3 => \r_Count_reg[23]_46\(2),
      O => \r_BCD_Num_reg[30]_24\(0)
    );
\r_BCD_Num[30]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(2),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_36\(2),
      O => \^r_bcd_num_reg[30]_14\(3)
    );
\r_BCD_Num[30]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(0),
      I1 => \r_Count_reg[23]_16\(0),
      O => DI(1)
    );
\r_BCD_Num[30]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(2),
      I1 => \r_Count_reg[23]_6\(2),
      O => DI(0)
    );
\r_BCD_Num[30]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(0),
      I1 => \r_Count_reg[23]_16\(0),
      I2 => \r_Count_reg[23]_6\(2),
      I3 => \r_Count_reg[23]_5\(2),
      O => \r_BCD_Num_reg[30]_6\(0)
    );
\r_BCD_Num[30]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(1),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_36\(1),
      O => \^r_bcd_num_reg[30]_14\(2)
    );
\r_BCD_Num[30]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_46\(1),
      I1 => \r_Count_reg[23]_47\(1),
      O => \r_BCD_Num_reg[30]_17\(1)
    );
\r_BCD_Num[30]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_46\(0),
      I1 => \r_Count_reg[23]_47\(0),
      O => \r_BCD_Num_reg[30]_17\(0)
    );
\r_BCD_Num[30]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(1),
      I1 => \r_Count_reg[23]_46\(1),
      I2 => \r_Count_reg[23]_47\(2),
      I3 => \r_Count_reg[23]_46\(2),
      O => \r_BCD_Num_reg[30]_20\(1)
    );
\r_BCD_Num[30]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(0),
      I1 => \r_Count_reg[23]_46\(0),
      I2 => \r_Count_reg[23]_47\(1),
      I3 => \r_Count_reg[23]_46\(1),
      O => \r_BCD_Num_reg[30]_20\(0)
    );
\r_BCD_Num[30]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(0),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_36\(0),
      O => \^r_bcd_num_reg[30]_14\(1)
    );
\r_BCD_Num[30]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(1),
      I1 => \r_Count_reg[23]_6\(1),
      O => \r_BCD_Num_reg[30]_0\(1)
    );
\r_BCD_Num[30]_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(0),
      I1 => \r_Count_reg[23]_6\(0),
      O => \r_BCD_Num_reg[30]_0\(0)
    );
\r_BCD_Num[30]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(1),
      I1 => \r_Count_reg[23]_5\(1),
      I2 => \r_Count_reg[23]_6\(2),
      I3 => \r_Count_reg[23]_5\(2),
      O => S(1)
    );
\r_BCD_Num[30]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(0),
      I1 => \r_Count_reg[23]_5\(0),
      I2 => \r_Count_reg[23]_6\(1),
      I3 => \r_Count_reg[23]_5\(1),
      O => S(0)
    );
\r_BCD_Num[30]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_33\(2),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_31\(2),
      O => \^r_bcd_num_reg[30]_14\(0)
    );
\r_BCD_Num[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(3),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_36\(3),
      I3 => \^r_bcd_num_reg[30]_14\(3),
      O => \r_BCD_Num_reg[30]_15\(3)
    );
\r_BCD_Num[30]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(2),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_36\(2),
      I3 => \^r_bcd_num_reg[30]_14\(2),
      O => \r_BCD_Num_reg[30]_15\(2)
    );
\r_BCD_Num[30]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(1),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_36\(1),
      I3 => \^r_bcd_num_reg[30]_14\(1),
      O => \r_BCD_Num_reg[30]_15\(1)
    );
\r_BCD_Num[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(0),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_36\(0),
      I3 => \^r_bcd_num_reg[30]_14\(0),
      O => \r_BCD_Num_reg[30]_15\(0)
    );
\r_BCD_Num[30]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_75\(1),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_73\(1),
      O => \^r_bcd_num_reg[30]_30\(1)
    );
\r_BCD_Num[30]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r_Count_reg[23]_73\(0),
      I1 => \r_Count_reg[23]_74\(0),
      I2 => \r_Count_reg[23]_75\(0),
      O => \^r_bcd_num_reg[30]_30\(0)
    );
\r_BCD_Num[30]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_75\(2),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_73\(2),
      I3 => \^r_bcd_num_reg[30]_30\(1),
      O => \r_BCD_Num_reg[30]_31\(1)
    );
\r_BCD_Num[30]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_75\(1),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_73\(1),
      I3 => \^r_bcd_num_reg[30]_30\(0),
      O => \r_BCD_Num_reg[30]_31\(0)
    );
\r_BCD_Num[30]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_33\(1),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_31\(1),
      O => \^r_bcd_num_reg[30]_12\(1)
    );
\r_BCD_Num[30]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r_Count_reg[23]_31\(0),
      I1 => \r_Count_reg[23]_32\(0),
      I2 => \r_Count_reg[23]_33\(0),
      O => \^r_bcd_num_reg[30]_12\(0)
    );
\r_BCD_Num[30]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_33\(2),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_31\(2),
      I3 => \^r_bcd_num_reg[30]_12\(1),
      O => \r_BCD_Num_reg[30]_13\(1)
    );
\r_BCD_Num[30]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_33\(1),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_31\(1),
      I3 => \^r_bcd_num_reg[30]_12\(0),
      O => \r_BCD_Num_reg[30]_13\(0)
    );
\r_BCD_Num[30]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_71\(0),
      I1 => \r_Count_reg[23]_72\(0),
      O => \r_BCD_Num_reg[30]_18\(1)
    );
\r_BCD_Num[30]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_48\(2),
      I1 => \r_Count_reg[23]_49\(2),
      O => \r_BCD_Num_reg[30]_18\(0)
    );
\r_BCD_Num[30]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \r_Count_reg[23]_71\(0),
      I1 => \r_Count_reg[23]_72\(0),
      I2 => \r_Count_reg[23]_49\(2),
      I3 => \r_Count_reg[23]_48\(2),
      O => \r_BCD_Num_reg[30]_29\(0)
    );
\r_BCD_Num[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_77\(2),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_78\(2),
      O => \^r_bcd_num_reg[30]_32\(3)
    );
\r_BCD_Num[30]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_29\(0),
      I1 => \r_Count_reg[23]_30\(0),
      O => \r_BCD_Num_reg[30]_1\(1)
    );
\r_BCD_Num[30]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(2),
      I1 => \r_Count_reg[23]_8\(2),
      O => \r_BCD_Num_reg[30]_1\(0)
    );
\r_BCD_Num[30]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \r_Count_reg[23]_29\(0),
      I1 => \r_Count_reg[23]_30\(0),
      I2 => \r_Count_reg[23]_8\(2),
      I3 => \r_Count_reg[23]_7\(2),
      O => \r_BCD_Num_reg[30]_11\(0)
    );
\r_BCD_Num[30]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_77\(1),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_78\(1),
      O => \^r_bcd_num_reg[30]_32\(2)
    );
\r_BCD_Num[30]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_48\(1),
      I1 => \r_Count_reg[23]_49\(1),
      O => \r_BCD_Num_reg[30]_19\(1)
    );
\r_BCD_Num[30]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_48\(0),
      I1 => \r_Count_reg[23]_49\(0),
      O => \r_BCD_Num_reg[30]_19\(0)
    );
\r_BCD_Num[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_77\(0),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_78\(0),
      O => \^r_bcd_num_reg[30]_32\(1)
    );
\r_BCD_Num[30]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_49\(1),
      I1 => \r_Count_reg[23]_48\(1),
      I2 => \r_Count_reg[23]_49\(2),
      I3 => \r_Count_reg[23]_48\(2),
      O => \r_BCD_Num_reg[30]_23\(1)
    );
\r_BCD_Num[30]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_49\(0),
      I1 => \r_Count_reg[23]_48\(0),
      I2 => \r_Count_reg[23]_49\(1),
      I3 => \r_Count_reg[23]_48\(1),
      O => \r_BCD_Num_reg[30]_23\(0)
    );
\r_BCD_Num[30]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(3),
      I1 => \r_Count_reg[23]_58\(0),
      I2 => \r_Count_reg[23]_57\(0),
      O => \^r_bcd_num_reg[30]_22\(0)
    );
\r_BCD_Num[30]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_22\(1),
      I1 => \r_Count_reg[23]_56\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \r_Count_reg[23]_58\(0),
      O => \r_BCD_Num_reg[30]_21\(3)
    );
\r_BCD_Num[30]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_22\(1),
      I1 => \r_Count_reg[23]_56\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \r_Count_reg[23]_58\(0),
      O => \r_BCD_Num_reg[30]_21\(2)
    );
\r_BCD_Num[30]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_22\(1),
      I1 => \r_Count_reg[23]_56\(0),
      I2 => \r_Count_reg[23]_57\(0),
      I3 => \r_Count_reg[23]_58\(0),
      O => \r_BCD_Num_reg[30]_21\(1)
    );
\r_BCD_Num[31]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \r_Count_reg[23]_56\(0),
      I1 => \r_Count_reg[23]_57\(0),
      I2 => \r_Count_reg[23]_58\(0),
      O => \^r_bcd_num_reg[30]_22\(1)
    );
\r_BCD_Num[31]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_64\(1),
      I1 => \r_Count_reg[23]_63\(3),
      O => \r_BCD_Num[31]_i_128_n_0\
    );
\r_BCD_Num[31]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_64\(0),
      I1 => \r_Count_reg[23]_63\(2),
      O => \r_BCD_Num[31]_i_129_n_0\
    );
\r_BCD_Num[31]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(3),
      I1 => \r_Count_reg[23]_63\(1),
      O => \r_BCD_Num[31]_i_130_n_0\
    );
\r_BCD_Num[31]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(2),
      I1 => \r_Count_reg[23]_63\(0),
      O => \r_BCD_Num[31]_i_131_n_0\
    );
\r_BCD_Num[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_79\(2),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_80\(0),
      O => \^r_bcd_num_reg[31]_11\(3)
    );
\r_BCD_Num[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_79\(1),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_80\(0),
      O => \^r_bcd_num_reg[31]_11\(2)
    );
\r_BCD_Num[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_79\(0),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_80\(0),
      O => \^r_bcd_num_reg[31]_11\(1)
    );
\r_BCD_Num[31]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => CO(0),
      I1 => \r_Count_reg[23]_15\(0),
      I2 => \r_Count_reg[23]_16\(0),
      O => \^r_bcd_num_reg[30]_4\(1)
    );
\r_BCD_Num[31]_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(1),
      I1 => \r_Count_reg[23]_21\(3),
      O => \r_BCD_Num[31]_i_179_n_0\
    );
\r_BCD_Num[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_77\(3),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_78\(3),
      O => \^r_bcd_num_reg[31]_11\(0)
    );
\r_BCD_Num[31]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(0),
      I1 => \r_Count_reg[23]_21\(2),
      O => \r_BCD_Num[31]_i_180_n_0\
    );
\r_BCD_Num[31]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(3),
      I1 => \r_Count_reg[23]_21\(1),
      O => \r_BCD_Num[31]_i_181_n_0\
    );
\r_BCD_Num[31]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(2),
      I1 => \r_Count_reg[23]_21\(0),
      O => \r_BCD_Num[31]_i_182_n_0\
    );
\r_BCD_Num[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_79\(3),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_80\(0),
      I3 => \^r_bcd_num_reg[31]_11\(3),
      O => \r_BCD_Num_reg[31]_12\(3)
    );
\r_BCD_Num[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_79\(2),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_80\(0),
      I3 => \^r_bcd_num_reg[31]_11\(2),
      O => \r_BCD_Num_reg[31]_12\(2)
    );
\r_BCD_Num[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_79\(1),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_80\(0),
      I3 => \^r_bcd_num_reg[31]_11\(1),
      O => \r_BCD_Num_reg[31]_12\(1)
    );
\r_BCD_Num[31]_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(1),
      I1 => \r_Count_reg[23]_62\(3),
      O => \r_BCD_Num[31]_i_219_n_0\
    );
\r_BCD_Num[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_79\(0),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_80\(0),
      I3 => \^r_bcd_num_reg[31]_11\(0),
      O => \r_BCD_Num_reg[31]_12\(0)
    );
\r_BCD_Num[31]_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(0),
      I1 => \r_Count_reg[23]_62\(2),
      O => \r_BCD_Num[31]_i_220_n_0\
    );
\r_BCD_Num[31]_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_62\(3),
      I1 => \r_Count_reg[23]_62\(1),
      O => \r_BCD_Num[31]_i_221_n_0\
    );
\r_BCD_Num[31]_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_62\(2),
      I1 => \r_Count_reg[23]_62\(0),
      O => \r_BCD_Num[31]_i_222_n_0\
    );
\r_BCD_Num[31]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_65\(1),
      O => \r_BCD_Num[31]_i_24_n_0\
    );
\r_BCD_Num[31]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_65\(0),
      O => \r_BCD_Num[31]_i_25_n_0\
    );
\r_BCD_Num[31]_i_263\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(1),
      I1 => \r_Count_reg[23]_20\(3),
      O => \r_BCD_Num[31]_i_263_n_0\
    );
\r_BCD_Num[31]_i_264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(0),
      I1 => \r_Count_reg[23]_20\(2),
      O => \r_BCD_Num[31]_i_264_n_0\
    );
\r_BCD_Num[31]_i_265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(3),
      I1 => \r_Count_reg[23]_20\(1),
      O => \r_BCD_Num[31]_i_265_n_0\
    );
\r_BCD_Num[31]_i_266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(2),
      I1 => \r_Count_reg[23]_20\(0),
      O => \r_BCD_Num[31]_i_266_n_0\
    );
\r_BCD_Num[31]_i_309\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_62\(1),
      I1 => \r_Count_reg[23]_61\(3),
      O => \r_BCD_Num[31]_i_309_n_0\
    );
\r_BCD_Num[31]_i_310\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_62\(0),
      I1 => \r_Count_reg[23]_61\(2),
      O => \r_BCD_Num[31]_i_310_n_0\
    );
\r_BCD_Num[31]_i_311\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_61\(3),
      I1 => \r_Count_reg[23]_61\(1),
      O => \r_BCD_Num[31]_i_311_n_0\
    );
\r_BCD_Num[31]_i_312\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_61\(2),
      I1 => \r_Count_reg[23]_61\(0),
      O => \r_BCD_Num[31]_i_312_n_0\
    );
\r_BCD_Num[31]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(0),
      O => \r_BCD_Num[31]_i_33_n_0\
    );
\r_BCD_Num[31]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_45\(2),
      O => \r_BCD_Num[31]_i_34_n_0\
    );
\r_BCD_Num[31]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_45\(1),
      O => \r_BCD_Num[31]_i_35_n_0\
    );
\r_BCD_Num[31]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_45\(0),
      O => \r_BCD_Num[31]_i_36_n_0\
    );
\r_BCD_Num[31]_i_369\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(1),
      I1 => \r_Count_reg[23]_19\(3),
      O => \r_BCD_Num[31]_i_369_n_0\
    );
\r_BCD_Num[31]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(2),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_38\(0),
      O => \^r_bcd_num_reg[31]_0\(3)
    );
\r_BCD_Num[31]_i_370\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(0),
      I1 => \r_Count_reg[23]_19\(2),
      O => \r_BCD_Num[31]_i_370_n_0\
    );
\r_BCD_Num[31]_i_371\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_19\(3),
      I1 => \r_Count_reg[23]_19\(1),
      O => \r_BCD_Num[31]_i_371_n_0\
    );
\r_BCD_Num[31]_i_372\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_19\(2),
      I1 => \r_Count_reg[23]_19\(0),
      O => \r_BCD_Num[31]_i_372_n_0\
    );
\r_BCD_Num[31]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(1),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_38\(0),
      O => \^r_bcd_num_reg[31]_0\(2)
    );
\r_BCD_Num[31]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(0),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_38\(0),
      O => \^r_bcd_num_reg[31]_0\(1)
    );
\r_BCD_Num[31]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(3),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_36\(3),
      O => \^r_bcd_num_reg[31]_0\(0)
    );
\r_BCD_Num[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(3),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_38\(0),
      I3 => \^r_bcd_num_reg[31]_0\(3),
      O => \r_BCD_Num_reg[31]_1\(3)
    );
\r_BCD_Num[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(2),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_38\(0),
      I3 => \^r_bcd_num_reg[31]_0\(2),
      O => \r_BCD_Num_reg[31]_1\(2)
    );
\r_BCD_Num[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(1),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_38\(0),
      I3 => \^r_bcd_num_reg[31]_0\(1),
      O => \r_BCD_Num_reg[31]_1\(1)
    );
\r_BCD_Num[31]_i_434\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_61\(1),
      I1 => \r_Count_reg[23]_60\(3),
      O => \r_BCD_Num[31]_i_434_n_0\
    );
\r_BCD_Num[31]_i_435\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_61\(0),
      I1 => \r_Count_reg[23]_60\(2),
      O => \r_BCD_Num[31]_i_435_n_0\
    );
\r_BCD_Num[31]_i_436\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_60\(3),
      I1 => \r_Count_reg[23]_60\(1),
      O => \r_BCD_Num[31]_i_436_n_0\
    );
\r_BCD_Num[31]_i_437\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_60\(2),
      I1 => \r_Count_reg[23]_60\(0),
      O => \r_BCD_Num[31]_i_437_n_0\
    );
\r_BCD_Num[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(0),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_38\(0),
      I3 => \^r_bcd_num_reg[31]_0\(0),
      O => \r_BCD_Num_reg[31]_1\(0)
    );
\r_BCD_Num[31]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(1),
      O => \r_BCD_Num[31]_i_46_n_0\
    );
\r_BCD_Num[31]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(0),
      O => \r_BCD_Num[31]_i_47_n_0\
    );
\r_BCD_Num[31]_i_489\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_19\(1),
      I1 => \r_Count_reg[23]_18\(3),
      O => \r_BCD_Num[31]_i_489_n_0\
    );
\r_BCD_Num[31]_i_490\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_19\(0),
      I1 => \r_Count_reg[23]_18\(2),
      O => \r_BCD_Num[31]_i_490_n_0\
    );
\r_BCD_Num[31]_i_491\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(3),
      I1 => \r_Count_reg[23]_18\(1),
      O => \r_BCD_Num[31]_i_491_n_0\
    );
\r_BCD_Num[31]_i_492\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(2),
      I1 => \r_Count_reg[23]_18\(0),
      O => \r_BCD_Num[31]_i_492_n_0\
    );
\r_BCD_Num[31]_i_537\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_60\(1),
      I1 => \r_Count_reg[23]_59\(3),
      O => \r_BCD_Num[31]_i_537_n_0\
    );
\r_BCD_Num[31]_i_538\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_60\(0),
      I1 => \r_Count_reg[23]_59\(2),
      O => \r_BCD_Num[31]_i_538_n_0\
    );
\r_BCD_Num[31]_i_539\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(3),
      I1 => \r_Count_reg[23]_59\(1),
      O => \r_BCD_Num[31]_i_539_n_0\
    );
\r_BCD_Num[31]_i_540\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(2),
      I1 => \r_Count_reg[23]_59\(0),
      O => \r_BCD_Num[31]_i_540_n_0\
    );
\r_BCD_Num[31]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      O => \r_BCD_Num[31]_i_55_n_0\
    );
\r_BCD_Num[31]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(2),
      O => \r_BCD_Num[31]_i_56_n_0\
    );
\r_BCD_Num[31]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(1),
      O => \r_BCD_Num[31]_i_57_n_0\
    );
\r_BCD_Num[31]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(0),
      O => \r_BCD_Num[31]_i_58_n_0\
    );
\r_BCD_Num[31]_i_589\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(1),
      I1 => \r_Count_reg[23]_17\(3),
      O => \r_BCD_Num[31]_i_589_n_0\
    );
\r_BCD_Num[31]_i_590\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(0),
      I1 => \r_Count_reg[23]_17\(2),
      O => \r_BCD_Num[31]_i_590_n_0\
    );
\r_BCD_Num[31]_i_591\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(3),
      I1 => \r_Count_reg[23]_17\(1),
      O => \r_BCD_Num[31]_i_591_n_0\
    );
\r_BCD_Num[31]_i_592\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(2),
      I1 => \r_Count_reg[23]_17\(0),
      O => \r_BCD_Num[31]_i_592_n_0\
    );
\r_BCD_Num[31]_i_625\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(1),
      I1 => \r_Count_reg[23]_45\(2),
      O => \r_BCD_Num[31]_i_625_n_0\
    );
\r_BCD_Num[31]_i_626\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(0),
      I1 => \r_Count_reg[23]_45\(1),
      O => \r_BCD_Num[31]_i_626_n_0\
    );
\r_BCD_Num[31]_i_627\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_45\(2),
      I1 => \r_Count_reg[23]_45\(0),
      O => \r_BCD_Num[31]_i_627_n_0\
    );
\r_BCD_Num[31]_i_628\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_45\(1),
      O => \r_BCD_Num[31]_i_628_n_0\
    );
\r_BCD_Num[31]_i_650\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(1),
      I1 => \r_Count_reg[23]_4\(2),
      O => \r_BCD_Num[31]_i_650_n_0\
    );
\r_BCD_Num[31]_i_651\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      I1 => \r_Count_reg[23]_4\(1),
      O => \r_BCD_Num[31]_i_651_n_0\
    );
\r_BCD_Num[31]_i_652\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(2),
      I1 => \r_Count_reg[23]_4\(0),
      O => \r_BCD_Num[31]_i_652_n_0\
    );
\r_BCD_Num[31]_i_653\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(1),
      O => \r_BCD_Num[31]_i_653_n_0\
    );
\r_BCD_Num[31]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_65\(1),
      I1 => \r_Count_reg[23]_64\(3),
      O => \r_BCD_Num[31]_i_67_n_0\
    );
\r_BCD_Num[31]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_65\(0),
      I1 => \r_Count_reg[23]_64\(2),
      O => \r_BCD_Num[31]_i_68_n_0\
    );
\r_BCD_Num[31]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_64\(3),
      I1 => \r_Count_reg[23]_64\(1),
      O => \r_BCD_Num[31]_i_69_n_0\
    );
\r_BCD_Num[31]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_64\(2),
      I1 => \r_Count_reg[23]_64\(0),
      O => \r_BCD_Num[31]_i_70_n_0\
    );
\r_BCD_Num[31]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(1),
      I1 => \r_Count_reg[23]_22\(3),
      O => \r_BCD_Num[31]_i_88_n_0\
    );
\r_BCD_Num[31]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(0),
      I1 => \r_Count_reg[23]_22\(2),
      O => \r_BCD_Num[31]_i_89_n_0\
    );
\r_BCD_Num[31]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(3),
      I1 => \r_Count_reg[23]_22\(1),
      O => \r_BCD_Num[31]_i_90_n_0\
    );
\r_BCD_Num[31]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(2),
      I1 => \r_Count_reg[23]_22\(0),
      O => \r_BCD_Num[31]_i_91_n_0\
    );
\r_BCD_Num_Sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => \r_BCD_Num_Sel[0]_i_2_n_0\,
      I1 => Q(0),
      I2 => \r_BCD_Num_Sel[0]_i_3_n_0\,
      I3 => \r_Segment_Count_reg[31]\(0),
      I4 => i_Reset,
      I5 => \slv_reg3_reg[1]\(0),
      O => D(0)
    );
\r_BCD_Num_Sel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time_Blink(28),
      I1 => w_Display_Time_Blink(12),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time_Blink(20),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time_Blink(4),
      O => \r_BCD_Num_Sel[0]_i_2_n_0\
    );
\r_BCD_Num_Sel[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time_Blink(24),
      I1 => w_Display_Time_Blink(8),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time_Blink(16),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time_Blink(0),
      O => \r_BCD_Num_Sel[0]_i_3_n_0\
    );
\r_BCD_Num_Sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFACFF"
    )
        port map (
      I0 => \r_BCD_Num_Sel[1]_i_2_n_0\,
      I1 => \r_BCD_Num_Sel[1]_i_3_n_0\,
      I2 => Q(0),
      I3 => \r_Segment_Count_reg[31]\(0),
      I4 => i_Reset,
      I5 => \slv_reg3_reg[1]\(0),
      O => D(1)
    );
\r_BCD_Num_Sel[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time_Blink(29),
      I1 => w_Display_Time_Blink(13),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time_Blink(21),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time_Blink(5),
      O => \r_BCD_Num_Sel[1]_i_2_n_0\
    );
\r_BCD_Num_Sel[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time_Blink(25),
      I1 => w_Display_Time_Blink(9),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time_Blink(17),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time_Blink(1),
      O => \r_BCD_Num_Sel[1]_i_3_n_0\
    );
\r_BCD_Num_Sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFACFF"
    )
        port map (
      I0 => \r_BCD_Num_Sel[2]_i_2_n_0\,
      I1 => \r_BCD_Num_Sel[2]_i_3_n_0\,
      I2 => Q(0),
      I3 => \r_Segment_Count_reg[31]\(0),
      I4 => i_Reset,
      I5 => \slv_reg3_reg[1]\(0),
      O => D(2)
    );
\r_BCD_Num_Sel[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time_Blink(30),
      I1 => w_Display_Time_Blink(14),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time_Blink(22),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time_Blink(6),
      O => \r_BCD_Num_Sel[2]_i_2_n_0\
    );
\r_BCD_Num_Sel[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time_Blink(26),
      I1 => w_Display_Time_Blink(10),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time_Blink(18),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time_Blink(2),
      O => \r_BCD_Num_Sel[2]_i_3_n_0\
    );
\r_BCD_Num_Sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFFFFF3"
    )
        port map (
      I0 => \r_BCD_Num_Sel[3]_i_2_n_0\,
      I1 => \r_Segment_Count_reg[31]\(0),
      I2 => i_Reset,
      I3 => \slv_reg3_reg[1]\(0),
      I4 => \r_BCD_Num_Sel[3]_i_3_n_0\,
      I5 => Q(0),
      O => D(3)
    );
\r_BCD_Num_Sel[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time_Blink(31),
      I1 => w_Display_Time_Blink(15),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time_Blink(23),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time_Blink(7),
      O => \r_BCD_Num_Sel[3]_i_2_n_0\
    );
\r_BCD_Num_Sel[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time_Blink(27),
      I1 => w_Display_Time_Blink(11),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time_Blink(19),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time_Blink(3),
      O => \r_BCD_Num_Sel[3]_i_3_n_0\
    );
\r_BCD_Num_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(0),
      Q => w_Display_Time_Blink(0),
      R => '0'
    );
\r_BCD_Num_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(10),
      Q => w_Display_Time_Blink(10),
      R => '0'
    );
\r_BCD_Num_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(11),
      Q => w_Display_Time_Blink(11),
      R => '0'
    );
\r_BCD_Num_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(12),
      Q => w_Display_Time_Blink(12),
      R => '0'
    );
\r_BCD_Num_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(13),
      Q => w_Display_Time_Blink(13),
      R => '0'
    );
\r_BCD_Num_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_46_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_10_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_10_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_10_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_53\(2 downto 0),
      DI(0) => \r_Count_reg[23]_51\(3),
      O(3 downto 0) => \r_BCD_Num_reg[13]_6\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_47_n_0\,
      S(2) => \r_BCD_Num[13]_i_48_n_0\,
      S(1) => \r_BCD_Num[13]_i_49_n_0\,
      S(0) => \r_BCD_Num[13]_i_50_n_0\
    );
\r_BCD_Num_reg[13]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[13]_i_114_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_114_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_114_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_reg[13]_0\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_143_n_0\,
      S(2) => \r_BCD_Num[13]_i_144_n_0\,
      S(1) => \r_BCD_Num[13]_i_145_n_0\,
      S(0) => \r_BCD_Num[13]_i_146_n_0\
    );
\r_BCD_Num_reg[13]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_71_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_28_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_28_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_28_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_12\(2 downto 0),
      DI(0) => \r_Count_reg[23]_10\(3),
      O(3 downto 0) => \r_BCD_Num_reg[13]_2\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_72_n_0\,
      S(2) => \r_BCD_Num[13]_i_73_n_0\,
      S(1) => \r_BCD_Num[13]_i_74_n_0\,
      S(0) => \r_BCD_Num[13]_i_75_n_0\
    );
\r_BCD_Num_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_10_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[13]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[13]_i_4_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_52\(0),
      DI(0) => \r_Count_reg[23]_53\(3),
      O(3) => \NLW_r_BCD_Num_reg[13]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[13]_7\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[13]_i_13_n_0\,
      S(1) => \r_BCD_Num[13]_i_14_n_0\,
      S(0) => \r_BCD_Num[13]_i_15_n_0\
    );
\r_BCD_Num_reg[13]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_96_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_46_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_46_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_46_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_51\(2 downto 0),
      DI(0) => \r_Count_reg[23]_50\(0),
      O(3 downto 0) => \r_BCD_Num_reg[13]_5\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_97_n_0\,
      S(2) => \r_BCD_Num[13]_i_98_n_0\,
      S(1) => \r_BCD_Num[13]_i_99_n_0\,
      S(0) => \r_BCD_Num[13]_i_100_n_0\
    );
\r_BCD_Num_reg[13]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_28_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[13]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[13]_i_7_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_11\(0),
      DI(0) => \r_Count_reg[23]_12\(3),
      O(3) => \NLW_r_BCD_Num_reg[13]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[13]_3\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[13]_i_31_n_0\,
      S(1) => \r_BCD_Num[13]_i_32_n_0\,
      S(0) => \r_BCD_Num[13]_i_33_n_0\
    );
\r_BCD_Num_reg[13]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_114_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_71_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_71_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_71_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_71_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_10\(2 downto 0),
      DI(0) => \r_Count_reg[23]_9\(0),
      O(3 downto 0) => \r_BCD_Num_reg[13]_1\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_115_n_0\,
      S(2) => \r_BCD_Num[13]_i_116_n_0\,
      S(1) => \r_BCD_Num[13]_i_117_n_0\,
      S(0) => \r_BCD_Num[13]_i_118_n_0\
    );
\r_BCD_Num_reg[13]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[13]_i_96_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_96_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_96_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_96_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_reg[13]_4\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_132_n_0\,
      S(2) => \r_BCD_Num[13]_i_133_n_0\,
      S(1) => \r_BCD_Num[13]_i_134_n_0\,
      S(0) => \r_BCD_Num[13]_i_135_n_0\
    );
\r_BCD_Num_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(14),
      Q => w_Display_Time_Blink(14),
      R => '0'
    );
\r_BCD_Num_reg[14]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[14]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[14]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[14]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \NLW_r_BCD_Num_reg[14]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[15]_1\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[14]_i_14_n_0\,
      S(1) => \r_BCD_Num[14]_i_15_n_0\,
      S(0) => \r_BCD_Num[14]_i_16_n_0\
    );
\r_BCD_Num_reg[14]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[14]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[14]_i_9_n_2\,
      CO(0) => \r_BCD_Num_reg[14]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \NLW_r_BCD_Num_reg[14]_i_9_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[15]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[14]_i_21_n_0\,
      S(1) => \r_BCD_Num[14]_i_22_n_0\,
      S(0) => \r_BCD_Num[14]_i_23_n_0\
    );
\r_BCD_Num_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(15),
      Q => w_Display_Time_Blink(15),
      R => '0'
    );
\r_BCD_Num_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(16),
      Q => w_Display_Time_Blink(16),
      R => '0'
    );
\r_BCD_Num_reg[16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[16]_i_5_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_5_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_reg[21]_0\(3 downto 0),
      S(3) => \r_BCD_Num[16]_i_18_n_0\,
      S(2) => \r_BCD_Num[16]_i_19_n_0\,
      S(1) => \r_BCD_Num[16]_i_20_n_0\,
      S(0) => \r_BCD_Num[16]_i_21_n_0\
    );
\r_BCD_Num_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(17),
      Q => w_Display_Time_Blink(17),
      R => '0'
    );
\r_BCD_Num_reg[17]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_32_n_0\,
      CO(3) => \r_BCD_Num_reg[17]_i_10_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_10_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_10_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_42\(2 downto 0),
      DI(0) => \r_Count_reg[23]_40\(3),
      O(3 downto 0) => \r_BCD_Num_reg[17]_2\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_33_n_0\,
      S(2) => \r_BCD_Num[17]_i_34_n_0\,
      S(1) => \r_BCD_Num[17]_i_35_n_0\,
      S(0) => \r_BCD_Num[17]_i_36_n_0\
    );
\r_BCD_Num_reg[17]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_47_n_0\,
      CO(3) => \r_BCD_Num_reg[17]_i_21_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_21_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_21_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_1\(2 downto 0),
      DI(0) => O(3),
      O(3 downto 0) => \r_BCD_Num_reg[16]_2\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_48_n_0\,
      S(2) => \r_BCD_Num[17]_i_49_n_0\,
      S(1) => \r_BCD_Num[17]_i_50_n_0\,
      S(0) => \r_BCD_Num[17]_i_51_n_0\
    );
\r_BCD_Num_reg[17]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_62_n_0\,
      CO(3) => \r_BCD_Num_reg[17]_i_32_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_32_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_32_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_40\(2 downto 0),
      DI(0) => \r_Count_reg[23]_39\(0),
      O(3 downto 0) => \r_BCD_Num_reg[17]_1\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_63_n_0\,
      S(2) => \r_BCD_Num[17]_i_64_n_0\,
      S(1) => \r_BCD_Num[17]_i_65_n_0\,
      S(0) => \r_BCD_Num[17]_i_66_n_0\
    );
\r_BCD_Num_reg[17]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_10_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[17]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[17]_i_4_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_41\(0),
      DI(0) => \r_Count_reg[23]_42\(3),
      O(3) => \NLW_r_BCD_Num_reg[17]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[17]_3\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[17]_i_11_n_0\,
      S(1) => \r_BCD_Num[17]_i_12_n_0\,
      S(0) => \r_BCD_Num[17]_i_13_n_0\
    );
\r_BCD_Num_reg[17]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_76_n_0\,
      CO(3) => \r_BCD_Num_reg[17]_i_47_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_47_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_47_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => O(2 downto 0),
      DI(0) => \r_Count_reg[23]\(0),
      O(3 downto 0) => \r_BCD_Num_reg[16]_1\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_77_n_0\,
      S(2) => \r_BCD_Num[17]_i_78_n_0\,
      S(1) => \r_BCD_Num[17]_i_79_n_0\,
      S(0) => \r_BCD_Num[17]_i_80_n_0\
    );
\r_BCD_Num_reg[17]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[17]_i_62_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_62_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_62_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_reg[17]_0\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_90_n_0\,
      S(2) => \r_BCD_Num[17]_i_91_n_0\,
      S(1) => \r_BCD_Num[17]_i_92_n_0\,
      S(0) => \r_BCD_Num[17]_i_93_n_0\
    );
\r_BCD_Num_reg[17]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_21_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[17]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[17]_i_7_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_0\(0),
      DI(0) => \r_Count_reg[23]_1\(3),
      O(3) => \NLW_r_BCD_Num_reg[17]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[16]_3\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[17]_i_22_n_0\,
      S(1) => \r_BCD_Num[17]_i_23_n_0\,
      S(0) => \r_BCD_Num[17]_i_24_n_0\
    );
\r_BCD_Num_reg[17]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[17]_i_76_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_76_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_76_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_76_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_reg[16]_0\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_101_n_0\,
      S(2) => \r_BCD_Num[17]_i_102_n_0\,
      S(1) => \r_BCD_Num[17]_i_103_n_0\,
      S(0) => \r_BCD_Num[17]_i_104_n_0\
    );
\r_BCD_Num_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(18),
      Q => w_Display_Time_Blink(18),
      R => '0'
    );
\r_BCD_Num_reg[18]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[18]_i_4_n_0\,
      CO(2) => \r_BCD_Num_reg[18]_i_4_n_1\,
      CO(1) => \r_BCD_Num_reg[18]_i_4_n_2\,
      CO(0) => \r_BCD_Num_reg[18]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_reg[21]_2\(3 downto 0),
      S(3) => \r_BCD_Num[18]_i_7_n_0\,
      S(2) => \r_BCD_Num[18]_i_8_n_0\,
      S(1) => \r_BCD_Num[18]_i_9_n_0\,
      S(0) => \r_BCD_Num[18]_i_10_n_0\
    );
\r_BCD_Num_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(19),
      Q => w_Display_Time_Blink(19),
      R => '0'
    );
\r_BCD_Num_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(1),
      Q => w_Display_Time_Blink(1),
      R => '0'
    );
\r_BCD_Num_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(20),
      Q => w_Display_Time_Blink(20),
      R => '0'
    );
\r_BCD_Num_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(21),
      Q => w_Display_Time_Blink(21),
      R => '0'
    );
\r_BCD_Num_reg[21]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_33_n_0,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[21]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[21]_i_17_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_BCD_Num_reg[21]_i_17_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[21]_1\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[21]_i_42_n_0\,
      S(1) => \r_BCD_Num[21]_i_43_n_0\,
      S(0) => \r_BCD_Num[21]_i_44_n_0\
    );
\r_BCD_Num_reg[21]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_46_n_0,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[21]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[21]_i_8_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_BCD_Num_reg[21]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[21]_3\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[21]_i_30_n_0\,
      S(1) => \r_BCD_Num[21]_i_31_n_0\,
      S(0) => \r_BCD_Num[21]_i_32_n_0\
    );
\r_BCD_Num_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(22),
      Q => w_Display_Time_Blink(22),
      R => '0'
    );
\r_BCD_Num_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(23),
      Q => w_Display_Time_Blink(23),
      R => '0'
    );
\r_BCD_Num_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(24),
      Q => w_Display_Time_Blink(24),
      R => '0'
    );
\r_BCD_Num_reg[24]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[24]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[24]_i_15_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_2\(2),
      DI(0) => '0',
      O(3) => \NLW_r_BCD_Num_reg[24]_i_15_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[27]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[24]_i_17_n_0\,
      S(1) => \r_BCD_Num[24]_i_18_n_0\,
      S(0) => \r_BCD_Num[24]_i_19_n_0\
    );
\r_BCD_Num_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(25),
      Q => w_Display_Time_Blink(25),
      R => '0'
    );
\r_BCD_Num_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(26),
      Q => w_Display_Time_Blink(26),
      R => '0'
    );
\r_BCD_Num_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(27),
      Q => w_Display_Time_Blink(27),
      R => '0'
    );
\r_BCD_Num_reg[27]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[27]_i_20_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[27]_i_20_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_43\(2),
      DI(0) => '0',
      O(3) => \NLW_r_BCD_Num_reg[27]_i_20_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[27]_1\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[27]_i_24_n_0\,
      S(1) => \r_BCD_Num[27]_i_25_n_0\,
      S(0) => \r_BCD_Num[27]_i_26_n_0\
    );
\r_BCD_Num_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(28),
      Q => w_Display_Time_Blink(28),
      R => '0'
    );
\r_BCD_Num_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(29),
      Q => w_Display_Time_Blink(29),
      R => '0'
    );
\r_BCD_Num_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(2),
      Q => w_Display_Time_Blink(2),
      R => '0'
    );
\r_BCD_Num_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(30),
      Q => w_Display_Time_Blink(30),
      R => '0'
    );
\r_BCD_Num_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(31),
      Q => w_Display_Time_Blink(31),
      R => '0'
    );
\r_BCD_Num_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_i_10_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_10_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_reg[31]_21\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_33_n_0\,
      S(2) => \r_BCD_Num[31]_i_34_n_0\,
      S(1) => \r_BCD_Num[31]_i_35_n_0\,
      S(0) => \r_BCD_Num[31]_i_36_n_0\
    );
\r_BCD_Num_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_45_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_12_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_reg[31]_9\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \r_BCD_Num[31]_i_46_n_0\,
      S(0) => \r_BCD_Num[31]_i_47_n_0\
    );
\r_BCD_Num_reg[31]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_217_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_126_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_126_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_126_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_63\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_62\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_17\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_219_n_0\,
      S(2) => \r_BCD_Num[31]_i_220_n_0\,
      S(1) => \r_BCD_Num[31]_i_221_n_0\,
      S(0) => \r_BCD_Num[31]_i_222_n_0\
    );
\r_BCD_Num_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_14_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_i_14_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_14_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_reg[31]_10\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_55_n_0\,
      S(2) => \r_BCD_Num[31]_i_56_n_0\,
      S(1) => \r_BCD_Num[31]_i_57_n_0\,
      S(0) => \r_BCD_Num[31]_i_58_n_0\
    );
\r_BCD_Num_reg[31]_i_177\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_261_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_177_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_177_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_177_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_177_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_21\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_20\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_6\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_263_n_0\,
      S(2) => \r_BCD_Num[31]_i_264_n_0\,
      S(1) => \r_BCD_Num[31]_i_265_n_0\,
      S(0) => \r_BCD_Num[31]_i_266_n_0\
    );
\r_BCD_Num_reg[31]_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_307_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_217_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_217_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_217_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_217_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_62\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_61\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_16\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_309_n_0\,
      S(2) => \r_BCD_Num[31]_i_310_n_0\,
      S(1) => \r_BCD_Num[31]_i_311_n_0\,
      S(0) => \r_BCD_Num[31]_i_312_n_0\
    );
\r_BCD_Num_reg[31]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_64_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_23_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_23_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_23_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_65\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_64\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_19\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_67_n_0\,
      S(2) => \r_BCD_Num[31]_i_68_n_0\,
      S(1) => \r_BCD_Num[31]_i_69_n_0\,
      S(0) => \r_BCD_Num[31]_i_70_n_0\
    );
\r_BCD_Num_reg[31]_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_367_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_261_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_261_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_261_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_261_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_20\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_19\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_5\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_369_n_0\,
      S(2) => \r_BCD_Num[31]_i_370_n_0\,
      S(1) => \r_BCD_Num[31]_i_371_n_0\,
      S(0) => \r_BCD_Num[31]_i_372_n_0\
    );
\r_BCD_Num_reg[31]_i_307\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_432_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_307_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_307_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_307_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_307_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_61\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_60\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_15\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_434_n_0\,
      S(2) => \r_BCD_Num[31]_i_435_n_0\,
      S(1) => \r_BCD_Num[31]_i_436_n_0\,
      S(0) => \r_BCD_Num[31]_i_437_n_0\
    );
\r_BCD_Num_reg[31]_i_367\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_487_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_367_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_367_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_367_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_367_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_19\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_18\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_4\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_489_n_0\,
      S(2) => \r_BCD_Num[31]_i_490_n_0\,
      S(1) => \r_BCD_Num[31]_i_491_n_0\,
      S(0) => \r_BCD_Num[31]_i_492_n_0\
    );
\r_BCD_Num_reg[31]_i_432\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_536_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_432_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_432_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_432_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_432_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_60\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_59\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_14\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_537_n_0\,
      S(2) => \r_BCD_Num[31]_i_538_n_0\,
      S(1) => \r_BCD_Num[31]_i_539_n_0\,
      S(0) => \r_BCD_Num[31]_i_540_n_0\
    );
\r_BCD_Num_reg[31]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_85_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_45_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_45_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_45_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_23\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_22\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_8\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_88_n_0\,
      S(2) => \r_BCD_Num[31]_i_89_n_0\,
      S(1) => \r_BCD_Num[31]_i_90_n_0\,
      S(0) => \r_BCD_Num[31]_i_91_n_0\
    );
\r_BCD_Num_reg[31]_i_487\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_588_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_487_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_487_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_487_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_487_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_18\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_17\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_3\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_589_n_0\,
      S(2) => \r_BCD_Num[31]_i_590_n_0\,
      S(1) => \r_BCD_Num[31]_i_591_n_0\,
      S(0) => \r_BCD_Num[31]_i_592_n_0\
    );
\r_BCD_Num_reg[31]_i_536\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_536_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_536_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_536_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_536_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_59\(1 downto 0),
      DI(1) => \r_Count_reg[23]_45\(2),
      DI(0) => '0',
      O(3 downto 0) => \r_BCD_Num_reg[31]_13\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_625_n_0\,
      S(2) => \r_BCD_Num[31]_i_626_n_0\,
      S(1) => \r_BCD_Num[31]_i_627_n_0\,
      S(0) => \r_BCD_Num[31]_i_628_n_0\
    );
\r_BCD_Num_reg[31]_i_588\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_588_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_588_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_588_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_588_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_17\(1 downto 0),
      DI(1) => \r_Count_reg[23]_4\(2),
      DI(0) => '0',
      O(3 downto 0) => \r_BCD_Num_reg[31]_2\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_650_n_0\,
      S(2) => \r_BCD_Num[31]_i_651_n_0\,
      S(1) => \r_BCD_Num[31]_i_652_n_0\,
      S(0) => \r_BCD_Num[31]_i_653_n_0\
    );
\r_BCD_Num_reg[31]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_126_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_64_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_64_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_64_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_64_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_64\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_63\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_18\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_128_n_0\,
      S(2) => \r_BCD_Num[31]_i_129_n_0\,
      S(1) => \r_BCD_Num[31]_i_130_n_0\,
      S(0) => \r_BCD_Num[31]_i_131_n_0\
    );
\r_BCD_Num_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_23_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_8_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_reg[31]_20\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \r_BCD_Num[31]_i_24_n_0\,
      S(0) => \r_BCD_Num[31]_i_25_n_0\
    );
\r_BCD_Num_reg[31]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_177_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_85_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_85_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_85_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_22\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_21\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_7\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_179_n_0\,
      S(2) => \r_BCD_Num[31]_i_180_n_0\,
      S(1) => \r_BCD_Num[31]_i_181_n_0\,
      S(0) => \r_BCD_Num[31]_i_182_n_0\
    );
\r_BCD_Num_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(3),
      Q => w_Display_Time_Blink(3),
      R => '0'
    );
\r_BCD_Num_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(4),
      Q => w_Display_Time_Blink(4),
      R => '0'
    );
\r_BCD_Num_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(5),
      Q => w_Display_Time_Blink(5),
      R => '0'
    );
\r_BCD_Num_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(6),
      Q => w_Display_Time_Blink(6),
      R => '0'
    );
\r_BCD_Num_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(7),
      Q => w_Display_Time_Blink(7),
      R => '0'
    );
\r_BCD_Num_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(8),
      Q => w_Display_Time_Blink(8),
      R => '0'
    );
\r_BCD_Num_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \slv_reg3_reg[1]_0\(9),
      Q => w_Display_Time_Blink(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh is
  port (
    \r_BCD_Num_Sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Segment_Count_reg[4]_0\ : out STD_LOGIC;
    \r_Segment_Count_reg[4]_1\ : out STD_LOGIC;
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_Hex_Encoding_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Clk_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh : entity is "Seven_Segment_Display_Refresh";
end Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_i_1_n_0\ : STD_LOGIC;
  signal \_carry_i_2_n_0\ : STD_LOGIC;
  signal \_carry_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_4_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^o_anodes\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_Anodes0 : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_n_3\ : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_1_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_2_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_3_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_4_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_5_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_6_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_n_1 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_n_2 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_n_3 : STD_LOGIC;
  signal r_Segment_Count : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Segment_Count[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_10_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_11_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_12_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_13_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_14_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_15_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_6_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_7_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_8_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_9_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \^r_segment_count_reg[4]_0\ : STD_LOGIC;
  signal \^r_segment_count_reg[4]_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_BCD_Num_Sel1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_Sel1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_Sel1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_Sel1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Segment_Count_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Segment_Count_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Segment_Count[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \r_Segment_Count[31]_i_13\ : label is "soft_lutpair45";
begin
  Q(0) <= \^q\(0);
  o_Anodes(7 downto 0) <= \^o_anodes\(7 downto 0);
  \r_Segment_Count_reg[4]_0\ <= \^r_segment_count_reg[4]_0\;
  \r_Segment_Count_reg[4]_1\ <= \^r_segment_count_reg[4]_1\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry_i_1_n_0\,
      S(2) => \_carry_i_2_n_0\,
      S(1) => \_carry_i_3_n_0\,
      S(0) => \_carry_i_4_n_0\
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry__0_i_1_n_0\,
      S(2) => \_carry__0_i_2_n_0\,
      S(1) => \_carry__0_i_3_n_0\,
      S(0) => \_carry__0_i_4_n_0\
    );
\_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[21]\,
      I1 => \r_Segment_Count_reg_n_0_[22]\,
      I2 => \r_Segment_Count_reg_n_0_[23]\,
      O => \_carry__0_i_1_n_0\
    );
\_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[20]\,
      I1 => \r_Segment_Count_reg_n_0_[18]\,
      I2 => \r_Segment_Count_reg_n_0_[19]\,
      O => \_carry__0_i_2_n_0\
    );
\_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[15]\,
      I1 => \r_Segment_Count_reg_n_0_[16]\,
      I2 => \r_Segment_Count_reg_n_0_[17]\,
      O => \_carry__0_i_3_n_0\
    );
\_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[14]\,
      I1 => \r_Segment_Count_reg_n_0_[12]\,
      I2 => \r_Segment_Count_reg_n_0_[13]\,
      O => \_carry__0_i_4_n_0\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \NLW__carry__1_CO_UNCONNECTED\(3),
      CO(2) => r_Anodes0,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_carry__1_i_1_n_0\,
      S(1) => \_carry__1_i_2_n_0\,
      S(0) => \_carry__1_i_3_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[31]\,
      I1 => \r_Segment_Count_reg_n_0_[30]\,
      O => \_carry__1_i_1_n_0\
    );
\_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[28]\,
      I1 => \r_Segment_Count_reg_n_0_[29]\,
      I2 => \r_Segment_Count_reg_n_0_[27]\,
      O => \_carry__1_i_2_n_0\
    );
\_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[26]\,
      I1 => \r_Segment_Count_reg_n_0_[24]\,
      I2 => \r_Segment_Count_reg_n_0_[25]\,
      O => \_carry__1_i_3_n_0\
    );
\_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[9]\,
      I1 => \r_Segment_Count_reg_n_0_[10]\,
      I2 => \r_Segment_Count_reg_n_0_[11]\,
      O => \_carry_i_1_n_0\
    );
\_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[8]\,
      I1 => \r_Segment_Count_reg_n_0_[6]\,
      I2 => \r_Segment_Count_reg_n_0_[7]\,
      O => \_carry_i_2_n_0\
    );
\_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[3]\,
      I1 => \r_Segment_Count_reg_n_0_[4]\,
      I2 => \r_Segment_Count_reg_n_0_[5]\,
      O => \_carry_i_3_n_0\
    );
\_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^r_segment_count_reg[4]_0\,
      I2 => \^r_segment_count_reg[4]_1\,
      O => \_carry_i_4_n_0\
    );
\r_Anodes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => r_Anodes0,
      Q => \^o_anodes\(0),
      R => '0'
    );
\r_Anodes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(0),
      Q => \^o_anodes\(1),
      R => '0'
    );
\r_Anodes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(1),
      Q => \^o_anodes\(2),
      R => '0'
    );
\r_Anodes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(2),
      Q => \^o_anodes\(3),
      R => '0'
    );
\r_Anodes_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(3),
      Q => \^o_anodes\(4),
      R => '0'
    );
\r_Anodes_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(4),
      Q => \^o_anodes\(5),
      R => '0'
    );
\r_Anodes_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(5),
      Q => \^o_anodes\(6),
      R => '0'
    );
\r_Anodes_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(6),
      Q => \^o_anodes\(7),
      R => '0'
    );
r_BCD_Num_Sel1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_BCD_Num_Sel1_carry_n_0,
      CO(2) => r_BCD_Num_Sel1_carry_n_1,
      CO(1) => r_BCD_Num_Sel1_carry_n_2,
      CO(0) => r_BCD_Num_Sel1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => r_BCD_Num_Sel1_carry_i_1_n_0,
      DI(0) => r_BCD_Num_Sel1_carry_i_2_n_0,
      O(3 downto 0) => NLW_r_BCD_Num_Sel1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => r_BCD_Num_Sel1_carry_i_3_n_0,
      S(2) => r_BCD_Num_Sel1_carry_i_4_n_0,
      S(1) => r_BCD_Num_Sel1_carry_i_5_n_0,
      S(0) => r_BCD_Num_Sel1_carry_i_6_n_0
    );
\r_BCD_Num_Sel1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_BCD_Num_Sel1_carry_n_0,
      CO(3) => \r_BCD_Num_Sel1_carry__0_n_0\,
      CO(2) => \r_BCD_Num_Sel1_carry__0_n_1\,
      CO(1) => \r_BCD_Num_Sel1_carry__0_n_2\,
      CO(0) => \r_BCD_Num_Sel1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_Sel1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num_Sel1_carry__0_i_1_n_0\,
      S(2) => \r_BCD_Num_Sel1_carry__0_i_2_n_0\,
      S(1) => \r_BCD_Num_Sel1_carry__0_i_3_n_0\,
      S(0) => \r_BCD_Num_Sel1_carry__0_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[14]\,
      I1 => \r_Segment_Count_reg_n_0_[15]\,
      O => \r_BCD_Num_Sel1_carry__0_i_1_n_0\
    );
\r_BCD_Num_Sel1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[12]\,
      I1 => \r_Segment_Count_reg_n_0_[13]\,
      O => \r_BCD_Num_Sel1_carry__0_i_2_n_0\
    );
\r_BCD_Num_Sel1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[10]\,
      I1 => \r_Segment_Count_reg_n_0_[11]\,
      O => \r_BCD_Num_Sel1_carry__0_i_3_n_0\
    );
\r_BCD_Num_Sel1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[8]\,
      I1 => \r_Segment_Count_reg_n_0_[9]\,
      O => \r_BCD_Num_Sel1_carry__0_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_Sel1_carry__0_n_0\,
      CO(3) => \r_BCD_Num_Sel1_carry__1_n_0\,
      CO(2) => \r_BCD_Num_Sel1_carry__1_n_1\,
      CO(1) => \r_BCD_Num_Sel1_carry__1_n_2\,
      CO(0) => \r_BCD_Num_Sel1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_Sel1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num_Sel1_carry__1_i_1_n_0\,
      S(2) => \r_BCD_Num_Sel1_carry__1_i_2_n_0\,
      S(1) => \r_BCD_Num_Sel1_carry__1_i_3_n_0\,
      S(0) => \r_BCD_Num_Sel1_carry__1_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[22]\,
      I1 => \r_Segment_Count_reg_n_0_[23]\,
      O => \r_BCD_Num_Sel1_carry__1_i_1_n_0\
    );
\r_BCD_Num_Sel1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[20]\,
      I1 => \r_Segment_Count_reg_n_0_[21]\,
      O => \r_BCD_Num_Sel1_carry__1_i_2_n_0\
    );
\r_BCD_Num_Sel1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[18]\,
      I1 => \r_Segment_Count_reg_n_0_[19]\,
      O => \r_BCD_Num_Sel1_carry__1_i_3_n_0\
    );
\r_BCD_Num_Sel1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[16]\,
      I1 => \r_Segment_Count_reg_n_0_[17]\,
      O => \r_BCD_Num_Sel1_carry__1_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_Sel1_carry__1_n_0\,
      CO(3) => \r_BCD_Num_Sel_reg[0]_0\(0),
      CO(2) => \r_BCD_Num_Sel1_carry__2_n_1\,
      CO(1) => \r_BCD_Num_Sel1_carry__2_n_2\,
      CO(0) => \r_BCD_Num_Sel1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \r_Segment_Count_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_r_BCD_Num_Sel1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num_Sel1_carry__2_i_1_n_0\,
      S(2) => \r_BCD_Num_Sel1_carry__2_i_2_n_0\,
      S(1) => \r_BCD_Num_Sel1_carry__2_i_3_n_0\,
      S(0) => \r_BCD_Num_Sel1_carry__2_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[31]\,
      I1 => \r_Segment_Count_reg_n_0_[30]\,
      O => \r_BCD_Num_Sel1_carry__2_i_1_n_0\
    );
\r_BCD_Num_Sel1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[29]\,
      I1 => \r_Segment_Count_reg_n_0_[28]\,
      O => \r_BCD_Num_Sel1_carry__2_i_2_n_0\
    );
\r_BCD_Num_Sel1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[26]\,
      I1 => \r_Segment_Count_reg_n_0_[27]\,
      O => \r_BCD_Num_Sel1_carry__2_i_3_n_0\
    );
\r_BCD_Num_Sel1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[24]\,
      I1 => \r_Segment_Count_reg_n_0_[25]\,
      O => \r_BCD_Num_Sel1_carry__2_i_4_n_0\
    );
r_BCD_Num_Sel1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_0\,
      I1 => \r_Segment_Count_reg_n_0_[3]\,
      O => r_BCD_Num_Sel1_carry_i_1_n_0
    );
r_BCD_Num_Sel1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^r_segment_count_reg[4]_1\,
      O => r_BCD_Num_Sel1_carry_i_2_n_0
    );
r_BCD_Num_Sel1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[6]\,
      I1 => \r_Segment_Count_reg_n_0_[7]\,
      O => r_BCD_Num_Sel1_carry_i_3_n_0
    );
r_BCD_Num_Sel1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[4]\,
      I1 => \r_Segment_Count_reg_n_0_[5]\,
      O => r_BCD_Num_Sel1_carry_i_4_n_0
    );
r_BCD_Num_Sel1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_0\,
      I1 => \r_Segment_Count_reg_n_0_[3]\,
      O => r_BCD_Num_Sel1_carry_i_5_n_0
    );
r_BCD_Num_Sel1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_1\,
      I1 => \^q\(0),
      O => r_BCD_Num_Sel1_carry_i_6_n_0
    );
\r_BCD_Num_Sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => D(0),
      Q => \r_Hex_Encoding_reg[0]\(0),
      R => '0'
    );
\r_BCD_Num_Sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => D(1),
      Q => \r_Hex_Encoding_reg[0]\(1),
      R => '0'
    );
\r_BCD_Num_Sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => D(2),
      Q => \r_Hex_Encoding_reg[0]\(2),
      R => '0'
    );
\r_BCD_Num_Sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => D(3),
      Q => \r_Hex_Encoding_reg[0]\(3),
      R => '0'
    );
\r_Segment_Count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => r_Segment_Count(0)
    );
\r_Segment_Count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[12]\,
      O => \r_Segment_Count[12]_i_2_n_0\
    );
\r_Segment_Count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[11]\,
      O => \r_Segment_Count[12]_i_3_n_0\
    );
\r_Segment_Count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[10]\,
      O => \r_Segment_Count[12]_i_4_n_0\
    );
\r_Segment_Count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[9]\,
      O => \r_Segment_Count[12]_i_5_n_0\
    );
\r_Segment_Count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[16]\,
      O => \r_Segment_Count[16]_i_2_n_0\
    );
\r_Segment_Count[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[15]\,
      O => \r_Segment_Count[16]_i_3_n_0\
    );
\r_Segment_Count[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[14]\,
      O => \r_Segment_Count[16]_i_4_n_0\
    );
\r_Segment_Count[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[13]\,
      O => \r_Segment_Count[16]_i_5_n_0\
    );
\r_Segment_Count[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[20]\,
      O => \r_Segment_Count[20]_i_2_n_0\
    );
\r_Segment_Count[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[19]\,
      O => \r_Segment_Count[20]_i_3_n_0\
    );
\r_Segment_Count[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[18]\,
      O => \r_Segment_Count[20]_i_4_n_0\
    );
\r_Segment_Count[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[17]\,
      O => \r_Segment_Count[20]_i_5_n_0\
    );
\r_Segment_Count[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[24]\,
      O => \r_Segment_Count[24]_i_2_n_0\
    );
\r_Segment_Count[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[23]\,
      O => \r_Segment_Count[24]_i_3_n_0\
    );
\r_Segment_Count[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[22]\,
      O => \r_Segment_Count[24]_i_4_n_0\
    );
\r_Segment_Count[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[21]\,
      O => \r_Segment_Count[24]_i_5_n_0\
    );
\r_Segment_Count[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[28]\,
      O => \r_Segment_Count[28]_i_2_n_0\
    );
\r_Segment_Count[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[27]\,
      O => \r_Segment_Count[28]_i_3_n_0\
    );
\r_Segment_Count[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[26]\,
      O => \r_Segment_Count[28]_i_4_n_0\
    );
\r_Segment_Count[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[25]\,
      O => \r_Segment_Count[28]_i_5_n_0\
    );
\r_Segment_Count[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \r_Segment_Count[31]_i_3_n_0\,
      I1 => \r_Segment_Count[31]_i_4_n_0\,
      I2 => \r_Segment_Count[31]_i_5_n_0\,
      I3 => \r_Segment_Count_reg_n_0_[7]\,
      I4 => \r_Segment_Count_reg_n_0_[6]\,
      I5 => \r_Segment_Count[31]_i_6_n_0\,
      O => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[13]\,
      I1 => \r_Segment_Count_reg_n_0_[12]\,
      O => \r_Segment_Count[31]_i_10_n_0\
    );
\r_Segment_Count[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[11]\,
      I1 => \r_Segment_Count_reg_n_0_[10]\,
      O => \r_Segment_Count[31]_i_11_n_0\
    );
\r_Segment_Count[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[23]\,
      I1 => \r_Segment_Count_reg_n_0_[22]\,
      I2 => \r_Segment_Count_reg_n_0_[21]\,
      I3 => \r_Segment_Count_reg_n_0_[20]\,
      I4 => \r_Segment_Count[31]_i_14_n_0\,
      I5 => \r_Segment_Count[31]_i_15_n_0\,
      O => \r_Segment_Count[31]_i_12_n_0\
    );
\r_Segment_Count[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_1\,
      I1 => \r_Segment_Count_reg_n_0_[30]\,
      I2 => \^r_segment_count_reg[4]_0\,
      I3 => \^q\(0),
      O => \r_Segment_Count[31]_i_13_n_0\
    );
\r_Segment_Count[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[17]\,
      I1 => \r_Segment_Count_reg_n_0_[16]\,
      O => \r_Segment_Count[31]_i_14_n_0\
    );
\r_Segment_Count[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[19]\,
      I1 => \r_Segment_Count_reg_n_0_[18]\,
      O => \r_Segment_Count[31]_i_15_n_0\
    );
\r_Segment_Count[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[15]\,
      I1 => \r_Segment_Count_reg_n_0_[14]\,
      I2 => \r_Segment_Count[31]_i_10_n_0\,
      I3 => \r_Segment_Count[31]_i_11_n_0\,
      I4 => \r_Segment_Count_reg_n_0_[9]\,
      I5 => \r_Segment_Count_reg_n_0_[8]\,
      O => \r_Segment_Count[31]_i_3_n_0\
    );
\r_Segment_Count[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[29]\,
      I1 => \r_Segment_Count_reg_n_0_[31]\,
      I2 => \r_Segment_Count_reg_n_0_[3]\,
      I3 => \r_Segment_Count_reg_n_0_[28]\,
      O => \r_Segment_Count[31]_i_4_n_0\
    );
\r_Segment_Count[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[5]\,
      I1 => \r_Segment_Count_reg_n_0_[4]\,
      O => \r_Segment_Count[31]_i_5_n_0\
    );
\r_Segment_Count[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \r_Segment_Count[31]_i_12_n_0\,
      I1 => \r_Segment_Count[31]_i_13_n_0\,
      I2 => \r_Segment_Count_reg_n_0_[24]\,
      I3 => \r_Segment_Count_reg_n_0_[25]\,
      I4 => \r_Segment_Count_reg_n_0_[26]\,
      I5 => \r_Segment_Count_reg_n_0_[27]\,
      O => \r_Segment_Count[31]_i_6_n_0\
    );
\r_Segment_Count[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[31]\,
      O => \r_Segment_Count[31]_i_7_n_0\
    );
\r_Segment_Count[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[30]\,
      O => \r_Segment_Count[31]_i_8_n_0\
    );
\r_Segment_Count[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[29]\,
      O => \r_Segment_Count[31]_i_9_n_0\
    );
\r_Segment_Count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[4]\,
      O => \r_Segment_Count[4]_i_2_n_0\
    );
\r_Segment_Count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[3]\,
      O => \r_Segment_Count[4]_i_3_n_0\
    );
\r_Segment_Count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_0\,
      O => \r_Segment_Count[4]_i_4_n_0\
    );
\r_Segment_Count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_1\,
      O => \r_Segment_Count[4]_i_5_n_0\
    );
\r_Segment_Count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[8]\,
      O => \r_Segment_Count[8]_i_2_n_0\
    );
\r_Segment_Count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[7]\,
      O => \r_Segment_Count[8]_i_3_n_0\
    );
\r_Segment_Count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[6]\,
      O => \r_Segment_Count[8]_i_4_n_0\
    );
\r_Segment_Count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[5]\,
      O => \r_Segment_Count[8]_i_5_n_0\
    );
\r_Segment_Count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => r_Segment_Count(0),
      Q => \^q\(0),
      R => '0'
    );
\r_Segment_Count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[12]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[10]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[12]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[11]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[12]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[12]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[8]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[12]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[12]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[12]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[12]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[12]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[12]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[12]_i_1_n_7\,
      S(3) => \r_Segment_Count[12]_i_2_n_0\,
      S(2) => \r_Segment_Count[12]_i_3_n_0\,
      S(1) => \r_Segment_Count[12]_i_4_n_0\,
      S(0) => \r_Segment_Count[12]_i_5_n_0\
    );
\r_Segment_Count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[16]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[13]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[16]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[14]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[16]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[15]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[16]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[16]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[12]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[16]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[16]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[16]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[16]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[16]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[16]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[16]_i_1_n_7\,
      S(3) => \r_Segment_Count[16]_i_2_n_0\,
      S(2) => \r_Segment_Count[16]_i_3_n_0\,
      S(1) => \r_Segment_Count[16]_i_4_n_0\,
      S(0) => \r_Segment_Count[16]_i_5_n_0\
    );
\r_Segment_Count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[20]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[17]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[20]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[18]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[20]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[19]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[4]_i_1_n_7\,
      Q => \^r_segment_count_reg[4]_1\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[20]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[20]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[16]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[20]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[20]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[20]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[20]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[20]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[20]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[20]_i_1_n_7\,
      S(3) => \r_Segment_Count[20]_i_2_n_0\,
      S(2) => \r_Segment_Count[20]_i_3_n_0\,
      S(1) => \r_Segment_Count[20]_i_4_n_0\,
      S(0) => \r_Segment_Count[20]_i_5_n_0\
    );
\r_Segment_Count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[24]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[21]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[24]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[22]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[24]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[23]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[24]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[24]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[20]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[24]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[24]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[24]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[24]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[24]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[24]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[24]_i_1_n_7\,
      S(3) => \r_Segment_Count[24]_i_2_n_0\,
      S(2) => \r_Segment_Count[24]_i_3_n_0\,
      S(1) => \r_Segment_Count[24]_i_4_n_0\,
      S(0) => \r_Segment_Count[24]_i_5_n_0\
    );
\r_Segment_Count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[28]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[25]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[28]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[26]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[28]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[27]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[28]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[28]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[24]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[28]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[28]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[28]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[28]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[28]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[28]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[28]_i_1_n_7\,
      S(3) => \r_Segment_Count[28]_i_2_n_0\,
      S(2) => \r_Segment_Count[28]_i_3_n_0\,
      S(1) => \r_Segment_Count[28]_i_4_n_0\,
      S(0) => \r_Segment_Count[28]_i_5_n_0\
    );
\r_Segment_Count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[31]_i_2_n_7\,
      Q => \r_Segment_Count_reg_n_0_[29]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[4]_i_1_n_6\,
      Q => \^r_segment_count_reg[4]_0\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[31]_i_2_n_6\,
      Q => \r_Segment_Count_reg_n_0_[30]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[31]_i_2_n_5\,
      Q => \r_Segment_Count_reg_n_0_[31]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r_Segment_Count_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Segment_Count_reg[31]_i_2_n_2\,
      CO(0) => \r_Segment_Count_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Segment_Count_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \r_Segment_Count_reg[31]_i_2_n_5\,
      O(1) => \r_Segment_Count_reg[31]_i_2_n_6\,
      O(0) => \r_Segment_Count_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \r_Segment_Count[31]_i_7_n_0\,
      S(1) => \r_Segment_Count[31]_i_8_n_0\,
      S(0) => \r_Segment_Count[31]_i_9_n_0\
    );
\r_Segment_Count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[4]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[3]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[4]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[4]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Segment_Count_reg[4]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[4]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[4]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[4]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[4]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[4]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[4]_i_1_n_7\,
      S(3) => \r_Segment_Count[4]_i_2_n_0\,
      S(2) => \r_Segment_Count[4]_i_3_n_0\,
      S(1) => \r_Segment_Count[4]_i_4_n_0\,
      S(0) => \r_Segment_Count[4]_i_5_n_0\
    );
\r_Segment_Count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[8]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[5]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[8]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[6]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[8]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[7]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[8]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[8]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[4]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[8]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[8]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[8]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[8]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[8]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[8]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[8]_i_1_n_7\,
      S(3) => \r_Segment_Count[8]_i_2_n_0\,
      S(2) => \r_Segment_Count[8]_i_3_n_0\,
      S(1) => \r_Segment_Count[8]_i_4_n_0\,
      S(0) => \r_Segment_Count[8]_i_5_n_0\
    );
\r_Segment_Count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[12]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[9]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Time_Counter is
  port (
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[22]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC;
    \axi_rdata_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \r_BCD_Num_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]_0\ : out STD_LOGIC;
    \r_BCD_Num_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]\ : out STD_LOGIC;
    \r_BCD_Num_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[16]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]\ : out STD_LOGIC;
    \r_BCD_Num_reg[20]\ : out STD_LOGIC;
    \r_BCD_Num_reg[16]_3\ : out STD_LOGIC;
    \r_BCD_Num_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[21]_1\ : out STD_LOGIC;
    \r_BCD_Num_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[27]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[8]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[16]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_28\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_29\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_30\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_31\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_32\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_33\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_34\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_35\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_36\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_37\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_38\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_39\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[13]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[13]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[21]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[17]\ : out STD_LOGIC;
    \r_BCD_Num_reg[5]\ : out STD_LOGIC;
    \r_Count_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_27\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_PM : out STD_LOGIC;
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_2nd_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_2nd_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Prev_Signal_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Prev_Signal_reg_0 : in STD_LOGIC;
    r_Prev_Signal : in STD_LOGIC;
    w_Clk_100Hz : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC;
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC;
    \r_Count_reg[23]_20\ : in STD_LOGIC;
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_25\ : in STD_LOGIC;
    \r_Count_reg[23]_26\ : in STD_LOGIC;
    \r_Count_reg[23]_27\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_30\ : in STD_LOGIC;
    \r_Count_reg[23]_31\ : in STD_LOGIC;
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC;
    \r_Count_reg[23]_38\ : in STD_LOGIC;
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC;
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Alarm_Time : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC;
    \r_Digit_Sel_reg[1]\ : in STD_LOGIC;
    \slv_reg3_reg[1]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_103\ : in STD_LOGIC;
    \r_Digit_Sel_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Change_Alarm : in STD_LOGIC;
    \r_Count_reg[23]_104\ : in STD_LOGIC;
    \r_Count_reg[23]_105\ : in STD_LOGIC;
    \r_Digit_Sel_reg[0]\ : in STD_LOGIC;
    \r_Count_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    w_Reset_Control : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Time_Counter : entity is "Time_Counter";
end Alarm_Clock_Alarm_Clock_0_1_Time_Counter;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Time_Counter is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[19]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[22]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^axi_rdata_reg[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_rdata_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal o_PM_INST_0_i_105_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_106_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_107_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_108_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_109_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_10_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_10_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_10_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_10_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_110_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_111_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_11_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_12_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_13_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_14_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_1_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_21_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_23_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_23_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_23_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_23_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_28_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_29_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_30_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_31_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_32_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_32_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_32_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_32_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_3_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_47_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_47_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_47_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_47_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_48_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_49_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_4_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_4_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_4_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_4_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_51_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_52_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_53_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_54_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_55_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_56_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_57_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_58_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_59_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_60_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_61_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_85_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_85_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_85_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_85_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_86_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_87_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_88_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_89_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_90_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_91_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_92_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_93_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_9_n_0 : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 9 to 9 );
  signal r_Alarm_Next_State1_carry_i_10_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_12_n_0 : STD_LOGIC;
  signal \r_BCD_Num[10]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_154_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[20]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[20]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_154_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_156_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_157_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_158_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_159_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_160_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_161_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_162_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_163_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_164_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_167_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_168_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_171_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_172_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_173_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_175_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_176_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_177_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_178_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_179_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_182_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_185_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_186_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[25]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[26]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[28]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[28]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[28]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_161_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_162_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_165_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_166_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_167_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_184_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_187_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_188_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_189_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_190_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_191_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_192_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_193_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_161_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_162_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_163_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_164_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_165_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_166_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_167_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_168_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_169_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_170_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_189_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_193_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_195_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_196_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_197_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_198_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_199_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_200_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_201_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_202_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_253_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_254_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_255_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_256_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_257_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_258_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_259_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_267_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_271_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_272_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_283_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_284_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_285_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_286_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_287_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_288_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_289_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_290_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_353_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_354_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_355_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_356_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_357_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_358_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_359_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_360_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_362_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_363_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_364_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_365_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_387_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_388_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_389_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_390_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_393_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_398_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_399_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_400_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_401_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_403_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_404_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_405_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_406_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_407_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_408_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_409_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_410_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_467_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_468_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_469_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_470_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_471_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_472_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_474_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_475_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_476_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_477_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_478_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_479_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_481_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_482_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_483_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_484_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_485_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_486_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_513_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_514_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_515_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_516_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_517_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_518_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_519_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_520_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_573_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_574_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_575_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_576_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_577_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_578_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_579_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_580_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_581_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_582_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_583_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_584_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_585_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_586_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_587_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_604_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_608_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_612_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_613_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_614_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_615_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_617_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_618_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_619_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_620_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_621_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_622_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_623_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_624_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_657_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_658_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_661_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_662_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_663_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_664_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_665_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_666_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_667_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_668_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_669_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_670_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_671_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_672_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_673_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_674_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_156_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_157_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_160_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_161_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_162_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_164_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_165_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_167_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_168_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_171_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_172_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_173_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_174_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_175_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_176_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_177_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_178_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_179_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_180_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_181_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_182_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_183_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_184_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_185_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_186_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_187_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_188_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_189_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_190_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_191_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_192_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_193_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_194_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_207_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_208_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_209_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_210_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_211_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_212_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_213_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_214_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_215_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_216_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_217_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_218_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_219_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_221_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_222_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_223_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_224_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_225_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_226_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_227_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_228_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_271_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_272_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_273_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_274_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_276_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_277_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_278_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_279_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_280_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_282_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_283_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_284_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_285_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_286_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_287_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_288_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_289_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_290_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_291_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_292_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_303_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_304_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_305_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_306_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_307_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_308_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_309_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_310_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_315_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_317_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_318_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_319_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_320_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_321_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_322_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_323_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_324_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_349_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_350_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_351_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_353_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_354_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_355_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_357_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_358_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_359_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_360_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_361_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_362_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_363_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_364_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_366_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_367_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_368_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_369_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_377_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_378_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_379_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_380_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_381_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_382_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_383_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_384_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_386_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_387_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_388_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_389_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_390_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_391_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_392_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_393_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_394_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_395_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_396_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_397_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_398_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_399_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_400_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_401_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_402_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_403_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_404_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_405_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_406_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_408_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_409_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_410_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_411_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_412_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_413_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_414_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_415_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_430_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_431_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_432_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_433_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_434_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_436_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_437_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_438_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_439_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_440_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_441_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_442_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_443_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_444_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_445_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_446_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_447_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_448_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_449_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_450_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_451_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_452_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_453_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_454_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_455_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_456_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_461_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_462_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_463_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_464_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_154_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_156_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_157_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_158_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_159_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_160_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_161_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_162_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_163_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_164_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_165_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_166_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_168_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_169_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_170_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_171_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_172_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_173_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_174_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_175_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_94_n_0\ : STD_LOGIC;
  signal \^r_bcd_num_reg[10]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[10]_0\ : STD_LOGIC;
  signal \^r_bcd_num_reg[10]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_reg[10]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_18_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_18_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_18_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_36_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_36_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_36_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_54_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_54_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_54_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_5_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_72_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_72_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_72_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_7_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_7_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_7_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[13]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[13]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_119_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_119_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_119_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_29_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_30_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_30_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_30_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_34_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_34_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_34_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_41_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_41_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_41_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_82_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_82_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_82_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_8_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_8_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_8_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_91_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_91_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_91_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_9_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_9_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_9_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_7_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_7_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_7_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[16]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[16]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[16]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[16]_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[16]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_BCD_Num_reg[16]_i_105_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_105_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_105_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_105_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_106_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_106_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_106_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_106_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_106_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_107_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_107_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_107_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_107_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_107_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_108_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_108_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_108_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_108_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_108_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_108_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_108_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_113_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_113_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_113_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_113_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_113_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_113_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_113_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_116_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_116_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_116_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_116_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_116_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_116_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_116_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_16_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_16_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_31_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_31_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_31_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_42_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_42_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_42_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_43_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_43_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_43_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_46_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_46_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_46_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_7_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[17]\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_25_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_25_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_25_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_52_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_52_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_52_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_81_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_81_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_81_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_9_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_9_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_9_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_6_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[20]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[21]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[21]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[21]_1\ : STD_LOGIC;
  signal \^r_bcd_num_reg[21]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[21]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_BCD_Num_reg[21]_i_16_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_19_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_46_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_46_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_46_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_71_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_71_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_71_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[22]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_11_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_11_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_34_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_34_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_34_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[24]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[24]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[24]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[24]_24\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[24]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[24]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[24]_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[24]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[24]_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[24]_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[24]_i_104_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_104_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_105_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_108_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_108_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_108_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_109_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_109_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_109_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_123_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_123_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_123_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_124_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_124_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_124_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_124_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_124_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_124_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_130_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_130_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_130_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_130_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_131_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_137_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_137_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_137_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_146_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_146_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_146_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_166_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_166_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_166_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_166_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_16_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_16_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_16_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_20_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_20_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_20_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_30_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_30_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_30_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_39_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_39_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_39_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_40_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_40_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_41_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_41_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_41_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_42_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_42_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_42_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_43_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_43_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_43_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_43_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_54_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_54_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_54_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_54_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_54_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_54_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_55_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_55_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_55_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_55_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_55_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_55_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_90_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_90_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_90_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_91_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_91_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_91_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[27]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[27]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[28]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[30]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_10\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_reg[30]_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[30]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_108_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_108_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_108_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_108_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_123_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_123_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_123_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_141_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_141_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_141_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_15_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_15_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_15_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_160_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_160_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_160_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_160_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_169_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_169_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_169_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_169_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_35_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_35_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_35_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_44_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_44_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_44_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_45_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_45_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_45_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_45_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_5_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_5_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_67_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_67_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_67_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_76_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_76_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_76_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_76_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_76_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_76_n_6\ : STD_LOGIC;
  signal \^r_bcd_num_reg[31]\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^r_bcd_num_reg[31]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[31]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_19\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_23\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[31]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_160_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_160_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_160_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_160_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_160_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_160_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_160_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_178_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_178_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_178_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_178_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_194_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_194_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_194_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_194_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_248_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_249_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_250_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_251_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_252_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_252_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_252_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_252_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_262_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_262_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_262_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_262_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_275_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_275_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_275_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_275_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_276_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_277_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_278_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_279_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_280_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_280_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_280_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_280_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_280_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_280_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_281_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_281_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_281_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_282_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_282_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_282_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_282_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_351_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_351_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_351_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_351_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_352_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_352_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_352_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_352_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_352_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_352_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_352_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_366_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_366_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_366_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_366_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_366_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_368_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_368_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_368_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_368_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_381_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_381_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_381_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_381_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_402_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_402_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_402_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_402_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_466_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_466_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_466_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_466_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_473_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_473_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_473_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_473_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_480_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_480_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_480_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_480_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_488_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_488_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_488_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_488_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_48_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_48_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_48_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_501_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_501_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_501_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_501_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_510_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_511_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_512_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_512_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_512_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_512_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_601_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_601_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_601_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_601_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_609_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_610_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_611_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_611_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_611_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_616_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_616_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_616_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_616_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_80_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_80_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_80_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_81_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_81_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_83_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_83_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_83_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_84_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_84_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_84_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_86_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_87_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_87_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_87_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_92_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_92_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_92_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[5]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[6]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_reg[6]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_102_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_102_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_102_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_103_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_103_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_104_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_104_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_104_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_155_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_155_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_155_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_15_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_166_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_166_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_166_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_166_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_166_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_166_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_166_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_166_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_169_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_169_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_169_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_169_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_169_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_169_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_170_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_170_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_170_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_170_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_170_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_170_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_195_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_195_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_195_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_195_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_195_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_195_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_196_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_196_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_196_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_196_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_196_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_196_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_196_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_196_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_206_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_206_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_206_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_206_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_220_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_220_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_220_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_220_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_261_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_261_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_261_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_261_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_270_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_270_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_270_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_270_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_275_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_275_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_275_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_275_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_281_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_281_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_281_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_281_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_302_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_302_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_302_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_302_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_311_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_311_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_311_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_311_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_311_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_311_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_311_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_311_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_312_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_312_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_312_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_312_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_312_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_312_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_313_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_313_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_313_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_313_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_313_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_313_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_313_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_313_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_314_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_314_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_314_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_314_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_316_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_316_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_316_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_316_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_33_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_33_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_33_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_356_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_356_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_356_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_356_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_365_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_365_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_365_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_365_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_365_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_365_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_365_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_385_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_385_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_385_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_385_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_385_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_385_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_385_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_385_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_407_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_407_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_407_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_407_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_435_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_435_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_435_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_435_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_48_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_48_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_48_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_73_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_73_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_73_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_82_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_82_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_82_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_82_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_82_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_82_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_82_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_83_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_83_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_83_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_83_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_83_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_83_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_83_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_84_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_84_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_84_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_84_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_84_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_84_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_84_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_87_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_87_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_87_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_87_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_87_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_87_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_87_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_90_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_90_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_90_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_90_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_90_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_90_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_90_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_91_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_91_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_91_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_91_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_91_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_91_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_91_n_7\ : STD_LOGIC;
  signal \^r_bcd_num_reg[7]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[8]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[8]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_reg[8]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[8]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_reg[8]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_105_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_105_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_105_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_10_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_10_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_114_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_114_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_114_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_121_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_121_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_121_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_121_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_142_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_142_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_142_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_142_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_155_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_155_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_155_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_155_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_155_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_167_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_167_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_167_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_167_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_19_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_19_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_19_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_28_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_28_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_28_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_28_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_28_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_28_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_28_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_29_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_29_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_29_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_29_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_29_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_29_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_29_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_30_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_30_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_30_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_30_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_30_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_30_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_30_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_33_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_33_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_33_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_33_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_33_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_33_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_33_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_36_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_36_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_36_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_36_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_36_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_36_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_36_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_37_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_37_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_37_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_37_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_37_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_37_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_37_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_39_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_39_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_39_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_50_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_50_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_50_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_50_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_50_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_50_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_50_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_53_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_53_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_53_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_53_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_53_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_54_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_54_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_54_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_54_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_54_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_95_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_95_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_95_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_95_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_95_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_95_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_95_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_96_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_96_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_96_n_3\ : STD_LOGIC;
  signal r_Count : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r_Count2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_Count[11]_i_10_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_14_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_22_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_24_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_10_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_12_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_14_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_15_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_19_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_20_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_32_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_33_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_34_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_35_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_11_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_14_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_15_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_19_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_20_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_21_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_39_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_40_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_41_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_42_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_100_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_101_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_102_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_103_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_104_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_105_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_106_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_107_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_108_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_109_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_10_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_110_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_11_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_12_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_137_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_138_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_139_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_140_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_141_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_142_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_143_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_144_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_145_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_153_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_154_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_155__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_156_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_157_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_158_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_159_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_15_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_160_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_164_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_165_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_166_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_167_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_168_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_169_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_16_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_170_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_171_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_173_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_174_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_175_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_176_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_177_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_19_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_20_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_21_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_22_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_24_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_27_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_37_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_38_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_48_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_49_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_50_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_51_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_65_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_66_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_67_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_68_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_69_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_70_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_71_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_72_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_73__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_74_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_75_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_76_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_24_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_25__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_12_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_12_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \^r_count_reg[15]_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_16_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_16_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_16_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_16_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_17_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_17_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_17_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \^r_count_reg[23]_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \r_Count_reg[23]_i_136_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_136_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_136_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_136_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_152_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_152_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_152_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_152_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_163_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_163_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_163_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_163_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_36_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_36_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_36_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_36_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_39_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_39_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_39_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_64_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_64_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_64_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_64_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_99_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_99_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_99_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_99_n_3\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^r_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_Count_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal w_Hours : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal w_Hours_2nd_Digit1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_Minutes : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal w_Seconds : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal w_Time : STD_LOGIC_VECTOR ( 24 downto 6 );
  signal w_Time_PM : STD_LOGIC;
  signal NLW_o_PM_INST_0_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_o_PM_INST_0_i_21_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_50_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_50_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_85_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[10]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[10]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[10]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[10]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[10]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[10]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[10]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_119_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[13]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[13]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[13]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[16]_i_105_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[16]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[16]_i_106_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[16]_i_106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[16]_i_107_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[16]_i_107_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[16]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[16]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_BCD_Num_reg[16]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[16]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[17]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[17]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[17]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[17]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[17]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[21]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[21]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[21]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[21]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_BCD_Num_reg[23]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_103_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_104_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[24]_i_105_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_106_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_109_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_131_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_131_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[24]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[24]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[30]_i_123_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_141_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_160_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[30]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_194_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_247_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_247_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_248_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_248_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_249_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_249_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_250_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_250_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_251_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_251_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_252_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_260_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_260_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_276_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_276_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_277_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_277_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_278_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_278_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_279_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_279_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_281_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_281_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_282_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_402_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_466_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_473_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_480_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_510_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_510_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_511_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_511_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_512_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_609_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_609_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_610_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_610_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_611_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_611_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_616_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_86_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_103_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[6]_i_104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_195_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_195_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[6]_i_220_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_261_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_275_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_312_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_312_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[6]_i_314_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[6]_i_314_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_316_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_356_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_407_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_435_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[8]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[8]_i_114_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[8]_i_167_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[8]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[8]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[8]_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_136_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_152_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_163_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of o_PM_INST_0_i_105 : label is "lutpair58";
  attribute HLUTNM of o_PM_INST_0_i_106 : label is "lutpair57";
  attribute HLUTNM of o_PM_INST_0_i_109 : label is "lutpair58";
  attribute HLUTNM of o_PM_INST_0_i_110 : label is "lutpair57";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_BCD_Num[15]_i_65\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_BCD_Num[15]_i_66\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_BCD_Num[16]_i_114\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_BCD_Num[16]_i_115\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_BCD_Num[16]_i_119\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \r_BCD_Num[16]_i_121\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_BCD_Num[16]_i_122\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_BCD_Num[16]_i_123\ : label is "soft_lutpair58";
  attribute HLUTNM of \r_BCD_Num[16]_i_140\ : label is "lutpair40";
  attribute HLUTNM of \r_BCD_Num[16]_i_141\ : label is "lutpair39";
  attribute HLUTNM of \r_BCD_Num[16]_i_142\ : label is "lutpair38";
  attribute HLUTNM of \r_BCD_Num[16]_i_143\ : label is "lutpair37";
  attribute HLUTNM of \r_BCD_Num[16]_i_150\ : label is "lutpair23";
  attribute HLUTNM of \r_BCD_Num[16]_i_151\ : label is "lutpair22";
  attribute HLUTNM of \r_BCD_Num[21]_i_108\ : label is "lutpair160";
  attribute HLUTNM of \r_BCD_Num[21]_i_109\ : label is "lutpair159";
  attribute HLUTNM of \r_BCD_Num[21]_i_112\ : label is "lutpair160";
  attribute HLUTNM of \r_BCD_Num[21]_i_113\ : label is "lutpair159";
  attribute HLUTNM of \r_BCD_Num[21]_i_47\ : label is "lutpair162";
  attribute HLUTNM of \r_BCD_Num[21]_i_73\ : label is "lutpair161";
  attribute HLUTNM of \r_BCD_Num[21]_i_76\ : label is "lutpair162";
  attribute HLUTNM of \r_BCD_Num[21]_i_78\ : label is "lutpair161";
  attribute HLUTNM of \r_BCD_Num[24]_i_140\ : label is "lutpair322";
  attribute HLUTNM of \r_BCD_Num[24]_i_141\ : label is "lutpair63";
  attribute HLUTNM of \r_BCD_Num[24]_i_144\ : label is "lutpair64";
  attribute HLUTNM of \r_BCD_Num[24]_i_145\ : label is "lutpair322";
  attribute HLUTNM of \r_BCD_Num[24]_i_167\ : label is "lutpair62";
  attribute HLUTNM of \r_BCD_Num[24]_i_168\ : label is "lutpair61";
  attribute HLUTNM of \r_BCD_Num[24]_i_171\ : label is "lutpair63";
  attribute HLUTNM of \r_BCD_Num[24]_i_172\ : label is "lutpair62";
  attribute HLUTNM of \r_BCD_Num[24]_i_173\ : label is "lutpair61";
  attribute HLUTNM of \r_BCD_Num[24]_i_33\ : label is "lutpair323";
  attribute HLUTNM of \r_BCD_Num[24]_i_34\ : label is "lutpair77";
  attribute HLUTNM of \r_BCD_Num[24]_i_37\ : label is "lutpair78";
  attribute HLUTNM of \r_BCD_Num[24]_i_38\ : label is "lutpair323";
  attribute HLUTNM of \r_BCD_Num[24]_i_46\ : label is "lutpair76";
  attribute HLUTNM of \r_BCD_Num[24]_i_47\ : label is "lutpair75";
  attribute HLUTNM of \r_BCD_Num[24]_i_50\ : label is "lutpair77";
  attribute HLUTNM of \r_BCD_Num[24]_i_51\ : label is "lutpair76";
  attribute HLUTNM of \r_BCD_Num[24]_i_52\ : label is "lutpair75";
  attribute HLUTNM of \r_BCD_Num[24]_i_8\ : label is "lutpair321";
  attribute HLUTNM of \r_BCD_Num[30]_i_145\ : label is "lutpair87";
  attribute HLUTNM of \r_BCD_Num[30]_i_149\ : label is "lutpair88";
  attribute HLUTNM of \r_BCD_Num[30]_i_161\ : label is "lutpair86";
  attribute HLUTNM of \r_BCD_Num[30]_i_162\ : label is "lutpair85";
  attribute HLUTNM of \r_BCD_Num[30]_i_165\ : label is "lutpair87";
  attribute HLUTNM of \r_BCD_Num[30]_i_166\ : label is "lutpair86";
  attribute HLUTNM of \r_BCD_Num[30]_i_167\ : label is "lutpair85";
  attribute HLUTNM of \r_BCD_Num[30]_i_38\ : label is "lutpair324";
  attribute HLUTNM of \r_BCD_Num[30]_i_39\ : label is "lutpair113";
  attribute HLUTNM of \r_BCD_Num[30]_i_42\ : label is "lutpair114";
  attribute HLUTNM of \r_BCD_Num[30]_i_43\ : label is "lutpair324";
  attribute HLUTNM of \r_BCD_Num[30]_i_68\ : label is "lutpair112";
  attribute HLUTNM of \r_BCD_Num[30]_i_69\ : label is "lutpair111";
  attribute HLUTNM of \r_BCD_Num[30]_i_72\ : label is "lutpair113";
  attribute HLUTNM of \r_BCD_Num[30]_i_73\ : label is "lutpair112";
  attribute HLUTNM of \r_BCD_Num[30]_i_74\ : label is "lutpair111";
  attribute HLUTNM of \r_BCD_Num[30]_i_79\ : label is "lutpair59";
  attribute HLUTNM of \r_BCD_Num[30]_i_83\ : label is "lutpair59";
  attribute HLUTNM of \r_BCD_Num[31]_i_189\ : label is "lutpair134";
  attribute HLUTNM of \r_BCD_Num[31]_i_193\ : label is "lutpair135";
  attribute HLUTNM of \r_BCD_Num[31]_i_267\ : label is "lutpair133";
  attribute HLUTNM of \r_BCD_Num[31]_i_271\ : label is "lutpair134";
  attribute HLUTNM of \r_BCD_Num[31]_i_272\ : label is "lutpair133";
  attribute HLUTNM of \r_BCD_Num[31]_i_362\ : label is "lutpair321";
  attribute HLUTNM of \r_BCD_Num[31]_i_604\ : label is "lutpair102";
  attribute HLUTNM of \r_BCD_Num[31]_i_608\ : label is "lutpair103";
  attribute HLUTNM of \r_BCD_Num[31]_i_657\ : label is "lutpair102";
  attribute HLUTNM of \r_BCD_Num[31]_i_669\ : label is "lutpair139";
  attribute HLUTNM of \r_BCD_Num[31]_i_670\ : label is "lutpair325";
  attribute HLUTNM of \r_BCD_Num[31]_i_673\ : label is "lutpair139";
  attribute HLUTNM of \r_BCD_Num[31]_i_674\ : label is "lutpair325";
  attribute SOFT_HLUTNM of \r_BCD_Num[6]_i_13\ : label is "soft_lutpair48";
  attribute HLUTNM of \r_BCD_Num[6]_i_171\ : label is "lutpair33";
  attribute HLUTNM of \r_BCD_Num[6]_i_172\ : label is "lutpair32";
  attribute HLUTNM of \r_BCD_Num[6]_i_173\ : label is "lutpair31";
  attribute HLUTNM of \r_BCD_Num[6]_i_174\ : label is "lutpair30";
  attribute HLUTNM of \r_BCD_Num[6]_i_179\ : label is "lutpair22";
  attribute HLUTNM of \r_BCD_Num[6]_i_180\ : label is "lutpair21";
  attribute HLUTNM of \r_BCD_Num[6]_i_181\ : label is "lutpair20";
  attribute HLUTNM of \r_BCD_Num[6]_i_182\ : label is "lutpair19";
  attribute HLUTNM of \r_BCD_Num[6]_i_183\ : label is "lutpair18";
  attribute HLUTNM of \r_BCD_Num[6]_i_184\ : label is "lutpair17";
  attribute HLUTNM of \r_BCD_Num[6]_i_185\ : label is "lutpair16";
  attribute HLUTNM of \r_BCD_Num[6]_i_186\ : label is "lutpair15";
  attribute HLUTNM of \r_BCD_Num[6]_i_187\ : label is "lutpair29";
  attribute HLUTNM of \r_BCD_Num[6]_i_188\ : label is "lutpair28";
  attribute HLUTNM of \r_BCD_Num[6]_i_189\ : label is "lutpair27";
  attribute HLUTNM of \r_BCD_Num[6]_i_190\ : label is "lutpair26";
  attribute HLUTNM of \r_BCD_Num[6]_i_271\ : label is "lutpair14";
  attribute HLUTNM of \r_BCD_Num[6]_i_272\ : label is "lutpair13";
  attribute HLUTNM of \r_BCD_Num[6]_i_273\ : label is "lutpair12";
  attribute HLUTNM of \r_BCD_Num[6]_i_274\ : label is "lutpair11";
  attribute HLUTNM of \r_BCD_Num[6]_i_277\ : label is "lutpair25";
  attribute HLUTNM of \r_BCD_Num[6]_i_278\ : label is "lutpair24";
  attribute HLUTNM of \r_BCD_Num[6]_i_289\ : label is "lutpair37";
  attribute HLUTNM of \r_BCD_Num[6]_i_290\ : label is "lutpair36";
  attribute HLUTNM of \r_BCD_Num[6]_i_291\ : label is "lutpair35";
  attribute HLUTNM of \r_BCD_Num[6]_i_292\ : label is "lutpair34";
  attribute SOFT_HLUTNM of \r_BCD_Num[6]_i_315\ : label is "soft_lutpair57";
  attribute HLUTNM of \r_BCD_Num[6]_i_353\ : label is "lutpair326";
  attribute HLUTNM of \r_BCD_Num[6]_i_357\ : label is "lutpair10";
  attribute HLUTNM of \r_BCD_Num[6]_i_358\ : label is "lutpair9";
  attribute HLUTNM of \r_BCD_Num[6]_i_359\ : label is "lutpair8";
  attribute SOFT_HLUTNM of \r_BCD_Num[6]_i_387\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_BCD_Num[6]_i_388\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_BCD_Num[6]_i_389\ : label is "soft_lutpair60";
  attribute HLUTNM of \r_BCD_Num[6]_i_402\ : label is "lutpair40";
  attribute HLUTNM of \r_BCD_Num[6]_i_403\ : label is "lutpair39";
  attribute HLUTNM of \r_BCD_Num[6]_i_404\ : label is "lutpair38";
  attribute HLUTNM of \r_BCD_Num[6]_i_433\ : label is "lutpair320";
  attribute SOFT_HLUTNM of \r_BCD_Num[6]_i_440\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \r_BCD_Num[6]_i_443\ : label is "soft_lutpair60";
  attribute HLUTNM of \r_BCD_Num[6]_i_449\ : label is "lutpair23";
  attribute SOFT_HLUTNM of \r_BCD_Num[7]_i_13\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \r_BCD_Num[7]_i_88\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \r_BCD_Num[7]_i_89\ : label is "soft_lutpair47";
  attribute HLUTNM of \r_BCD_Num[8]_i_100\ : label is "lutpair42";
  attribute HLUTNM of \r_BCD_Num[8]_i_104\ : label is "lutpair43";
  attribute HLUTNM of \r_BCD_Num[8]_i_106\ : label is "lutpair13";
  attribute HLUTNM of \r_BCD_Num[8]_i_107\ : label is "lutpair12";
  attribute HLUTNM of \r_BCD_Num[8]_i_108\ : label is "lutpair11";
  attribute HLUTNM of \r_BCD_Num[8]_i_109\ : label is "lutpair10";
  attribute HLUTNM of \r_BCD_Num[8]_i_115\ : label is "lutpair24";
  attribute HLUTNM of \r_BCD_Num[8]_i_126\ : label is "lutpair36";
  attribute HLUTNM of \r_BCD_Num[8]_i_127\ : label is "lutpair35";
  attribute HLUTNM of \r_BCD_Num[8]_i_128\ : label is "lutpair34";
  attribute HLUTNM of \r_BCD_Num[8]_i_129\ : label is "lutpair33";
  attribute HLUTNM of \r_BCD_Num[8]_i_138\ : label is "lutpair42";
  attribute HLUTNM of \r_BCD_Num[8]_i_143\ : label is "lutpair9";
  attribute HLUTNM of \r_BCD_Num[8]_i_144\ : label is "lutpair8";
  attribute HLUTNM of \r_BCD_Num[8]_i_161\ : label is "lutpair320";
  attribute HLUTNM of \r_BCD_Num[8]_i_55\ : label is "lutpair32";
  attribute HLUTNM of \r_BCD_Num[8]_i_56\ : label is "lutpair31";
  attribute HLUTNM of \r_BCD_Num[8]_i_57\ : label is "lutpair30";
  attribute HLUTNM of \r_BCD_Num[8]_i_58\ : label is "lutpair29";
  attribute HLUTNM of \r_BCD_Num[8]_i_67\ : label is "lutpair21";
  attribute HLUTNM of \r_BCD_Num[8]_i_68\ : label is "lutpair20";
  attribute HLUTNM of \r_BCD_Num[8]_i_69\ : label is "lutpair19";
  attribute HLUTNM of \r_BCD_Num[8]_i_70\ : label is "lutpair18";
  attribute HLUTNM of \r_BCD_Num[8]_i_75\ : label is "lutpair17";
  attribute HLUTNM of \r_BCD_Num[8]_i_76\ : label is "lutpair16";
  attribute HLUTNM of \r_BCD_Num[8]_i_77\ : label is "lutpair15";
  attribute HLUTNM of \r_BCD_Num[8]_i_78\ : label is "lutpair14";
  attribute HLUTNM of \r_BCD_Num[8]_i_83\ : label is "lutpair28";
  attribute HLUTNM of \r_BCD_Num[8]_i_84\ : label is "lutpair27";
  attribute HLUTNM of \r_BCD_Num[8]_i_85\ : label is "lutpair26";
  attribute HLUTNM of \r_BCD_Num[8]_i_86\ : label is "lutpair25";
  attribute SOFT_HLUTNM of \r_Count[11]_i_10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \r_Count[15]_i_10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \r_Count[15]_i_12\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \r_Count[15]_i_14\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \r_Count[15]_i_15\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \r_Count[19]_i_12\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \r_Count[19]_i_19\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \r_Count[19]_i_20\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \r_Count[23]_i_108\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \r_Count[23]_i_109\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_Count[23]_i_145\ : label is "soft_lutpair52";
  attribute HLUTNM of \r_Count[23]_i_156\ : label is "lutpair6";
  attribute HLUTNM of \r_Count[23]_i_164\ : label is "lutpair5";
  attribute HLUTNM of \r_Count[23]_i_165\ : label is "lutpair4";
  attribute HLUTNM of \r_Count[23]_i_166\ : label is "lutpair3";
  attribute HLUTNM of \r_Count[23]_i_167\ : label is "lutpair2";
  attribute HLUTNM of \r_Count[23]_i_168\ : label is "lutpair6";
  attribute HLUTNM of \r_Count[23]_i_169\ : label is "lutpair5";
  attribute HLUTNM of \r_Count[23]_i_170\ : label is "lutpair4";
  attribute HLUTNM of \r_Count[23]_i_171\ : label is "lutpair3";
  attribute HLUTNM of \r_Count[23]_i_173\ : label is "lutpair1";
  attribute HLUTNM of \r_Count[23]_i_174\ : label is "lutpair0";
  attribute HLUTNM of \r_Count[23]_i_175\ : label is "lutpair2";
  attribute HLUTNM of \r_Count[23]_i_176\ : label is "lutpair1";
  attribute HLUTNM of \r_Count[23]_i_177\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \r_Count[23]_i_18\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_Count[23]_i_19\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \r_Count[23]_i_23\ : label is "soft_lutpair52";
  attribute HLUTNM of \r_Count[23]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \r_Count[23]_i_8\ : label is "lutpair7";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  \axi_rdata_reg[11]\(3 downto 0) <= \^axi_rdata_reg[11]\(3 downto 0);
  \axi_rdata_reg[15]\(3 downto 0) <= \^axi_rdata_reg[15]\(3 downto 0);
  \axi_rdata_reg[19]\(3 downto 0) <= \^axi_rdata_reg[19]\(3 downto 0);
  \axi_rdata_reg[22]\(2 downto 0) <= \^axi_rdata_reg[22]\(2 downto 0);
  \axi_rdata_reg[23]\(0) <= \^axi_rdata_reg[23]\(0);
  \axi_rdata_reg[3]\(3 downto 0) <= \^axi_rdata_reg[3]\(3 downto 0);
  \r_BCD_Num_reg[10]\(2 downto 0) <= \^r_bcd_num_reg[10]\(2 downto 0);
  \r_BCD_Num_reg[10]_0\ <= \^r_bcd_num_reg[10]_0\;
  \r_BCD_Num_reg[10]_1\(2 downto 0) <= \^r_bcd_num_reg[10]_1\(2 downto 0);
  \r_BCD_Num_reg[13]\(3 downto 0) <= \^r_bcd_num_reg[13]\(3 downto 0);
  \r_BCD_Num_reg[13]_0\(0) <= \^r_bcd_num_reg[13]_0\(0);
  \r_BCD_Num_reg[16]\(3 downto 0) <= \^r_bcd_num_reg[16]\(3 downto 0);
  \r_BCD_Num_reg[16]_0\(3 downto 0) <= \^r_bcd_num_reg[16]_0\(3 downto 0);
  \r_BCD_Num_reg[16]_1\(3 downto 0) <= \^r_bcd_num_reg[16]_1\(3 downto 0);
  \r_BCD_Num_reg[16]_2\(0) <= \^r_bcd_num_reg[16]_2\(0);
  \r_BCD_Num_reg[16]_3\ <= \^r_bcd_num_reg[16]_3\;
  \r_BCD_Num_reg[16]_4\(3 downto 0) <= \^r_bcd_num_reg[16]_4\(3 downto 0);
  \r_BCD_Num_reg[17]\ <= \^r_bcd_num_reg[17]\;
  \r_BCD_Num_reg[20]\ <= \^r_bcd_num_reg[20]\;
  \r_BCD_Num_reg[21]\ <= \^r_bcd_num_reg[21]\;
  \r_BCD_Num_reg[21]_0\(3 downto 0) <= \^r_bcd_num_reg[21]_0\(3 downto 0);
  \r_BCD_Num_reg[21]_1\ <= \^r_bcd_num_reg[21]_1\;
  \r_BCD_Num_reg[21]_2\(3 downto 0) <= \^r_bcd_num_reg[21]_2\(3 downto 0);
  \r_BCD_Num_reg[21]_3\(1 downto 0) <= \^r_bcd_num_reg[21]_3\(1 downto 0);
  \r_BCD_Num_reg[22]\(0) <= \^r_bcd_num_reg[22]\(0);
  \r_BCD_Num_reg[24]\(0) <= \^r_bcd_num_reg[24]\(0);
  \r_BCD_Num_reg[24]_0\(2 downto 0) <= \^r_bcd_num_reg[24]_0\(2 downto 0);
  \r_BCD_Num_reg[24]_1\(3 downto 0) <= \^r_bcd_num_reg[24]_1\(3 downto 0);
  \r_BCD_Num_reg[24]_2\(0) <= \^r_bcd_num_reg[24]_2\(0);
  \r_BCD_Num_reg[24]_24\(2 downto 0) <= \^r_bcd_num_reg[24]_24\(2 downto 0);
  \r_BCD_Num_reg[24]_3\(0) <= \^r_bcd_num_reg[24]_3\(0);
  \r_BCD_Num_reg[24]_4\(2 downto 0) <= \^r_bcd_num_reg[24]_4\(2 downto 0);
  \r_BCD_Num_reg[24]_5\(2 downto 0) <= \^r_bcd_num_reg[24]_5\(2 downto 0);
  \r_BCD_Num_reg[24]_6\(0) <= \^r_bcd_num_reg[24]_6\(0);
  \r_BCD_Num_reg[24]_7\(2 downto 0) <= \^r_bcd_num_reg[24]_7\(2 downto 0);
  \r_BCD_Num_reg[24]_9\(0) <= \^r_bcd_num_reg[24]_9\(0);
  \r_BCD_Num_reg[27]\(2 downto 0) <= \^r_bcd_num_reg[27]\(2 downto 0);
  \r_BCD_Num_reg[27]_0\(0) <= \^r_bcd_num_reg[27]_0\(0);
  \r_BCD_Num_reg[28]\(3 downto 0) <= \^r_bcd_num_reg[28]\(3 downto 0);
  \r_BCD_Num_reg[30]\(2 downto 0) <= \^r_bcd_num_reg[30]\(2 downto 0);
  \r_BCD_Num_reg[30]_0\(2 downto 0) <= \^r_bcd_num_reg[30]_0\(2 downto 0);
  \r_BCD_Num_reg[30]_1\(2 downto 0) <= \^r_bcd_num_reg[30]_1\(2 downto 0);
  \r_BCD_Num_reg[30]_10\(2 downto 0) <= \^r_bcd_num_reg[30]_10\(2 downto 0);
  \r_BCD_Num_reg[30]_12\(0) <= \^r_bcd_num_reg[30]_12\(0);
  \r_BCD_Num_reg[30]_2\(0) <= \^r_bcd_num_reg[30]_2\(0);
  \r_BCD_Num_reg[30]_3\(2 downto 0) <= \^r_bcd_num_reg[30]_3\(2 downto 0);
  \r_BCD_Num_reg[30]_4\(2 downto 0) <= \^r_bcd_num_reg[30]_4\(2 downto 0);
  \r_BCD_Num_reg[30]_5\(0) <= \^r_bcd_num_reg[30]_5\(0);
  \r_BCD_Num_reg[30]_6\(1 downto 0) <= \^r_bcd_num_reg[30]_6\(1 downto 0);
  \r_BCD_Num_reg[30]_7\(0) <= \^r_bcd_num_reg[30]_7\(0);
  \r_BCD_Num_reg[30]_8\(2 downto 0) <= \^r_bcd_num_reg[30]_8\(2 downto 0);
  \r_BCD_Num_reg[30]_9\(0) <= \^r_bcd_num_reg[30]_9\(0);
  \r_BCD_Num_reg[31]\(19 downto 0) <= \^r_bcd_num_reg[31]\(19 downto 0);
  \r_BCD_Num_reg[31]_0\(3 downto 0) <= \^r_bcd_num_reg[31]_0\(3 downto 0);
  \r_BCD_Num_reg[31]_1\(0) <= \^r_bcd_num_reg[31]_1\(0);
  \r_BCD_Num_reg[31]_13\(0) <= \^r_bcd_num_reg[31]_13\(0);
  \r_BCD_Num_reg[31]_15\(0) <= \^r_bcd_num_reg[31]_15\(0);
  \r_BCD_Num_reg[31]_19\(0) <= \^r_bcd_num_reg[31]_19\(0);
  \r_BCD_Num_reg[31]_2\(0) <= \^r_bcd_num_reg[31]_2\(0);
  \r_BCD_Num_reg[31]_23\(0) <= \^r_bcd_num_reg[31]_23\(0);
  \r_BCD_Num_reg[31]_3\(0) <= \^r_bcd_num_reg[31]_3\(0);
  \r_BCD_Num_reg[31]_4\(0) <= \^r_bcd_num_reg[31]_4\(0);
  \r_BCD_Num_reg[31]_5\(3 downto 0) <= \^r_bcd_num_reg[31]_5\(3 downto 0);
  \r_BCD_Num_reg[31]_6\(0) <= \^r_bcd_num_reg[31]_6\(0);
  \r_BCD_Num_reg[31]_8\(0) <= \^r_bcd_num_reg[31]_8\(0);
  \r_BCD_Num_reg[5]\ <= \^r_bcd_num_reg[5]\;
  \r_BCD_Num_reg[6]_0\(0) <= \^r_bcd_num_reg[6]_0\(0);
  \r_BCD_Num_reg[6]_3\(2 downto 0) <= \^r_bcd_num_reg[6]_3\(2 downto 0);
  \r_BCD_Num_reg[7]\(2 downto 0) <= \^r_bcd_num_reg[7]\(2 downto 0);
  \r_BCD_Num_reg[8]\ <= \^r_bcd_num_reg[8]\;
  \r_BCD_Num_reg[8]_0\(2 downto 0) <= \^r_bcd_num_reg[8]_0\(2 downto 0);
  \r_BCD_Num_reg[8]_1\(1 downto 0) <= \^r_bcd_num_reg[8]_1\(1 downto 0);
  \r_BCD_Num_reg[8]_2\(2 downto 0) <= \^r_bcd_num_reg[8]_2\(2 downto 0);
  \r_BCD_Num_reg[8]_3\(2 downto 0) <= \^r_bcd_num_reg[8]_3\(2 downto 0);
  \r_Count_reg[15]_0\ <= \^r_count_reg[15]_0\;
  \r_Count_reg[23]_0\(17 downto 0) <= \^r_count_reg[23]_0\(17 downto 0);
  \r_Count_reg[7]_0\(3 downto 0) <= \^r_count_reg[7]_0\(3 downto 0);
o_PM_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => Q(0),
      I2 => i_Change_Alarm,
      I3 => \r_Count_reg[23]_104\,
      O => o_PM
    );
o_PM_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => o_PM_INST_0_i_1_n_0
    );
o_PM_INST_0_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_23_n_0,
      CO(3) => o_PM_INST_0_i_10_n_0,
      CO(2) => o_PM_INST_0_i_10_n_1,
      CO(1) => o_PM_INST_0_i_10_n_2,
      CO(0) => o_PM_INST_0_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => w_Minutes(10 downto 7),
      O(3) => \^r_bcd_num_reg[24]\(0),
      O(2 downto 0) => NLW_o_PM_INST_0_i_10_O_UNCONNECTED(2 downto 0),
      S(3) => o_PM_INST_0_i_28_n_0,
      S(2) => o_PM_INST_0_i_29_n_0,
      S(1) => o_PM_INST_0_i_30_n_0,
      S(0) => o_PM_INST_0_i_31_n_0
    );
o_PM_INST_0_i_105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]\(0),
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => w_Minutes(4),
      O => o_PM_INST_0_i_105_n_0
    );
o_PM_INST_0_i_106: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(0),
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Minutes(3),
      O => o_PM_INST_0_i_106_n_0
    );
o_PM_INST_0_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABABBBBFFBF"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]\(0),
      I1 => \^r_bcd_num_reg[21]_0\(1),
      I2 => \r_Count_reg[23]_7\(2),
      I3 => w_Seconds(16),
      I4 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I5 => \r_Count_reg[23]_6\(2),
      O => o_PM_INST_0_i_107_n_0
    );
o_PM_INST_0_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => o_PM_INST_0_i_105_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => \^r_bcd_num_reg[24]\(0),
      I4 => \^r_bcd_num_reg[28]\(0),
      I5 => w_Minutes(5),
      O => o_PM_INST_0_i_108_n_0
    );
o_PM_INST_0_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]\(0),
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => w_Minutes(4),
      I4 => o_PM_INST_0_i_106_n_0,
      O => o_PM_INST_0_i_109_n_0
    );
o_PM_INST_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(2),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_3\(1),
      O => o_PM_INST_0_i_11_n_0
    );
o_PM_INST_0_i_110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(0),
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Minutes(3),
      I3 => o_PM_INST_0_i_107_n_0,
      O => o_PM_INST_0_i_110_n_0
    );
o_PM_INST_0_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550455F7AAFBAA08"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(1),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => w_Seconds(16),
      I3 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I4 => \r_Count_reg[23]_6\(2),
      I5 => \^r_bcd_num_reg[24]\(0),
      O => o_PM_INST_0_i_111_n_0
    );
o_PM_INST_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(1),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_3\(0),
      O => o_PM_INST_0_i_12_n_0
    );
o_PM_INST_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_4\(3),
      O => o_PM_INST_0_i_13_n_0
    );
o_PM_INST_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(3),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_4\(2),
      O => o_PM_INST_0_i_14_n_0
    );
o_PM_INST_0_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_47_n_0,
      CO(3 downto 1) => NLW_o_PM_INST_0_i_21_CO_UNCONNECTED(3 downto 1),
      CO(0) => o_PM_INST_0_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_PM_INST_0_i_48_n_0,
      O(3 downto 0) => NLW_o_PM_INST_0_i_21_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => o_PM_INST_0_i_49_n_0
    );
o_PM_INST_0_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_PM_INST_0_i_23_n_0,
      CO(2) => o_PM_INST_0_i_23_n_1,
      CO(1) => o_PM_INST_0_i_23_n_2,
      CO(0) => o_PM_INST_0_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 1) => w_Minutes(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => NLW_o_PM_INST_0_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_51_n_0,
      S(2) => o_PM_INST_0_i_52_n_0,
      S(1) => o_PM_INST_0_i_53_n_0,
      S(0) => o_PM_INST_0_i_54_n_0
    );
o_PM_INST_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(2),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_3\(1),
      O => w_Minutes(10)
    );
o_PM_INST_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(1),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_3\(0),
      O => w_Minutes(9)
    );
o_PM_INST_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_4\(3),
      O => w_Minutes(8)
    );
o_PM_INST_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(3),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_4\(2),
      O => w_Minutes(7)
    );
o_PM_INST_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_3\(1),
      I1 => \r_Count_reg[23]_9\(2),
      I2 => \^r_bcd_num_reg[16]_4\(1),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_8\(2),
      O => o_PM_INST_0_i_28_n_0
    );
o_PM_INST_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_3\(0),
      I1 => \r_Count_reg[23]_9\(1),
      I2 => \^r_bcd_num_reg[16]_4\(0),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_8\(1),
      O => o_PM_INST_0_i_29_n_0
    );
o_PM_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555555555555"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(3),
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => o_PM_INST_0_i_9_n_0,
      I3 => \^r_bcd_num_reg[24]\(0),
      I4 => \^r_bcd_num_reg[28]\(0),
      I5 => \^r_bcd_num_reg[28]\(1),
      O => o_PM_INST_0_i_3_n_0
    );
o_PM_INST_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(3),
      I1 => \r_Count_reg[23]_9\(0),
      I2 => \^r_bcd_num_reg[21]_0\(3),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_8\(0),
      O => o_PM_INST_0_i_30_n_0
    );
o_PM_INST_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(2),
      I1 => \r_Count_reg[23]_8\(3),
      I2 => \^r_bcd_num_reg[21]_0\(2),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_6\(3),
      O => o_PM_INST_0_i_31_n_0
    );
o_PM_INST_0_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[18]_i_6_n_0\,
      CO(3) => o_PM_INST_0_i_32_n_0,
      CO(2) => o_PM_INST_0_i_32_n_1,
      CO(1) => o_PM_INST_0_i_32_n_2,
      CO(0) => o_PM_INST_0_i_32_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_PM_INST_0_i_55_n_0,
      DI(1) => o_PM_INST_0_i_56_n_0,
      DI(0) => o_PM_INST_0_i_57_n_0,
      O(3 downto 0) => \^r_bcd_num_reg[16]_4\(3 downto 0),
      S(3) => o_PM_INST_0_i_58_n_0,
      S(2) => o_PM_INST_0_i_59_n_0,
      S(1) => o_PM_INST_0_i_60_n_0,
      S(0) => o_PM_INST_0_i_61_n_0
    );
o_PM_INST_0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_10_n_0,
      CO(3) => o_PM_INST_0_i_4_n_0,
      CO(2) => o_PM_INST_0_i_4_n_1,
      CO(1) => o_PM_INST_0_i_4_n_2,
      CO(0) => o_PM_INST_0_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^r_bcd_num_reg[28]\(3 downto 0),
      S(3) => o_PM_INST_0_i_11_n_0,
      S(2) => o_PM_INST_0_i_12_n_0,
      S(1) => o_PM_INST_0_i_13_n_0,
      S(0) => o_PM_INST_0_i_14_n_0
    );
o_PM_INST_0_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_85_n_0,
      CO(3) => o_PM_INST_0_i_47_n_0,
      CO(2) => o_PM_INST_0_i_47_n_1,
      CO(1) => o_PM_INST_0_i_47_n_2,
      CO(0) => o_PM_INST_0_i_47_n_3,
      CYINIT => '0',
      DI(3) => o_PM_INST_0_i_86_n_0,
      DI(2) => o_PM_INST_0_i_87_n_0,
      DI(1) => o_PM_INST_0_i_88_n_0,
      DI(0) => o_PM_INST_0_i_89_n_0,
      O(3 downto 0) => NLW_o_PM_INST_0_i_47_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_90_n_0,
      S(2) => o_PM_INST_0_i_91_n_0,
      S(1) => o_PM_INST_0_i_92_n_0,
      S(0) => o_PM_INST_0_i_93_n_0
    );
o_PM_INST_0_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => \r_Count_reg[23]_31\,
      O => o_PM_INST_0_i_48_n_0
    );
o_PM_INST_0_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => o_PM_INST_0_i_48_n_0,
      I1 => \r_Count_reg[23]_19\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \^r_bcd_num_reg[21]_3\(1),
      O => o_PM_INST_0_i_49_n_0
    );
o_PM_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(1),
      I1 => o_PM_INST_0_i_9_n_0,
      I2 => \^r_bcd_num_reg[24]\(0),
      I3 => \^r_bcd_num_reg[28]\(0),
      O => w_Hours(2)
    );
o_PM_INST_0_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_4_n_0,
      CO(3 downto 1) => NLW_o_PM_INST_0_i_50_CO_UNCONNECTED(3 downto 1),
      CO(0) => \r_BCD_Num_reg[24]_8\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_o_PM_INST_0_i_50_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
o_PM_INST_0_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(1),
      I1 => \r_Count_reg[23]_8\(2),
      I2 => \^r_bcd_num_reg[21]_0\(1),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_6\(2),
      O => o_PM_INST_0_i_51_n_0
    );
o_PM_INST_0_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \^r_bcd_num_reg[21]_0\(0),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_6\(1),
      O => o_PM_INST_0_i_52_n_0
    );
o_PM_INST_0_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(3),
      I1 => \r_Count_reg[23]_8\(0),
      I2 => \^r_bcd_num_reg[16]_2\(0),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_6\(0),
      O => o_PM_INST_0_i_53_n_0
    );
o_PM_INST_0_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(3),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_0\(2),
      O => o_PM_INST_0_i_54_n_0
    );
o_PM_INST_0_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(0),
      I1 => \^r_bcd_num_reg[10]_1\(1),
      I2 => \r_Count_reg[22]_2\(0),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[16]_1\(1),
      O => o_PM_INST_0_i_55_n_0
    );
o_PM_INST_0_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_2\(3),
      I1 => \^r_bcd_num_reg[10]_1\(0),
      I2 => \r_Count_reg[20]_2\(3),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[16]_1\(0),
      O => o_PM_INST_0_i_56_n_0
    );
o_PM_INST_0_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_2\(2),
      I1 => \^r_bcd_num_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_2\(2),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[16]_0\(3),
      O => o_PM_INST_0_i_57_n_0
    );
o_PM_INST_0_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_1\(3),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(2),
      O => o_PM_INST_0_i_58_n_0
    );
o_PM_INST_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_47_n_0\,
      I1 => \^r_bcd_num_reg[10]_1\(1),
      I2 => \r_Count_reg[22]_1\(0),
      I3 => \r_Count_reg[22]_2\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \^r_bcd_num_reg[16]_1\(2),
      O => o_PM_INST_0_i_59_n_0
    );
o_PM_INST_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_48_n_0\,
      I1 => w_Seconds(15),
      I2 => \r_BCD_Num[16]_i_47_n_0\,
      I3 => \^r_bcd_num_reg[10]_1\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_1\(0),
      O => o_PM_INST_0_i_60_n_0
    );
o_PM_INST_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_49_n_0\,
      I1 => \^r_bcd_num_reg[16]_1\(3),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[22]_2\(2),
      I4 => \r_BCD_Num[16]_i_48_n_0\,
      I5 => w_Seconds(15),
      O => o_PM_INST_0_i_61_n_0
    );
o_PM_INST_0_i_85: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_PM_INST_0_i_85_n_0,
      CO(2) => o_PM_INST_0_i_85_n_1,
      CO(1) => o_PM_INST_0_i_85_n_2,
      CO(0) => o_PM_INST_0_i_85_n_3,
      CYINIT => '0',
      DI(3) => o_PM_INST_0_i_105_n_0,
      DI(2) => o_PM_INST_0_i_106_n_0,
      DI(1) => o_PM_INST_0_i_107_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_o_PM_INST_0_i_85_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_108_n_0,
      S(2) => o_PM_INST_0_i_109_n_0,
      S(1) => o_PM_INST_0_i_110_n_0,
      S(0) => o_PM_INST_0_i_111_n_0
    );
o_PM_INST_0_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(3),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => w_Seconds(16),
      I3 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I4 => \r_Count_reg[23]_9\(0),
      I5 => \r_Count_reg[23]_26\,
      O => o_PM_INST_0_i_86_n_0
    );
o_PM_INST_0_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_30\,
      I1 => w_Minutes(7),
      O => o_PM_INST_0_i_87_n_0
    );
o_PM_INST_0_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F10F0E"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      I3 => \^r_bcd_num_reg[28]\(1),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => w_Minutes(6),
      O => o_PM_INST_0_i_88_n_0
    );
o_PM_INST_0_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFFFF"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(0),
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => \^r_bcd_num_reg[28]\(2),
      I4 => w_Minutes(5),
      O => o_PM_INST_0_i_89_n_0
    );
o_PM_INST_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABBB"
    )
        port map (
      I0 => o_PM_INST_0_i_21_n_3,
      I1 => \r_Count_reg[23]_19\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \^r_bcd_num_reg[21]_3\(1),
      O => o_PM_INST_0_i_9_n_0
    );
o_PM_INST_0_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => \r_Count_reg[23]_31\,
      I2 => o_PM_INST_0_i_86_n_0,
      O => o_PM_INST_0_i_90_n_0
    );
o_PM_INST_0_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => o_PM_INST_0_i_87_n_0,
      I1 => \r_Count_reg[23]_26\,
      I2 => \r_Count_reg[23]_9\(0),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \^r_bcd_num_reg[16]_4\(3),
      O => o_PM_INST_0_i_91_n_0
    );
o_PM_INST_0_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[23]_30\,
      I1 => w_Minutes(7),
      I2 => o_PM_INST_0_i_88_n_0,
      O => o_PM_INST_0_i_92_n_0
    );
o_PM_INST_0_i_93: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_89_n_0,
      I1 => \r_Count_reg[23]_25\,
      I2 => w_Minutes(6),
      O => o_PM_INST_0_i_93_n_0
    );
\r_Alarm_Next_State1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => w_Time(21),
      I1 => w_Alarm_Time(17),
      I2 => \^r_bcd_num_reg[31]\(11),
      I3 => w_Alarm_Time(18),
      I4 => w_Alarm_Time(19),
      I5 => \^r_bcd_num_reg[31]\(12),
      O => r_Alarm_State_reg(3)
    );
\r_Alarm_Next_State1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\(9),
      I1 => w_Alarm_Time(15),
      I2 => \^r_bcd_num_reg[31]\(10),
      I3 => w_Alarm_Time(16),
      I4 => \r_Count_reg[23]_103\,
      I5 => \^r_bcd_num_reg[20]\,
      O => r_Alarm_State_reg(2)
    );
\r_Alarm_Next_State1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\(8),
      I1 => w_Alarm_Time(13),
      I2 => w_Time(16),
      I3 => w_Alarm_Time(14),
      I4 => \r_Count_reg[23]_102\,
      I5 => \^r_bcd_num_reg[17]\,
      O => r_Alarm_State_reg(1)
    );
\r_Alarm_Next_State1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\(5),
      I1 => w_Alarm_Time(10),
      I2 => \^r_bcd_num_reg[31]\(6),
      I3 => w_Alarm_Time(11),
      I4 => w_Alarm_Time(12),
      I5 => \^r_bcd_num_reg[31]\(7),
      O => r_Alarm_State_reg(0)
    );
\r_Alarm_Next_State1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\,
      I1 => \^r_bcd_num_reg[21]_1\,
      O => w_Time(21)
    );
\r_Alarm_Next_State1_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(0),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_2\(0),
      O => w_Time(16)
    );
\r_Alarm_Next_State1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\(15),
      I1 => w_Alarm_Time(23),
      I2 => \^r_bcd_num_reg[31]\(16),
      I3 => w_Alarm_Time(24),
      I4 => w_Alarm_Time(25),
      I5 => \^r_bcd_num_reg[31]\(17),
      O => r_Alarm_State_reg_1(1)
    );
\r_Alarm_Next_State1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\(14),
      I1 => w_Alarm_Time(22),
      I2 => w_Time(24),
      I3 => w_Alarm_Time(20),
      I4 => w_Alarm_Time(21),
      I5 => \^r_bcd_num_reg[31]\(13),
      O => r_Alarm_State_reg_1(0)
    );
\r_Alarm_Next_State1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_Hours_2nd_Digit1(0),
      I1 => \r_BCD_Num[24]_i_5_n_0\,
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => w_Time(24)
    );
r_Alarm_Next_State1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\(4),
      I1 => w_Alarm_Time(9),
      I2 => w_Time(9),
      I3 => w_Alarm_Time(7),
      I4 => w_Alarm_Time(8),
      I5 => w_Time(10),
      O => r_Alarm_State_reg_0(3)
    );
r_Alarm_Next_State1_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \r_Count_reg[0]_2\(0),
      O => r_Alarm_Next_State1_carry_i_10_n_0
    );
r_Alarm_Next_State1_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \r_BCD_Num[7]_i_11_n_0\,
      O => r_Alarm_Next_State1_carry_i_12_n_0
    );
r_Alarm_Next_State1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => w_Time(6),
      I1 => w_Alarm_Time(4),
      I2 => \^r_bcd_num_reg[31]\(3),
      I3 => w_Alarm_Time(5),
      I4 => w_Alarm_Time(6),
      I5 => w_Time(8),
      O => r_Alarm_State_reg_0(2)
    );
r_Alarm_Next_State1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\(1),
      I1 => w_Alarm_Time(2),
      I2 => \^r_bcd_num_reg[31]\(2),
      I3 => w_Alarm_Time(3),
      I4 => \r_Count_reg[23]_105\,
      I5 => \^r_bcd_num_reg[5]\,
      O => r_Alarm_State_reg_0(1)
    );
r_Alarm_Next_State1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004401001400401"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_10_n_0,
      I1 => w_Alarm_Time(0),
      I2 => w_Alarm_Time(1),
      I3 => \^axi_rdata_reg[3]\(1),
      I4 => \^r_bcd_num_reg[31]\(2),
      I5 => r_Alarm_Next_State1_carry_i_12_n_0,
      O => r_Alarm_State_reg_0(0)
    );
r_Alarm_Next_State1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2482AEDA5B754124"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_9_n_0\,
      I1 => w_Seconds(2),
      I2 => w_Seconds(3),
      I3 => \r_BCD_Num[15]_i_12_n_0\,
      I4 => \r_BCD_Num[15]_i_11_n_0\,
      I5 => \^r_bcd_num_reg[10]_0\,
      O => w_Time(9)
    );
r_Alarm_Next_State1_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3373C98C67368898"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_0\,
      I1 => \r_BCD_Num[15]_i_11_n_0\,
      I2 => \r_BCD_Num[15]_i_12_n_0\,
      I3 => w_Seconds(3),
      I4 => w_Seconds(2),
      I5 => \r_BCD_Num[12]_i_9_n_0\,
      O => w_Time(10)
    );
r_Alarm_Next_State1_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8887778777788878"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_11_n_0\,
      I1 => \r_BCD_Num[7]_i_13_n_0\,
      I2 => \r_Count_reg[8]_2\(1),
      I3 => \r_BCD_Num[6]_i_13_n_0\,
      I4 => \^r_bcd_num_reg[7]\(1),
      I5 => \r_BCD_Num[6]_i_3_n_0\,
      O => w_Time(6)
    );
r_Alarm_Next_State1_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(0),
      O => w_Time(8)
    );
\r_BCD_Num[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEAEFE"
    )
        port map (
      I0 => \r_Digit_Sel_reg[1]\,
      I1 => w_Alarm_Time(8),
      I2 => \slv_reg3_reg[1]_0\,
      I3 => \^r_bcd_num_reg[10]_0\,
      I4 => \^r_bcd_num_reg[31]\(5),
      I5 => \r_BCD_Num[10]_i_4_n_0\,
      O => \r_BCD_Num_reg[24]_27\(1)
    );
\r_BCD_Num[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \r_Count_reg[20]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[10]_i_10_n_0\
    );
\r_BCD_Num[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \r_Count_reg[20]_1\(0),
      I2 => \r_Count_reg[20]_1\(1),
      I3 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[10]_i_11_n_0\
    );
\r_BCD_Num[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(3),
      I1 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[10]_i_19_n_0\
    );
\r_BCD_Num[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(2),
      I1 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[10]_i_20_n_0\
    );
\r_BCD_Num[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(1),
      I1 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[10]_i_21_n_0\
    );
\r_BCD_Num[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(0),
      I1 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[10]_i_22_n_0\
    );
\r_BCD_Num[10]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \r_Count_reg[20]_0\(3),
      I2 => \r_Count_reg[20]_1\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[10]_i_23_n_0\
    );
\r_BCD_Num[10]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \r_Count_reg[20]_0\(2),
      I2 => \r_Count_reg[20]_0\(3),
      I3 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[10]_i_24_n_0\
    );
\r_BCD_Num[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \r_Count_reg[20]_0\(1),
      I2 => \r_Count_reg[20]_0\(2),
      I3 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[10]_i_25_n_0\
    );
\r_BCD_Num[10]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \r_Count_reg[20]_0\(0),
      I2 => \r_Count_reg[20]_0\(1),
      I3 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[10]_i_26_n_0\
    );
\r_BCD_Num[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(1),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(1),
      O => \^r_bcd_num_reg[10]_0\
    );
\r_BCD_Num[10]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(3),
      I1 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[10]_i_37_n_0\
    );
\r_BCD_Num[10]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(2),
      I1 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[10]_i_38_n_0\
    );
\r_BCD_Num[10]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(1),
      I1 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[10]_i_39_n_0\
    );
\r_BCD_Num[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC35A5A3CC3A5A5"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \^r_bcd_num_reg[10]\(2),
      I2 => \r_BCD_Num[15]_i_11_n_0\,
      I3 => \^r_bcd_num_reg[10]\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[12]_1\(1),
      O => \r_BCD_Num[10]_i_4_n_0\
    );
\r_BCD_Num[10]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(0),
      I1 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[10]_i_40_n_0\
    );
\r_BCD_Num[10]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \r_Count_reg[16]_0\(3),
      I2 => \r_Count_reg[20]_0\(0),
      I3 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[10]_i_41_n_0\
    );
\r_BCD_Num[10]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \r_Count_reg[16]_0\(2),
      I2 => \r_Count_reg[16]_0\(3),
      I3 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[10]_i_42_n_0\
    );
\r_BCD_Num[10]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \r_Count_reg[16]_0\(1),
      I2 => \r_Count_reg[16]_0\(2),
      I3 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[10]_i_43_n_0\
    );
\r_BCD_Num[10]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \r_Count_reg[16]_0\(0),
      I2 => \r_Count_reg[16]_0\(1),
      I3 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[10]_i_44_n_0\
    );
\r_BCD_Num[10]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(3),
      I1 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[10]_i_55_n_0\
    );
\r_BCD_Num[10]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(2),
      I1 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[10]_i_56_n_0\
    );
\r_BCD_Num[10]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(1),
      I1 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[10]_i_57_n_0\
    );
\r_BCD_Num[10]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(0),
      I1 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[10]_i_58_n_0\
    );
\r_BCD_Num[10]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \r_Count_reg[12]_0\(3),
      I2 => \r_Count_reg[16]_0\(0),
      I3 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[10]_i_59_n_0\
    );
\r_BCD_Num[10]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \r_Count_reg[12]_0\(2),
      I2 => \r_Count_reg[12]_0\(3),
      I3 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[10]_i_60_n_0\
    );
\r_BCD_Num[10]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \r_Count_reg[12]_0\(1),
      I2 => \r_Count_reg[12]_0\(2),
      I3 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[10]_i_61_n_0\
    );
\r_BCD_Num[10]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \r_Count_reg[12]_0\(0),
      I2 => \r_Count_reg[12]_0\(1),
      I3 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[10]_i_62_n_0\
    );
\r_BCD_Num[10]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(3),
      I1 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[10]_i_73_n_0\
    );
\r_BCD_Num[10]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(2),
      I1 => \^di\(3),
      O => \r_BCD_Num[10]_i_74_n_0\
    );
\r_BCD_Num[10]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(1),
      I1 => \^di\(2),
      O => \r_BCD_Num[10]_i_75_n_0\
    );
\r_BCD_Num[10]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(0),
      I1 => \^di\(1),
      O => \r_BCD_Num[10]_i_76_n_0\
    );
\r_BCD_Num[10]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \r_Count_reg[8]_0\(3),
      I2 => \r_Count_reg[12]_0\(0),
      I3 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[10]_i_77_n_0\
    );
\r_BCD_Num[10]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^di\(3),
      I1 => \r_Count_reg[8]_0\(2),
      I2 => \r_Count_reg[8]_0\(3),
      I3 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[10]_i_78_n_0\
    );
\r_BCD_Num[10]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^di\(2),
      I1 => \r_Count_reg[8]_0\(1),
      I2 => \r_Count_reg[8]_0\(2),
      I3 => \^di\(3),
      O => \r_BCD_Num[10]_i_79_n_0\
    );
\r_BCD_Num[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_1\(1),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[10]_i_8_n_0\
    );
\r_BCD_Num[10]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^di\(1),
      I1 => \r_Count_reg[8]_0\(0),
      I2 => \r_Count_reg[8]_0\(1),
      I3 => \^di\(2),
      O => \r_BCD_Num[10]_i_80_n_0\
    );
\r_BCD_Num[10]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(2),
      I1 => \^di\(0),
      O => \r_BCD_Num[10]_i_88_n_0\
    );
\r_BCD_Num[10]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(1),
      I1 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[10]_i_89_n_0\
    );
\r_BCD_Num[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_1\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[10]_i_9_n_0\
    );
\r_BCD_Num[10]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(0),
      I1 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[10]_i_90_n_0\
    );
\r_BCD_Num[10]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^r_bcd_num_reg[10]\(2),
      I2 => \r_Count_reg[8]_0\(0),
      I3 => \^di\(1),
      O => \r_BCD_Num[10]_i_91_n_0\
    );
\r_BCD_Num[10]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \^r_bcd_num_reg[10]\(1),
      I2 => \^r_bcd_num_reg[10]\(2),
      I3 => \^di\(0),
      O => \r_BCD_Num[10]_i_92_n_0\
    );
\r_BCD_Num[10]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^r_bcd_num_reg[10]\(0),
      I2 => \^r_bcd_num_reg[10]\(1),
      I3 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[10]_i_93_n_0\
    );
\r_BCD_Num[10]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^r_bcd_num_reg[10]\(0),
      O => \r_BCD_Num[10]_i_94_n_0\
    );
\r_BCD_Num[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"408412014804D02D"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_0\,
      I1 => \r_BCD_Num[15]_i_11_n_0\,
      I2 => \r_BCD_Num[15]_i_12_n_0\,
      I3 => w_Seconds(3),
      I4 => w_Seconds(2),
      I5 => \r_BCD_Num[12]_i_9_n_0\,
      O => \^r_bcd_num_reg[31]\(4)
    );
\r_BCD_Num[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C80FC0FC0FECFE"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_0\,
      I1 => \r_BCD_Num[15]_i_11_n_0\,
      I2 => \r_BCD_Num[15]_i_12_n_0\,
      I3 => w_Seconds(3),
      I4 => w_Seconds(2),
      I5 => \r_BCD_Num[12]_i_9_n_0\,
      O => \^r_bcd_num_reg[31]\(5)
    );
\r_BCD_Num[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => w_Seconds(3)
    );
\r_BCD_Num[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(2),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(2),
      O => w_Seconds(2)
    );
\r_BCD_Num[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_16_n_0\,
      I1 => \^r_bcd_num_reg[16]\(1),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^r_bcd_num_reg[16]\(0),
      I5 => \r_Count_reg[12]_1\(3),
      O => \r_BCD_Num[12]_i_9_n_0\
    );
\r_BCD_Num[13]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(2),
      I1 => \r_Count_reg[20]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_0\(1),
      O => \r_BCD_Num[13]_i_120_n_0\
    );
\r_BCD_Num[13]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(1),
      I1 => \r_Count_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_0\(0),
      O => \r_BCD_Num[13]_i_121_n_0\
    );
\r_BCD_Num[13]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(0),
      I1 => \r_Count_reg[16]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]\(3),
      O => \r_BCD_Num[13]_i_122_n_0\
    );
\r_BCD_Num[13]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(3),
      I1 => \r_Count_reg[16]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]\(2),
      O => \r_BCD_Num[13]_i_123_n_0\
    );
\r_BCD_Num[13]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_Count_reg[23]_22\(2),
      I2 => w_Seconds(9),
      I3 => \r_Count_reg[23]_22\(3),
      O => \r_BCD_Num[13]_i_124_n_0\
    );
\r_BCD_Num[13]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(7),
      I1 => \r_Count_reg[23]_22\(1),
      I2 => w_Seconds(8),
      I3 => \r_Count_reg[23]_22\(2),
      O => \r_BCD_Num[13]_i_125_n_0\
    );
\r_BCD_Num[13]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(6),
      I1 => \r_Count_reg[23]_22\(0),
      I2 => w_Seconds(7),
      I3 => \r_Count_reg[23]_22\(1),
      O => \r_BCD_Num[13]_i_126_n_0\
    );
\r_BCD_Num[13]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Seconds(5),
      I1 => \r_Count_reg[23]_24\(3),
      I2 => w_Seconds(6),
      I3 => \r_Count_reg[23]_22\(0),
      O => \r_BCD_Num[13]_i_127_n_0\
    );
\r_BCD_Num[13]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_reg[16]\(3),
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[10]\(2),
      O => \r_BCD_Num[13]_i_128_n_0\
    );
\r_BCD_Num[13]_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_reg[16]\(2),
      I2 => \r_Count_reg[12]_1\(1),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[10]\(1),
      O => \r_BCD_Num[13]_i_129_n_0\
    );
\r_BCD_Num[13]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \^r_bcd_num_reg[16]\(1),
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[10]\(0),
      O => \r_BCD_Num[13]_i_130_n_0\
    );
\r_BCD_Num[13]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => \r_BCD_Num[13]_i_131_n_0\
    );
\r_BCD_Num[13]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(2),
      I1 => \r_Count_reg[16]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]\(1),
      O => \r_BCD_Num[13]_i_147_n_0\
    );
\r_BCD_Num[13]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(1),
      I1 => \r_Count_reg[12]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]\(0),
      O => \r_BCD_Num[13]_i_148_n_0\
    );
\r_BCD_Num[13]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(0),
      I1 => \r_Count_reg[12]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[10]\(2),
      O => \r_BCD_Num[13]_i_149_n_0\
    );
\r_BCD_Num[13]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(1),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[16]_1\(0),
      I3 => \r_Count_reg[23]_24\(2),
      I4 => w_Seconds(5),
      I5 => \r_Count_reg[23]_24\(3),
      O => \r_BCD_Num[13]_i_150_n_0\
    );
\r_BCD_Num[13]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(0),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[23]_24\(1),
      I4 => w_Seconds(4),
      I5 => \r_Count_reg[23]_24\(2),
      O => \r_BCD_Num[13]_i_151_n_0\
    );
\r_BCD_Num[13]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(2),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Count_reg[23]_24\(0),
      I4 => w_Seconds(3),
      I5 => \r_Count_reg[23]_24\(1),
      O => \r_BCD_Num[13]_i_152_n_0\
    );
\r_BCD_Num[13]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I4 => \^r_bcd_num_reg[10]\(2),
      I5 => \r_Count_reg[23]_24\(0),
      O => \r_BCD_Num[13]_i_153_n_0\
    );
\r_BCD_Num[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556656AAAA66A6"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_11_n_0\,
      I1 => \r_Count_reg[23]_2\(0),
      I2 => \r_Count_reg[23]_3\(2),
      I3 => w_Seconds(16),
      I4 => \r_BCD_Num_reg[13]_i_8_n_1\,
      I5 => \^r_bcd_num_reg[13]_0\(0),
      O => \^r_bcd_num_reg[31]\(6)
    );
\r_BCD_Num[13]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(1),
      I1 => \r_Count_reg[22]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[10]_1\(0),
      O => \r_BCD_Num[13]_i_35_n_0\
    );
\r_BCD_Num[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(0),
      I1 => \r_Count_reg[22]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_1\(3),
      O => \r_BCD_Num[13]_i_36_n_0\
    );
\r_BCD_Num[13]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(3),
      I1 => \r_Count_reg[22]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_1\(2),
      O => \r_BCD_Num[13]_i_37_n_0\
    );
\r_BCD_Num[13]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds(15),
      I1 => \r_Count_reg[23]_3\(1),
      I2 => \^r_bcd_num_reg[10]_1\(1),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \r_Count_reg[22]_1\(0),
      I5 => \r_Count_reg[23]_3\(2),
      O => \r_BCD_Num[13]_i_38_n_0\
    );
\r_BCD_Num[13]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_1\(3),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[22]_2\(2),
      I3 => \r_Count_reg[23]_3\(0),
      I4 => w_Seconds(15),
      I5 => \r_Count_reg[23]_3\(1),
      O => \r_BCD_Num[13]_i_39_n_0\
    );
\r_BCD_Num[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => \r_Count_reg[23]_4\(3),
      I2 => \^r_bcd_num_reg[16]_1\(3),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \r_Count_reg[22]_2\(2),
      I5 => \r_Count_reg[23]_3\(0),
      O => \r_BCD_Num[13]_i_40_n_0\
    );
\r_BCD_Num[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_8_n_0\,
      I1 => w_Seconds(6),
      I2 => \r_BCD_Num[16]_i_49_n_0\,
      I3 => \^r_bcd_num_reg[16]_1\(3),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[13]_i_42_n_0\
    );
\r_BCD_Num[13]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_9_n_0\,
      I1 => w_Seconds(5),
      I2 => w_Seconds(9),
      I3 => \^r_bcd_num_reg[16]_1\(2),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_2\(1),
      O => \r_BCD_Num[13]_i_43_n_0\
    );
\r_BCD_Num[13]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_10_n_0\,
      I1 => w_Seconds(8),
      I2 => \r_BCD_Num[16]_i_47_n_0\,
      I3 => \^r_bcd_num_reg[16]\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_BCD_Num[13]_i_44_n_0\
    );
\r_BCD_Num[13]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_11_n_0\,
      I1 => \r_BCD_Num[16]_i_48_n_0\,
      I2 => w_Seconds(7),
      I3 => \r_Count_reg[12]_1\(3),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \^r_bcd_num_reg[16]\(0),
      O => \r_BCD_Num[13]_i_45_n_0\
    );
\r_BCD_Num[13]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_1\(1),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[13]_i_76_n_0\
    );
\r_BCD_Num[13]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_1\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(3),
      O => \r_BCD_Num[13]_i_77_n_0\
    );
\r_BCD_Num[13]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_1\(3),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[13]_i_78_n_0\
    );
\r_BCD_Num[13]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_47_n_0\,
      I1 => \^r_bcd_num_reg[10]_1\(1),
      I2 => \r_Count_reg[22]_1\(0),
      I3 => \r_Count_reg[22]_2\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \^r_bcd_num_reg[16]_1\(2),
      O => \r_BCD_Num[13]_i_79_n_0\
    );
\r_BCD_Num[13]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_48_n_0\,
      I1 => w_Seconds(15),
      I2 => \r_BCD_Num[16]_i_47_n_0\,
      I3 => \^r_bcd_num_reg[10]_1\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[13]_i_80_n_0\
    );
\r_BCD_Num[13]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_49_n_0\,
      I1 => \^r_bcd_num_reg[16]_1\(3),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[22]_2\(2),
      I4 => \r_BCD_Num[16]_i_48_n_0\,
      I5 => w_Seconds(15),
      O => \r_BCD_Num[13]_i_81_n_0\
    );
\r_BCD_Num[13]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(2),
      I1 => \r_Count_reg[22]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_1\(1),
      O => \r_BCD_Num[13]_i_83_n_0\
    );
\r_BCD_Num[13]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(1),
      I1 => \r_Count_reg[20]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_1\(0),
      O => \r_BCD_Num[13]_i_84_n_0\
    );
\r_BCD_Num[13]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(0),
      I1 => \r_Count_reg[20]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_0\(3),
      O => \r_BCD_Num[13]_i_85_n_0\
    );
\r_BCD_Num[13]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(3),
      I1 => \r_Count_reg[20]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_0\(2),
      O => \r_BCD_Num[13]_i_86_n_0\
    );
\r_BCD_Num[13]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_47_n_0\,
      I1 => \r_Count_reg[23]_4\(2),
      I2 => \^r_bcd_num_reg[16]_1\(2),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \r_Count_reg[22]_2\(1),
      I5 => \r_Count_reg[23]_4\(3),
      O => \r_BCD_Num[13]_i_87_n_0\
    );
\r_BCD_Num[13]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_48_n_0\,
      I1 => \r_Count_reg[23]_4\(1),
      I2 => \r_BCD_Num[16]_i_47_n_0\,
      I3 => \r_Count_reg[23]_4\(2),
      O => \r_BCD_Num[13]_i_88_n_0\
    );
\r_BCD_Num[13]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_49_n_0\,
      I1 => \r_Count_reg[23]_4\(0),
      I2 => \r_BCD_Num[16]_i_48_n_0\,
      I3 => \r_Count_reg[23]_4\(1),
      O => \r_BCD_Num[13]_i_89_n_0\
    );
\r_BCD_Num[13]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => \r_Count_reg[23]_22\(3),
      I2 => \r_BCD_Num[16]_i_49_n_0\,
      I3 => \r_Count_reg[23]_4\(0),
      O => \r_BCD_Num[13]_i_90_n_0\
    );
\r_BCD_Num[13]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_32_n_0\,
      I1 => \r_BCD_Num[16]_i_49_n_0\,
      I2 => w_Seconds(6),
      I3 => \r_Count_reg[12]_1\(2),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \^r_bcd_num_reg[10]\(2),
      O => \r_BCD_Num[13]_i_92_n_0\
    );
\r_BCD_Num[13]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_33_n_0\,
      I1 => \^r_bcd_num_reg[16]\(1),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^r_bcd_num_reg[10]\(0),
      I5 => \r_Count_reg[12]_1\(0),
      O => \r_BCD_Num[13]_i_93_n_0\
    );
\r_BCD_Num[13]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(0),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_reg[16]\(1),
      I4 => \r_Count_reg[16]_1\(0),
      I5 => w_Seconds(8),
      O => \r_BCD_Num[13]_i_94_n_0\
    );
\r_BCD_Num[13]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_reg[16]_0\(0),
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[16]\(0),
      O => \r_BCD_Num[13]_i_95_n_0\
    );
\r_BCD_Num[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => w_Seconds(9),
      I2 => \r_BCD_Num[16]_i_49_n_0\,
      I3 => \^r_bcd_num_reg[16]_1\(3),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[14]_i_17_n_0\
    );
\r_BCD_Num[14]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_BCD_Num[16]_i_47_n_0\,
      I2 => w_Seconds(16),
      I3 => w_Seconds(13),
      I4 => w_Seconds(9),
      O => \r_BCD_Num[14]_i_18_n_0\
    );
\r_BCD_Num[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_21_n_0\,
      I1 => w_Seconds(8),
      I2 => \r_BCD_Num[16]_i_47_n_0\,
      I3 => \^r_bcd_num_reg[10]_1\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[14]_i_19_n_0\
    );
\r_BCD_Num[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_22_n_0\,
      I1 => w_Seconds(7),
      I2 => \r_BCD_Num[16]_i_48_n_0\,
      I3 => \^r_bcd_num_reg[10]_1\(0),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_2\(3),
      O => \r_BCD_Num[14]_i_20_n_0\
    );
\r_BCD_Num[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877788887888777"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_14_n_0\,
      I1 => \r_BCD_Num[15]_i_11_n_0\,
      I2 => \^r_bcd_num_reg[13]\(0),
      I3 => \r_BCD_Num[14]_i_8_n_0\,
      I4 => \r_Count_reg[23]_2\(1),
      I5 => \r_BCD_Num[15]_i_12_n_0\,
      O => \^r_bcd_num_reg[31]\(7)
    );
\r_BCD_Num[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \r_BCD_Num_reg[13]_i_8_n_1\,
      I1 => \^r_bcd_num_reg[10]_1\(1),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[22]_1\(0),
      I4 => \r_Count_reg[23]_3\(2),
      O => \r_BCD_Num[14]_i_8_n_0\
    );
\r_BCD_Num[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE5FFF55000588F"
    )
        port map (
      I0 => w_Seconds(3),
      I1 => w_Seconds(2),
      I2 => \r_BCD_Num[15]_i_16_n_0\,
      I3 => w_Seconds(4),
      I4 => \r_BCD_Num[15]_i_12_n_0\,
      I5 => \r_BCD_Num[15]_i_28_n_0\,
      O => \r_BCD_Num[15]_i_11_n_0\
    );
\r_BCD_Num[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CC7410F7D1CCF3"
    )
        port map (
      I0 => w_Seconds(3),
      I1 => \r_BCD_Num[15]_i_29_n_0\,
      I2 => \r_BCD_Num[15]_i_30_n_0\,
      I3 => w_Seconds(5),
      I4 => w_Seconds(4),
      I5 => \r_BCD_Num[15]_i_31_n_0\,
      O => \r_BCD_Num[15]_i_12_n_0\
    );
\r_BCD_Num[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]\(0),
      I1 => \r_BCD_Num_reg[13]_i_8_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_3\(2),
      I4 => \r_Count_reg[23]_2\(1),
      O => \r_BCD_Num[15]_i_13_n_0\
    );
\r_BCD_Num[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]_0\(0),
      I1 => \r_BCD_Num_reg[13]_i_8_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_3\(2),
      I4 => \r_Count_reg[23]_2\(0),
      O => \r_BCD_Num[15]_i_14_n_0\
    );
\r_BCD_Num[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]\(1),
      I1 => \r_BCD_Num_reg[13]_i_8_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_3\(2),
      I4 => \r_Count_reg[23]_2\(2),
      O => \r_BCD_Num[15]_i_15_n_0\
    );
\r_BCD_Num[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C38E0230F3BF8E3C"
    )
        port map (
      I0 => w_Seconds(4),
      I1 => \r_BCD_Num[15]_i_32_n_0\,
      I2 => w_Seconds(6),
      I3 => w_Seconds(5),
      I4 => \r_BCD_Num[15]_i_33_n_0\,
      I5 => \r_BCD_Num[15]_i_34_n_0\,
      O => \r_BCD_Num[15]_i_16_n_0\
    );
\r_BCD_Num[15]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(1),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(0),
      O => w_Seconds(4)
    );
\r_BCD_Num[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_29_n_0\,
      I1 => \^r_bcd_num_reg[16]\(2),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[16]_1\(1),
      I4 => \^r_bcd_num_reg[16]\(1),
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_BCD_Num[15]_i_28_n_0\
    );
\r_BCD_Num[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEC33088EEF33C8A"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_40_n_0\,
      I1 => w_Seconds(7),
      I2 => w_Seconds(6),
      I3 => \r_BCD_Num[15]_i_41_n_0\,
      I4 => \r_BCD_Num[15]_i_42_n_0\,
      I5 => w_Seconds(5),
      O => \r_BCD_Num[15]_i_29_n_0\
    );
\r_BCD_Num[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A50B52B52F5AD0"
    )
        port map (
      I0 => w_Seconds(5),
      I1 => \r_BCD_Num[15]_i_42_n_0\,
      I2 => \r_BCD_Num[15]_i_41_n_0\,
      I3 => w_Seconds(6),
      I4 => w_Seconds(7),
      I5 => \r_BCD_Num[15]_i_40_n_0\,
      O => \r_BCD_Num[15]_i_30_n_0\
    );
\r_BCD_Num[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22BFFD44DD4002BB"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_42_n_0\,
      I1 => \r_BCD_Num[15]_i_41_n_0\,
      I2 => w_Seconds(7),
      I3 => \r_BCD_Num[15]_i_40_n_0\,
      I4 => w_Seconds(6),
      I5 => w_Seconds(5),
      O => \r_BCD_Num[15]_i_31_n_0\
    );
\r_BCD_Num[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F879FE718061E06"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_BCD_Num[15]_i_43_n_0\,
      I2 => \r_BCD_Num[15]_i_44_n_0\,
      I3 => w_Seconds(7),
      I4 => w_Seconds(6),
      I5 => \r_BCD_Num[15]_i_41_n_0\,
      O => \r_BCD_Num[15]_i_32_n_0\
    );
\r_BCD_Num[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_41_n_0\,
      I1 => \^r_bcd_num_reg[16]_0\(0),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[16]_1\(3),
      I4 => \^r_bcd_num_reg[16]\(3),
      I5 => \r_Count_reg[16]_1\(2),
      O => \r_BCD_Num[15]_i_33_n_0\
    );
\r_BCD_Num[15]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_BCD_Num[15]_i_43_n_0\,
      I2 => \r_BCD_Num[15]_i_41_n_0\,
      I3 => w_Seconds(6),
      I4 => w_Seconds(7),
      O => \r_BCD_Num[15]_i_34_n_0\
    );
\r_BCD_Num[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D30B2CFB2CF4D30"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_11_n_0\,
      I1 => \r_BCD_Num[15]_i_12_n_0\,
      I2 => \r_BCD_Num[15]_i_13_n_0\,
      I3 => \r_BCD_Num[15]_i_14_n_0\,
      I4 => \r_BCD_Num[15]_i_15_n_0\,
      I5 => \r_BCD_Num[15]_i_16_n_0\,
      O => \^r_bcd_num_reg[31]\(8)
    );
\r_BCD_Num[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3B4D694D23C3C"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_51_n_0\,
      I1 => \r_BCD_Num[15]_i_52_n_0\,
      I2 => w_Seconds(9),
      I3 => \r_BCD_Num[15]_i_53_n_0\,
      I4 => w_Seconds(7),
      I5 => w_Seconds(8),
      O => \r_BCD_Num[15]_i_40_n_0\
    );
\r_BCD_Num[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FAAF71710AA070"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => w_Seconds(7),
      I2 => \r_BCD_Num[15]_i_53_n_0\,
      I3 => w_Seconds(9),
      I4 => \r_BCD_Num[15]_i_52_n_0\,
      I5 => \r_BCD_Num[15]_i_51_n_0\,
      O => \r_BCD_Num[15]_i_41_n_0\
    );
\r_BCD_Num[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88EA57117715A8EE"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_51_n_0\,
      I1 => \r_BCD_Num[15]_i_52_n_0\,
      I2 => w_Seconds(9),
      I3 => \r_BCD_Num[15]_i_53_n_0\,
      I4 => w_Seconds(8),
      I5 => w_Seconds(7),
      O => \r_BCD_Num[15]_i_42_n_0\
    );
\r_BCD_Num[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5800588F0EE5FFE5"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => w_Seconds(8),
      I2 => \r_BCD_Num[16]_i_49_n_0\,
      I3 => \r_BCD_Num[15]_i_54_n_0\,
      I4 => \r_BCD_Num[15]_i_55_n_0\,
      I5 => \r_BCD_Num[15]_i_56_n_0\,
      O => \r_BCD_Num[15]_i_43_n_0\
    );
\r_BCD_Num[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_52_n_0\,
      I1 => \^r_bcd_num_reg[16]_0\(2),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[20]_2\(1),
      I4 => \^r_bcd_num_reg[16]_0\(1),
      I5 => \r_Count_reg[20]_2\(0),
      O => \r_BCD_Num[15]_i_44_n_0\
    );
\r_BCD_Num[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD993264D9B3664C"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => \r_BCD_Num[15]_i_62_n_0\,
      I2 => \r_BCD_Num[15]_i_63_n_0\,
      I3 => \r_BCD_Num[16]_i_49_n_0\,
      I4 => \r_BCD_Num[16]_i_48_n_0\,
      I5 => \r_BCD_Num[15]_i_64_n_0\,
      O => \r_BCD_Num[15]_i_51_n_0\
    );
\r_BCD_Num[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F50DCFCC0C4F50F"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => \r_BCD_Num[15]_i_64_n_0\,
      I2 => \r_BCD_Num[16]_i_48_n_0\,
      I3 => \r_BCD_Num[16]_i_49_n_0\,
      I4 => \r_BCD_Num[15]_i_63_n_0\,
      I5 => \r_BCD_Num[15]_i_62_n_0\,
      O => \r_BCD_Num[15]_i_52_n_0\
    );
\r_BCD_Num[15]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE800177117FFE88"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_62_n_0\,
      I1 => \r_BCD_Num[15]_i_63_n_0\,
      I2 => \r_BCD_Num[16]_i_48_n_0\,
      I3 => \r_BCD_Num[15]_i_64_n_0\,
      I4 => \r_BCD_Num[16]_i_49_n_0\,
      I5 => w_Seconds(9),
      O => \r_BCD_Num[15]_i_53_n_0\
    );
\r_BCD_Num[15]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80A05A8EA5FAFEA"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_65_n_0\,
      I1 => \r_BCD_Num[16]_i_49_n_0\,
      I2 => \r_BCD_Num[16]_i_48_n_0\,
      I3 => \r_BCD_Num[16]_i_47_n_0\,
      I4 => \r_BCD_Num[15]_i_66_n_0\,
      I5 => \r_BCD_Num[15]_i_62_n_0\,
      O => \r_BCD_Num[15]_i_54_n_0\
    );
\r_BCD_Num[15]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_47_n_0\,
      I1 => \r_BCD_Num[15]_i_66_n_0\,
      I2 => \r_BCD_Num[15]_i_62_n_0\,
      I3 => \r_BCD_Num[16]_i_48_n_0\,
      I4 => \r_BCD_Num[16]_i_49_n_0\,
      O => \r_BCD_Num[15]_i_55_n_0\
    );
\r_BCD_Num[15]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_62_n_0\,
      I1 => \^r_bcd_num_reg[16]_1\(0),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[20]_2\(3),
      I4 => \^r_bcd_num_reg[16]_0\(3),
      I5 => \r_Count_reg[20]_2\(2),
      O => \r_BCD_Num[15]_i_56_n_0\
    );
\r_BCD_Num[15]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA7F170101A0FA7F"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_47_n_0\,
      I1 => \r_BCD_Num[16]_i_48_n_0\,
      I2 => w_Seconds(16),
      I3 => w_Seconds(14),
      I4 => w_Seconds(15),
      I5 => w_Seconds(13),
      O => \r_BCD_Num[15]_i_62_n_0\
    );
\r_BCD_Num[15]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9EE379C3611C86"
    )
        port map (
      I0 => w_Seconds(15),
      I1 => w_Seconds(16),
      I2 => w_Seconds(14),
      I3 => w_Seconds(13),
      I4 => \r_BCD_Num[16]_i_47_n_0\,
      I5 => \r_BCD_Num[16]_i_48_n_0\,
      O => \r_BCD_Num[15]_i_63_n_0\
    );
\r_BCD_Num[15]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36934D646436D94D"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_48_n_0\,
      I1 => w_Seconds(15),
      I2 => w_Seconds(16),
      I3 => w_Seconds(14),
      I4 => w_Seconds(13),
      I5 => \r_BCD_Num[16]_i_47_n_0\,
      O => \r_BCD_Num[15]_i_64_n_0\
    );
\r_BCD_Num[15]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2BD2D42"
    )
        port map (
      I0 => w_Seconds(16),
      I1 => w_Seconds(14),
      I2 => w_Seconds(15),
      I3 => w_Seconds(13),
      I4 => \r_BCD_Num[16]_i_47_n_0\,
      O => \r_BCD_Num[15]_i_65_n_0\
    );
\r_BCD_Num[15]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C17CF01F"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_47_n_0\,
      I1 => w_Seconds(13),
      I2 => w_Seconds(14),
      I3 => w_Seconds(16),
      I4 => w_Seconds(15),
      O => \r_BCD_Num[15]_i_66_n_0\
    );
\r_BCD_Num[15]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_1\(3),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(2),
      O => w_Seconds(14)
    );
\r_BCD_Num[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \^r_bcd_num_reg[16]_0\(0),
      I3 => \r_BCD_Num[16]_i_48_n_0\,
      I4 => \^r_bcd_num_reg[16]\(0),
      I5 => \r_Count_reg[12]_1\(3),
      O => \r_BCD_Num[16]_i_10_n_0\
    );
\r_BCD_Num[16]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_116_n_6\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[8]_i_95_n_4\,
      I3 => \^axi_rdata_reg[15]\(1),
      I4 => \r_BCD_Num_reg[16]_i_116_n_5\,
      I5 => \r_BCD_Num_reg[16]_i_113_n_7\,
      O => \r_BCD_Num[16]_i_100_n_0\
    );
\r_BCD_Num[16]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_97_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_107_n_6\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_113_n_4\,
      I4 => \^axi_rdata_reg[19]\(1),
      I5 => \r_BCD_Num[16]_i_120_n_0\,
      O => \r_BCD_Num[16]_i_101_n_0\
    );
\r_BCD_Num[16]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_98_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_107_n_7\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_113_n_5\,
      I4 => \^axi_rdata_reg[19]\(0),
      I5 => \r_BCD_Num[16]_i_121_n_0\,
      O => \r_BCD_Num[16]_i_102_n_0\
    );
\r_BCD_Num[16]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_99_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_116_n_4\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_113_n_6\,
      I4 => \^axi_rdata_reg[15]\(3),
      I5 => \r_BCD_Num[16]_i_122_n_0\,
      O => \r_BCD_Num[16]_i_103_n_0\
    );
\r_BCD_Num[16]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_100_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_116_n_5\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_113_n_7\,
      I4 => \^axi_rdata_reg[15]\(2),
      I5 => \r_BCD_Num[16]_i_123_n_0\,
      O => \r_BCD_Num[16]_i_104_n_0\
    );
\r_BCD_Num[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \^r_bcd_num_reg[16]\(3),
      I3 => \r_BCD_Num[16]_i_49_n_0\,
      I4 => \^r_bcd_num_reg[10]\(2),
      I5 => \r_Count_reg[12]_1\(2),
      O => \r_BCD_Num[16]_i_11_n_0\
    );
\r_BCD_Num[16]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_108_n_6\,
      O => \r_BCD_Num[16]_i_114_n_0\
    );
\r_BCD_Num[16]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_95_n_4\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_116_n_6\,
      O => \r_BCD_Num[16]_i_115_n_0\
    );
\r_BCD_Num[16]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_116_n_7\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_5\,
      I2 => \r_BCD_Num_reg[8]_i_95_n_5\,
      O => \r_BCD_Num[16]_i_117_n_0\
    );
\r_BCD_Num[16]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_30_n_4\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_6\,
      I2 => \r_BCD_Num_reg[8]_i_95_n_6\,
      O => \r_BCD_Num[16]_i_118_n_0\
    );
\r_BCD_Num[16]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_113_n_7\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_116_n_5\,
      O => \r_BCD_Num[16]_i_119_n_0\
    );
\r_BCD_Num[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_8_n_0\,
      I1 => w_Seconds(6),
      I2 => \r_BCD_Num[16]_i_49_n_0\,
      I3 => \^r_bcd_num_reg[16]_1\(3),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[16]_i_12_n_0\
    );
\r_BCD_Num[16]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_108_n_7\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_107_n_5\,
      O => \r_BCD_Num[16]_i_120_n_0\
    );
\r_BCD_Num[16]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_113_n_4\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_107_n_6\,
      O => \r_BCD_Num[16]_i_121_n_0\
    );
\r_BCD_Num[16]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_113_n_5\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_107_n_7\,
      O => \r_BCD_Num[16]_i_122_n_0\
    );
\r_BCD_Num[16]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_113_n_6\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_116_n_4\,
      O => \r_BCD_Num[16]_i_123_n_0\
    );
\r_BCD_Num[16]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[16]_i_124_n_0\
    );
\r_BCD_Num[16]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[16]_i_125_n_0\
    );
\r_BCD_Num[16]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[16]_i_126_n_0\
    );
\r_BCD_Num[16]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[16]_i_127_n_0\
    );
\r_BCD_Num[16]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[16]_i_128_n_0\
    );
\r_BCD_Num[16]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[16]_i_129_n_0\
    );
\r_BCD_Num[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_9_n_0\,
      I1 => w_Seconds(5),
      I2 => w_Seconds(9),
      I3 => \^r_bcd_num_reg[16]_1\(2),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_2\(1),
      O => \r_BCD_Num[16]_i_13_n_0\
    );
\r_BCD_Num[16]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[16]_i_130_n_0\
    );
\r_BCD_Num[16]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[16]_i_131_n_0\
    );
\r_BCD_Num[16]_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[16]_i_132_n_0\
    );
\r_BCD_Num[16]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[16]_i_133_n_0\
    );
\r_BCD_Num[16]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[16]_i_134_n_0\
    );
\r_BCD_Num[16]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[16]_i_135_n_0\
    );
\r_BCD_Num[16]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[16]_i_136_n_0\
    );
\r_BCD_Num[16]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[16]_i_137_n_0\
    );
\r_BCD_Num[16]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[16]_i_138_n_0\
    );
\r_BCD_Num[16]_i_139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[22]\(2),
      I4 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[16]_i_139_n_0\
    );
\r_BCD_Num[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_10_n_0\,
      I1 => w_Seconds(8),
      I2 => \r_BCD_Num[16]_i_47_n_0\,
      I3 => \^r_bcd_num_reg[16]\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_BCD_Num[16]_i_14_n_0\
    );
\r_BCD_Num[16]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(2),
      I2 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[16]_i_140_n_0\
    );
\r_BCD_Num[16]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[16]_i_141_n_0\
    );
\r_BCD_Num[16]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[16]_i_142_n_0\
    );
\r_BCD_Num[16]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[16]_i_143_n_0\
    );
\r_BCD_Num[16]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_140_n_0\,
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[16]_i_144_n_0\
    );
\r_BCD_Num[16]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_141_n_0\,
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(2),
      I3 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[16]_i_145_n_0\
    );
\r_BCD_Num[16]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_142_n_0\,
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[16]_i_146_n_0\
    );
\r_BCD_Num[16]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_143_n_0\,
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[16]_i_147_n_0\
    );
\r_BCD_Num[16]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[16]_i_148_n_0\
    );
\r_BCD_Num[16]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[16]_i_149_n_0\
    );
\r_BCD_Num[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_11_n_0\,
      I1 => \r_BCD_Num[16]_i_48_n_0\,
      I2 => w_Seconds(7),
      I3 => \r_Count_reg[12]_1\(3),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \^r_bcd_num_reg[16]\(0),
      O => \r_BCD_Num[16]_i_15_n_0\
    );
\r_BCD_Num[16]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[16]_i_150_n_0\
    );
\r_BCD_Num[16]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[16]_i_151_n_0\
    );
\r_BCD_Num[16]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[16]_i_152_n_0\
    );
\r_BCD_Num[16]_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[19]\(3),
      I3 => \^axi_rdata_reg[22]\(2),
      I4 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[16]_i_153_n_0\
    );
\r_BCD_Num[16]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_150_n_0\,
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[16]_i_154_n_0\
    );
\r_BCD_Num[16]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_151_n_0\,
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[16]_i_155_n_0\
    );
\r_BCD_Num[16]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \^r_bcd_num_reg[16]\(2),
      I3 => w_Seconds(9),
      I4 => \^r_bcd_num_reg[10]\(1),
      I5 => \r_Count_reg[12]_1\(1),
      O => \r_BCD_Num[16]_i_32_n_0\
    );
\r_BCD_Num[16]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(1),
      I1 => \^r_bcd_num_reg[16]_0\(2),
      I2 => \^r_bcd_num_reg[10]\(1),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \r_Count_reg[12]_1\(1),
      I5 => w_Seconds(5),
      O => \r_BCD_Num[16]_i_33_n_0\
    );
\r_BCD_Num[16]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_0\(1),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(0),
      O => w_Seconds(8)
    );
\r_BCD_Num[16]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_0\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(3),
      O => w_Seconds(7)
    );
\r_BCD_Num[16]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_32_n_0\,
      I1 => \r_BCD_Num[16]_i_49_n_0\,
      I2 => w_Seconds(6),
      I3 => \r_Count_reg[12]_1\(2),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \^r_bcd_num_reg[10]\(2),
      O => \r_BCD_Num[16]_i_36_n_0\
    );
\r_BCD_Num[16]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_33_n_0\,
      I1 => \^r_bcd_num_reg[16]\(1),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^r_bcd_num_reg[10]\(0),
      I5 => \r_Count_reg[12]_1\(0),
      O => \r_BCD_Num[16]_i_37_n_0\
    );
\r_BCD_Num[16]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(0),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_reg[16]\(1),
      I4 => \r_Count_reg[16]_1\(0),
      I5 => w_Seconds(8),
      O => \r_BCD_Num[16]_i_38_n_0\
    );
\r_BCD_Num[16]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_reg[16]_0\(0),
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[16]\(0),
      O => \r_BCD_Num[16]_i_39_n_0\
    );
\r_BCD_Num[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I1 => \^r_bcd_num_reg[10]_1\(1),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \r_Count_reg[22]_1\(0),
      I4 => \r_Count_reg[23]_7\(2),
      O => \^r_bcd_num_reg[16]_3\
    );
\r_BCD_Num[16]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_0\(2),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(1),
      O => w_Seconds(9)
    );
\r_BCD_Num[16]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_1\(1),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(0),
      O => \r_BCD_Num[16]_i_47_n_0\
    );
\r_BCD_Num[16]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_1\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(3),
      O => \r_BCD_Num[16]_i_48_n_0\
    );
\r_BCD_Num[16]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_0\(3),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(2),
      O => \r_BCD_Num[16]_i_49_n_0\
    );
\r_BCD_Num[16]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(3),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(2),
      O => w_Seconds(6)
    );
\r_BCD_Num[16]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(2),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(1),
      O => w_Seconds(5)
    );
\r_BCD_Num[16]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \r_BCD_Num_reg[16]_i_105_n_6\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \r_BCD_Num_reg[16]_i_105_n_7\,
      O => \r_BCD_Num[16]_i_52_n_0\
    );
\r_BCD_Num[16]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \r_BCD_Num_reg[16]_i_105_n_7\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \r_BCD_Num_reg[16]_i_108_n_4\,
      O => \r_BCD_Num[16]_i_53_n_0\
    );
\r_BCD_Num[16]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11171777"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \r_BCD_Num_reg[16]_i_105_n_1\,
      I2 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I4 => \r_BCD_Num_reg[16]_i_105_n_6\,
      O => \r_BCD_Num[16]_i_54_n_0\
    );
\r_BCD_Num[16]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_52_n_0\,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \r_BCD_Num_reg[16]_i_105_n_1\,
      I3 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I4 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I5 => \r_BCD_Num_reg[16]_i_105_n_6\,
      O => \r_BCD_Num[16]_i_55_n_0\
    );
\r_BCD_Num[16]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_53_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_105_n_7\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \^axi_rdata_reg[22]\(2),
      I5 => \r_BCD_Num_reg[16]_i_105_n_6\,
      O => \r_BCD_Num[16]_i_56_n_0\
    );
\r_BCD_Num[16]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_reg[16]\(3),
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[10]\(2),
      O => \r_BCD_Num[16]_i_65_n_0\
    );
\r_BCD_Num[16]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_reg[16]\(2),
      I2 => \r_Count_reg[12]_1\(1),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[10]\(1),
      O => \r_BCD_Num[16]_i_66_n_0\
    );
\r_BCD_Num[16]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \^r_bcd_num_reg[16]\(1),
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[10]\(0),
      O => \r_BCD_Num[16]_i_67_n_0\
    );
\r_BCD_Num[16]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => \r_BCD_Num[16]_i_68_n_0\
    );
\r_BCD_Num[16]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \r_BCD_Num_reg[16]_i_108_n_4\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \r_BCD_Num_reg[16]_i_108_n_5\,
      O => \r_BCD_Num[16]_i_73_n_0\
    );
\r_BCD_Num[16]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \r_BCD_Num_reg[16]_i_108_n_5\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \r_BCD_Num_reg[16]_i_108_n_6\,
      O => \r_BCD_Num[16]_i_74_n_0\
    );
\r_BCD_Num[16]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8B2E8B2E8228"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \r_BCD_Num_reg[16]_i_108_n_6\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \r_BCD_Num_reg[16]_i_107_n_5\,
      I5 => \r_BCD_Num_reg[16]_i_108_n_7\,
      O => \r_BCD_Num[16]_i_75_n_0\
    );
\r_BCD_Num[16]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_107_n_6\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_113_n_4\,
      I3 => \^axi_rdata_reg[19]\(1),
      I4 => \r_BCD_Num_reg[16]_i_107_n_5\,
      I5 => \r_BCD_Num_reg[16]_i_108_n_7\,
      O => \r_BCD_Num[16]_i_76_n_0\
    );
\r_BCD_Num[16]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_73_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_108_n_4\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => \r_BCD_Num_reg[16]_i_105_n_7\,
      O => \r_BCD_Num[16]_i_77_n_0\
    );
\r_BCD_Num[16]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_74_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_108_n_5\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \^axi_rdata_reg[22]\(0),
      I5 => \r_BCD_Num_reg[16]_i_108_n_4\,
      O => \r_BCD_Num[16]_i_78_n_0\
    );
\r_BCD_Num[16]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_75_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_108_n_6\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_107_n_0\,
      I4 => \^axi_rdata_reg[19]\(3),
      I5 => \r_BCD_Num_reg[16]_i_108_n_5\,
      O => \r_BCD_Num[16]_i_79_n_0\
    );
\r_BCD_Num[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAE0EF8A8A808"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => \r_Count_reg[22]_2\(1),
      I2 => \^r_bcd_num_reg[8]\,
      I3 => \^r_bcd_num_reg[16]_1\(2),
      I4 => \^r_bcd_num_reg[16]\(2),
      I5 => \r_Count_reg[16]_1\(1),
      O => \r_BCD_Num[16]_i_8_n_0\
    );
\r_BCD_Num[16]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_76_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_107_n_5\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[16]_i_108_n_7\,
      I4 => \^axi_rdata_reg[19]\(2),
      I5 => \r_BCD_Num[16]_i_114_n_0\,
      O => \r_BCD_Num[16]_i_80_n_0\
    );
\r_BCD_Num[16]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_115_n_0\,
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \r_BCD_Num_reg[8]_i_95_n_5\,
      I3 => \r_BCD_Num_reg[16]_i_106_n_5\,
      I4 => \r_BCD_Num_reg[16]_i_116_n_7\,
      O => \r_BCD_Num[16]_i_81_n_0\
    );
\r_BCD_Num[16]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_117_n_0\,
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \r_BCD_Num_reg[8]_i_95_n_6\,
      I3 => \r_BCD_Num_reg[16]_i_106_n_6\,
      I4 => \r_BCD_Num_reg[8]_i_30_n_4\,
      O => \r_BCD_Num[16]_i_82_n_0\
    );
\r_BCD_Num[16]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_95_n_7\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_30_n_5\,
      I3 => \^axi_rdata_reg[11]\(2),
      I4 => \r_BCD_Num[16]_i_118_n_0\,
      O => \r_BCD_Num[16]_i_83_n_0\
    );
\r_BCD_Num[16]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_38_n_0\,
      I1 => \^axi_rdata_reg[11]\(1),
      I2 => \r_BCD_Num_reg[8]_i_28_n_4\,
      I3 => \r_BCD_Num_reg[8]_i_29_n_4\,
      I4 => \r_BCD_Num_reg[8]_i_30_n_6\,
      O => \r_BCD_Num[16]_i_84_n_0\
    );
\r_BCD_Num[16]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_81_n_0\,
      I1 => \r_BCD_Num_reg[16]_i_116_n_6\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I3 => \r_BCD_Num_reg[8]_i_95_n_4\,
      I4 => \^axi_rdata_reg[15]\(1),
      I5 => \r_BCD_Num[16]_i_119_n_0\,
      O => \r_BCD_Num[16]_i_85_n_0\
    );
\r_BCD_Num[16]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_82_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_95_n_5\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_5\,
      I3 => \r_BCD_Num_reg[16]_i_116_n_7\,
      I4 => \^axi_rdata_reg[15]\(0),
      I5 => \r_BCD_Num[16]_i_115_n_0\,
      O => \r_BCD_Num[16]_i_86_n_0\
    );
\r_BCD_Num[16]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_83_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_95_n_6\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_6\,
      I3 => \r_BCD_Num_reg[8]_i_30_n_4\,
      I4 => \^axi_rdata_reg[11]\(3),
      I5 => \r_BCD_Num[16]_i_117_n_0\,
      O => \r_BCD_Num[16]_i_87_n_0\
    );
\r_BCD_Num[16]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_84_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_95_n_7\,
      I2 => \r_BCD_Num_reg[16]_i_106_n_7\,
      I3 => \r_BCD_Num_reg[8]_i_30_n_5\,
      I4 => \^axi_rdata_reg[11]\(2),
      I5 => \r_BCD_Num[16]_i_118_n_0\,
      O => \r_BCD_Num[16]_i_88_n_0\
    );
\r_BCD_Num[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(0),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \^r_bcd_num_reg[16]_0\(1),
      I3 => \r_BCD_Num[16]_i_47_n_0\,
      I4 => \^r_bcd_num_reg[16]\(1),
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_BCD_Num[16]_i_9_n_0\
    );
\r_BCD_Num[16]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_107_n_7\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_113_n_5\,
      I3 => \^axi_rdata_reg[19]\(0),
      I4 => \r_BCD_Num_reg[16]_i_107_n_6\,
      I5 => \r_BCD_Num_reg[16]_i_113_n_4\,
      O => \r_BCD_Num[16]_i_97_n_0\
    );
\r_BCD_Num[16]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_116_n_4\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_113_n_6\,
      I3 => \^axi_rdata_reg[15]\(3),
      I4 => \r_BCD_Num_reg[16]_i_107_n_7\,
      I5 => \r_BCD_Num_reg[16]_i_113_n_5\,
      O => \r_BCD_Num[16]_i_98_n_0\
    );
\r_BCD_Num[16]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[16]_i_116_n_5\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_0\,
      I2 => \r_BCD_Num_reg[16]_i_113_n_7\,
      I3 => \^axi_rdata_reg[15]\(2),
      I4 => \r_BCD_Num_reg[16]_i_116_n_4\,
      I5 => \r_BCD_Num_reg[16]_i_113_n_6\,
      O => \r_BCD_Num[16]_i_99_n_0\
    );
\r_BCD_Num[17]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(2),
      I1 => \r_Count_reg[16]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]\(1),
      O => \r_BCD_Num[17]_i_105_n_0\
    );
\r_BCD_Num[17]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(1),
      I1 => \r_Count_reg[12]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]\(0),
      O => \r_BCD_Num[17]_i_106_n_0\
    );
\r_BCD_Num[17]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(0),
      I1 => \r_Count_reg[12]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[10]\(2),
      O => \r_BCD_Num[17]_i_107_n_0\
    );
\r_BCD_Num[17]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(1),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[16]_1\(0),
      I3 => \r_Count_reg[23]_23\(2),
      I4 => w_Seconds(5),
      I5 => \r_Count_reg[23]_23\(3),
      O => \r_BCD_Num[17]_i_108_n_0\
    );
\r_BCD_Num[17]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]\(0),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[23]_23\(1),
      I4 => w_Seconds(4),
      I5 => \r_Count_reg[23]_23\(2),
      O => \r_BCD_Num[17]_i_109_n_0\
    );
\r_BCD_Num[17]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]\(2),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Count_reg[23]_23\(0),
      I4 => w_Seconds(3),
      I5 => \r_Count_reg[23]_23\(1),
      O => \r_BCD_Num[17]_i_110_n_0\
    );
\r_BCD_Num[17]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I4 => \^r_bcd_num_reg[10]\(2),
      I5 => \r_Count_reg[23]_23\(0),
      O => \r_BCD_Num[17]_i_111_n_0\
    );
\r_BCD_Num[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(1),
      I1 => \r_Count_reg[22]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[10]_1\(0),
      O => \r_BCD_Num[17]_i_26_n_0\
    );
\r_BCD_Num[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(0),
      I1 => \r_Count_reg[22]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_1\(3),
      O => \r_BCD_Num[17]_i_27_n_0\
    );
\r_BCD_Num[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(3),
      I1 => \r_Count_reg[22]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_1\(2),
      O => \r_BCD_Num[17]_i_28_n_0\
    );
\r_BCD_Num[17]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds(15),
      I1 => \r_Count_reg[23]_7\(1),
      I2 => \^r_bcd_num_reg[10]_1\(1),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \r_Count_reg[22]_1\(0),
      I5 => \r_Count_reg[23]_7\(2),
      O => \r_BCD_Num[17]_i_29_n_0\
    );
\r_BCD_Num[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA08550455F7"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(0),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => w_Seconds(16),
      I3 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I4 => \r_Count_reg[23]_6\(1),
      I5 => \^r_bcd_num_reg[20]\,
      O => \^r_bcd_num_reg[17]\
    );
\r_BCD_Num[17]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_1\(3),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \r_Count_reg[22]_2\(2),
      I3 => \r_Count_reg[23]_7\(0),
      I4 => w_Seconds(15),
      I5 => \r_Count_reg[23]_7\(1),
      O => \r_BCD_Num[17]_i_30_n_0\
    );
\r_BCD_Num[17]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => \r_Count_reg[23]_5\(3),
      I2 => \^r_bcd_num_reg[16]_1\(3),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \r_Count_reg[22]_2\(2),
      I5 => \r_Count_reg[23]_7\(0),
      O => \r_BCD_Num[17]_i_31_n_0\
    );
\r_BCD_Num[17]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(2),
      I1 => \r_Count_reg[22]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_1\(1),
      O => \r_BCD_Num[17]_i_53_n_0\
    );
\r_BCD_Num[17]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(1),
      I1 => \r_Count_reg[20]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_1\(0),
      O => \r_BCD_Num[17]_i_54_n_0\
    );
\r_BCD_Num[17]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(0),
      I1 => \r_Count_reg[20]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_0\(3),
      O => \r_BCD_Num[17]_i_55_n_0\
    );
\r_BCD_Num[17]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(3),
      I1 => \r_Count_reg[20]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_0\(2),
      O => \r_BCD_Num[17]_i_56_n_0\
    );
\r_BCD_Num[17]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_47_n_0\,
      I1 => \r_Count_reg[23]_5\(2),
      I2 => \^r_bcd_num_reg[16]_1\(2),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \r_Count_reg[22]_2\(1),
      I5 => \r_Count_reg[23]_5\(3),
      O => \r_BCD_Num[17]_i_57_n_0\
    );
\r_BCD_Num[17]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_48_n_0\,
      I1 => \r_Count_reg[23]_5\(1),
      I2 => \r_BCD_Num[16]_i_47_n_0\,
      I3 => \r_Count_reg[23]_5\(2),
      O => \r_BCD_Num[17]_i_58_n_0\
    );
\r_BCD_Num[17]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_49_n_0\,
      I1 => \r_Count_reg[23]_5\(0),
      I2 => \r_BCD_Num[16]_i_48_n_0\,
      I3 => \r_Count_reg[23]_5\(1),
      O => \r_BCD_Num[17]_i_59_n_0\
    );
\r_BCD_Num[17]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => \r_Count_reg[23]_21\(3),
      I2 => \r_BCD_Num[16]_i_49_n_0\,
      I3 => \r_Count_reg[23]_5\(0),
      O => \r_BCD_Num[17]_i_60_n_0\
    );
\r_BCD_Num[17]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_1\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(3),
      O => w_Seconds(15)
    );
\r_BCD_Num[17]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_1\(1),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(0),
      O => w_Seconds(16)
    );
\r_BCD_Num[17]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(2),
      I1 => \r_Count_reg[20]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_0\(1),
      O => \r_BCD_Num[17]_i_82_n_0\
    );
\r_BCD_Num[17]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(1),
      I1 => \r_Count_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]_0\(0),
      O => \r_BCD_Num[17]_i_83_n_0\
    );
\r_BCD_Num[17]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(0),
      I1 => \r_Count_reg[16]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]\(3),
      O => \r_BCD_Num[17]_i_84_n_0\
    );
\r_BCD_Num[17]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(3),
      I1 => \r_Count_reg[16]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[16]\(2),
      O => \r_BCD_Num[17]_i_85_n_0\
    );
\r_BCD_Num[17]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_Count_reg[23]_21\(2),
      I2 => w_Seconds(9),
      I3 => \r_Count_reg[23]_21\(3),
      O => \r_BCD_Num[17]_i_86_n_0\
    );
\r_BCD_Num[17]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(7),
      I1 => \r_Count_reg[23]_21\(1),
      I2 => w_Seconds(8),
      I3 => \r_Count_reg[23]_21\(2),
      O => \r_BCD_Num[17]_i_87_n_0\
    );
\r_BCD_Num[17]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(6),
      I1 => \r_Count_reg[23]_21\(0),
      I2 => w_Seconds(7),
      I3 => \r_Count_reg[23]_21\(1),
      O => \r_BCD_Num[17]_i_88_n_0\
    );
\r_BCD_Num[17]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Seconds(5),
      I1 => \r_Count_reg[23]_23\(3),
      I2 => w_Seconds(6),
      I3 => \r_Count_reg[23]_21\(0),
      O => \r_BCD_Num[17]_i_89_n_0\
    );
\r_BCD_Num[18]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(1),
      I1 => \^r_bcd_num_reg[16]_0\(2),
      I2 => \r_Count_reg[22]_2\(1),
      I3 => \^r_bcd_num_reg[8]\,
      I4 => \^r_bcd_num_reg[16]_1\(2),
      O => \r_BCD_Num[18]_i_19_n_0\
    );
\r_BCD_Num[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(0),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \^r_bcd_num_reg[10]_1\(1),
      I3 => \r_BCD_Num[16]_i_47_n_0\,
      I4 => \^r_bcd_num_reg[16]_0\(1),
      I5 => \r_Count_reg[20]_2\(0),
      O => \r_BCD_Num[18]_i_20_n_0\
    );
\r_BCD_Num[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_2\(3),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \^r_bcd_num_reg[10]_1\(0),
      I3 => \r_BCD_Num[16]_i_48_n_0\,
      I4 => \^r_bcd_num_reg[16]_0\(0),
      I5 => \r_Count_reg[16]_1\(3),
      O => \r_BCD_Num[18]_i_21_n_0\
    );
\r_BCD_Num[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_2\(2),
      I1 => \^r_bcd_num_reg[8]\,
      I2 => \^r_bcd_num_reg[16]_1\(3),
      I3 => \r_BCD_Num[16]_i_49_n_0\,
      I4 => \^r_bcd_num_reg[16]\(3),
      I5 => \r_Count_reg[16]_1\(2),
      O => \r_BCD_Num[18]_i_22_n_0\
    );
\r_BCD_Num[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => w_Seconds(9),
      I2 => \r_BCD_Num[16]_i_49_n_0\,
      I3 => \^r_bcd_num_reg[16]_1\(3),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[18]_i_23_n_0\
    );
\r_BCD_Num[18]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_BCD_Num[16]_i_47_n_0\,
      I2 => w_Seconds(16),
      I3 => w_Seconds(13),
      I4 => w_Seconds(9),
      O => \r_BCD_Num[18]_i_24_n_0\
    );
\r_BCD_Num[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_21_n_0\,
      I1 => w_Seconds(8),
      I2 => \r_BCD_Num[16]_i_47_n_0\,
      I3 => \^r_bcd_num_reg[10]_1\(1),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[18]_i_25_n_0\
    );
\r_BCD_Num[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_22_n_0\,
      I1 => w_Seconds(7),
      I2 => \r_BCD_Num[16]_i_48_n_0\,
      I3 => \^r_bcd_num_reg[10]_1\(0),
      I4 => \^r_bcd_num_reg[8]\,
      I5 => \r_Count_reg[22]_2\(3),
      O => \r_BCD_Num[18]_i_26_n_0\
    );
\r_BCD_Num[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996999999969696"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\,
      I1 => w_Minutes(2),
      I2 => \^r_bcd_num_reg[20]\,
      I3 => \r_Count_reg[23]_6\(1),
      I4 => \^r_bcd_num_reg[16]_3\,
      I5 => \^r_bcd_num_reg[21]_0\(0),
      O => \^r_bcd_num_reg[31]\(9)
    );
\r_BCD_Num[18]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_1\(2),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(1),
      O => w_Seconds(13)
    );
\r_BCD_Num[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1720081714082014"
    )
        port map (
      I0 => w_Minutes(1),
      I1 => \^r_bcd_num_reg[21]\,
      I2 => w_Minutes(2),
      I3 => \r_BCD_Num[23]_i_10_n_0\,
      I4 => w_Minutes(3),
      I5 => \r_BCD_Num[20]_i_8_n_0\,
      O => \^r_bcd_num_reg[31]\(10)
    );
\r_BCD_Num[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC0BCA33AC2FCAF"
    )
        port map (
      I0 => \r_BCD_Num[20]_i_7_n_0\,
      I1 => w_Minutes(2),
      I2 => \r_BCD_Num[23]_i_10_n_0\,
      I3 => w_Minutes(3),
      I4 => \r_BCD_Num[20]_i_8_n_0\,
      I5 => w_Minutes(1),
      O => \^r_bcd_num_reg[20]\
    );
\r_BCD_Num[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => w_Minutes(5),
      I1 => \r_BCD_Num[23]_i_28_n_0\,
      I2 => w_Minutes(3),
      I3 => w_Minutes(4),
      I4 => \r_BCD_Num[21]_i_24_n_0\,
      O => \r_BCD_Num[20]_i_7_n_0\
    );
\r_BCD_Num[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_24_n_0\,
      I1 => \r_Count_reg[23]_6\(3),
      I2 => \^r_bcd_num_reg[16]_3\,
      I3 => \^r_bcd_num_reg[21]_0\(2),
      I4 => \r_Count_reg[23]_8\(0),
      I5 => \^r_bcd_num_reg[21]_0\(3),
      O => \r_BCD_Num[20]_i_8_n_0\
    );
\r_BCD_Num[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(1),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_0\(0),
      O => w_Minutes(1)
    );
\r_BCD_Num[21]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\(0),
      I1 => \^r_bcd_num_reg[21]_2\(0),
      I2 => \^r_bcd_num_reg[21]_2\(1),
      I3 => w_Minutes(4),
      O => \r_BCD_Num[21]_i_108_n_0\
    );
\r_BCD_Num[21]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_2\(0),
      I1 => \^r_bcd_num_reg[22]\(0),
      I2 => w_Minutes(3),
      O => \r_BCD_Num[21]_i_109_n_0\
    );
\r_BCD_Num[21]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABABBBBFFBF"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\(0),
      I1 => \^r_bcd_num_reg[21]_0\(1),
      I2 => \r_Count_reg[23]_7\(2),
      I3 => w_Seconds(16),
      I4 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I5 => \r_Count_reg[23]_6\(2),
      O => \r_BCD_Num[21]_i_110_n_0\
    );
\r_BCD_Num[21]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_108_n_0\,
      I1 => \^r_bcd_num_reg[21]_2\(2),
      I2 => \^r_bcd_num_reg[21]_2\(1),
      I3 => \^r_bcd_num_reg[22]\(0),
      I4 => \^r_bcd_num_reg[21]_2\(0),
      I5 => w_Minutes(5),
      O => \r_BCD_Num[21]_i_111_n_0\
    );
\r_BCD_Num[21]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\(0),
      I1 => \^r_bcd_num_reg[21]_2\(0),
      I2 => \^r_bcd_num_reg[21]_2\(1),
      I3 => w_Minutes(4),
      I4 => \r_BCD_Num[21]_i_109_n_0\,
      O => \r_BCD_Num[21]_i_112_n_0\
    );
\r_BCD_Num[21]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_2\(0),
      I1 => \^r_bcd_num_reg[22]\(0),
      I2 => w_Minutes(3),
      I3 => \r_BCD_Num[21]_i_110_n_0\,
      O => \r_BCD_Num[21]_i_113_n_0\
    );
\r_BCD_Num[21]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550455F7AAFBAA08"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(1),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => w_Seconds(16),
      I3 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I4 => \r_Count_reg[23]_6\(2),
      I5 => \^r_bcd_num_reg[22]\(0),
      O => \r_BCD_Num[21]_i_114_n_0\
    );
\r_BCD_Num[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(3),
      I1 => \r_Count_reg[23]_8\(0),
      I2 => \r_BCD_Num[23]_i_28_n_0\,
      I3 => \r_Count_reg[23]_8\(1),
      I4 => \^r_bcd_num_reg[16]_3\,
      I5 => \^r_bcd_num_reg[16]_4\(0),
      O => \r_BCD_Num[21]_i_20_n_0\
    );
\r_BCD_Num[21]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(2),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_0\(1),
      O => w_Minutes(2)
    );
\r_BCD_Num[21]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(3),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_0\(2),
      O => w_Minutes(3)
    );
\r_BCD_Num[21]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(0),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_0\(3),
      O => w_Minutes(4)
    );
\r_BCD_Num[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98109E10F786F7E6"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_49_n_0\,
      I1 => w_Minutes(6),
      I2 => w_Minutes(5),
      I3 => \r_BCD_Num[23]_i_28_n_0\,
      I4 => w_Minutes(4),
      I5 => \r_BCD_Num[21]_i_51_n_0\,
      O => \r_BCD_Num[21]_i_24_n_0\
    );
\r_BCD_Num[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAA959"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\(0),
      I1 => \^r_bcd_num_reg[21]_3\(1),
      I2 => \^r_bcd_num_reg[16]_3\,
      I3 => \r_Count_reg[23]_9\(2),
      I4 => \r_Count_reg[23]_20\,
      I5 => \r_BCD_Num_reg[21]_i_19_n_3\,
      O => \^r_bcd_num_reg[21]_1\
    );
\r_BCD_Num[21]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_1\(1),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[21]_i_40_n_0\
    );
\r_BCD_Num[21]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[10]_1\(0),
      I1 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(3),
      O => \r_BCD_Num[21]_i_41_n_0\
    );
\r_BCD_Num[21]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => \r_Count_reg[23]_38\,
      O => \r_BCD_Num[21]_i_47_n_0\
    );
\r_BCD_Num[21]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_47_n_0\,
      I1 => \r_Count_reg[23]_20\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \^r_bcd_num_reg[21]_3\(1),
      O => \r_BCD_Num[21]_i_48_n_0\
    );
\r_BCD_Num[21]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6D3C492C"
    )
        port map (
      I0 => w_Minutes(7),
      I1 => w_Minutes(10),
      I2 => w_Minutes(8),
      I3 => w_Minutes(9),
      I4 => w_Minutes(6),
      O => \r_BCD_Num[21]_i_49_n_0\
    );
\r_BCD_Num[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB2AFA50F5A0AB2A"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_20_n_0\,
      I1 => w_Minutes(2),
      I2 => w_Minutes(3),
      I3 => \r_BCD_Num[23]_i_10_n_0\,
      I4 => w_Minutes(4),
      I5 => \r_BCD_Num[21]_i_24_n_0\,
      O => \^r_bcd_num_reg[21]\
    );
\r_BCD_Num[21]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(2),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_4\(1),
      O => w_Minutes(6)
    );
\r_BCD_Num[21]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(2),
      I1 => \r_Count_reg[23]_8\(3),
      I2 => \r_BCD_Num[21]_i_81_n_0\,
      I3 => \r_Count_reg[23]_8\(2),
      I4 => \^r_bcd_num_reg[16]_3\,
      I5 => \^r_bcd_num_reg[16]_4\(1),
      O => \r_BCD_Num[21]_i_51_n_0\
    );
\r_BCD_Num[21]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(3),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => w_Seconds(16),
      I3 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I4 => \r_Count_reg[23]_9\(0),
      I5 => \r_Count_reg[23]_29\,
      O => \r_BCD_Num[21]_i_72_n_0\
    );
\r_BCD_Num[21]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_37\,
      I1 => w_Minutes(7),
      O => \r_BCD_Num[21]_i_73_n_0\
    );
\r_BCD_Num[21]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F10F0E"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_2\(2),
      I1 => \^r_bcd_num_reg[21]_2\(0),
      I2 => \^r_bcd_num_reg[22]\(0),
      I3 => \^r_bcd_num_reg[21]_2\(1),
      I4 => \^r_bcd_num_reg[21]_2\(3),
      I5 => w_Minutes(6),
      O => \r_BCD_Num[21]_i_74_n_0\
    );
\r_BCD_Num[21]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFFFF"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_2\(0),
      I1 => \^r_bcd_num_reg[22]\(0),
      I2 => \^r_bcd_num_reg[21]_2\(1),
      I3 => \^r_bcd_num_reg[21]_2\(2),
      I4 => w_Minutes(5),
      O => \r_BCD_Num[21]_i_75_n_0\
    );
\r_BCD_Num[21]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => \r_Count_reg[23]_38\,
      I2 => \r_BCD_Num[21]_i_72_n_0\,
      O => \r_BCD_Num[21]_i_76_n_0\
    );
\r_BCD_Num[21]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_73_n_0\,
      I1 => \r_Count_reg[23]_29\,
      I2 => \r_Count_reg[23]_9\(0),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \^r_bcd_num_reg[16]_4\(3),
      O => \r_BCD_Num[21]_i_77_n_0\
    );
\r_BCD_Num[21]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[23]_37\,
      I1 => w_Minutes(7),
      I2 => \r_BCD_Num[21]_i_74_n_0\,
      O => \r_BCD_Num[21]_i_78_n_0\
    );
\r_BCD_Num[21]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_75_n_0\,
      I1 => \r_Count_reg[23]_28\,
      I2 => w_Minutes(6),
      O => \r_BCD_Num[21]_i_79_n_0\
    );
\r_BCD_Num[21]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D00E21D0000E2"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_3\(1),
      I1 => \^r_bcd_num_reg[16]_3\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => w_Minutes(8),
      I4 => w_Minutes(9),
      I5 => w_Minutes(7),
      O => \r_BCD_Num[21]_i_81_n_0\
    );
\r_BCD_Num[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\,
      I1 => \^r_bcd_num_reg[22]\(0),
      I2 => \r_BCD_Num[23]_i_12_n_0\,
      I3 => \^r_bcd_num_reg[21]_2\(0),
      I4 => \r_BCD_Num[23]_i_10_n_0\,
      O => \^r_bcd_num_reg[31]\(11)
    );
\r_BCD_Num[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE249A82BEA6DB82"
    )
        port map (
      I0 => \r_BCD_Num[23]_i_27_n_0\,
      I1 => \r_BCD_Num[23]_i_28_n_0\,
      I2 => w_Minutes(5),
      I3 => \r_BCD_Num[21]_i_24_n_0\,
      I4 => w_Minutes(4),
      I5 => w_Minutes(3),
      O => \r_BCD_Num[23]_i_10_n_0\
    );
\r_BCD_Num[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555444"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_19_n_3\,
      I1 => \r_Count_reg[23]_20\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \^r_bcd_num_reg[21]_3\(1),
      O => \r_BCD_Num[23]_i_12_n_0\
    );
\r_BCD_Num[23]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A666"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_24_n_0\,
      I1 => \^r_bcd_num_reg[21]_1\,
      I2 => \^r_bcd_num_reg[21]_2\(0),
      I3 => \^r_bcd_num_reg[22]\(0),
      I4 => \^r_bcd_num_reg[21]_2\(1),
      O => \r_BCD_Num[23]_i_14_n_0\
    );
\r_BCD_Num[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC35A5A3CC3A5A5"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \r_BCD_Num[21]_i_49_n_0\,
      I3 => \r_Count_reg[23]_8\(2),
      I4 => \^r_bcd_num_reg[16]_3\,
      I5 => \^r_bcd_num_reg[16]_4\(1),
      O => \r_BCD_Num[23]_i_27_n_0\
    );
\r_BCD_Num[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F170C7F10FC71C0F"
    )
        port map (
      I0 => w_Minutes(5),
      I1 => w_Minutes(6),
      I2 => w_Minutes(9),
      I3 => w_Minutes(8),
      I4 => w_Minutes(10),
      I5 => w_Minutes(7),
      O => \r_BCD_Num[23]_i_28_n_0\
    );
\r_BCD_Num[23]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(1),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_4\(0),
      O => w_Minutes(5)
    );
\r_BCD_Num[23]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(2),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_3\(1),
      O => \r_BCD_Num[23]_i_30_n_0\
    );
\r_BCD_Num[23]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(1),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_3\(0),
      O => \r_BCD_Num[23]_i_31_n_0\
    );
\r_BCD_Num[23]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_4\(3),
      O => \r_BCD_Num[23]_i_32_n_0\
    );
\r_BCD_Num[23]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(3),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[16]_4\(2),
      O => \r_BCD_Num[23]_i_33_n_0\
    );
\r_BCD_Num[23]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_3\(1),
      I1 => \r_Count_reg[23]_9\(2),
      I2 => \^r_bcd_num_reg[16]_4\(1),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_8\(2),
      O => \r_BCD_Num[23]_i_35_n_0\
    );
\r_BCD_Num[23]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_3\(0),
      I1 => \r_Count_reg[23]_9\(1),
      I2 => \^r_bcd_num_reg[16]_4\(0),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_8\(1),
      O => \r_BCD_Num[23]_i_36_n_0\
    );
\r_BCD_Num[23]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(3),
      I1 => \r_Count_reg[23]_9\(0),
      I2 => \^r_bcd_num_reg[21]_0\(3),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_8\(0),
      O => \r_BCD_Num[23]_i_37_n_0\
    );
\r_BCD_Num[23]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(2),
      I1 => \r_Count_reg[23]_8\(3),
      I2 => \^r_bcd_num_reg[21]_0\(2),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_6\(3),
      O => \r_BCD_Num[23]_i_38_n_0\
    );
\r_BCD_Num[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA8E8EAF05717150"
    )
        port map (
      I0 => \r_BCD_Num[23]_i_10_n_0\,
      I1 => \^r_bcd_num_reg[21]\,
      I2 => \^r_bcd_num_reg[21]_2\(0),
      I3 => \r_BCD_Num[23]_i_12_n_0\,
      I4 => \^r_bcd_num_reg[22]\(0),
      I5 => \r_BCD_Num[23]_i_14_n_0\,
      O => \^r_bcd_num_reg[31]\(12)
    );
\r_BCD_Num[23]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(1),
      I1 => \r_Count_reg[23]_8\(2),
      I2 => \^r_bcd_num_reg[21]_0\(1),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_6\(2),
      O => \r_BCD_Num[23]_i_43_n_0\
    );
\r_BCD_Num[23]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[16]_4\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \^r_bcd_num_reg[21]_0\(0),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_6\(1),
      O => \r_BCD_Num[23]_i_44_n_0\
    );
\r_BCD_Num[23]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(3),
      I1 => \r_Count_reg[23]_8\(0),
      I2 => \^r_bcd_num_reg[16]_2\(0),
      I3 => \^r_bcd_num_reg[16]_3\,
      I4 => \r_Count_reg[23]_6\(0),
      O => \r_BCD_Num[23]_i_45_n_0\
    );
\r_BCD_Num[23]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(3),
      I1 => \r_BCD_Num_reg[17]_i_9_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \^r_bcd_num_reg[21]_0\(2),
      O => \r_BCD_Num[23]_i_46_n_0\
    );
\r_BCD_Num[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => w_Alarm_Time(20),
      I1 => \slv_reg3_reg[1]_0\,
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      I3 => \r_BCD_Num[24]_i_5_n_0\,
      I4 => w_Hours_2nd_Digit1(0),
      I5 => \r_Digit_Sel_reg[2]\,
      O => \r_BCD_Num_reg[24]_27\(2)
    );
\r_BCD_Num[24]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[24]_i_10_n_0\
    );
\r_BCD_Num[24]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[24]_i_100_n_0\
    );
\r_BCD_Num[24]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[27]_i_23_n_0\,
      I4 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_101_n_0\
    );
\r_BCD_Num[24]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num[24]_i_8_n_0\,
      O => \r_BCD_Num[24]_i_102_n_0\
    );
\r_BCD_Num[24]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_Count_reg[23]_101\(1),
      O => \r_BCD_Num[24]_i_11_n_0\
    );
\r_BCD_Num[24]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[24]_i_118_n_0\
    );
\r_BCD_Num[24]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_119_n_0\
    );
\r_BCD_Num[24]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_8_n_0\,
      I1 => \r_Count_reg[23]_101\(0),
      O => \r_BCD_Num[24]_i_12_n_0\
    );
\r_BCD_Num[24]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      O => \r_BCD_Num[24]_i_120_n_0\
    );
\r_BCD_Num[24]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[24]_i_121_n_0\
    );
\r_BCD_Num[24]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[24]_i_122_n_0\
    );
\r_BCD_Num[24]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[24]_i_125_n_0\
    );
\r_BCD_Num[24]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[24]_i_126_n_0\
    );
\r_BCD_Num[24]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[24]_i_127_n_0\
    );
\r_BCD_Num[24]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[24]_i_128_n_0\
    );
\r_BCD_Num[24]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[24]_i_129_n_0\
    );
\r_BCD_Num[24]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \^r_bcd_num_reg[24]_24\(0),
      O => \r_BCD_Num[24]_i_13_n_0\
    );
\r_BCD_Num[24]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[24]_i_132_n_0\
    );
\r_BCD_Num[24]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_133_n_0\
    );
\r_BCD_Num[24]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      O => \r_BCD_Num[24]_i_134_n_0\
    );
\r_BCD_Num[24]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[24]_i_135_n_0\
    );
\r_BCD_Num[24]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[24]_i_136_n_0\
    );
\r_BCD_Num[24]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_14_n_0\
    );
\r_BCD_Num[24]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60F6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[24]_i_104_n_7\,
      I3 => \^r_bcd_num_reg[24]_2\(0),
      O => \r_BCD_Num[24]_i_140_n_0\
    );
\r_BCD_Num[24]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[24]_i_124_n_4\,
      I2 => \^r_bcd_num_reg[24]_2\(0),
      O => \r_BCD_Num[24]_i_141_n_0\
    );
\r_BCD_Num[24]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]_3\(0),
      I1 => \^r_bcd_num_reg[24]_2\(0),
      I2 => \^r_bcd_num_reg[24]_4\(0),
      I3 => \r_BCD_Num[24]_i_140_n_0\,
      O => \r_BCD_Num[24]_i_144_n_0\
    );
\r_BCD_Num[24]_i_145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[24]_i_104_n_7\,
      I3 => \^r_bcd_num_reg[24]_2\(0),
      I4 => \r_BCD_Num[24]_i_141_n_0\,
      O => \r_BCD_Num[24]_i_145_n_0\
    );
\r_BCD_Num[24]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[24]_i_147_n_0\
    );
\r_BCD_Num[24]_i_148\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_148_n_0\
    );
\r_BCD_Num[24]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[24]_i_149_n_0\
    );
\r_BCD_Num[24]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[24]_i_150_n_0\
    );
\r_BCD_Num[24]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_151_n_0\
    );
\r_BCD_Num[24]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[24]_i_152_n_0\
    );
\r_BCD_Num[24]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      O => \r_BCD_Num[24]_i_153_n_0\
    );
\r_BCD_Num[24]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_154_n_0\
    );
\r_BCD_Num[24]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => \^r_bcd_num_reg[28]\(2),
      I3 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_155_n_0\
    );
\r_BCD_Num[24]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[24]_i_156_n_0\
    );
\r_BCD_Num[24]_i_157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[27]_i_23_n_0\,
      I4 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_157_n_0\
    );
\r_BCD_Num[24]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num[24]_i_8_n_0\,
      O => \r_BCD_Num[24]_i_158_n_0\
    );
\r_BCD_Num[24]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[24]_i_159_n_0\
    );
\r_BCD_Num[24]_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_160_n_0\
    );
\r_BCD_Num[24]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[24]_i_161_n_0\
    );
\r_BCD_Num[24]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[24]_i_162_n_0\
    );
\r_BCD_Num[24]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_163_n_0\
    );
\r_BCD_Num[24]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[24]_i_164_n_0\
    );
\r_BCD_Num[24]_i_165\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => w_Time_PM
    );
\r_BCD_Num[24]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_124_n_5\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \^r_bcd_num_reg[24]_2\(0),
      O => \r_BCD_Num[24]_i_167_n_0\
    );
\r_BCD_Num[24]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_124_n_6\,
      I1 => \^r_bcd_num_reg[24]_2\(0),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_168_n_0\
    );
\r_BCD_Num[24]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[24]_i_124_n_4\,
      I2 => \^r_bcd_num_reg[24]_2\(0),
      I3 => \r_BCD_Num[24]_i_167_n_0\,
      O => \r_BCD_Num[24]_i_171_n_0\
    );
\r_BCD_Num[24]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_124_n_5\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \^r_bcd_num_reg[24]_2\(0),
      I3 => \r_BCD_Num[24]_i_168_n_0\,
      O => \r_BCD_Num[24]_i_172_n_0\
    );
\r_BCD_Num[24]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_124_n_6\,
      I1 => \^r_bcd_num_reg[24]_2\(0),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      I3 => \r_Count_reg[23]_32\(1),
      O => \r_BCD_Num[24]_i_173_n_0\
    );
\r_BCD_Num[24]_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => w_Hours(2),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_175_n_0\
    );
\r_BCD_Num[24]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_77_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[24]_i_176_n_0\
    );
\r_BCD_Num[24]_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[25]_i_6_n_0\,
      I4 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[24]_i_177_n_0\
    );
\r_BCD_Num[24]_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_79_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[24]_i_178_n_0\
    );
\r_BCD_Num[24]_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_179_n_0\
    );
\r_BCD_Num[24]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_130_n_7\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_182_n_0\
    );
\r_BCD_Num[24]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => \r_BCD_Num_reg[24]_i_130_n_7\,
      I2 => \^r_bcd_num_reg[24]_0\(0),
      I3 => \^r_bcd_num_reg[24]_1\(1),
      O => \r_BCD_Num[24]_i_185_n_0\
    );
\r_BCD_Num[24]_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_130_n_7\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_186_n_0\
    );
\r_BCD_Num[24]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[24]_i_43_n_7\,
      I3 => \r_BCD_Num_reg[24]_i_40_n_7\,
      O => \r_BCD_Num[24]_i_33_n_0\
    );
\r_BCD_Num[24]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[24]_i_54_n_4\,
      I2 => \r_BCD_Num_reg[24]_i_55_n_4\,
      O => \r_BCD_Num[24]_i_34_n_0\
    );
\r_BCD_Num[24]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]_5\(0),
      I1 => \^r_bcd_num_reg[24]_6\(0),
      I2 => \^r_bcd_num_reg[24]_7\(0),
      I3 => \r_BCD_Num[24]_i_33_n_0\,
      O => \r_BCD_Num[24]_i_37_n_0\
    );
\r_BCD_Num[24]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[24]_i_43_n_7\,
      I3 => \r_BCD_Num_reg[24]_i_40_n_7\,
      I4 => \r_BCD_Num[24]_i_34_n_0\,
      O => \r_BCD_Num[24]_i_38_n_0\
    );
\r_BCD_Num[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[24]_i_4_n_0\
    );
\r_BCD_Num[24]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_55_n_5\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \r_BCD_Num_reg[24]_i_54_n_5\,
      O => \r_BCD_Num[24]_i_46_n_0\
    );
\r_BCD_Num[24]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_54_n_6\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[24]_i_55_n_6\,
      O => \r_BCD_Num[24]_i_47_n_0\
    );
\r_BCD_Num[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      I3 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[24]_i_5_n_0\
    );
\r_BCD_Num[24]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[24]_i_54_n_4\,
      I2 => \r_BCD_Num_reg[24]_i_55_n_4\,
      I3 => \r_BCD_Num[24]_i_46_n_0\,
      O => \r_BCD_Num[24]_i_50_n_0\
    );
\r_BCD_Num[24]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_55_n_5\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \r_BCD_Num_reg[24]_i_54_n_5\,
      I3 => \r_BCD_Num[24]_i_47_n_0\,
      O => \r_BCD_Num[24]_i_51_n_0\
    );
\r_BCD_Num[24]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[24]_i_54_n_6\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[24]_i_55_n_6\,
      I3 => \r_Count_reg[23]_33\(1),
      O => \r_BCD_Num[24]_i_52_n_0\
    );
\r_BCD_Num[24]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[24]_i_56_n_0\
    );
\r_BCD_Num[24]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_57_n_0\
    );
\r_BCD_Num[24]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[24]_i_58_n_0\
    );
\r_BCD_Num[24]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[24]_i_59_n_0\
    );
\r_BCD_Num[24]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_60_n_0\
    );
\r_BCD_Num[24]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[24]_i_61_n_0\
    );
\r_BCD_Num[24]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[24]_i_62_n_0\
    );
\r_BCD_Num[24]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[24]_i_63_n_0\
    );
\r_BCD_Num[24]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[24]_i_64_n_0\
    );
\r_BCD_Num[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFF40"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[28]\(0),
      I3 => \^r_bcd_num_reg[28]\(1),
      I4 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[24]_i_7_n_0\
    );
\r_BCD_Num[24]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => w_Hours(2),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_72_n_0\
    );
\r_BCD_Num[24]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_77_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[24]_i_73_n_0\
    );
\r_BCD_Num[24]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[25]_i_6_n_0\,
      I4 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[24]_i_74_n_0\
    );
\r_BCD_Num[24]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_79_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[24]_i_75_n_0\
    );
\r_BCD_Num[24]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[24]_i_76_n_0\
    );
\r_BCD_Num[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Hours(2),
      O => \r_BCD_Num[24]_i_8_n_0\
    );
\r_BCD_Num[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[24]_i_9_n_0\
    );
\r_BCD_Num[24]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      O => \r_BCD_Num[24]_i_97_n_0\
    );
\r_BCD_Num[24]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_98_n_0\
    );
\r_BCD_Num[24]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => \^r_bcd_num_reg[28]\(2),
      I3 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[24]_i_99_n_0\
    );
\r_BCD_Num[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF90909F9"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[28]_i_8_n_0\,
      I2 => \r_BCD_Num[24]_i_5_n_0\,
      I3 => \r_Count_reg[23]_10\,
      I4 => \^r_bcd_num_reg[27]\(0),
      I5 => \r_BCD_Num[28]_i_7_n_0\,
      O => \^r_bcd_num_reg[31]\(13)
    );
\r_BCD_Num[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[25]_i_6_n_0\
    );
\r_BCD_Num[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAEFABEAAAAAAAA"
    )
        port map (
      I0 => \r_BCD_Num[26]_i_5_n_0\,
      I1 => \^r_bcd_num_reg[27]_0\(0),
      I2 => \^r_bcd_num_reg[27]\(1),
      I3 => \^r_bcd_num_reg[27]\(0),
      I4 => \^r_bcd_num_reg[27]\(2),
      I5 => \r_BCD_Num[24]_i_5_n_0\,
      O => \^r_bcd_num_reg[31]\(14)
    );
\r_BCD_Num[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(3),
      I1 => w_Hours(2),
      I2 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[26]_i_5_n_0\
    );
\r_BCD_Num[27]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_101\(2),
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[27]_i_19_n_0\
    );
\r_BCD_Num[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[27]_i_23_n_0\
    );
\r_BCD_Num[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444AFFFF444A0000"
    )
        port map (
      I0 => \^r_bcd_num_reg[27]\(2),
      I1 => \^r_bcd_num_reg[27]_0\(0),
      I2 => \^r_bcd_num_reg[27]\(0),
      I3 => \^r_bcd_num_reg[27]\(1),
      I4 => \r_BCD_Num[24]_i_5_n_0\,
      I5 => \r_BCD_Num[27]_i_9_n_0\,
      O => \^r_bcd_num_reg[31]\(15)
    );
\r_BCD_Num[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A780A0A8E0A8E8E"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(3),
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => o_PM_INST_0_i_9_n_0,
      I4 => \^r_bcd_num_reg[24]\(0),
      I5 => \^r_bcd_num_reg[28]\(0),
      O => \r_BCD_Num[27]_i_9_n_0\
    );
\r_BCD_Num[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \r_BCD_Num[28]_i_7_n_0\,
      I1 => \r_BCD_Num[28]_i_8_n_0\,
      I2 => \r_BCD_Num[24]_i_5_n_0\,
      I3 => \^r_bcd_num_reg[30]\(0),
      I4 => \r_BCD_Num[28]_i_9_n_0\,
      I5 => \r_Count_reg[23]_11\(0),
      O => \^r_bcd_num_reg[31]\(16)
    );
\r_BCD_Num[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000010"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]\(0),
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => o_PM_INST_0_i_9_n_0,
      I3 => \^r_bcd_num_reg[28]\(3),
      I4 => \^r_bcd_num_reg[28]\(2),
      I5 => \^r_bcd_num_reg[28]\(1),
      O => \r_BCD_Num[28]_i_7_n_0\
    );
\r_BCD_Num[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C642C64244C6C642"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(3),
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => \^r_bcd_num_reg[28]\(0),
      I4 => \^r_bcd_num_reg[24]\(0),
      I5 => o_PM_INST_0_i_9_n_0,
      O => \r_BCD_Num[28]_i_8_n_0\
    );
\r_BCD_Num[28]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_13_n_1\,
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_12\(1),
      O => \r_BCD_Num[28]_i_9_n_0\
    );
\r_BCD_Num[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_5_n_0\,
      I1 => \^r_bcd_num_reg[30]\(1),
      I2 => \r_Count_reg[23]_12\(1),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_BCD_Num_reg[31]_i_13_n_1\,
      I5 => \r_Count_reg[23]_11\(1),
      O => \^r_bcd_num_reg[31]\(17)
    );
\r_BCD_Num[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F09E0F10F0F10F86"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \r_BCD_Num[6]_i_3_n_0\,
      I2 => \r_BCD_Num[7]_i_11_n_0\,
      I3 => \^axi_rdata_reg[3]\(1),
      I4 => \^axi_rdata_reg[3]\(2),
      I5 => \r_BCD_Num[4]_i_5_n_0\,
      O => \^r_bcd_num_reg[31]\(0)
    );
\r_BCD_Num[30]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => \r_BCD_Num_reg[30]_i_108_n_7\,
      O => \r_BCD_Num[30]_i_103_n_0\
    );
\r_BCD_Num[30]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_BCD_Num_reg[30]_i_108_n_7\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \^r_bcd_num_reg[30]_3\(0),
      I3 => \^r_bcd_num_reg[30]_4\(0),
      O => \r_BCD_Num[30]_i_106_n_0\
    );
\r_BCD_Num[30]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => \r_BCD_Num_reg[30]_i_108_n_7\,
      O => \r_BCD_Num[30]_i_107_n_0\
    );
\r_BCD_Num[30]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[31]_i_352_n_4\,
      I2 => \^r_bcd_num_reg[30]_5\(0),
      O => \r_BCD_Num[30]_i_145_n_0\
    );
\r_BCD_Num[30]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_6\(0),
      I1 => \^r_bcd_num_reg[30]_5\(0),
      I2 => \^r_bcd_num_reg[30]_7\(0),
      I3 => \r_BCD_Num[30]_i_145_n_0\,
      O => \r_BCD_Num[30]_i_149_n_0\
    );
\r_BCD_Num[30]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_352_n_5\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \^r_bcd_num_reg[30]_5\(0),
      O => \r_BCD_Num[30]_i_161_n_0\
    );
\r_BCD_Num[30]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_352_n_6\,
      I1 => \^r_bcd_num_reg[30]_5\(0),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_162_n_0\
    );
\r_BCD_Num[30]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[31]_i_352_n_4\,
      I2 => \^r_bcd_num_reg[30]_5\(0),
      I3 => \r_BCD_Num[30]_i_161_n_0\,
      O => \r_BCD_Num[30]_i_165_n_0\
    );
\r_BCD_Num[30]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_352_n_5\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \^r_bcd_num_reg[30]_5\(0),
      I3 => \r_BCD_Num[30]_i_162_n_0\,
      O => \r_BCD_Num[30]_i_166_n_0\
    );
\r_BCD_Num[30]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_352_n_6\,
      I1 => \^r_bcd_num_reg[30]_5\(0),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      I3 => \r_Count_reg[23]_34\(1),
      O => \r_BCD_Num[30]_i_167_n_0\
    );
\r_BCD_Num[30]_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_366_n_7\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_184_n_0\
    );
\r_BCD_Num[30]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => \r_BCD_Num_reg[31]_i_366_n_7\,
      I2 => \^r_bcd_num_reg[30]_0\(0),
      I3 => \^r_bcd_num_reg[30]_1\(0),
      O => \r_BCD_Num[30]_i_187_n_0\
    );
\r_BCD_Num[30]_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_366_n_7\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_188_n_0\
    );
\r_BCD_Num[30]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => w_Hours(2),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_189_n_0\
    );
\r_BCD_Num[30]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_77_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[30]_i_190_n_0\
    );
\r_BCD_Num[30]_i_191\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[25]_i_6_n_0\,
      I4 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[30]_i_191_n_0\
    );
\r_BCD_Num[30]_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_79_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[30]_i_192_n_0\
    );
\r_BCD_Num[30]_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_193_n_0\
    );
\r_BCD_Num[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_5_n_0\,
      I1 => \^r_bcd_num_reg[30]\(2),
      I2 => \r_Count_reg[23]_12\(1),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_BCD_Num_reg[31]_i_13_n_1\,
      I5 => \r_Count_reg[23]_11\(2),
      O => \^r_bcd_num_reg[31]\(18)
    );
\r_BCD_Num[30]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[30]_i_45_n_7\,
      I3 => \r_BCD_Num_reg[31]_i_81_n_7\,
      O => \r_BCD_Num[30]_i_38_n_0\
    );
\r_BCD_Num[30]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[30]_i_76_n_4\,
      I2 => \r_BCD_Num_reg[31]_i_160_n_4\,
      O => \r_BCD_Num[30]_i_39_n_0\
    );
\r_BCD_Num[30]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_8\(0),
      I1 => \^r_bcd_num_reg[30]_9\(0),
      I2 => \^r_bcd_num_reg[30]_10\(0),
      I3 => \r_BCD_Num[30]_i_38_n_0\,
      O => \r_BCD_Num[30]_i_42_n_0\
    );
\r_BCD_Num[30]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[30]_i_45_n_7\,
      I3 => \r_BCD_Num_reg[31]_i_81_n_7\,
      I4 => \r_BCD_Num[30]_i_39_n_0\,
      O => \r_BCD_Num[30]_i_43_n_0\
    );
\r_BCD_Num[30]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_160_n_5\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \r_BCD_Num_reg[30]_i_76_n_5\,
      O => \r_BCD_Num[30]_i_68_n_0\
    );
\r_BCD_Num[30]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r_BCD_Num_reg[30]_i_76_n_6\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[31]_i_160_n_6\,
      O => \r_BCD_Num[30]_i_69_n_0\
    );
\r_BCD_Num[30]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[30]_i_76_n_4\,
      I2 => \r_BCD_Num_reg[31]_i_160_n_4\,
      I3 => \r_BCD_Num[30]_i_68_n_0\,
      O => \r_BCD_Num[30]_i_72_n_0\
    );
\r_BCD_Num[30]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_160_n_5\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \r_BCD_Num_reg[30]_i_76_n_5\,
      I3 => \r_BCD_Num[30]_i_69_n_0\,
      O => \r_BCD_Num[30]_i_73_n_0\
    );
\r_BCD_Num[30]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[30]_i_76_n_6\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[31]_i_160_n_6\,
      I3 => \r_Count_reg[23]_35\(1),
      O => \r_BCD_Num[30]_i_74_n_0\
    );
\r_BCD_Num[30]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFA0030"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      I3 => \^r_bcd_num_reg[28]\(2),
      I4 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_77_n_0\
    );
\r_BCD_Num[30]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => w_Hours(2),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_78_n_0\
    );
\r_BCD_Num[30]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_79_n_0\
    );
\r_BCD_Num[30]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_77_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[30]_i_80_n_0\
    );
\r_BCD_Num[30]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[25]_i_6_n_0\,
      I4 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[30]_i_81_n_0\
    );
\r_BCD_Num[30]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_79_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[30]_i_82_n_0\
    );
\r_BCD_Num[30]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_83_n_0\
    );
\r_BCD_Num[31]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_17\(3),
      O => \r_BCD_Num[31]_i_100_n_0\
    );
\r_BCD_Num[31]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[31]_i_161_n_0\
    );
\r_BCD_Num[31]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_162_n_0\
    );
\r_BCD_Num[31]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[31]_i_163_n_0\
    );
\r_BCD_Num[31]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[31]_i_164_n_0\
    );
\r_BCD_Num[31]_i_165\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_165_n_0\
    );
\r_BCD_Num[31]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[31]_i_166_n_0\
    );
\r_BCD_Num[31]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_167_n_0\
    );
\r_BCD_Num[31]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[31]_i_168_n_0\
    );
\r_BCD_Num[31]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_169_n_0\
    );
\r_BCD_Num[31]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_170_n_0\
    );
\r_BCD_Num[31]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_280_n_4\,
      I1 => \r_BCD_Num_reg[31]_i_281_n_0\,
      I2 => \^r_bcd_num_reg[31]_3\(0),
      O => \r_BCD_Num[31]_i_189_n_0\
    );
\r_BCD_Num[31]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]_4\(0),
      I1 => \^r_bcd_num_reg[31]_3\(0),
      I2 => \^r_bcd_num_reg[31]_5\(0),
      I3 => \r_BCD_Num[31]_i_189_n_0\,
      O => \r_BCD_Num[31]_i_193_n_0\
    );
\r_BCD_Num[31]_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_195_n_0\
    );
\r_BCD_Num[31]_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_196_n_0\
    );
\r_BCD_Num[31]_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_197_n_0\
    );
\r_BCD_Num[31]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_198_n_0\
    );
\r_BCD_Num[31]_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_17\(2),
      O => \r_BCD_Num[31]_i_199_n_0\
    );
\r_BCD_Num[31]_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_17\(1),
      O => \r_BCD_Num[31]_i_200_n_0\
    );
\r_BCD_Num[31]_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_17\(0),
      O => \r_BCD_Num[31]_i_201_n_0\
    );
\r_BCD_Num[31]_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_16\(3),
      O => \r_BCD_Num[31]_i_202_n_0\
    );
\r_BCD_Num[31]_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_253_n_0\
    );
\r_BCD_Num[31]_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[31]_i_254_n_0\
    );
\r_BCD_Num[31]_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_255_n_0\
    );
\r_BCD_Num[31]_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => \^r_bcd_num_reg[28]\(2),
      I3 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_256_n_0\
    );
\r_BCD_Num[31]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_257_n_0\
    );
\r_BCD_Num[31]_i_258\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[27]_i_23_n_0\,
      I4 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_258_n_0\
    );
\r_BCD_Num[31]_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num[24]_i_8_n_0\,
      O => \r_BCD_Num[31]_i_259_n_0\
    );
\r_BCD_Num[31]_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_280_n_5\,
      I1 => \r_BCD_Num_reg[31]_i_281_n_0\,
      I2 => \^r_bcd_num_reg[31]_3\(0),
      O => \r_BCD_Num[31]_i_267_n_0\
    );
\r_BCD_Num[31]_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_280_n_4\,
      I1 => \r_BCD_Num_reg[31]_i_281_n_0\,
      I2 => \^r_bcd_num_reg[31]_3\(0),
      I3 => \r_BCD_Num[31]_i_267_n_0\,
      O => \r_BCD_Num[31]_i_271_n_0\
    );
\r_BCD_Num[31]_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_280_n_5\,
      I1 => \r_BCD_Num_reg[31]_i_281_n_0\,
      I2 => \^r_bcd_num_reg[31]_3\(0),
      I3 => \r_Count_reg[23]_36\(2),
      O => \r_BCD_Num[31]_i_272_n_0\
    );
\r_BCD_Num[31]_i_283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_283_n_0\
    );
\r_BCD_Num[31]_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_284_n_0\
    );
\r_BCD_Num[31]_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_285_n_0\
    );
\r_BCD_Num[31]_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_286_n_0\
    );
\r_BCD_Num[31]_i_287\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_16\(2),
      O => \r_BCD_Num[31]_i_287_n_0\
    );
\r_BCD_Num[31]_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_16\(1),
      O => \r_BCD_Num[31]_i_288_n_0\
    );
\r_BCD_Num[31]_i_289\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_16\(0),
      O => \r_BCD_Num[31]_i_289_n_0\
    );
\r_BCD_Num[31]_i_290\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_15\(3),
      O => \r_BCD_Num[31]_i_290_n_0\
    );
\r_BCD_Num[31]_i_353\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[31]_i_353_n_0\
    );
\r_BCD_Num[31]_i_354\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_354_n_0\
    );
\r_BCD_Num[31]_i_355\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[31]_i_355_n_0\
    );
\r_BCD_Num[31]_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_356_n_0\
    );
\r_BCD_Num[31]_i_357\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_357_n_0\
    );
\r_BCD_Num[31]_i_358\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_358_n_0\
    );
\r_BCD_Num[31]_i_359\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_359_n_0\
    );
\r_BCD_Num[31]_i_360\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_360_n_0\
    );
\r_BCD_Num[31]_i_361\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      O => w_Hours(1)
    );
\r_BCD_Num[31]_i_362\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_362_n_0\
    );
\r_BCD_Num[31]_i_363\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      O => \r_BCD_Num[31]_i_363_n_0\
    );
\r_BCD_Num[31]_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[31]_i_364_n_0\
    );
\r_BCD_Num[31]_i_365\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[31]_i_365_n_0\
    );
\r_BCD_Num[31]_i_387\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_387_n_0\
    );
\r_BCD_Num[31]_i_388\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_388_n_0\
    );
\r_BCD_Num[31]_i_389\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_389_n_0\
    );
\r_BCD_Num[31]_i_390\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_390_n_0\
    );
\r_BCD_Num[31]_i_393\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_393_n_0\
    );
\r_BCD_Num[31]_i_398\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_398_n_0\
    );
\r_BCD_Num[31]_i_399\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_399_n_0\
    );
\r_BCD_Num[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_5_n_0\,
      I1 => \^r_bcd_num_reg[31]_0\(0),
      I2 => \r_Count_reg[23]_12\(1),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_BCD_Num_reg[31]_i_13_n_1\,
      I5 => \r_Count_reg[23]_11\(3),
      O => \^r_bcd_num_reg[31]\(19)
    );
\r_BCD_Num[31]_i_400\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_400_n_0\
    );
\r_BCD_Num[31]_i_401\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_401_n_0\
    );
\r_BCD_Num[31]_i_403\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_403_n_0\
    );
\r_BCD_Num[31]_i_404\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_404_n_0\
    );
\r_BCD_Num[31]_i_405\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_405_n_0\
    );
\r_BCD_Num[31]_i_406\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_406_n_0\
    );
\r_BCD_Num[31]_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_15\(2),
      O => \r_BCD_Num[31]_i_407_n_0\
    );
\r_BCD_Num[31]_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_15\(1),
      O => \r_BCD_Num[31]_i_408_n_0\
    );
\r_BCD_Num[31]_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_15\(0),
      O => \r_BCD_Num[31]_i_409_n_0\
    );
\r_BCD_Num[31]_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_14\(3),
      O => \r_BCD_Num[31]_i_410_n_0\
    );
\r_BCD_Num[31]_i_467\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[31]_i_467_n_0\
    );
\r_BCD_Num[31]_i_468\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_468_n_0\
    );
\r_BCD_Num[31]_i_469\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_469_n_0\
    );
\r_BCD_Num[31]_i_470\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[31]_i_470_n_0\
    );
\r_BCD_Num[31]_i_471\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_471_n_0\
    );
\r_BCD_Num[31]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_472_n_0\
    );
\r_BCD_Num[31]_i_474\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_474_n_0\
    );
\r_BCD_Num[31]_i_475\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_475_n_0\
    );
\r_BCD_Num[31]_i_476\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => \^r_bcd_num_reg[28]\(2),
      I3 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_476_n_0\
    );
\r_BCD_Num[31]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_477_n_0\
    );
\r_BCD_Num[31]_i_478\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[27]_i_23_n_0\,
      I4 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_478_n_0\
    );
\r_BCD_Num[31]_i_479\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      I2 => \r_BCD_Num[24]_i_8_n_0\,
      O => \r_BCD_Num[31]_i_479_n_0\
    );
\r_BCD_Num[31]_i_481\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_3_n_0,
      O => \r_BCD_Num[31]_i_481_n_0\
    );
\r_BCD_Num[31]_i_482\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_482_n_0\
    );
\r_BCD_Num[31]_i_483\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_483_n_0\
    );
\r_BCD_Num[31]_i_484\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[31]_i_484_n_0\
    );
\r_BCD_Num[31]_i_485\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_485_n_0\
    );
\r_BCD_Num[31]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_486_n_0\
    );
\r_BCD_Num[31]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_49_n_0\
    );
\r_BCD_Num[31]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_50_n_0\
    );
\r_BCD_Num[31]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_51_n_0\
    );
\r_BCD_Num[31]_i_513\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_513_n_0\
    );
\r_BCD_Num[31]_i_514\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_514_n_0\
    );
\r_BCD_Num[31]_i_515\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_515_n_0\
    );
\r_BCD_Num[31]_i_516\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_516_n_0\
    );
\r_BCD_Num[31]_i_517\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_14\(2),
      O => \r_BCD_Num[31]_i_517_n_0\
    );
\r_BCD_Num[31]_i_518\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_14\(1),
      O => \r_BCD_Num[31]_i_518_n_0\
    );
\r_BCD_Num[31]_i_519\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_14\(0),
      O => \r_BCD_Num[31]_i_519_n_0\
    );
\r_BCD_Num[31]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_12\(1),
      O => \r_BCD_Num[31]_i_52_n_0\
    );
\r_BCD_Num[31]_i_520\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_13\(3),
      O => \r_BCD_Num[31]_i_520_n_0\
    );
\r_BCD_Num[31]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_12\(0),
      O => \r_BCD_Num[31]_i_53_n_0\
    );
\r_BCD_Num[31]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_18\(3),
      O => \r_BCD_Num[31]_i_54_n_0\
    );
\r_BCD_Num[31]_i_573\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => w_Hours(2),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_573_n_0\
    );
\r_BCD_Num[31]_i_574\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_77_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_574_n_0\
    );
\r_BCD_Num[31]_i_575\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[25]_i_6_n_0\,
      I4 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[31]_i_575_n_0\
    );
\r_BCD_Num[31]_i_576\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_79_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[31]_i_576_n_0\
    );
\r_BCD_Num[31]_i_577\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_577_n_0\
    );
\r_BCD_Num[31]_i_578\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[31]_i_578_n_0\
    );
\r_BCD_Num[31]_i_579\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_6_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_579_n_0\
    );
\r_BCD_Num[31]_i_580\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      O => \r_BCD_Num[31]_i_580_n_0\
    );
\r_BCD_Num[31]_i_581\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[31]_i_581_n_0\
    );
\r_BCD_Num[31]_i_582\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_9_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[31]_i_582_n_0\
    );
\r_BCD_Num[31]_i_583\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => w_Hours(2),
      I2 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_583_n_0\
    );
\r_BCD_Num[31]_i_584\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_77_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_584_n_0\
    );
\r_BCD_Num[31]_i_585\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_4_n_0\,
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_BCD_Num[25]_i_6_n_0\,
      I4 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[31]_i_585_n_0\
    );
\r_BCD_Num[31]_i_586\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_79_n_0\,
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      I2 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[31]_i_586_n_0\
    );
\r_BCD_Num[31]_i_587\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_BCD_Num[24]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_587_n_0\
    );
\r_BCD_Num[31]_i_604\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]_1\(0),
      I1 => \r_BCD_Num_reg[31]_i_611_n_0\,
      I2 => \^r_bcd_num_reg[30]_2\(0),
      O => \r_BCD_Num[31]_i_604_n_0\
    );
\r_BCD_Num[31]_i_608\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]_2\(0),
      I1 => \^r_bcd_num_reg[30]_2\(0),
      I2 => \^r_bcd_num_reg[31]_1\(0),
      I3 => \r_BCD_Num[31]_i_604_n_0\,
      O => \r_BCD_Num[31]_i_608_n_0\
    );
\r_BCD_Num[31]_i_612\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_612_n_0\
    );
\r_BCD_Num[31]_i_613\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_613_n_0\
    );
\r_BCD_Num[31]_i_614\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_614_n_0\
    );
\r_BCD_Num[31]_i_615\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_615_n_0\
    );
\r_BCD_Num[31]_i_617\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_617_n_0\
    );
\r_BCD_Num[31]_i_618\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_618_n_0\
    );
\r_BCD_Num[31]_i_619\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_619_n_0\
    );
\r_BCD_Num[31]_i_620\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(2),
      I1 => \r_BCD_Num[27]_i_23_n_0\,
      O => \r_BCD_Num[31]_i_620_n_0\
    );
\r_BCD_Num[31]_i_621\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_13\(2),
      O => \r_BCD_Num[31]_i_621_n_0\
    );
\r_BCD_Num[31]_i_622\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_13\(1),
      O => \r_BCD_Num[31]_i_622_n_0\
    );
\r_BCD_Num[31]_i_623\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_13\(0),
      O => \r_BCD_Num[31]_i_623_n_0\
    );
\r_BCD_Num[31]_i_624\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_23_n_0\,
      I1 => \r_Count_reg[23]_1\(2),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => \r_Count_reg[23]_1\(3),
      O => \r_BCD_Num[31]_i_624_n_0\
    );
\r_BCD_Num[31]_i_657\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]_1\(0),
      I1 => \r_BCD_Num_reg[31]_i_611_n_0\,
      I2 => \^r_bcd_num_reg[30]_2\(0),
      I3 => \r_BCD_Num[31]_i_604_n_0\,
      O => \r_BCD_Num[31]_i_657_n_0\
    );
\r_BCD_Num[31]_i_658\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_27\(2),
      I1 => \^r_bcd_num_reg[30]_2\(0),
      I2 => \r_BCD_Num_reg[31]_i_611_n_0\,
      I3 => \^r_bcd_num_reg[31]_1\(0),
      O => \r_BCD_Num[31]_i_658_n_0\
    );
\r_BCD_Num[31]_i_661\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_661_n_0\
    );
\r_BCD_Num[31]_i_662\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_662_n_0\
    );
\r_BCD_Num[31]_i_663\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_663_n_0\
    );
\r_BCD_Num[31]_i_664\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_664_n_0\
    );
\r_BCD_Num[31]_i_665\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_3_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_665_n_0\
    );
\r_BCD_Num[31]_i_666\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_666_n_0\
    );
\r_BCD_Num[31]_i_667\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_667_n_0\
    );
\r_BCD_Num[31]_i_668\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(1),
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      O => \r_BCD_Num[31]_i_668_n_0\
    );
\r_BCD_Num[31]_i_669\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(0),
      I1 => w_Hours(2),
      O => \r_BCD_Num[31]_i_669_n_0\
    );
\r_BCD_Num[31]_i_670\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]\(0),
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[31]_i_670_n_0\
    );
\r_BCD_Num[31]_i_671\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_7_n_0\,
      I1 => \r_Count_reg[23]_1\(1),
      I2 => \r_BCD_Num[27]_i_23_n_0\,
      I3 => \r_Count_reg[23]_1\(2),
      O => \r_BCD_Num[31]_i_671_n_0\
    );
\r_BCD_Num[31]_i_672\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_669_n_0\,
      I1 => \r_BCD_Num[24]_i_7_n_0\,
      I2 => \r_Count_reg[23]_1\(1),
      O => \r_BCD_Num[31]_i_672_n_0\
    );
\r_BCD_Num[31]_i_673\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(0),
      I1 => w_Hours(2),
      I2 => \r_BCD_Num[31]_i_670_n_0\,
      O => \r_BCD_Num[31]_i_673_n_0\
    );
\r_BCD_Num[31]_i_674\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]\(0),
      I1 => \r_BCD_Num[25]_i_6_n_0\,
      O => \r_BCD_Num[31]_i_674_n_0\
    );
\r_BCD_Num[31]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_93_n_0\
    );
\r_BCD_Num[31]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_94_n_0\
    );
\r_BCD_Num[31]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_95_n_0\
    );
\r_BCD_Num[31]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_BCD_Num[31]_i_96_n_0\
    );
\r_BCD_Num[31]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_18\(2),
      O => \r_BCD_Num[31]_i_97_n_0\
    );
\r_BCD_Num[31]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_18\(1),
      O => \r_BCD_Num[31]_i_98_n_0\
    );
\r_BCD_Num[31]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_18\(0),
      O => \r_BCD_Num[31]_i_99_n_0\
    );
\r_BCD_Num[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080616666166E060"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \r_BCD_Num[6]_i_3_n_0\,
      I2 => \r_BCD_Num[7]_i_11_n_0\,
      I3 => \^axi_rdata_reg[3]\(1),
      I4 => \^axi_rdata_reg[3]\(2),
      I5 => \r_BCD_Num[4]_i_5_n_0\,
      O => \^r_bcd_num_reg[31]\(1)
    );
\r_BCD_Num[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E6E7F1F07018989"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \r_BCD_Num[6]_i_3_n_0\,
      I2 => \r_BCD_Num[7]_i_11_n_0\,
      I3 => \^axi_rdata_reg[3]\(1),
      I4 => \^axi_rdata_reg[3]\(2),
      I5 => \r_BCD_Num[4]_i_5_n_0\,
      O => \^r_bcd_num_reg[31]\(2)
    );
\r_BCD_Num[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^di\(0),
      I1 => \r_BCD_Num[7]_i_15_n_0\,
      I2 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[4]_i_5_n_0\
    );
\r_BCD_Num[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA99A955559959"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_11_n_0\,
      I1 => \r_Count_reg[8]_2\(0),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[6]_i_15_n_2\,
      I5 => \^r_bcd_num_reg[7]\(0),
      O => \^r_bcd_num_reg[5]\
    );
\r_BCD_Num[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAEFEAEFEFEAE"
    )
        port map (
      I0 => \r_Digit_Sel_reg[0]\,
      I1 => w_Alarm_Time(4),
      I2 => \slv_reg3_reg[1]_0\,
      I3 => \r_BCD_Num[6]_i_3_n_0\,
      I4 => \r_BCD_Num[6]_i_4_n_0\,
      I5 => \r_BCD_Num[6]_i_5_n_0\,
      O => \r_BCD_Num_reg[24]_27\(0)
    );
\r_BCD_Num[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F5B250B2409"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \r_BCD_Num[6]_i_28_n_0\,
      I3 => \r_BCD_Num[6]_i_29_n_0\,
      I4 => \^di\(1),
      I5 => \r_BCD_Num[7]_i_27_n_0\,
      O => \r_BCD_Num[6]_i_10_n_0\
    );
\r_BCD_Num[6]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(3),
      I1 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[6]_i_105_n_0\
    );
\r_BCD_Num[6]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(2),
      I1 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[6]_i_106_n_0\
    );
\r_BCD_Num[6]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(1),
      I1 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[6]_i_107_n_0\
    );
\r_BCD_Num[6]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(0),
      I1 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[6]_i_108_n_0\
    );
\r_BCD_Num[6]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \r_Count_reg[20]_3\(3),
      I2 => \r_Count_reg[20]_4\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[6]_i_109_n_0\
    );
\r_BCD_Num[6]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \r_Count_reg[20]_3\(2),
      I2 => \r_Count_reg[20]_3\(3),
      I3 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[6]_i_110_n_0\
    );
\r_BCD_Num[6]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \r_Count_reg[20]_3\(1),
      I2 => \r_Count_reg[20]_3\(2),
      I3 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[6]_i_111_n_0\
    );
\r_BCD_Num[6]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \r_Count_reg[20]_3\(0),
      I2 => \r_Count_reg[20]_3\(1),
      I3 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[6]_i_112_n_0\
    );
\r_BCD_Num[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_15_n_2\,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \r_Count_reg[20]_4\(2),
      O => \r_BCD_Num[6]_i_13_n_0\
    );
\r_BCD_Num[6]_i_156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_166_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_170_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_169_n_4\,
      I3 => \r_BCD_Num[6]_i_168_n_0\,
      I4 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[6]_i_156_n_0\
    );
\r_BCD_Num[6]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_169_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_170_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_166_n_6\,
      I3 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[6]_i_157_n_0\
    );
\r_BCD_Num[6]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \r_BCD_Num[6]_i_168_n_0\,
      I2 => \^axi_rdata_reg[3]\(0),
      I3 => \r_BCD_Num_reg[6]_i_166_n_6\,
      I4 => \r_BCD_Num_reg[6]_i_170_n_4\,
      I5 => \r_BCD_Num_reg[6]_i_169_n_4\,
      O => \r_BCD_Num[6]_i_160_n_0\
    );
\r_BCD_Num[6]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_157_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_166_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_170_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_169_n_5\,
      O => \r_BCD_Num[6]_i_161_n_0\
    );
\r_BCD_Num[6]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[3]_2\(1),
      I1 => \r_BCD_Num_reg[6]_i_169_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_170_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_166_n_7\,
      O => \r_BCD_Num[6]_i_162_n_0\
    );
\r_BCD_Num[6]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_87_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_91_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_90_n_4\,
      O => \r_BCD_Num[6]_i_164_n_0\
    );
\r_BCD_Num[6]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_87_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_91_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_90_n_5\,
      O => \r_BCD_Num[6]_i_165_n_0\
    );
\r_BCD_Num[6]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_166_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_91_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_90_n_6\,
      O => \r_BCD_Num[6]_i_167_n_0\
    );
\r_BCD_Num[6]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_166_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_91_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_90_n_7\,
      O => \r_BCD_Num[6]_i_168_n_0\
    );
\r_BCD_Num[6]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \^axi_rdata_reg[15]\(3),
      I2 => \^axi_rdata_reg[11]\(2),
      I3 => \r_BCD_Num[8]_i_55_n_0\,
      O => \r_BCD_Num[6]_i_171_n_0\
    );
\r_BCD_Num[6]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \^axi_rdata_reg[11]\(1),
      I3 => \r_BCD_Num[8]_i_56_n_0\,
      O => \r_BCD_Num[6]_i_172_n_0\
    );
\r_BCD_Num[6]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \^axi_rdata_reg[15]\(1),
      I2 => \^axi_rdata_reg[11]\(0),
      I3 => \r_BCD_Num[8]_i_57_n_0\,
      O => \r_BCD_Num[6]_i_173_n_0\
    );
\r_BCD_Num[6]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \^di\(3),
      I3 => \r_BCD_Num[8]_i_58_n_0\,
      O => \r_BCD_Num[6]_i_174_n_0\
    );
\r_BCD_Num[6]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_175_n_0\
    );
\r_BCD_Num[6]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_176_n_0\
    );
\r_BCD_Num[6]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[6]_i_177_n_0\
    );
\r_BCD_Num[6]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[6]_i_178_n_0\
    );
\r_BCD_Num[6]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \r_BCD_Num[8]_i_67_n_0\,
      O => \r_BCD_Num[6]_i_179_n_0\
    );
\r_BCD_Num[6]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \r_BCD_Num[8]_i_68_n_0\,
      O => \r_BCD_Num[6]_i_180_n_0\
    );
\r_BCD_Num[6]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \^axi_rdata_reg[19]\(1),
      I2 => \^axi_rdata_reg[19]\(3),
      I3 => \r_BCD_Num[8]_i_69_n_0\,
      O => \r_BCD_Num[6]_i_181_n_0\
    );
\r_BCD_Num[6]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \^axi_rdata_reg[19]\(2),
      I3 => \r_BCD_Num[8]_i_70_n_0\,
      O => \r_BCD_Num[6]_i_182_n_0\
    );
\r_BCD_Num[6]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \^axi_rdata_reg[15]\(3),
      I2 => \^axi_rdata_reg[19]\(1),
      I3 => \r_BCD_Num[8]_i_75_n_0\,
      O => \r_BCD_Num[6]_i_183_n_0\
    );
\r_BCD_Num[6]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \^axi_rdata_reg[19]\(0),
      I3 => \r_BCD_Num[8]_i_76_n_0\,
      O => \r_BCD_Num[6]_i_184_n_0\
    );
\r_BCD_Num[6]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \^axi_rdata_reg[15]\(1),
      I2 => \^axi_rdata_reg[15]\(3),
      I3 => \r_BCD_Num[8]_i_77_n_0\,
      O => \r_BCD_Num[6]_i_185_n_0\
    );
\r_BCD_Num[6]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \^axi_rdata_reg[15]\(2),
      I3 => \r_BCD_Num[8]_i_78_n_0\,
      O => \r_BCD_Num[6]_i_186_n_0\
    );
\r_BCD_Num[6]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \^di\(2),
      I3 => \r_BCD_Num[8]_i_83_n_0\,
      O => \r_BCD_Num[6]_i_187_n_0\
    );
\r_BCD_Num[6]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \^di\(1),
      I3 => \r_BCD_Num[8]_i_84_n_0\,
      O => \r_BCD_Num[6]_i_188_n_0\
    );
\r_BCD_Num[6]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[11]\(1),
      I2 => \^di\(0),
      I3 => \r_BCD_Num[8]_i_85_n_0\,
      O => \r_BCD_Num[6]_i_189_n_0\
    );
\r_BCD_Num[6]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => \^axi_rdata_reg[3]\(3),
      I3 => \r_BCD_Num[8]_i_86_n_0\,
      O => \r_BCD_Num[6]_i_190_n_0\
    );
\r_BCD_Num[6]_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[6]_i_191_n_0\
    );
\r_BCD_Num[6]_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[6]_i_192_n_0\
    );
\r_BCD_Num[6]_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[6]_i_193_n_0\
    );
\r_BCD_Num[6]_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[6]_i_194_n_0\
    );
\r_BCD_Num[6]_i_207\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \r_BCD_Num_reg[6]_i_311_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \r_BCD_Num_reg[6]_i_311_n_5\,
      O => \r_BCD_Num[6]_i_207_n_0\
    );
\r_BCD_Num[6]_i_208\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \r_BCD_Num_reg[6]_i_311_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \r_BCD_Num_reg[6]_i_311_n_6\,
      O => \r_BCD_Num[6]_i_208_n_0\
    );
\r_BCD_Num[6]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8B2E8B2E8228"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \r_BCD_Num_reg[6]_i_311_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \r_BCD_Num_reg[6]_i_312_n_5\,
      I5 => \r_BCD_Num_reg[6]_i_311_n_7\,
      O => \r_BCD_Num[6]_i_209_n_0\
    );
\r_BCD_Num[6]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_312_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_313_n_4\,
      I3 => \^axi_rdata_reg[19]\(1),
      I4 => \r_BCD_Num_reg[6]_i_312_n_5\,
      I5 => \r_BCD_Num_reg[6]_i_311_n_7\,
      O => \r_BCD_Num[6]_i_210_n_0\
    );
\r_BCD_Num[6]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_207_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_311_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => \r_BCD_Num_reg[6]_i_314_n_7\,
      O => \r_BCD_Num[6]_i_211_n_0\
    );
\r_BCD_Num[6]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_208_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_311_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \^axi_rdata_reg[22]\(0),
      I5 => \r_BCD_Num_reg[6]_i_311_n_4\,
      O => \r_BCD_Num[6]_i_212_n_0\
    );
\r_BCD_Num[6]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_209_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_311_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \^axi_rdata_reg[19]\(3),
      I5 => \r_BCD_Num_reg[6]_i_311_n_5\,
      O => \r_BCD_Num[6]_i_213_n_0\
    );
\r_BCD_Num[6]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_210_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_312_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_311_n_7\,
      I4 => \^axi_rdata_reg[19]\(2),
      I5 => \r_BCD_Num[6]_i_315_n_0\,
      O => \r_BCD_Num[6]_i_214_n_0\
    );
\r_BCD_Num[6]_i_215\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \r_BCD_Num_reg[6]_i_314_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \r_BCD_Num_reg[6]_i_314_n_7\,
      O => \r_BCD_Num[6]_i_215_n_0\
    );
\r_BCD_Num[6]_i_216\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \r_BCD_Num_reg[6]_i_314_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \r_BCD_Num_reg[6]_i_311_n_4\,
      O => \r_BCD_Num[6]_i_216_n_0\
    );
\r_BCD_Num[6]_i_217\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0113377F"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_314_n_6\,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I4 => \r_BCD_Num_reg[6]_i_314_n_1\,
      O => \r_BCD_Num[6]_i_217_n_0\
    );
\r_BCD_Num[6]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_215_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_314_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \^axi_rdata_reg[23]\(0),
      I5 => \r_BCD_Num_reg[6]_i_314_n_1\,
      O => \r_BCD_Num[6]_i_218_n_0\
    );
\r_BCD_Num[6]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_216_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_314_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I4 => \^axi_rdata_reg[22]\(2),
      I5 => \r_BCD_Num_reg[6]_i_314_n_6\,
      O => \r_BCD_Num[6]_i_219_n_0\
    );
\r_BCD_Num[6]_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(3),
      I1 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[6]_i_221_n_0\
    );
\r_BCD_Num[6]_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(2),
      I1 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[6]_i_222_n_0\
    );
\r_BCD_Num[6]_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(1),
      I1 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[6]_i_223_n_0\
    );
\r_BCD_Num[6]_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(0),
      I1 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[6]_i_224_n_0\
    );
\r_BCD_Num[6]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \r_Count_reg[16]_2\(3),
      I2 => \r_Count_reg[20]_3\(0),
      I3 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[6]_i_225_n_0\
    );
\r_BCD_Num[6]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \r_Count_reg[16]_2\(2),
      I2 => \r_Count_reg[16]_2\(3),
      I3 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[6]_i_226_n_0\
    );
\r_BCD_Num[6]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \r_Count_reg[16]_2\(1),
      I2 => \r_Count_reg[16]_2\(2),
      I3 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[6]_i_227_n_0\
    );
\r_BCD_Num[6]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \r_Count_reg[16]_2\(0),
      I2 => \r_Count_reg[16]_2\(1),
      I3 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[6]_i_228_n_0\
    );
\r_BCD_Num[6]_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \^axi_rdata_reg[15]\(1),
      I3 => \r_BCD_Num[8]_i_106_n_0\,
      O => \r_BCD_Num[6]_i_271_n_0\
    );
\r_BCD_Num[6]_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \^axi_rdata_reg[15]\(0),
      I3 => \r_BCD_Num[8]_i_107_n_0\,
      O => \r_BCD_Num[6]_i_272_n_0\
    );
\r_BCD_Num[6]_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[11]\(1),
      I2 => \^axi_rdata_reg[11]\(3),
      I3 => \r_BCD_Num[8]_i_108_n_0\,
      O => \r_BCD_Num[6]_i_273_n_0\
    );
\r_BCD_Num[6]_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => \^axi_rdata_reg[11]\(2),
      I3 => \r_BCD_Num[8]_i_109_n_0\,
      O => \r_BCD_Num[6]_i_274_n_0\
    );
\r_BCD_Num[6]_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^di\(2),
      I2 => \^di\(0),
      O => \r_BCD_Num[6]_i_276_n_0\
    );
\r_BCD_Num[6]_i_277\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[3]\(2),
      I3 => \r_BCD_Num[8]_i_115_n_0\,
      O => \r_BCD_Num[6]_i_277_n_0\
    );
\r_BCD_Num[6]_i_278\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[3]\(1),
      I3 => \^di\(1),
      I4 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[6]_i_278_n_0\
    );
\r_BCD_Num[6]_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[3]\(0),
      I2 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[6]_i_279_n_0\
    );
\r_BCD_Num[6]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \r_BCD_Num[7]_i_35_n_0\,
      I2 => \^di\(3),
      O => \r_BCD_Num[6]_i_28_n_0\
    );
\r_BCD_Num[6]_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^di\(0),
      O => \r_BCD_Num[6]_i_280_n_0\
    );
\r_BCD_Num[6]_i_282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[6]_i_282_n_0\
    );
\r_BCD_Num[6]_i_283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[6]_i_283_n_0\
    );
\r_BCD_Num[6]_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[6]_i_284_n_0\
    );
\r_BCD_Num[6]_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[6]_i_285_n_0\
    );
\r_BCD_Num[6]_i_286\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_286_n_0\
    );
\r_BCD_Num[6]_i_287\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_287_n_0\
    );
\r_BCD_Num[6]_i_288\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[6]_i_288_n_0\
    );
\r_BCD_Num[6]_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[15]\(2),
      I3 => \r_BCD_Num[8]_i_126_n_0\,
      O => \r_BCD_Num[6]_i_289_n_0\
    );
\r_BCD_Num[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => \r_BCD_Num[7]_i_37_n_0\,
      I3 => \r_BCD_Num[7]_i_36_n_0\,
      I4 => \^di\(3),
      I5 => \r_BCD_Num[7]_i_35_n_0\,
      O => \r_BCD_Num[6]_i_29_n_0\
    );
\r_BCD_Num[6]_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \^axi_rdata_reg[15]\(1),
      I3 => \r_BCD_Num[8]_i_127_n_0\,
      O => \r_BCD_Num[6]_i_290_n_0\
    );
\r_BCD_Num[6]_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \^axi_rdata_reg[19]\(1),
      I2 => \^axi_rdata_reg[15]\(0),
      I3 => \r_BCD_Num[8]_i_128_n_0\,
      O => \r_BCD_Num[6]_i_291_n_0\
    );
\r_BCD_Num[6]_i_292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \^axi_rdata_reg[11]\(3),
      I3 => \r_BCD_Num[8]_i_129_n_0\,
      O => \r_BCD_Num[6]_i_292_n_0\
    );
\r_BCD_Num[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD8E55D4558E44D"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_9_n_0\,
      I1 => \r_BCD_Num[7]_i_15_n_0\,
      I2 => \^di\(1),
      I3 => \r_BCD_Num[6]_i_10_n_0\,
      I4 => \^di\(0),
      I5 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[6]_i_3_n_0\
    );
\r_BCD_Num[6]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_312_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_313_n_5\,
      I3 => \^axi_rdata_reg[19]\(0),
      I4 => \r_BCD_Num_reg[6]_i_312_n_6\,
      I5 => \r_BCD_Num_reg[6]_i_313_n_4\,
      O => \r_BCD_Num[6]_i_303_n_0\
    );
\r_BCD_Num[6]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_385_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_313_n_6\,
      I3 => \^axi_rdata_reg[15]\(3),
      I4 => \r_BCD_Num_reg[6]_i_312_n_7\,
      I5 => \r_BCD_Num_reg[6]_i_313_n_5\,
      O => \r_BCD_Num[6]_i_304_n_0\
    );
\r_BCD_Num[6]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_385_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_313_n_7\,
      I3 => \^axi_rdata_reg[15]\(2),
      I4 => \r_BCD_Num_reg[6]_i_385_n_4\,
      I5 => \r_BCD_Num_reg[6]_i_313_n_6\,
      O => \r_BCD_Num[6]_i_305_n_0\
    );
\r_BCD_Num[6]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_385_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_196_n_4\,
      I3 => \^axi_rdata_reg[15]\(1),
      I4 => \r_BCD_Num_reg[6]_i_385_n_5\,
      I5 => \r_BCD_Num_reg[6]_i_313_n_7\,
      O => \r_BCD_Num[6]_i_306_n_0\
    );
\r_BCD_Num[6]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_303_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_312_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_313_n_4\,
      I4 => \^axi_rdata_reg[19]\(1),
      I5 => \r_BCD_Num[6]_i_386_n_0\,
      O => \r_BCD_Num[6]_i_307_n_0\
    );
\r_BCD_Num[6]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_304_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_312_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_313_n_5\,
      I4 => \^axi_rdata_reg[19]\(0),
      I5 => \r_BCD_Num[6]_i_387_n_0\,
      O => \r_BCD_Num[6]_i_308_n_0\
    );
\r_BCD_Num[6]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_305_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_385_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_313_n_6\,
      I4 => \^axi_rdata_reg[15]\(3),
      I5 => \r_BCD_Num[6]_i_388_n_0\,
      O => \r_BCD_Num[6]_i_309_n_0\
    );
\r_BCD_Num[6]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_306_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_385_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_313_n_7\,
      I4 => \^axi_rdata_reg[15]\(2),
      I5 => \r_BCD_Num[6]_i_389_n_0\,
      O => \r_BCD_Num[6]_i_310_n_0\
    );
\r_BCD_Num[6]_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_312_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_311_n_6\,
      O => \r_BCD_Num[6]_i_315_n_0\
    );
\r_BCD_Num[6]_i_317\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(3),
      I1 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[6]_i_317_n_0\
    );
\r_BCD_Num[6]_i_318\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(2),
      I1 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[6]_i_318_n_0\
    );
\r_BCD_Num[6]_i_319\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(1),
      I1 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[6]_i_319_n_0\
    );
\r_BCD_Num[6]_i_320\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(0),
      I1 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[6]_i_320_n_0\
    );
\r_BCD_Num[6]_i_321\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \r_Count_reg[12]_2\(3),
      I2 => \r_Count_reg[16]_2\(0),
      I3 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[6]_i_321_n_0\
    );
\r_BCD_Num[6]_i_322\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \r_Count_reg[12]_2\(2),
      I2 => \r_Count_reg[12]_2\(3),
      I3 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[6]_i_322_n_0\
    );
\r_BCD_Num[6]_i_323\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \r_Count_reg[12]_2\(1),
      I2 => \r_Count_reg[12]_2\(2),
      I3 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[6]_i_323_n_0\
    );
\r_BCD_Num[6]_i_324\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \r_Count_reg[12]_2\(0),
      I2 => \r_Count_reg[12]_2\(1),
      I3 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[6]_i_324_n_0\
    );
\r_BCD_Num[6]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_82_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_83_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_84_n_7\,
      I3 => \^axi_rdata_reg[11]\(0),
      I4 => \r_BCD_Num[6]_i_85_n_0\,
      O => \r_BCD_Num[6]_i_34_n_0\
    );
\r_BCD_Num[6]_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^axi_rdata_reg[3]\(0),
      I2 => \r_BCD_Num_reg[6]_i_365_n_5\,
      O => \r_BCD_Num[6]_i_349_n_0\
    );
\r_BCD_Num[6]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_86_n_0\,
      I1 => \^di\(3),
      I2 => \r_BCD_Num_reg[6]_i_82_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_83_n_6\,
      I4 => \r_BCD_Num_reg[6]_i_87_n_4\,
      O => \r_BCD_Num[6]_i_35_n_0\
    );
\r_BCD_Num[6]_i_350\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \r_BCD_Num_reg[6]_i_365_n_6\,
      O => \r_BCD_Num[6]_i_350_n_0\
    );
\r_BCD_Num[6]_i_351\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \r_BCD_Num_reg[6]_i_365_n_7\,
      O => \r_BCD_Num[6]_i_351_n_0\
    );
\r_BCD_Num[6]_i_353\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966666"
    )
        port map (
      I0 => \^r_bcd_num_reg[6]_3\(0),
      I1 => \^r_bcd_num_reg[6]_0\(0),
      I2 => \^axi_rdata_reg[3]\(2),
      I3 => \^axi_rdata_reg[3]\(0),
      I4 => \r_BCD_Num_reg[6]_i_365_n_5\,
      O => \r_BCD_Num[6]_i_353_n_0\
    );
\r_BCD_Num[6]_i_354\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^axi_rdata_reg[3]\(0),
      I2 => \r_BCD_Num_reg[6]_i_365_n_6\,
      I3 => \^axi_rdata_reg[3]\(1),
      I4 => \r_BCD_Num_reg[6]_i_365_n_5\,
      O => \r_BCD_Num[6]_i_354_n_0\
    );
\r_BCD_Num[6]_i_355\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_365_n_7\,
      I1 => \^axi_rdata_reg[3]\(0),
      I2 => \r_BCD_Num_reg[6]_i_365_n_6\,
      I3 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[6]_i_355_n_0\
    );
\r_BCD_Num[6]_i_357\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[11]\(1),
      I3 => \r_BCD_Num[8]_i_143_n_0\,
      O => \r_BCD_Num[6]_i_357_n_0\
    );
\r_BCD_Num[6]_i_358\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[11]\(0),
      I3 => \r_BCD_Num[8]_i_144_n_0\,
      O => \r_BCD_Num[6]_i_358_n_0\
    );
\r_BCD_Num[6]_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[3]\(3),
      I3 => \r_BCD_Num[8]_i_145_n_0\,
      O => \r_BCD_Num[6]_i_359_n_0\
    );
\r_BCD_Num[6]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_88_n_0\,
      I1 => \^di\(2),
      I2 => \r_BCD_Num_reg[6]_i_82_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_83_n_7\,
      I4 => \r_BCD_Num_reg[6]_i_87_n_5\,
      O => \r_BCD_Num[6]_i_36_n_0\
    );
\r_BCD_Num[6]_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[3]\(2),
      I3 => \r_BCD_Num[8]_i_146_n_0\,
      O => \r_BCD_Num[6]_i_360_n_0\
    );
\r_BCD_Num[6]_i_361\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[6]_i_361_n_0\
    );
\r_BCD_Num[6]_i_362\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[6]_i_362_n_0\
    );
\r_BCD_Num[6]_i_363\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[6]_i_363_n_0\
    );
\r_BCD_Num[6]_i_364\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[6]_i_364_n_0\
    );
\r_BCD_Num[6]_i_366\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[6]_i_366_n_0\
    );
\r_BCD_Num[6]_i_367\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[6]_i_367_n_0\
    );
\r_BCD_Num[6]_i_368\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[6]_i_368_n_0\
    );
\r_BCD_Num[6]_i_369\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[6]_i_369_n_0\
    );
\r_BCD_Num[6]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_89_n_0\,
      I1 => \^di\(1),
      I2 => \r_BCD_Num_reg[6]_i_90_n_4\,
      I3 => \r_BCD_Num_reg[6]_i_91_n_4\,
      I4 => \r_BCD_Num_reg[6]_i_87_n_6\,
      O => \r_BCD_Num[6]_i_37_n_0\
    );
\r_BCD_Num[6]_i_377\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_196_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_385_n_7\,
      I3 => \^axi_rdata_reg[15]\(0),
      I4 => \r_BCD_Num[6]_i_440_n_0\,
      O => \r_BCD_Num[6]_i_377_n_0\
    );
\r_BCD_Num[6]_i_378\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_441_n_0\,
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \r_BCD_Num_reg[6]_i_196_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_195_n_6\,
      I4 => \r_BCD_Num_reg[6]_i_84_n_4\,
      O => \r_BCD_Num[6]_i_378_n_0\
    );
\r_BCD_Num[6]_i_379\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_442_n_0\,
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \r_BCD_Num_reg[6]_i_196_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_195_n_7\,
      I4 => \r_BCD_Num_reg[6]_i_84_n_5\,
      O => \r_BCD_Num[6]_i_379_n_0\
    );
\r_BCD_Num[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_34_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_82_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_83_n_4\,
      I3 => \r_BCD_Num_reg[6]_i_84_n_6\,
      I4 => \^axi_rdata_reg[11]\(1),
      I5 => \r_BCD_Num[6]_i_92_n_0\,
      O => \r_BCD_Num[6]_i_38_n_0\
    );
\r_BCD_Num[6]_i_380\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_82_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_83_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_84_n_6\,
      I3 => \^axi_rdata_reg[11]\(1),
      I4 => \r_BCD_Num[6]_i_92_n_0\,
      O => \r_BCD_Num[6]_i_380_n_0\
    );
\r_BCD_Num[6]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_377_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_385_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_196_n_4\,
      I4 => \^axi_rdata_reg[15]\(1),
      I5 => \r_BCD_Num[6]_i_443_n_0\,
      O => \r_BCD_Num[6]_i_381_n_0\
    );
\r_BCD_Num[6]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_378_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_196_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_385_n_7\,
      I4 => \^axi_rdata_reg[15]\(0),
      I5 => \r_BCD_Num[6]_i_440_n_0\,
      O => \r_BCD_Num[6]_i_382_n_0\
    );
\r_BCD_Num[6]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_379_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_196_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_84_n_4\,
      I4 => \^axi_rdata_reg[11]\(3),
      I5 => \r_BCD_Num[6]_i_441_n_0\,
      O => \r_BCD_Num[6]_i_383_n_0\
    );
\r_BCD_Num[6]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_380_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_196_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_195_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_84_n_5\,
      I4 => \^axi_rdata_reg[11]\(2),
      I5 => \r_BCD_Num[6]_i_442_n_0\,
      O => \r_BCD_Num[6]_i_384_n_0\
    );
\r_BCD_Num[6]_i_386\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_311_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_312_n_5\,
      O => \r_BCD_Num[6]_i_386_n_0\
    );
\r_BCD_Num[6]_i_387\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_313_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_312_n_6\,
      O => \r_BCD_Num[6]_i_387_n_0\
    );
\r_BCD_Num[6]_i_388\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_313_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_312_n_7\,
      O => \r_BCD_Num[6]_i_388_n_0\
    );
\r_BCD_Num[6]_i_389\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_313_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_385_n_4\,
      O => \r_BCD_Num[6]_i_389_n_0\
    );
\r_BCD_Num[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_35_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_82_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_83_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_84_n_7\,
      I4 => \^axi_rdata_reg[11]\(0),
      I5 => \r_BCD_Num[6]_i_85_n_0\,
      O => \r_BCD_Num[6]_i_39_n_0\
    );
\r_BCD_Num[6]_i_390\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[6]_i_390_n_0\
    );
\r_BCD_Num[6]_i_391\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_391_n_0\
    );
\r_BCD_Num[6]_i_392\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[6]_i_392_n_0\
    );
\r_BCD_Num[6]_i_393\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_393_n_0\
    );
\r_BCD_Num[6]_i_394\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[6]_i_394_n_0\
    );
\r_BCD_Num[6]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[6]_i_395_n_0\
    );
\r_BCD_Num[6]_i_396\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[22]\(2),
      I4 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[6]_i_396_n_0\
    );
\r_BCD_Num[6]_i_397\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_397_n_0\
    );
\r_BCD_Num[6]_i_398\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_398_n_0\
    );
\r_BCD_Num[6]_i_399\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_399_n_0\
    );
\r_BCD_Num[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_Count_reg[8]_2\(0),
      I1 => \^r_bcd_num_reg[7]\(0),
      I2 => \r_Count_reg[8]_2\(1),
      I3 => \r_BCD_Num[6]_i_13_n_0\,
      I4 => \^r_bcd_num_reg[7]\(1),
      O => \r_BCD_Num[6]_i_4_n_0\
    );
\r_BCD_Num[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_36_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_82_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_83_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_87_n_4\,
      I4 => \^di\(3),
      I5 => \r_BCD_Num[6]_i_86_n_0\,
      O => \r_BCD_Num[6]_i_40_n_0\
    );
\r_BCD_Num[6]_i_400\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_400_n_0\
    );
\r_BCD_Num[6]_i_401\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_140_n_0\,
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[6]_i_401_n_0\
    );
\r_BCD_Num[6]_i_402\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(2),
      I2 => \^axi_rdata_reg[19]\(1),
      I3 => \r_BCD_Num[16]_i_141_n_0\,
      O => \r_BCD_Num[6]_i_402_n_0\
    );
\r_BCD_Num[6]_i_403\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[19]\(0),
      I3 => \r_BCD_Num[16]_i_142_n_0\,
      O => \r_BCD_Num[6]_i_403_n_0\
    );
\r_BCD_Num[6]_i_404\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[15]\(3),
      I3 => \r_BCD_Num[16]_i_143_n_0\,
      O => \r_BCD_Num[6]_i_404_n_0\
    );
\r_BCD_Num[6]_i_405\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_405_n_0\
    );
\r_BCD_Num[6]_i_406\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_406_n_0\
    );
\r_BCD_Num[6]_i_408\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(3),
      I1 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[6]_i_408_n_0\
    );
\r_BCD_Num[6]_i_409\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(2),
      I1 => \^di\(3),
      O => \r_BCD_Num[6]_i_409_n_0\
    );
\r_BCD_Num[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_37_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_82_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_83_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_87_n_5\,
      I4 => \^di\(2),
      I5 => \r_BCD_Num[6]_i_88_n_0\,
      O => \r_BCD_Num[6]_i_41_n_0\
    );
\r_BCD_Num[6]_i_410\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(1),
      I1 => \^di\(2),
      O => \r_BCD_Num[6]_i_410_n_0\
    );
\r_BCD_Num[6]_i_411\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(0),
      I1 => \^di\(1),
      O => \r_BCD_Num[6]_i_411_n_0\
    );
\r_BCD_Num[6]_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \r_Count_reg[8]_1\(3),
      I2 => \r_Count_reg[12]_2\(0),
      I3 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[6]_i_412_n_0\
    );
\r_BCD_Num[6]_i_413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^di\(3),
      I1 => \r_Count_reg[8]_1\(2),
      I2 => \r_Count_reg[8]_1\(3),
      I3 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[6]_i_413_n_0\
    );
\r_BCD_Num[6]_i_414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^di\(2),
      I1 => \r_Count_reg[8]_1\(1),
      I2 => \r_Count_reg[8]_1\(2),
      I3 => \^di\(3),
      O => \r_BCD_Num[6]_i_414_n_0\
    );
\r_BCD_Num[6]_i_415\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^di\(1),
      I1 => \r_Count_reg[8]_1\(0),
      I2 => \r_Count_reg[8]_1\(1),
      I3 => \^di\(2),
      O => \r_BCD_Num[6]_i_415_n_0\
    );
\r_BCD_Num[6]_i_430\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[6]_i_430_n_0\
    );
\r_BCD_Num[6]_i_431\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[3]\(1),
      I2 => \^axi_rdata_reg[3]\(3),
      I3 => \r_BCD_Num[8]_i_160_n_0\,
      O => \r_BCD_Num[6]_i_431_n_0\
    );
\r_BCD_Num[6]_i_432\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \^axi_rdata_reg[3]\(2),
      I2 => \^di\(0),
      I3 => \r_BCD_Num[8]_i_161_n_0\,
      O => \r_BCD_Num[6]_i_432_n_0\
    );
\r_BCD_Num[6]_i_433\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \^axi_rdata_reg[3]\(1),
      I2 => \^axi_rdata_reg[3]\(2),
      I3 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[6]_i_433_n_0\
    );
\r_BCD_Num[6]_i_434\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[6]_i_434_n_0\
    );
\r_BCD_Num[6]_i_436\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(3),
      O => \r_BCD_Num[6]_i_436_n_0\
    );
\r_BCD_Num[6]_i_437\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \^di\(2),
      O => \r_BCD_Num[6]_i_437_n_0\
    );
\r_BCD_Num[6]_i_438\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^di\(1),
      O => \r_BCD_Num[6]_i_438_n_0\
    );
\r_BCD_Num[6]_i_439\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^di\(0),
      O => \r_BCD_Num[6]_i_439_n_0\
    );
\r_BCD_Num[6]_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_196_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_385_n_6\,
      O => \r_BCD_Num[6]_i_440_n_0\
    );
\r_BCD_Num[6]_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_385_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_196_n_5\,
      O => \r_BCD_Num[6]_i_441_n_0\
    );
\r_BCD_Num[6]_i_442\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_84_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_196_n_6\,
      O => \r_BCD_Num[6]_i_442_n_0\
    );
\r_BCD_Num[6]_i_443\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_313_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_385_n_5\,
      O => \r_BCD_Num[6]_i_443_n_0\
    );
\r_BCD_Num[6]_i_444\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_444_n_0\
    );
\r_BCD_Num[6]_i_445\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_445_n_0\
    );
\r_BCD_Num[6]_i_446\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[6]_i_446_n_0\
    );
\r_BCD_Num[6]_i_447\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[19]\(3),
      I3 => \^axi_rdata_reg[22]\(2),
      I4 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[6]_i_447_n_0\
    );
\r_BCD_Num[6]_i_448\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_150_n_0\,
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_448_n_0\
    );
\r_BCD_Num[6]_i_449\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(2),
      I3 => \r_BCD_Num[16]_i_151_n_0\,
      O => \r_BCD_Num[6]_i_449_n_0\
    );
\r_BCD_Num[6]_i_450\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(2),
      I1 => \^di\(0),
      O => \r_BCD_Num[6]_i_450_n_0\
    );
\r_BCD_Num[6]_i_451\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(1),
      I1 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[6]_i_451_n_0\
    );
\r_BCD_Num[6]_i_452\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(0),
      I1 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[6]_i_452_n_0\
    );
\r_BCD_Num[6]_i_453\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^r_bcd_num_reg[7]\(2),
      I2 => \r_Count_reg[8]_1\(0),
      I3 => \^di\(1),
      O => \r_BCD_Num[6]_i_453_n_0\
    );
\r_BCD_Num[6]_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \^r_bcd_num_reg[7]\(1),
      I2 => \^r_bcd_num_reg[7]\(2),
      I3 => \^di\(0),
      O => \r_BCD_Num[6]_i_454_n_0\
    );
\r_BCD_Num[6]_i_455\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^r_bcd_num_reg[7]\(0),
      I2 => \^r_bcd_num_reg[7]\(1),
      I3 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[6]_i_455_n_0\
    );
\r_BCD_Num[6]_i_456\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^r_bcd_num_reg[7]\(0),
      O => \r_BCD_Num[6]_i_456_n_0\
    );
\r_BCD_Num[6]_i_461\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[6]_i_461_n_0\
    );
\r_BCD_Num[6]_i_462\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[6]_i_462_n_0\
    );
\r_BCD_Num[6]_i_463\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[6]_i_463_n_0\
    );
\r_BCD_Num[6]_i_464\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[6]_i_464_n_0\
    );
\r_BCD_Num[6]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_4\(1),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_49_n_0\
    );
\r_BCD_Num[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_11_n_0\,
      I1 => \r_Count_reg[8]_2\(0),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => \r_BCD_Num_reg[6]_i_15_n_2\,
      I5 => \^r_bcd_num_reg[7]\(0),
      O => \r_BCD_Num[6]_i_5_n_0\
    );
\r_BCD_Num[6]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_4\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[6]_i_50_n_0\
    );
\r_BCD_Num[6]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => \r_Count_reg[20]_4\(1),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[6]_i_51_n_0\
    );
\r_BCD_Num[6]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \r_Count_reg[20]_4\(0),
      I2 => \r_Count_reg[20]_4\(1),
      I3 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[6]_i_52_n_0\
    );
\r_BCD_Num[6]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_164_n_0\,
      I1 => \^di\(0),
      I2 => \r_BCD_Num_reg[6]_i_90_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_91_n_5\,
      I4 => \r_BCD_Num_reg[6]_i_87_n_7\,
      O => \r_BCD_Num[6]_i_74_n_0\
    );
\r_BCD_Num[6]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_165_n_0\,
      I1 => \^axi_rdata_reg[3]\(3),
      I2 => \r_BCD_Num_reg[6]_i_90_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_91_n_6\,
      I4 => \r_BCD_Num_reg[6]_i_166_n_4\,
      O => \r_BCD_Num[6]_i_75_n_0\
    );
\r_BCD_Num[6]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_167_n_0\,
      I1 => \^axi_rdata_reg[3]\(2),
      I2 => \r_BCD_Num_reg[6]_i_90_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_91_n_7\,
      I4 => \r_BCD_Num_reg[6]_i_166_n_5\,
      O => \r_BCD_Num[6]_i_76_n_0\
    );
\r_BCD_Num[6]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \r_BCD_Num[6]_i_168_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_169_n_4\,
      I3 => \r_BCD_Num_reg[6]_i_170_n_4\,
      I4 => \r_BCD_Num_reg[6]_i_166_n_6\,
      O => \r_BCD_Num[6]_i_77_n_0\
    );
\r_BCD_Num[6]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_74_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_90_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_91_n_4\,
      I3 => \r_BCD_Num_reg[6]_i_87_n_6\,
      I4 => \^di\(1),
      I5 => \r_BCD_Num[6]_i_89_n_0\,
      O => \r_BCD_Num[6]_i_78_n_0\
    );
\r_BCD_Num[6]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_75_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_90_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_91_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_87_n_7\,
      I4 => \^di\(0),
      I5 => \r_BCD_Num[6]_i_164_n_0\,
      O => \r_BCD_Num[6]_i_79_n_0\
    );
\r_BCD_Num[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_76_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_90_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_91_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_166_n_4\,
      I4 => \^axi_rdata_reg[3]\(3),
      I5 => \r_BCD_Num[6]_i_165_n_0\,
      O => \r_BCD_Num[6]_i_80_n_0\
    );
\r_BCD_Num[6]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_77_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_90_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_91_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_166_n_5\,
      I4 => \^axi_rdata_reg[3]\(2),
      I5 => \r_BCD_Num[6]_i_167_n_0\,
      O => \r_BCD_Num[6]_i_81_n_0\
    );
\r_BCD_Num[6]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_84_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_83_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_82_n_4\,
      O => \r_BCD_Num[6]_i_85_n_0\
    );
\r_BCD_Num[6]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_84_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_83_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_82_n_5\,
      O => \r_BCD_Num[6]_i_86_n_0\
    );
\r_BCD_Num[6]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_87_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_83_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_82_n_6\,
      O => \r_BCD_Num[6]_i_88_n_0\
    );
\r_BCD_Num[6]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_87_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_83_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_82_n_7\,
      O => \r_BCD_Num[6]_i_89_n_0\
    );
\r_BCD_Num[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(2),
      I1 => \r_BCD_Num[7]_i_27_n_0\,
      I2 => \^di\(1),
      O => \r_BCD_Num[6]_i_9_n_0\
    );
\r_BCD_Num[6]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_84_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_195_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_196_n_7\,
      O => \r_BCD_Num[6]_i_92_n_0\
    );
\r_BCD_Num[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D431340DF43D374D"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_23_n_0\,
      I1 => \r_BCD_Num[7]_i_15_n_0\,
      I2 => \r_BCD_Num[7]_i_24_n_0\,
      I3 => \^di\(0),
      I4 => \^axi_rdata_reg[3]\(3),
      I5 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[7]_i_11_n_0\
    );
\r_BCD_Num[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45447577"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(1),
      I1 => \r_BCD_Num_reg[6]_i_15_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(1),
      O => \r_BCD_Num[7]_i_12_n_0\
    );
\r_BCD_Num[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(0),
      I1 => \r_BCD_Num_reg[6]_i_15_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(0),
      O => \r_BCD_Num[7]_i_13_n_0\
    );
\r_BCD_Num[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(2),
      I1 => \r_BCD_Num_reg[6]_i_15_n_2\,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(2),
      O => \r_BCD_Num[7]_i_14_n_0\
    );
\r_BCD_Num[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ED5FA4E4E50A84E"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_25_n_0\,
      I1 => \r_BCD_Num[7]_i_26_n_0\,
      I2 => \^di\(1),
      I3 => \r_BCD_Num[7]_i_27_n_0\,
      I4 => \^di\(2),
      I5 => \^di\(0),
      O => \r_BCD_Num[7]_i_15_n_0\
    );
\r_BCD_Num[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"963E83969234D3B6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \r_BCD_Num[7]_i_27_n_0\,
      I3 => \^di\(1),
      I4 => \r_BCD_Num[7]_i_26_n_0\,
      I5 => \r_BCD_Num[7]_i_25_n_0\,
      O => \r_BCD_Num[7]_i_23_n_0\
    );
\r_BCD_Num[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4633C62463CC623"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_27_n_0\,
      I1 => \^di\(1),
      I2 => \r_BCD_Num[6]_i_29_n_0\,
      I3 => \r_BCD_Num[6]_i_28_n_0\,
      I4 => \^di\(2),
      I5 => \^di\(3),
      O => \r_BCD_Num[7]_i_24_n_0\
    );
\r_BCD_Num[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8933C91893CC913"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_35_n_0\,
      I1 => \^di\(3),
      I2 => \r_BCD_Num[7]_i_36_n_0\,
      I3 => \r_BCD_Num[7]_i_37_n_0\,
      I4 => \^axi_rdata_reg[11]\(0),
      I5 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[7]_i_25_n_0\
    );
\r_BCD_Num[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E3386929433D6B"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => \r_BCD_Num[7]_i_35_n_0\,
      I3 => \^di\(3),
      I4 => \r_BCD_Num[7]_i_38_n_0\,
      I5 => \r_BCD_Num[7]_i_39_n_0\,
      O => \r_BCD_Num[7]_i_26_n_0\
    );
\r_BCD_Num[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D54E4EFA504E4EA8"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_39_n_0\,
      I1 => \r_BCD_Num[7]_i_38_n_0\,
      I2 => \^di\(3),
      I3 => \r_BCD_Num[7]_i_35_n_0\,
      I4 => \^axi_rdata_reg[11]\(0),
      I5 => \^di\(2),
      O => \r_BCD_Num[7]_i_27_n_0\
    );
\r_BCD_Num[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CC0FCC101433D7F"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \r_BCD_Num[7]_i_45_n_0\,
      I3 => \^axi_rdata_reg[11]\(1),
      I4 => \r_BCD_Num[7]_i_46_n_0\,
      I5 => \r_BCD_Num[7]_i_47_n_0\,
      O => \r_BCD_Num[7]_i_35_n_0\
    );
\r_BCD_Num[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \r_BCD_Num[7]_i_48_n_0\,
      I3 => \r_BCD_Num[7]_i_49_n_0\,
      I4 => \^axi_rdata_reg[11]\(1),
      I5 => \r_BCD_Num[7]_i_45_n_0\,
      O => \r_BCD_Num[7]_i_36_n_0\
    );
\r_BCD_Num[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \r_BCD_Num[7]_i_45_n_0\,
      I2 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[7]_i_37_n_0\
    );
\r_BCD_Num[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E3386929433D6B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \r_BCD_Num[7]_i_45_n_0\,
      I3 => \^axi_rdata_reg[11]\(1),
      I4 => \r_BCD_Num[7]_i_46_n_0\,
      I5 => \r_BCD_Num[7]_i_47_n_0\,
      O => \r_BCD_Num[7]_i_38_n_0\
    );
\r_BCD_Num[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8933C91893CC913"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_45_n_0\,
      I1 => \^axi_rdata_reg[11]\(1),
      I2 => \r_BCD_Num[7]_i_49_n_0\,
      I3 => \r_BCD_Num[7]_i_48_n_0\,
      I4 => \^axi_rdata_reg[11]\(2),
      I5 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[7]_i_39_n_0\
    );
\r_BCD_Num[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4032BFC2BFCD403"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_11_n_0\,
      I1 => \r_BCD_Num[6]_i_3_n_0\,
      I2 => \r_BCD_Num[7]_i_12_n_0\,
      I3 => \r_BCD_Num[7]_i_13_n_0\,
      I4 => \r_BCD_Num[7]_i_14_n_0\,
      I5 => \r_BCD_Num[7]_i_15_n_0\,
      O => \^r_bcd_num_reg[31]\(3)
    );
\r_BCD_Num[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CC0FCC101433D7F"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \r_BCD_Num[7]_i_55_n_0\,
      I3 => \^axi_rdata_reg[11]\(3),
      I4 => \r_BCD_Num[7]_i_56_n_0\,
      I5 => \r_BCD_Num[7]_i_57_n_0\,
      O => \r_BCD_Num[7]_i_45_n_0\
    );
\r_BCD_Num[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E3386929433D6B"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \r_BCD_Num[7]_i_55_n_0\,
      I3 => \^axi_rdata_reg[11]\(3),
      I4 => \r_BCD_Num[7]_i_56_n_0\,
      I5 => \r_BCD_Num[7]_i_57_n_0\,
      O => \r_BCD_Num[7]_i_46_n_0\
    );
\r_BCD_Num[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8933C91893CC913"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_55_n_0\,
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \r_BCD_Num[7]_i_58_n_0\,
      I3 => \r_BCD_Num[7]_i_59_n_0\,
      I4 => \^axi_rdata_reg[15]\(0),
      I5 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[7]_i_47_n_0\
    );
\r_BCD_Num[7]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \r_BCD_Num[7]_i_55_n_0\,
      I2 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[7]_i_48_n_0\
    );
\r_BCD_Num[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \r_BCD_Num[7]_i_59_n_0\,
      I3 => \r_BCD_Num[7]_i_58_n_0\,
      I4 => \^axi_rdata_reg[11]\(3),
      I5 => \r_BCD_Num[7]_i_55_n_0\,
      O => \r_BCD_Num[7]_i_49_n_0\
    );
\r_BCD_Num[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC3FDF330403C4D"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \r_BCD_Num[7]_i_65_n_0\,
      I3 => \^axi_rdata_reg[15]\(1),
      I4 => \r_BCD_Num[7]_i_66_n_0\,
      I5 => \r_BCD_Num[7]_i_67_n_0\,
      O => \r_BCD_Num[7]_i_55_n_0\
    );
\r_BCD_Num[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3396B29633C69"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \r_BCD_Num[7]_i_65_n_0\,
      I3 => \^axi_rdata_reg[15]\(1),
      I4 => \r_BCD_Num[7]_i_66_n_0\,
      I5 => \r_BCD_Num[7]_i_67_n_0\,
      O => \r_BCD_Num[7]_i_56_n_0\
    );
\r_BCD_Num[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8933C91893CC913"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_65_n_0\,
      I1 => \^axi_rdata_reg[15]\(1),
      I2 => \r_BCD_Num[7]_i_68_n_0\,
      I3 => \r_BCD_Num[7]_i_69_n_0\,
      I4 => \^axi_rdata_reg[15]\(2),
      I5 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[7]_i_57_n_0\
    );
\r_BCD_Num[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \r_BCD_Num[7]_i_69_n_0\,
      I3 => \r_BCD_Num[7]_i_68_n_0\,
      I4 => \^axi_rdata_reg[15]\(1),
      I5 => \r_BCD_Num[7]_i_65_n_0\,
      O => \r_BCD_Num[7]_i_58_n_0\
    );
\r_BCD_Num[7]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \r_BCD_Num[7]_i_65_n_0\,
      I2 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[7]_i_59_n_0\
    );
\r_BCD_Num[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC3FDF330403C4D"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \r_BCD_Num[7]_i_75_n_0\,
      I3 => \^axi_rdata_reg[15]\(3),
      I4 => \r_BCD_Num[7]_i_76_n_0\,
      I5 => \r_BCD_Num[7]_i_77_n_0\,
      O => \r_BCD_Num[7]_i_65_n_0\
    );
\r_BCD_Num[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3396B29633C69"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \r_BCD_Num[7]_i_75_n_0\,
      I3 => \^axi_rdata_reg[15]\(3),
      I4 => \r_BCD_Num[7]_i_76_n_0\,
      I5 => \r_BCD_Num[7]_i_77_n_0\,
      O => \r_BCD_Num[7]_i_66_n_0\
    );
\r_BCD_Num[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969A565595A6969"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \r_BCD_Num[7]_i_76_n_0\,
      I2 => \^axi_rdata_reg[15]\(3),
      I3 => \^axi_rdata_reg[19]\(0),
      I4 => \r_BCD_Num[7]_i_77_n_0\,
      I5 => \r_BCD_Num[7]_i_75_n_0\,
      O => \r_BCD_Num[7]_i_67_n_0\
    );
\r_BCD_Num[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \r_BCD_Num[7]_i_78_n_0\,
      I3 => \r_BCD_Num[7]_i_79_n_0\,
      I4 => \^axi_rdata_reg[15]\(3),
      I5 => \r_BCD_Num[7]_i_75_n_0\,
      O => \r_BCD_Num[7]_i_68_n_0\
    );
\r_BCD_Num[7]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \r_BCD_Num[7]_i_75_n_0\,
      I2 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[7]_i_69_n_0\
    );
\r_BCD_Num[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC3FDF330403C4D"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \r_BCD_Num[7]_i_85_n_0\,
      I3 => \^axi_rdata_reg[19]\(1),
      I4 => \r_BCD_Num[7]_i_86_n_0\,
      I5 => \r_BCD_Num[7]_i_87_n_0\,
      O => \r_BCD_Num[7]_i_75_n_0\
    );
\r_BCD_Num[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3396B29633C69"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \r_BCD_Num[7]_i_85_n_0\,
      I3 => \^axi_rdata_reg[19]\(1),
      I4 => \r_BCD_Num[7]_i_86_n_0\,
      I5 => \r_BCD_Num[7]_i_87_n_0\,
      O => \r_BCD_Num[7]_i_76_n_0\
    );
\r_BCD_Num[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969A565595A6969"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \r_BCD_Num[7]_i_86_n_0\,
      I2 => \^axi_rdata_reg[19]\(1),
      I3 => \^axi_rdata_reg[19]\(2),
      I4 => \r_BCD_Num[7]_i_87_n_0\,
      I5 => \r_BCD_Num[7]_i_85_n_0\,
      O => \r_BCD_Num[7]_i_77_n_0\
    );
\r_BCD_Num[7]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \r_BCD_Num[7]_i_85_n_0\,
      I2 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[7]_i_78_n_0\
    );
\r_BCD_Num[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0529042BDF6B5F2"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \r_BCD_Num[7]_i_88_n_0\,
      I3 => \r_BCD_Num[7]_i_89_n_0\,
      I4 => \^axi_rdata_reg[19]\(1),
      I5 => \r_BCD_Num[7]_i_85_n_0\,
      O => \r_BCD_Num[7]_i_79_n_0\
    );
\r_BCD_Num[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F07C1F07C1F07C1F"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => \^axi_rdata_reg[22]\(2),
      I5 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[7]_i_85_n_0\
    );
\r_BCD_Num[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E87A1E87A1E87A1E"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => \^axi_rdata_reg[22]\(2),
      I5 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[7]_i_86_n_0\
    );
\r_BCD_Num[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9665996659966599"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => \^axi_rdata_reg[22]\(2),
      I5 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[7]_i_87_n_0\
    );
\r_BCD_Num[7]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E73918C6"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[22]\(2),
      I4 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[7]_i_88_n_0\
    );
\r_BCD_Num[7]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"94A5D6B5"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[22]\(2),
      I4 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[7]_i_89_n_0\
    );
\r_BCD_Num[8]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \r_BCD_Num_reg[8]_i_121_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_142_n_5\,
      O => \r_BCD_Num[8]_i_100_n_0\
    );
\r_BCD_Num[8]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[8]_2\(0),
      I1 => \^r_bcd_num_reg[8]_3\(0),
      I2 => \^r_bcd_num_reg[8]_0\(2),
      I3 => \r_BCD_Num[8]_i_100_n_0\,
      O => \r_BCD_Num[8]_i_104_n_0\
    );
\r_BCD_Num[8]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[8]_i_106_n_0\
    );
\r_BCD_Num[8]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[11]\(1),
      I2 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[8]_i_107_n_0\
    );
\r_BCD_Num[8]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[8]_i_108_n_0\
    );
\r_BCD_Num[8]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[8]_i_109_n_0\
    );
\r_BCD_Num[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_28_n_5\,
      I1 => \r_BCD_Num_reg[8]_i_29_n_5\,
      I2 => \r_BCD_Num_reg[8]_i_30_n_7\,
      I3 => \^axi_rdata_reg[11]\(0),
      I4 => \r_BCD_Num[8]_i_31_n_0\,
      O => \r_BCD_Num[8]_i_11_n_0\
    );
\r_BCD_Num[8]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_106_n_0\,
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \^axi_rdata_reg[15]\(1),
      I3 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[8]_i_110_n_0\
    );
\r_BCD_Num[8]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_107_n_0\,
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \^axi_rdata_reg[15]\(0),
      I3 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[8]_i_111_n_0\
    );
\r_BCD_Num[8]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_108_n_0\,
      I1 => \^axi_rdata_reg[11]\(1),
      I2 => \^axi_rdata_reg[11]\(3),
      I3 => \^di\(3),
      O => \r_BCD_Num[8]_i_112_n_0\
    );
\r_BCD_Num[8]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_109_n_0\,
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => \^axi_rdata_reg[11]\(2),
      I3 => \^di\(2),
      O => \r_BCD_Num[8]_i_113_n_0\
    );
\r_BCD_Num[8]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[8]_i_115_n_0\
    );
\r_BCD_Num[8]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^di\(2),
      I2 => \^di\(0),
      O => \r_BCD_Num[8]_i_116_n_0\
    );
\r_BCD_Num[8]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_115_n_0\,
      I1 => \^di\(1),
      I2 => \^di\(3),
      I3 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[8]_i_117_n_0\
    );
\r_BCD_Num[8]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[3]\(1),
      I3 => \^di\(1),
      I4 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[8]_i_118_n_0\
    );
\r_BCD_Num[8]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[3]\(0),
      I2 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_119_n_0\
    );
\r_BCD_Num[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_32_n_0\,
      I1 => \^di\(3),
      I2 => \r_BCD_Num_reg[8]_i_28_n_6\,
      I3 => \r_BCD_Num_reg[8]_i_29_n_6\,
      I4 => \r_BCD_Num_reg[8]_i_33_n_4\,
      O => \r_BCD_Num[8]_i_12_n_0\
    );
\r_BCD_Num[8]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^di\(0),
      O => \r_BCD_Num[8]_i_120_n_0\
    );
\r_BCD_Num[8]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[8]_i_122_n_0\
    );
\r_BCD_Num[8]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[8]_i_123_n_0\
    );
\r_BCD_Num[8]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[8]_i_124_n_0\
    );
\r_BCD_Num[8]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[8]_i_125_n_0\
    );
\r_BCD_Num[8]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[8]_i_126_n_0\
    );
\r_BCD_Num[8]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \^axi_rdata_reg[19]\(1),
      I2 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[8]_i_127_n_0\
    );
\r_BCD_Num[8]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[8]_i_128_n_0\
    );
\r_BCD_Num[8]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \^axi_rdata_reg[15]\(3),
      I2 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[8]_i_129_n_0\
    );
\r_BCD_Num[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_34_n_0\,
      I1 => \^di\(2),
      I2 => \r_BCD_Num_reg[8]_i_28_n_7\,
      I3 => \r_BCD_Num_reg[8]_i_29_n_7\,
      I4 => \r_BCD_Num_reg[8]_i_33_n_5\,
      O => \r_BCD_Num[8]_i_13_n_0\
    );
\r_BCD_Num[8]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_126_n_0\,
      I1 => \^axi_rdata_reg[19]\(1),
      I2 => \^axi_rdata_reg[19]\(3),
      I3 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[8]_i_130_n_0\
    );
\r_BCD_Num[8]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_127_n_0\,
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \^axi_rdata_reg[19]\(2),
      I3 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[8]_i_131_n_0\
    );
\r_BCD_Num[8]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_128_n_0\,
      I1 => \^axi_rdata_reg[15]\(3),
      I2 => \^axi_rdata_reg[19]\(1),
      I3 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[8]_i_132_n_0\
    );
\r_BCD_Num[8]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_129_n_0\,
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \^axi_rdata_reg[19]\(0),
      I3 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[8]_i_133_n_0\
    );
\r_BCD_Num[8]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_bcd_num_reg[8]_0\(0),
      I1 => \^r_bcd_num_reg[8]_1\(0),
      O => \r_BCD_Num[8]_i_135_n_0\
    );
\r_BCD_Num[8]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \r_BCD_Num_reg[8]_i_155_n_6\,
      O => \r_BCD_Num[8]_i_136_n_0\
    );
\r_BCD_Num[8]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_155_n_7\,
      I1 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[8]_i_137_n_0\
    );
\r_BCD_Num[8]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \r_BCD_Num_reg[8]_i_121_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_142_n_5\,
      I3 => \r_Count_reg[4]_1\(0),
      O => \r_BCD_Num[8]_i_138_n_0\
    );
\r_BCD_Num[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_35_n_0\,
      I1 => \^di\(1),
      I2 => \r_BCD_Num_reg[8]_i_36_n_4\,
      I3 => \r_BCD_Num_reg[8]_i_37_n_4\,
      I4 => \r_BCD_Num_reg[8]_i_33_n_6\,
      O => \r_BCD_Num[8]_i_14_n_0\
    );
\r_BCD_Num[8]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_155_n_6\,
      I1 => \^axi_rdata_reg[3]\(1),
      I2 => \^r_bcd_num_reg[8]_1\(0),
      I3 => \^r_bcd_num_reg[8]_0\(0),
      O => \r_BCD_Num[8]_i_140_n_0\
    );
\r_BCD_Num[8]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \r_BCD_Num_reg[8]_i_155_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_155_n_6\,
      I3 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[8]_i_141_n_0\
    );
\r_BCD_Num[8]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[8]_i_143_n_0\
    );
\r_BCD_Num[8]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_144_n_0\
    );
\r_BCD_Num[8]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[8]_i_145_n_0\
    );
\r_BCD_Num[8]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[3]\(1),
      I2 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_146_n_0\
    );
\r_BCD_Num[8]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_143_n_0\,
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[11]\(1),
      I3 => \^di\(1),
      O => \r_BCD_Num[8]_i_147_n_0\
    );
\r_BCD_Num[8]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_144_n_0\,
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[11]\(0),
      I3 => \^di\(0),
      O => \r_BCD_Num[8]_i_148_n_0\
    );
\r_BCD_Num[8]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_145_n_0\,
      I1 => \^di\(1),
      I2 => \^di\(3),
      I3 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_149_n_0\
    );
\r_BCD_Num[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_11_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_28_n_4\,
      I2 => \r_BCD_Num_reg[8]_i_29_n_4\,
      I3 => \r_BCD_Num_reg[8]_i_30_n_6\,
      I4 => \^axi_rdata_reg[11]\(1),
      I5 => \r_BCD_Num[8]_i_38_n_0\,
      O => \r_BCD_Num[8]_i_15_n_0\
    );
\r_BCD_Num[8]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_146_n_0\,
      I1 => \^di\(0),
      I2 => \^di\(2),
      I3 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[8]_i_150_n_0\
    );
\r_BCD_Num[8]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_151_n_0\
    );
\r_BCD_Num[8]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[8]_i_152_n_0\
    );
\r_BCD_Num[8]_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[8]_i_153_n_0\
    );
\r_BCD_Num[8]_i_154\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[8]_i_154_n_0\
    );
\r_BCD_Num[8]_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[8]_i_156_n_0\
    );
\r_BCD_Num[8]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[8]_i_157_n_0\
    );
\r_BCD_Num[8]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[8]_i_158_n_0\
    );
\r_BCD_Num[8]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[8]_i_159_n_0\
    );
\r_BCD_Num[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_12_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_28_n_5\,
      I2 => \r_BCD_Num_reg[8]_i_29_n_5\,
      I3 => \r_BCD_Num_reg[8]_i_30_n_7\,
      I4 => \^axi_rdata_reg[11]\(0),
      I5 => \r_BCD_Num[8]_i_31_n_0\,
      O => \r_BCD_Num[8]_i_16_n_0\
    );
\r_BCD_Num[8]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \^axi_rdata_reg[3]\(2),
      I2 => \^di\(0),
      O => \r_BCD_Num[8]_i_160_n_0\
    );
\r_BCD_Num[8]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[8]_i_161_n_0\
    );
\r_BCD_Num[8]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_162_n_0\
    );
\r_BCD_Num[8]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_160_n_0\,
      I1 => \^axi_rdata_reg[3]\(1),
      I2 => \^axi_rdata_reg[3]\(3),
      I3 => \^di\(1),
      O => \r_BCD_Num[8]_i_163_n_0\
    );
\r_BCD_Num[8]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^axi_rdata_reg[3]\(0),
      I2 => \^di\(0),
      I3 => \r_BCD_Num[8]_i_161_n_0\,
      O => \r_BCD_Num[8]_i_164_n_0\
    );
\r_BCD_Num[8]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^axi_rdata_reg[3]\(0),
      I2 => \^axi_rdata_reg[3]\(3),
      I3 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[8]_i_165_n_0\
    );
\r_BCD_Num[8]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[8]_i_166_n_0\
    );
\r_BCD_Num[8]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(3),
      O => \r_BCD_Num[8]_i_168_n_0\
    );
\r_BCD_Num[8]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => \^di\(2),
      O => \r_BCD_Num[8]_i_169_n_0\
    );
\r_BCD_Num[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_13_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_28_n_6\,
      I2 => \r_BCD_Num_reg[8]_i_29_n_6\,
      I3 => \r_BCD_Num_reg[8]_i_33_n_4\,
      I4 => \^di\(3),
      I5 => \r_BCD_Num[8]_i_32_n_0\,
      O => \r_BCD_Num[8]_i_17_n_0\
    );
\r_BCD_Num[8]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => \^di\(1),
      O => \r_BCD_Num[8]_i_170_n_0\
    );
\r_BCD_Num[8]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^di\(0),
      O => \r_BCD_Num[8]_i_171_n_0\
    );
\r_BCD_Num[8]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_172_n_0\
    );
\r_BCD_Num[8]_i_173\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[8]_i_173_n_0\
    );
\r_BCD_Num[8]_i_174\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[8]_i_174_n_0\
    );
\r_BCD_Num[8]_i_175\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[8]_i_175_n_0\
    );
\r_BCD_Num[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_14_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_28_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_29_n_7\,
      I3 => \r_BCD_Num_reg[8]_i_33_n_5\,
      I4 => \^di\(2),
      I5 => \r_BCD_Num[8]_i_34_n_0\,
      O => \r_BCD_Num[8]_i_18_n_0\
    );
\r_BCD_Num[8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_48_n_0\,
      I1 => \^di\(0),
      I2 => \r_BCD_Num_reg[8]_i_36_n_5\,
      I3 => \r_BCD_Num_reg[8]_i_37_n_5\,
      I4 => \r_BCD_Num_reg[8]_i_33_n_7\,
      O => \r_BCD_Num[8]_i_20_n_0\
    );
\r_BCD_Num[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_49_n_0\,
      I1 => \^axi_rdata_reg[3]\(3),
      I2 => \r_BCD_Num_reg[8]_i_36_n_6\,
      I3 => \r_BCD_Num_reg[8]_i_37_n_6\,
      I4 => \r_BCD_Num_reg[8]_i_50_n_4\,
      O => \r_BCD_Num[8]_i_21_n_0\
    );
\r_BCD_Num[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_36_n_7\,
      I1 => \r_BCD_Num_reg[8]_i_37_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_50_n_5\,
      I3 => \^axi_rdata_reg[3]\(2),
      I4 => \r_BCD_Num[8]_i_51_n_0\,
      O => \r_BCD_Num[8]_i_22_n_0\
    );
\r_BCD_Num[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \r_BCD_Num[8]_i_52_n_0\,
      I2 => \r_BCD_Num_reg[8]_i_53_n_4\,
      I3 => \r_BCD_Num_reg[8]_i_54_n_4\,
      I4 => \r_BCD_Num_reg[8]_i_50_n_6\,
      O => \r_BCD_Num[8]_i_23_n_0\
    );
\r_BCD_Num[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_20_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_36_n_4\,
      I2 => \r_BCD_Num_reg[8]_i_37_n_4\,
      I3 => \r_BCD_Num_reg[8]_i_33_n_6\,
      I4 => \^di\(1),
      I5 => \r_BCD_Num[8]_i_35_n_0\,
      O => \r_BCD_Num[8]_i_24_n_0\
    );
\r_BCD_Num[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_21_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_36_n_5\,
      I2 => \r_BCD_Num_reg[8]_i_37_n_5\,
      I3 => \r_BCD_Num_reg[8]_i_33_n_7\,
      I4 => \^di\(0),
      I5 => \r_BCD_Num[8]_i_48_n_0\,
      O => \r_BCD_Num[8]_i_25_n_0\
    );
\r_BCD_Num[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_22_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_36_n_6\,
      I2 => \r_BCD_Num_reg[8]_i_37_n_6\,
      I3 => \r_BCD_Num_reg[8]_i_50_n_4\,
      I4 => \^axi_rdata_reg[3]\(3),
      I5 => \r_BCD_Num[8]_i_49_n_0\,
      O => \r_BCD_Num[8]_i_26_n_0\
    );
\r_BCD_Num[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_23_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_36_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_37_n_7\,
      I3 => \r_BCD_Num_reg[8]_i_50_n_5\,
      I4 => \^axi_rdata_reg[3]\(2),
      I5 => \r_BCD_Num[8]_i_51_n_0\,
      O => \r_BCD_Num[8]_i_27_n_0\
    );
\r_BCD_Num[8]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_30_n_6\,
      I1 => \r_BCD_Num_reg[8]_i_29_n_4\,
      I2 => \r_BCD_Num_reg[8]_i_28_n_4\,
      O => \r_BCD_Num[8]_i_31_n_0\
    );
\r_BCD_Num[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_30_n_7\,
      I1 => \r_BCD_Num_reg[8]_i_29_n_5\,
      I2 => \r_BCD_Num_reg[8]_i_28_n_5\,
      O => \r_BCD_Num[8]_i_32_n_0\
    );
\r_BCD_Num[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_33_n_4\,
      I1 => \r_BCD_Num_reg[8]_i_29_n_6\,
      I2 => \r_BCD_Num_reg[8]_i_28_n_6\,
      O => \r_BCD_Num[8]_i_34_n_0\
    );
\r_BCD_Num[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_33_n_5\,
      I1 => \r_BCD_Num_reg[8]_i_29_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_28_n_7\,
      O => \r_BCD_Num[8]_i_35_n_0\
    );
\r_BCD_Num[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_30_n_5\,
      I1 => \r_BCD_Num_reg[16]_i_106_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_95_n_7\,
      O => \r_BCD_Num[8]_i_38_n_0\
    );
\r_BCD_Num[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \r_BCD_Num_reg[10]_i_5_n_2\,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \r_Count_reg[20]_1\(2),
      O => \^r_bcd_num_reg[8]\
    );
\r_BCD_Num[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_50_n_6\,
      I1 => \r_BCD_Num_reg[8]_i_54_n_4\,
      I2 => \r_BCD_Num_reg[8]_i_53_n_4\,
      I3 => \r_BCD_Num[8]_i_52_n_0\,
      I4 => \^axi_rdata_reg[3]\(1),
      O => \r_BCD_Num[8]_i_40_n_0\
    );
\r_BCD_Num[8]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_53_n_4\,
      I1 => \r_BCD_Num_reg[8]_i_54_n_4\,
      I2 => \r_BCD_Num_reg[8]_i_50_n_6\,
      I3 => \^axi_rdata_reg[3]\(0),
      O => \r_BCD_Num[8]_i_41_n_0\
    );
\r_BCD_Num[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \r_BCD_Num[8]_i_52_n_0\,
      I2 => \^axi_rdata_reg[3]\(0),
      I3 => \r_BCD_Num_reg[8]_i_50_n_6\,
      I4 => \r_BCD_Num_reg[8]_i_54_n_4\,
      I5 => \r_BCD_Num_reg[8]_i_53_n_4\,
      O => \r_BCD_Num[8]_i_44_n_0\
    );
\r_BCD_Num[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_41_n_0\,
      I1 => \r_BCD_Num_reg[8]_i_50_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_54_n_5\,
      I3 => \r_BCD_Num_reg[8]_i_53_n_5\,
      O => \r_BCD_Num[8]_i_45_n_0\
    );
\r_BCD_Num[8]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[3]_1\(1),
      I1 => \r_BCD_Num_reg[8]_i_53_n_5\,
      I2 => \r_BCD_Num_reg[8]_i_54_n_5\,
      I3 => \r_BCD_Num_reg[8]_i_50_n_7\,
      O => \r_BCD_Num[8]_i_46_n_0\
    );
\r_BCD_Num[8]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_33_n_6\,
      I1 => \r_BCD_Num_reg[8]_i_37_n_4\,
      I2 => \r_BCD_Num_reg[8]_i_36_n_4\,
      O => \r_BCD_Num[8]_i_48_n_0\
    );
\r_BCD_Num[8]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_33_n_7\,
      I1 => \r_BCD_Num_reg[8]_i_37_n_5\,
      I2 => \r_BCD_Num_reg[8]_i_36_n_5\,
      O => \r_BCD_Num[8]_i_49_n_0\
    );
\r_BCD_Num[8]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_50_n_4\,
      I1 => \r_BCD_Num_reg[8]_i_37_n_6\,
      I2 => \r_BCD_Num_reg[8]_i_36_n_6\,
      O => \r_BCD_Num[8]_i_51_n_0\
    );
\r_BCD_Num[8]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[8]_i_50_n_5\,
      I1 => \r_BCD_Num_reg[8]_i_37_n_7\,
      I2 => \r_BCD_Num_reg[8]_i_36_n_7\,
      O => \r_BCD_Num[8]_i_52_n_0\
    );
\r_BCD_Num[8]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[8]_i_55_n_0\
    );
\r_BCD_Num[8]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \^axi_rdata_reg[15]\(1),
      I2 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[8]_i_56_n_0\
    );
\r_BCD_Num[8]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \^di\(3),
      O => \r_BCD_Num[8]_i_57_n_0\
    );
\r_BCD_Num[8]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \^di\(2),
      O => \r_BCD_Num[8]_i_58_n_0\
    );
\r_BCD_Num[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_55_n_0\,
      I1 => \^axi_rdata_reg[15]\(1),
      I2 => \^axi_rdata_reg[15]\(3),
      I3 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[8]_i_59_n_0\
    );
\r_BCD_Num[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_56_n_0\,
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \^axi_rdata_reg[15]\(2),
      I3 => \^axi_rdata_reg[11]\(1),
      O => \r_BCD_Num[8]_i_60_n_0\
    );
\r_BCD_Num[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_57_n_0\,
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \^axi_rdata_reg[15]\(1),
      I3 => \^axi_rdata_reg[11]\(0),
      O => \r_BCD_Num[8]_i_61_n_0\
    );
\r_BCD_Num[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_58_n_0\,
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \^axi_rdata_reg[15]\(0),
      I3 => \^di\(3),
      O => \r_BCD_Num[8]_i_62_n_0\
    );
\r_BCD_Num[8]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_BCD_Num[8]_i_63_n_0\
    );
\r_BCD_Num[8]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \^axi_rdata_reg[22]\(2),
      O => \r_BCD_Num[8]_i_64_n_0\
    );
\r_BCD_Num[8]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_BCD_Num[8]_i_65_n_0\
    );
\r_BCD_Num[8]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[8]_i_66_n_0\
    );
\r_BCD_Num[8]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      O => \r_BCD_Num[8]_i_67_n_0\
    );
\r_BCD_Num[8]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \^axi_rdata_reg[19]\(1),
      I2 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[8]_i_68_n_0\
    );
\r_BCD_Num[8]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[8]_i_69_n_0\
    );
\r_BCD_Num[8]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \^axi_rdata_reg[15]\(3),
      I2 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[8]_i_70_n_0\
    );
\r_BCD_Num[8]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_67_n_0\,
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[8]_i_71_n_0\
    );
\r_BCD_Num[8]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_68_n_0\,
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[8]_i_72_n_0\
    );
\r_BCD_Num[8]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_69_n_0\,
      I1 => \^axi_rdata_reg[19]\(1),
      I2 => \^axi_rdata_reg[19]\(3),
      I3 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[8]_i_73_n_0\
    );
\r_BCD_Num[8]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_70_n_0\,
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => \^axi_rdata_reg[19]\(2),
      I3 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[8]_i_74_n_0\
    );
\r_BCD_Num[8]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[8]_i_75_n_0\
    );
\r_BCD_Num[8]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => \^axi_rdata_reg[15]\(1),
      I2 => \^axi_rdata_reg[15]\(3),
      O => \r_BCD_Num[8]_i_76_n_0\
    );
\r_BCD_Num[8]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \^axi_rdata_reg[15]\(2),
      O => \r_BCD_Num[8]_i_77_n_0\
    );
\r_BCD_Num[8]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[8]_i_78_n_0\
    );
\r_BCD_Num[8]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_75_n_0\,
      I1 => \^axi_rdata_reg[15]\(3),
      I2 => \^axi_rdata_reg[19]\(1),
      I3 => \^axi_rdata_reg[15]\(1),
      O => \r_BCD_Num[8]_i_79_n_0\
    );
\r_BCD_Num[8]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_76_n_0\,
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \^axi_rdata_reg[19]\(0),
      I3 => \^axi_rdata_reg[15]\(0),
      O => \r_BCD_Num[8]_i_80_n_0\
    );
\r_BCD_Num[8]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_77_n_0\,
      I1 => \^axi_rdata_reg[15]\(1),
      I2 => \^axi_rdata_reg[15]\(3),
      I3 => \^axi_rdata_reg[11]\(3),
      O => \r_BCD_Num[8]_i_81_n_0\
    );
\r_BCD_Num[8]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_78_n_0\,
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => \^axi_rdata_reg[15]\(2),
      I3 => \^axi_rdata_reg[11]\(2),
      O => \r_BCD_Num[8]_i_82_n_0\
    );
\r_BCD_Num[8]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => \^di\(1),
      O => \r_BCD_Num[8]_i_83_n_0\
    );
\r_BCD_Num[8]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[11]\(1),
      I2 => \^di\(0),
      O => \r_BCD_Num[8]_i_84_n_0\
    );
\r_BCD_Num[8]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_85_n_0\
    );
\r_BCD_Num[8]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[3]\(2),
      O => \r_BCD_Num[8]_i_86_n_0\
    );
\r_BCD_Num[8]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_83_n_0\,
      I1 => \^axi_rdata_reg[11]\(1),
      I2 => \^axi_rdata_reg[11]\(3),
      I3 => \^di\(2),
      O => \r_BCD_Num[8]_i_87_n_0\
    );
\r_BCD_Num[8]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_84_n_0\,
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => \^axi_rdata_reg[11]\(2),
      I3 => \^di\(1),
      O => \r_BCD_Num[8]_i_88_n_0\
    );
\r_BCD_Num[8]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_85_n_0\,
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[11]\(1),
      I3 => \^di\(0),
      O => \r_BCD_Num[8]_i_89_n_0\
    );
\r_BCD_Num[8]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[8]_i_86_n_0\,
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[11]\(0),
      I3 => \^axi_rdata_reg[3]\(3),
      O => \r_BCD_Num[8]_i_90_n_0\
    );
\r_BCD_Num[8]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => \^axi_rdata_reg[19]\(3),
      O => \r_BCD_Num[8]_i_91_n_0\
    );
\r_BCD_Num[8]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => \^axi_rdata_reg[19]\(2),
      O => \r_BCD_Num[8]_i_92_n_0\
    );
\r_BCD_Num[8]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => \^axi_rdata_reg[19]\(1),
      O => \r_BCD_Num[8]_i_93_n_0\
    );
\r_BCD_Num[8]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => \^axi_rdata_reg[19]\(0),
      O => \r_BCD_Num[8]_i_94_n_0\
    );
\r_BCD_Num_reg[10]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_36_n_0\,
      CO(3) => \r_BCD_Num_reg[10]_i_18_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_18_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_18_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_37_n_0\,
      DI(2) => \r_BCD_Num[10]_i_38_n_0\,
      DI(1) => \r_BCD_Num[10]_i_39_n_0\,
      DI(0) => \r_BCD_Num[10]_i_40_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[10]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[10]_i_41_n_0\,
      S(2) => \r_BCD_Num[10]_i_42_n_0\,
      S(1) => \r_BCD_Num[10]_i_43_n_0\,
      S(0) => \r_BCD_Num[10]_i_44_n_0\
    );
\r_BCD_Num_reg[10]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_54_n_0\,
      CO(3) => \r_BCD_Num_reg[10]_i_36_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_36_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_36_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_55_n_0\,
      DI(2) => \r_BCD_Num[10]_i_56_n_0\,
      DI(1) => \r_BCD_Num[10]_i_57_n_0\,
      DI(0) => \r_BCD_Num[10]_i_58_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[10]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[10]_i_59_n_0\,
      S(2) => \r_BCD_Num[10]_i_60_n_0\,
      S(1) => \r_BCD_Num[10]_i_61_n_0\,
      S(0) => \r_BCD_Num[10]_i_62_n_0\
    );
\r_BCD_Num_reg[10]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_7_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[10]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[10]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[10]_i_8_n_0\,
      DI(0) => \r_BCD_Num[10]_i_9_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[10]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \r_BCD_Num[10]_i_10_n_0\,
      S(0) => \r_BCD_Num[10]_i_11_n_0\
    );
\r_BCD_Num_reg[10]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_72_n_0\,
      CO(3) => \r_BCD_Num_reg[10]_i_54_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_54_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_54_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_73_n_0\,
      DI(2) => \r_BCD_Num[10]_i_74_n_0\,
      DI(1) => \r_BCD_Num[10]_i_75_n_0\,
      DI(0) => \r_BCD_Num[10]_i_76_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[10]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[10]_i_77_n_0\,
      S(2) => \r_BCD_Num[10]_i_78_n_0\,
      S(1) => \r_BCD_Num[10]_i_79_n_0\,
      S(0) => \r_BCD_Num[10]_i_80_n_0\
    );
\r_BCD_Num_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_18_n_0\,
      CO(3) => \r_BCD_Num_reg[10]_i_7_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_7_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_7_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_19_n_0\,
      DI(2) => \r_BCD_Num[10]_i_20_n_0\,
      DI(1) => \r_BCD_Num[10]_i_21_n_0\,
      DI(0) => \r_BCD_Num[10]_i_22_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[10]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[10]_i_23_n_0\,
      S(2) => \r_BCD_Num[10]_i_24_n_0\,
      S(1) => \r_BCD_Num[10]_i_25_n_0\,
      S(0) => \r_BCD_Num[10]_i_26_n_0\
    );
\r_BCD_Num_reg[10]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[10]_i_72_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_72_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_72_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_88_n_0\,
      DI(2) => \r_BCD_Num[10]_i_89_n_0\,
      DI(1) => \r_BCD_Num[10]_i_90_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[10]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[10]_i_91_n_0\,
      S(2) => \r_BCD_Num[10]_i_92_n_0\,
      S(1) => \r_BCD_Num[10]_i_93_n_0\,
      S(0) => \r_BCD_Num[10]_i_94_n_0\
    );
\r_BCD_Num_reg[13]_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[13]_i_119_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_119_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_119_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_119_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[13]_i_147_n_0\,
      DI(2) => \r_BCD_Num[13]_i_148_n_0\,
      DI(1) => \r_BCD_Num[13]_i_149_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_119_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_150_n_0\,
      S(2) => \r_BCD_Num[13]_i_151_n_0\,
      S(1) => \r_BCD_Num[13]_i_152_n_0\,
      S(0) => \r_BCD_Num[13]_i_153_n_0\
    );
\r_BCD_Num_reg[13]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_30_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[13]_i_29_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[13]_2\(0),
      CO(1) => \NLW_r_BCD_Num_reg[13]_i_29_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[13]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[13]_i_29_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_reg[13]_3\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[13]_i_76_n_0\,
      S(0) => \r_BCD_Num[13]_i_77_n_0\
    );
\r_BCD_Num_reg[13]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[14]_i_7_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_30_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_30_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_30_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_PM_INST_0_i_55_n_0,
      DI(1) => o_PM_INST_0_i_56_n_0,
      DI(0) => o_PM_INST_0_i_57_n_0,
      O(3 downto 0) => \r_BCD_Num_reg[13]_1\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_78_n_0\,
      S(2) => \r_BCD_Num[13]_i_79_n_0\,
      S(1) => \r_BCD_Num[13]_i_80_n_0\,
      S(0) => \r_BCD_Num[13]_i_81_n_0\
    );
\r_BCD_Num_reg[13]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_82_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_34_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_34_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_34_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[13]_i_83_n_0\,
      DI(2) => \r_BCD_Num[13]_i_84_n_0\,
      DI(1) => \r_BCD_Num[13]_i_85_n_0\,
      DI(0) => \r_BCD_Num[13]_i_86_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_87_n_0\,
      S(2) => \r_BCD_Num[13]_i_88_n_0\,
      S(1) => \r_BCD_Num[13]_i_89_n_0\,
      S(0) => \r_BCD_Num[13]_i_90_n_0\
    );
\r_BCD_Num_reg[13]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_91_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_41_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_41_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_41_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_32_n_0\,
      DI(2) => \r_BCD_Num[16]_i_33_n_0\,
      DI(1 downto 0) => w_Seconds(8 downto 7),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_92_n_0\,
      S(2) => \r_BCD_Num[13]_i_93_n_0\,
      S(1) => \r_BCD_Num[13]_i_94_n_0\,
      S(0) => \r_BCD_Num[13]_i_95_n_0\
    );
\r_BCD_Num_reg[13]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_34_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[13]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[13]_i_8_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_8_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_BCD_Num[13]_i_35_n_0\,
      DI(1) => \r_BCD_Num[13]_i_36_n_0\,
      DI(0) => \r_BCD_Num[13]_i_37_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[13]_i_38_n_0\,
      S(1) => \r_BCD_Num[13]_i_39_n_0\,
      S(0) => \r_BCD_Num[13]_i_40_n_0\
    );
\r_BCD_Num_reg[13]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_119_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_82_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_82_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_82_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[13]_i_120_n_0\,
      DI(2) => \r_BCD_Num[13]_i_121_n_0\,
      DI(1) => \r_BCD_Num[13]_i_122_n_0\,
      DI(0) => \r_BCD_Num[13]_i_123_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_82_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_124_n_0\,
      S(2) => \r_BCD_Num[13]_i_125_n_0\,
      S(1) => \r_BCD_Num[13]_i_126_n_0\,
      S(0) => \r_BCD_Num[13]_i_127_n_0\
    );
\r_BCD_Num_reg[13]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_41_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_9_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_9_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_9_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_8_n_0\,
      DI(2) => \r_BCD_Num[16]_i_9_n_0\,
      DI(1) => \r_BCD_Num[16]_i_10_n_0\,
      DI(0) => \r_BCD_Num[16]_i_11_n_0\,
      O(3) => \^r_bcd_num_reg[13]_0\(0),
      O(2 downto 0) => \NLW_r_BCD_Num_reg[13]_i_9_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_BCD_Num[13]_i_42_n_0\,
      S(2) => \r_BCD_Num[13]_i_43_n_0\,
      S(1) => \r_BCD_Num[13]_i_44_n_0\,
      S(0) => \r_BCD_Num[13]_i_45_n_0\
    );
\r_BCD_Num_reg[13]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[13]_i_91_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_91_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_91_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Seconds(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_91_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_128_n_0\,
      S(2) => \r_BCD_Num[13]_i_129_n_0\,
      S(1) => \r_BCD_Num[13]_i_130_n_0\,
      S(0) => \r_BCD_Num[13]_i_131_n_0\
    );
\r_BCD_Num_reg[14]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_9_n_0\,
      CO(3) => \r_BCD_Num_reg[14]_i_7_n_0\,
      CO(2) => \r_BCD_Num_reg[14]_i_7_n_1\,
      CO(1) => \r_BCD_Num_reg[14]_i_7_n_2\,
      CO(0) => \r_BCD_Num_reg[14]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[18]_i_19_n_0\,
      DI(2) => \r_BCD_Num[18]_i_20_n_0\,
      DI(1) => \r_BCD_Num[18]_i_21_n_0\,
      DI(0) => \r_BCD_Num[18]_i_22_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[13]\(3 downto 0),
      S(3) => \r_BCD_Num[14]_i_17_n_0\,
      S(2) => \r_BCD_Num[14]_i_18_n_0\,
      S(1) => \r_BCD_Num[14]_i_19_n_0\,
      S(0) => \r_BCD_Num[14]_i_20_n_0\
    );
\r_BCD_Num_reg[16]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_108_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[16]_i_105_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[16]_i_105_n_1\,
      CO(1) => \NLW_r_BCD_Num_reg[16]_i_105_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[16]_i_105_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^axi_rdata_reg[23]\(0),
      DI(0) => \^axi_rdata_reg[22]\(2),
      O(3 downto 2) => \NLW_r_BCD_Num_reg[16]_i_105_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[16]_i_105_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_105_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[16]_i_124_n_0\,
      S(0) => \r_BCD_Num[16]_i_125_n_0\
    );
\r_BCD_Num_reg[16]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_29_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_106_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[16]_i_106_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[16]_i_106_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_106_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[23]\(0),
      DI(1 downto 0) => \^axi_rdata_reg[22]\(2 downto 1),
      O(3) => \NLW_r_BCD_Num_reg[16]_i_106_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[16]_i_106_n_5\,
      O(1) => \r_BCD_Num_reg[16]_i_106_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_106_n_7\,
      S(3) => '1',
      S(2) => \r_BCD_Num[16]_i_126_n_0\,
      S(1) => \r_BCD_Num[16]_i_127_n_0\,
      S(0) => \r_BCD_Num[16]_i_128_n_0\
    );
\r_BCD_Num_reg[16]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_116_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_107_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[16]_i_107_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[16]_i_107_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_107_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[23]\(0),
      DI(1) => \^axi_rdata_reg[22]\(2),
      DI(0) => \r_BCD_Num[16]_i_129_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[16]_i_107_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[16]_i_107_n_5\,
      O(1) => \r_BCD_Num_reg[16]_i_107_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_107_n_7\,
      S(3) => '1',
      S(2) => \r_BCD_Num[16]_i_130_n_0\,
      S(1) => \r_BCD_Num[16]_i_131_n_0\,
      S(0) => \r_BCD_Num[16]_i_132_n_0\
    );
\r_BCD_Num_reg[16]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_113_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_108_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_108_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_108_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_108_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[22]\(1),
      DI(2) => \r_BCD_Num[16]_i_133_n_0\,
      DI(1) => \r_BCD_Num[16]_i_134_n_0\,
      DI(0) => \r_BCD_Num[16]_i_135_n_0\,
      O(3) => \r_BCD_Num_reg[16]_i_108_n_4\,
      O(2) => \r_BCD_Num_reg[16]_i_108_n_5\,
      O(1) => \r_BCD_Num_reg[16]_i_108_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_108_n_7\,
      S(3) => \r_BCD_Num[16]_i_136_n_0\,
      S(2) => \r_BCD_Num[16]_i_137_n_0\,
      S(1) => \r_BCD_Num[16]_i_138_n_0\,
      S(0) => \r_BCD_Num[16]_i_139_n_0\
    );
\r_BCD_Num_reg[16]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_95_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_113_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_113_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_113_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_113_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_140_n_0\,
      DI(2) => \r_BCD_Num[16]_i_141_n_0\,
      DI(1) => \r_BCD_Num[16]_i_142_n_0\,
      DI(0) => \r_BCD_Num[16]_i_143_n_0\,
      O(3) => \r_BCD_Num_reg[16]_i_113_n_4\,
      O(2) => \r_BCD_Num_reg[16]_i_113_n_5\,
      O(1) => \r_BCD_Num_reg[16]_i_113_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_113_n_7\,
      S(3) => \r_BCD_Num[16]_i_144_n_0\,
      S(2) => \r_BCD_Num[16]_i_145_n_0\,
      S(1) => \r_BCD_Num[16]_i_146_n_0\,
      S(0) => \r_BCD_Num[16]_i_147_n_0\
    );
\r_BCD_Num_reg[16]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_30_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_116_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_116_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_116_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_148_n_0\,
      DI(2) => \r_BCD_Num[16]_i_149_n_0\,
      DI(1) => \r_BCD_Num[16]_i_150_n_0\,
      DI(0) => \r_BCD_Num[16]_i_151_n_0\,
      O(3) => \r_BCD_Num_reg[16]_i_116_n_4\,
      O(2) => \r_BCD_Num_reg[16]_i_116_n_5\,
      O(1) => \r_BCD_Num_reg[16]_i_116_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_116_n_7\,
      S(3) => \r_BCD_Num[16]_i_152_n_0\,
      S(2) => \r_BCD_Num[16]_i_153_n_0\,
      S(1) => \r_BCD_Num[16]_i_154_n_0\,
      S(0) => \r_BCD_Num[16]_i_155_n_0\
    );
\r_BCD_Num_reg[16]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_42_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[16]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[16]_i_16_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[16]_i_52_n_0\,
      DI(0) => \r_BCD_Num[16]_i_53_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[16]_i_16_O_UNCONNECTED\(3),
      O(2 downto 0) => \^r_bcd_num_reg[10]_1\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[16]_i_54_n_0\,
      S(1) => \r_BCD_Num[16]_i_55_n_0\,
      S(0) => \r_BCD_Num[16]_i_56_n_0\
    );
\r_BCD_Num_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_7_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_3_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_3_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_3_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_8_n_0\,
      DI(2) => \r_BCD_Num[16]_i_9_n_0\,
      DI(1) => \r_BCD_Num[16]_i_10_n_0\,
      DI(0) => \r_BCD_Num[16]_i_11_n_0\,
      O(3) => \^r_bcd_num_reg[16]_2\(0),
      O(2 downto 0) => \NLW_r_BCD_Num_reg[16]_i_3_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_BCD_Num[16]_i_12_n_0\,
      S(2) => \r_BCD_Num[16]_i_13_n_0\,
      S(1) => \r_BCD_Num[16]_i_14_n_0\,
      S(0) => \r_BCD_Num[16]_i_15_n_0\
    );
\r_BCD_Num_reg[16]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[16]_i_31_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_31_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_31_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Seconds(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[16]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[16]_i_65_n_0\,
      S(2) => \r_BCD_Num[16]_i_66_n_0\,
      S(1) => \r_BCD_Num[16]_i_67_n_0\,
      S(0) => \r_BCD_Num[16]_i_68_n_0\
    );
\r_BCD_Num_reg[16]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_46_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_42_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_42_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_42_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_73_n_0\,
      DI(2) => \r_BCD_Num[16]_i_74_n_0\,
      DI(1) => \r_BCD_Num[16]_i_75_n_0\,
      DI(0) => \r_BCD_Num[16]_i_76_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[16]_1\(3 downto 0),
      S(3) => \r_BCD_Num[16]_i_77_n_0\,
      S(2) => \r_BCD_Num[16]_i_78_n_0\,
      S(1) => \r_BCD_Num[16]_i_79_n_0\,
      S(0) => \r_BCD_Num[16]_i_80_n_0\
    );
\r_BCD_Num_reg[16]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_5_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_43_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_43_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_43_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_81_n_0\,
      DI(2) => \r_BCD_Num[16]_i_82_n_0\,
      DI(1) => \r_BCD_Num[16]_i_83_n_0\,
      DI(0) => \r_BCD_Num[16]_i_84_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[16]\(3 downto 0),
      S(3) => \r_BCD_Num[16]_i_85_n_0\,
      S(2) => \r_BCD_Num[16]_i_86_n_0\,
      S(1) => \r_BCD_Num[16]_i_87_n_0\,
      S(0) => \r_BCD_Num[16]_i_88_n_0\
    );
\r_BCD_Num_reg[16]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_43_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_46_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_46_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_46_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_97_n_0\,
      DI(2) => \r_BCD_Num[16]_i_98_n_0\,
      DI(1) => \r_BCD_Num[16]_i_99_n_0\,
      DI(0) => \r_BCD_Num[16]_i_100_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[16]_0\(3 downto 0),
      S(3) => \r_BCD_Num[16]_i_101_n_0\,
      S(2) => \r_BCD_Num[16]_i_102_n_0\,
      S(1) => \r_BCD_Num[16]_i_103_n_0\,
      S(0) => \r_BCD_Num[16]_i_104_n_0\
    );
\r_BCD_Num_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_31_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_7_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_7_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_7_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_32_n_0\,
      DI(2) => \r_BCD_Num[16]_i_33_n_0\,
      DI(1 downto 0) => w_Seconds(8 downto 7),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[16]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[16]_i_36_n_0\,
      S(2) => \r_BCD_Num[16]_i_37_n_0\,
      S(1) => \r_BCD_Num[16]_i_38_n_0\,
      S(0) => \r_BCD_Num[16]_i_39_n_0\
    );
\r_BCD_Num_reg[17]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_52_n_0\,
      CO(3) => \r_BCD_Num_reg[17]_i_25_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_25_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_25_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[17]_i_53_n_0\,
      DI(2) => \r_BCD_Num[17]_i_54_n_0\,
      DI(1) => \r_BCD_Num[17]_i_55_n_0\,
      DI(0) => \r_BCD_Num[17]_i_56_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[17]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_57_n_0\,
      S(2) => \r_BCD_Num[17]_i_58_n_0\,
      S(1) => \r_BCD_Num[17]_i_59_n_0\,
      S(0) => \r_BCD_Num[17]_i_60_n_0\
    );
\r_BCD_Num_reg[17]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_81_n_0\,
      CO(3) => \r_BCD_Num_reg[17]_i_52_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_52_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_52_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[17]_i_82_n_0\,
      DI(2) => \r_BCD_Num[17]_i_83_n_0\,
      DI(1) => \r_BCD_Num[17]_i_84_n_0\,
      DI(0) => \r_BCD_Num[17]_i_85_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[17]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_86_n_0\,
      S(2) => \r_BCD_Num[17]_i_87_n_0\,
      S(1) => \r_BCD_Num[17]_i_88_n_0\,
      S(0) => \r_BCD_Num[17]_i_89_n_0\
    );
\r_BCD_Num_reg[17]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[17]_i_81_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_81_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_81_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[17]_i_105_n_0\,
      DI(2) => \r_BCD_Num[17]_i_106_n_0\,
      DI(1) => \r_BCD_Num[17]_i_107_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[17]_i_81_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_108_n_0\,
      S(2) => \r_BCD_Num[17]_i_109_n_0\,
      S(1) => \r_BCD_Num[17]_i_110_n_0\,
      S(0) => \r_BCD_Num[17]_i_111_n_0\
    );
\r_BCD_Num_reg[17]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_25_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[17]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[17]_i_9_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_9_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_BCD_Num[17]_i_26_n_0\,
      DI(1) => \r_BCD_Num[17]_i_27_n_0\,
      DI(0) => \r_BCD_Num[17]_i_28_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[17]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[17]_i_29_n_0\,
      S(1) => \r_BCD_Num[17]_i_30_n_0\,
      S(0) => \r_BCD_Num[17]_i_31_n_0\
    );
\r_BCD_Num_reg[18]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_3_n_0\,
      CO(3) => \r_BCD_Num_reg[18]_i_6_n_0\,
      CO(2) => \r_BCD_Num_reg[18]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[18]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[18]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[18]_i_19_n_0\,
      DI(2) => \r_BCD_Num[18]_i_20_n_0\,
      DI(1) => \r_BCD_Num[18]_i_21_n_0\,
      DI(0) => \r_BCD_Num[18]_i_22_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[21]_0\(3 downto 0),
      S(3) => \r_BCD_Num[18]_i_23_n_0\,
      S(2) => \r_BCD_Num[18]_i_24_n_0\,
      S(1) => \r_BCD_Num[18]_i_25_n_0\,
      S(0) => \r_BCD_Num[18]_i_26_n_0\
    );
\r_BCD_Num_reg[21]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_32_n_0,
      CO(3) => \NLW_r_BCD_Num_reg[21]_i_16_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[16]_5\(0),
      CO(1) => \NLW_r_BCD_Num_reg[21]_i_16_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[21]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[21]_i_16_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_bcd_num_reg[21]_3\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[21]_i_40_n_0\,
      S(0) => \r_BCD_Num[21]_i_41_n_0\
    );
\r_BCD_Num_reg[21]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[21]_i_46_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[21]_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[21]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_BCD_Num[21]_i_47_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \r_BCD_Num[21]_i_48_n_0\
    );
\r_BCD_Num_reg[21]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[23]_i_11_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[21]_i_45_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[21]_4\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[21]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[21]_i_71_n_0\,
      CO(3) => \r_BCD_Num_reg[21]_i_46_n_0\,
      CO(2) => \r_BCD_Num_reg[21]_i_46_n_1\,
      CO(1) => \r_BCD_Num_reg[21]_i_46_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[21]_i_72_n_0\,
      DI(2) => \r_BCD_Num[21]_i_73_n_0\,
      DI(1) => \r_BCD_Num[21]_i_74_n_0\,
      DI(0) => \r_BCD_Num[21]_i_75_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[21]_i_76_n_0\,
      S(2) => \r_BCD_Num[21]_i_77_n_0\,
      S(1) => \r_BCD_Num[21]_i_78_n_0\,
      S(0) => \r_BCD_Num[21]_i_79_n_0\
    );
\r_BCD_Num_reg[21]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[21]_i_71_n_0\,
      CO(2) => \r_BCD_Num_reg[21]_i_71_n_1\,
      CO(1) => \r_BCD_Num_reg[21]_i_71_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[21]_i_108_n_0\,
      DI(2) => \r_BCD_Num[21]_i_109_n_0\,
      DI(1) => \r_BCD_Num[21]_i_110_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[21]_i_111_n_0\,
      S(2) => \r_BCD_Num[21]_i_112_n_0\,
      S(1) => \r_BCD_Num[21]_i_113_n_0\,
      S(0) => \r_BCD_Num[21]_i_114_n_0\
    );
\r_BCD_Num_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[23]_i_13_n_0\,
      CO(3) => \r_BCD_Num_reg[23]_i_11_n_0\,
      CO(2) => \r_BCD_Num_reg[23]_i_11_n_1\,
      CO(1) => \r_BCD_Num_reg[23]_i_11_n_2\,
      CO(0) => \r_BCD_Num_reg[23]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^r_bcd_num_reg[21]_2\(3 downto 0),
      S(3) => \r_BCD_Num[23]_i_30_n_0\,
      S(2) => \r_BCD_Num[23]_i_31_n_0\,
      S(1) => \r_BCD_Num[23]_i_32_n_0\,
      S(0) => \r_BCD_Num[23]_i_33_n_0\
    );
\r_BCD_Num_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[23]_i_34_n_0\,
      CO(3) => \r_BCD_Num_reg[23]_i_13_n_0\,
      CO(2) => \r_BCD_Num_reg[23]_i_13_n_1\,
      CO(1) => \r_BCD_Num_reg[23]_i_13_n_2\,
      CO(0) => \r_BCD_Num_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Minutes(10 downto 7),
      O(3) => \^r_bcd_num_reg[22]\(0),
      O(2 downto 0) => \NLW_r_BCD_Num_reg[23]_i_13_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_BCD_Num[23]_i_35_n_0\,
      S(2) => \r_BCD_Num[23]_i_36_n_0\,
      S(1) => \r_BCD_Num[23]_i_37_n_0\,
      S(0) => \r_BCD_Num[23]_i_38_n_0\
    );
\r_BCD_Num_reg[23]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[23]_i_34_n_0\,
      CO(2) => \r_BCD_Num_reg[23]_i_34_n_1\,
      CO(1) => \r_BCD_Num_reg[23]_i_34_n_2\,
      CO(0) => \r_BCD_Num_reg[23]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Minutes(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[23]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[23]_i_43_n_0\,
      S(2) => \r_BCD_Num[23]_i_44_n_0\,
      S(1) => \r_BCD_Num[23]_i_45_n_0\,
      S(0) => \r_BCD_Num[23]_i_46_n_0\
    );
\r_BCD_Num_reg[24]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_123_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[24]_i_103_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[24]_14\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_103_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[24]_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_124_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[24]_i_104_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[24]_12\(0),
      CO(1) => \NLW_r_BCD_Num_reg[24]_i_104_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[24]_i_104_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[24]_i_125_n_0\,
      DI(0) => \r_BCD_Num[24]_i_7_n_0\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[24]_i_104_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[24]_3\(0),
      O(0) => \r_BCD_Num_reg[24]_i_104_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[24]_i_126_n_0\,
      S(0) => \r_BCD_Num[24]_i_127_n_0\
    );
\r_BCD_Num_reg[24]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[24]_i_105_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[24]_9\(0),
      CO(1) => \NLW_r_BCD_Num_reg[24]_i_105_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[24]_i_105_n_3\,
      CYINIT => \^r_bcd_num_reg[24]_2\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[24]_i_128_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[24]_i_105_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[24]_10\(0),
      O(0) => \NLW_r_BCD_Num_reg[24]_i_105_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[24]_i_129_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[24]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_130_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[24]_i_106_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_reg[24]_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_106_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[24]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[24]_i_108_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_108_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_108_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_108_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_132_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^r_bcd_num_reg[24]_1\(3 downto 0),
      S(3) => \r_BCD_Num[24]_i_133_n_0\,
      S(2) => \r_BCD_Num[24]_i_134_n_0\,
      S(1) => \r_BCD_Num[24]_i_135_n_0\,
      S(0) => \r_BCD_Num[24]_i_136_n_0\
    );
\r_BCD_Num_reg[24]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_137_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_109_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_109_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_109_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_109_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_42\(1 downto 0),
      DI(1) => \r_BCD_Num[24]_i_140_n_0\,
      DI(0) => \r_BCD_Num[24]_i_141_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_109_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_43\(1 downto 0),
      S(1) => \r_BCD_Num[24]_i_144_n_0\,
      S(0) => \r_BCD_Num[24]_i_145_n_0\
    );
\r_BCD_Num_reg[24]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_146_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_123_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_123_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_123_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_123_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_147_n_0\,
      DI(2) => \r_BCD_Num[24]_i_7_n_0\,
      DI(1) => \r_BCD_Num[24]_i_148_n_0\,
      DI(0) => \r_BCD_Num[31]_i_166_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[24]_13\(3 downto 0),
      S(3) => \r_BCD_Num[24]_i_149_n_0\,
      S(2) => \r_BCD_Num[24]_i_150_n_0\,
      S(1) => \r_BCD_Num[24]_i_151_n_0\,
      S(0) => \r_BCD_Num[24]_i_152_n_0\
    );
\r_BCD_Num_reg[24]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_108_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_124_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_124_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_124_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_124_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_153_n_0\,
      DI(2) => \r_BCD_Num[31]_i_254_n_0\,
      DI(1) => \r_BCD_Num[24]_i_154_n_0\,
      DI(0) => \r_BCD_Num[24]_i_8_n_0\,
      O(3) => \r_BCD_Num_reg[24]_i_124_n_4\,
      O(2) => \r_BCD_Num_reg[24]_i_124_n_5\,
      O(1) => \r_BCD_Num_reg[24]_i_124_n_6\,
      O(0) => \r_BCD_Num_reg[24]_11\(0),
      S(3) => \r_BCD_Num[24]_i_155_n_0\,
      S(2) => \r_BCD_Num[24]_i_156_n_0\,
      S(1) => \r_BCD_Num[24]_i_157_n_0\,
      S(0) => \r_BCD_Num[24]_i_158_n_0\
    );
\r_BCD_Num_reg[24]_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_169_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_130_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_130_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_130_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_130_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_159_n_0\,
      DI(2) => \r_BCD_Num[24]_i_7_n_0\,
      DI(1) => \r_BCD_Num[24]_i_160_n_0\,
      DI(0) => \r_BCD_Num[31]_i_166_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[24]_0\(2 downto 0),
      O(0) => \r_BCD_Num_reg[24]_i_130_n_7\,
      S(3) => \r_BCD_Num[24]_i_161_n_0\,
      S(2) => \r_BCD_Num[24]_i_162_n_0\,
      S(1) => \r_BCD_Num[24]_i_163_n_0\,
      S(0) => \r_BCD_Num[24]_i_164_n_0\
    );
\r_BCD_Num_reg[24]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[24]_i_131_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[24]_i_131_n_3\,
      CYINIT => \^r_bcd_num_reg[24]_9\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[24]_i_131_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[24]_26\(0),
      O(0) => \NLW_r_BCD_Num_reg[24]_i_131_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => w_Time_PM,
      S(0) => '1'
    );
\r_BCD_Num_reg[24]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_166_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_137_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_137_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_137_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_137_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_167_n_0\,
      DI(2) => \r_BCD_Num[24]_i_168_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_32\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_137_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[24]_i_171_n_0\,
      S(2) => \r_BCD_Num[24]_i_172_n_0\,
      S(1) => \r_BCD_Num[24]_i_173_n_0\,
      S(0) => \r_Count_reg[23]_41\(0)
    );
\r_BCD_Num_reg[24]_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[24]_i_146_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_146_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_146_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_146_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_77_n_0\,
      DI(2) => \r_BCD_Num[24]_i_175_n_0\,
      DI(1) => \r_BCD_Num[30]_i_79_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_reg[24]_4\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[24]_i_146_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[24]_i_176_n_0\,
      S(2) => \r_BCD_Num[24]_i_177_n_0\,
      S(1) => \r_BCD_Num[24]_i_178_n_0\,
      S(0) => \r_BCD_Num[24]_i_179_n_0\
    );
\r_BCD_Num_reg[24]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_20_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_16_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_16_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_16_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_56\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_reg[24]_24\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[24]_i_16_O_UNCONNECTED\(0),
      S(3 downto 0) => \r_Count_reg[23]_57\(3 downto 0)
    );
\r_BCD_Num_reg[24]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[24]_i_166_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_166_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_166_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_166_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_39\(1 downto 0),
      DI(1) => \r_BCD_Num[24]_i_182_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_166_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_40\(1 downto 0),
      S(1) => \r_BCD_Num[24]_i_185_n_0\,
      S(0) => \r_BCD_Num[24]_i_186_n_0\
    );
\r_BCD_Num_reg[24]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_30_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_20_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_20_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_20_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_54\(1 downto 0),
      DI(1) => \r_BCD_Num[24]_i_33_n_0\,
      DI(0) => \r_BCD_Num[24]_i_34_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_55\(1 downto 0),
      S(1) => \r_BCD_Num[24]_i_37_n_0\,
      S(0) => \r_BCD_Num[24]_i_38_n_0\
    );
\r_BCD_Num_reg[24]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_16_n_0\,
      CO(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_29_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[24]_i_29_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_BCD_Num_reg[24]_25\(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count_reg[23]_58\(0)
    );
\r_BCD_Num_reg[24]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_52\(0),
      CO(3) => \r_BCD_Num_reg[24]_i_30_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_30_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_30_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_46_n_0\,
      DI(2) => \r_BCD_Num[24]_i_47_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_33\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[24]_i_50_n_0\,
      S(2) => \r_BCD_Num[24]_i_51_n_0\,
      S(1) => \r_BCD_Num[24]_i_52_n_0\,
      S(0) => \r_Count_reg[23]_53\(0)
    );
\r_BCD_Num_reg[24]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_42_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_39_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_39_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_39_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_56_n_0\,
      DI(2) => \r_BCD_Num[24]_i_7_n_0\,
      DI(1) => \r_BCD_Num[24]_i_57_n_0\,
      DI(0) => \r_BCD_Num[31]_i_166_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[24]_18\(3 downto 0),
      S(3) => \r_BCD_Num[24]_i_58_n_0\,
      S(2) => \r_BCD_Num[24]_i_59_n_0\,
      S(1) => \r_BCD_Num[24]_i_60_n_0\,
      S(0) => \r_BCD_Num[24]_i_61_n_0\
    );
\r_BCD_Num_reg[24]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_55_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[24]_i_40_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[24]_17\(0),
      CO(1) => \NLW_r_BCD_Num_reg[24]_i_40_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[24]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[24]_i_62_n_0\,
      DI(0) => \r_BCD_Num[24]_i_7_n_0\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[24]_i_40_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[24]_6\(0),
      O(0) => \r_BCD_Num_reg[24]_i_40_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[24]_i_63_n_0\,
      S(0) => \r_BCD_Num[24]_i_64_n_0\
    );
\r_BCD_Num_reg[24]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_43_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_41_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_41_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_41_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_46\(2 downto 0),
      DI(0) => \r_Count_reg[23]_46\(0),
      O(3 downto 0) => \r_BCD_Num_reg[24]_22\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_50\(3 downto 0)
    );
\r_BCD_Num_reg[24]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[24]_i_42_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_42_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_42_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_77_n_0\,
      DI(2) => \r_BCD_Num[24]_i_72_n_0\,
      DI(1) => \r_BCD_Num[30]_i_79_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_reg[24]_7\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[24]_i_42_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[24]_i_73_n_0\,
      S(2) => \r_BCD_Num[24]_i_74_n_0\,
      S(1) => \r_BCD_Num[24]_i_75_n_0\,
      S(0) => \r_BCD_Num[24]_i_76_n_0\
    );
\r_BCD_Num_reg[24]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_54_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_43_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_43_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_43_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_46\(0),
      DI(2) => \r_Count_reg[23]_46\(0),
      DI(1) => \r_Count_reg[23]_46\(0),
      DI(0) => \r_Count_reg[23]_46\(0),
      O(3 downto 1) => \^r_bcd_num_reg[24]_5\(2 downto 0),
      O(0) => \r_BCD_Num_reg[24]_i_43_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_49\(3 downto 0)
    );
\r_BCD_Num_reg[24]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_90_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_54_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_54_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_54_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_46\(0),
      DI(2) => \r_Count_reg[23]_46\(0),
      DI(1) => \r_Count_reg[23]_46\(0),
      DI(0) => \r_Count_reg[23]_47\(0),
      O(3) => \r_BCD_Num_reg[24]_i_54_n_4\,
      O(2) => \r_BCD_Num_reg[24]_i_54_n_5\,
      O(1) => \r_BCD_Num_reg[24]_i_54_n_6\,
      O(0) => \r_BCD_Num_reg[24]_21\(0),
      S(3 downto 0) => \r_Count_reg[23]_48\(3 downto 0)
    );
\r_BCD_Num_reg[24]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_91_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_55_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_55_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_55_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_97_n_0\,
      DI(2) => \r_BCD_Num[31]_i_254_n_0\,
      DI(1) => \r_BCD_Num[24]_i_98_n_0\,
      DI(0) => \r_BCD_Num[24]_i_8_n_0\,
      O(3) => \r_BCD_Num_reg[24]_i_55_n_4\,
      O(2) => \r_BCD_Num_reg[24]_i_55_n_5\,
      O(1) => \r_BCD_Num_reg[24]_i_55_n_6\,
      O(0) => \r_BCD_Num_reg[24]_16\(0),
      S(3) => \r_BCD_Num[24]_i_99_n_0\,
      S(2) => \r_BCD_Num[24]_i_100_n_0\,
      S(1) => \r_BCD_Num[24]_i_101_n_0\,
      S(0) => \r_BCD_Num[24]_i_102_n_0\
    );
\r_BCD_Num_reg[24]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[24]_i_6_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_6_n_3\,
      CYINIT => '1',
      DI(3) => \r_BCD_Num[24]_i_7_n_0\,
      DI(2) => \r_BCD_Num[24]_i_8_n_0\,
      DI(1) => \r_BCD_Num[24]_i_9_n_0\,
      DI(0) => \r_BCD_Num[24]_i_10_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[27]\(2 downto 0),
      O(0) => w_Hours_2nd_Digit1(0),
      S(3) => \r_BCD_Num[24]_i_11_n_0\,
      S(2) => \r_BCD_Num[24]_i_12_n_0\,
      S(1) => \r_BCD_Num[24]_i_13_n_0\,
      S(0) => \r_BCD_Num[24]_i_14_n_0\
    );
\r_BCD_Num_reg[24]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_41_n_0\,
      CO(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_81_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[24]_i_81_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_BCD_Num_reg[24]_23\(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count_reg[23]_51\(0)
    );
\r_BCD_Num_reg[24]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_39_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[24]_i_82_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[24]_19\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_82_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[24]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_109_n_0\,
      CO(3) => \r_BCD_Num_reg[24]_i_90_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_90_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_90_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[24]_20\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0)
    );
\r_BCD_Num_reg[24]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[24]_i_91_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_91_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_91_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_118_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \r_BCD_Num_reg[24]_15\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[24]_i_91_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[24]_i_119_n_0\,
      S(2) => \r_BCD_Num[24]_i_120_n_0\,
      S(1) => \r_BCD_Num[24]_i_121_n_0\,
      S(0) => \r_BCD_Num[24]_i_122_n_0\
    );
\r_BCD_Num_reg[27]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[24]_i_6_n_0\,
      CO(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[27]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \^r_bcd_num_reg[27]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \r_BCD_Num[27]_i_19_n_0\
    );
\r_BCD_Num_reg[30]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_123_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_108_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_108_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_108_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_108_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_63\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_reg[30]_4\(2 downto 0),
      O(0) => \r_BCD_Num_reg[30]_i_108_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_64\(3 downto 0)
    );
\r_BCD_Num_reg[30]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_141_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_123_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_123_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_123_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_61\(2 downto 0),
      DI(0) => \r_BCD_Num[30]_i_145_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_123_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_62\(2 downto 0),
      S(0) => \r_BCD_Num[30]_i_149_n_0\
    );
\r_BCD_Num_reg[30]_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_160_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_141_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_141_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_141_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_141_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_161_n_0\,
      DI(2) => \r_BCD_Num[30]_i_162_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_34\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_141_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[30]_i_165_n_0\,
      S(2) => \r_BCD_Num[30]_i_166_n_0\,
      S(1) => \r_BCD_Num[30]_i_167_n_0\,
      S(0) => \r_Count_reg[23]_60\(0)
    );
\r_BCD_Num_reg[30]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_35_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_15_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_15_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_15_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_84\(1 downto 0),
      DI(1) => \r_BCD_Num[30]_i_38_n_0\,
      DI(0) => \r_BCD_Num[30]_i_39_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_85\(1 downto 0),
      S(1) => \r_BCD_Num[30]_i_42_n_0\,
      S(0) => \r_BCD_Num[30]_i_43_n_0\
    );
\r_BCD_Num_reg[30]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[30]_i_160_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_160_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_160_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_160_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_59\(1 downto 0),
      DI(1) => \r_BCD_Num[30]_i_184_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_160_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \r_BCD_Num[30]_i_187_n_0\,
      S(0) => \r_BCD_Num[30]_i_188_n_0\
    );
\r_BCD_Num_reg[30]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[30]_i_169_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_169_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_169_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_77_n_0\,
      DI(2) => \r_BCD_Num[30]_i_189_n_0\,
      DI(1) => \r_BCD_Num[30]_i_79_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \NLW_r_BCD_Num_reg[30]_i_169_O_UNCONNECTED\(3 downto 1),
      O(0) => \^r_bcd_num_reg[30]_7\(0),
      S(3) => \r_BCD_Num[30]_i_190_n_0\,
      S(2) => \r_BCD_Num[30]_i_191_n_0\,
      S(1) => \r_BCD_Num[30]_i_192_n_0\,
      S(0) => \r_BCD_Num[30]_i_193_n_0\
    );
\r_BCD_Num_reg[30]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_67_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_35_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_35_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_35_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_68_n_0\,
      DI(2) => \r_BCD_Num[30]_i_69_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_35\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[30]_i_72_n_0\,
      S(2) => \r_BCD_Num[30]_i_73_n_0\,
      S(1) => \r_BCD_Num[30]_i_74_n_0\,
      S(0) => \r_Count_reg[23]_83\(0)
    );
\r_BCD_Num_reg[30]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[30]_i_44_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_44_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_44_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_77_n_0\,
      DI(2) => \r_BCD_Num[30]_i_78_n_0\,
      DI(1) => \r_BCD_Num[30]_i_79_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_reg[30]_10\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[30]_i_44_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[30]_i_80_n_0\,
      S(2) => \r_BCD_Num[30]_i_81_n_0\,
      S(1) => \r_BCD_Num[30]_i_82_n_0\,
      S(0) => \r_BCD_Num[30]_i_83_n_0\
    );
\r_BCD_Num_reg[30]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_76_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_45_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_45_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_45_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_65\(0),
      DI(2) => \r_Count_reg[23]_65\(0),
      DI(1) => \r_Count_reg[23]_65\(0),
      DI(0) => \r_Count_reg[23]_65\(0),
      O(3 downto 1) => \^r_bcd_num_reg[30]_8\(2 downto 0),
      O(0) => \r_BCD_Num_reg[30]_i_45_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_68\(3 downto 0)
    );
\r_BCD_Num_reg[30]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_15_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_5_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_5_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_86\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_reg[30]\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[30]_i_5_O_UNCONNECTED\(0),
      S(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0)
    );
\r_BCD_Num_reg[30]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[30]_i_67_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_67_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_67_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_67_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_81\(1 downto 0),
      DI(1) => \r_BCD_Num[30]_i_103_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_67_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_82\(1 downto 0),
      S(1) => \r_BCD_Num[30]_i_106_n_0\,
      S(0) => \r_BCD_Num[30]_i_107_n_0\
    );
\r_BCD_Num_reg[30]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_108_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_76_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_76_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_76_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_76_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_65\(0),
      DI(2) => \r_Count_reg[23]_65\(0),
      DI(1) => \r_Count_reg[23]_65\(0),
      DI(0) => \r_Count_reg[23]_66\(0),
      O(3) => \r_BCD_Num_reg[30]_i_76_n_4\,
      O(2) => \r_BCD_Num_reg[30]_i_76_n_5\,
      O(1) => \r_BCD_Num_reg[30]_i_76_n_6\,
      O(0) => \r_BCD_Num_reg[30]_16\(0),
      S(3 downto 0) => \r_Count_reg[23]_67\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_5_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_11_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_11_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_11_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0),
      O(3 downto 0) => \^r_bcd_num_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_48_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_13_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_i_13_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_13_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_BCD_Num[31]_i_49_n_0\,
      DI(1) => \r_BCD_Num[31]_i_50_n_0\,
      DI(0) => \r_BCD_Num[31]_i_51_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[31]_i_52_n_0\,
      S(1) => \r_BCD_Num[31]_i_53_n_0\,
      S(0) => \r_BCD_Num[31]_i_54_n_0\
    );
\r_BCD_Num_reg[31]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_252_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_160_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_160_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_160_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_253_n_0\,
      DI(2) => \r_BCD_Num[31]_i_254_n_0\,
      DI(1) => \r_BCD_Num[31]_i_255_n_0\,
      DI(0) => \r_BCD_Num[24]_i_8_n_0\,
      O(3) => \r_BCD_Num_reg[31]_i_160_n_4\,
      O(2) => \r_BCD_Num_reg[31]_i_160_n_5\,
      O(1) => \r_BCD_Num_reg[31]_i_160_n_6\,
      O(0) => \r_BCD_Num_reg[30]_15\(0),
      S(3) => \r_BCD_Num[31]_i_256_n_0\,
      S(2) => \r_BCD_Num[31]_i_257_n_0\,
      S(1) => \r_BCD_Num[31]_i_258_n_0\,
      S(0) => \r_BCD_Num[31]_i_259_n_0\
    );
\r_BCD_Num_reg[31]_i_178\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_262_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_178_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_178_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_178_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_178_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_267_n_0\,
      DI(2 downto 0) => \r_Count_reg[23]_36\(2 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_37\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_271_n_0\,
      S(2) => \r_BCD_Num[31]_i_272_n_0\,
      S(1 downto 0) => \r_Count_reg[23]_96\(1 downto 0)
    );
\r_BCD_Num_reg[31]_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_282_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_194_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_194_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_194_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_194_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_283_n_0\,
      DI(2) => \r_BCD_Num[31]_i_284_n_0\,
      DI(1) => \r_BCD_Num[31]_i_285_n_0\,
      DI(0) => \r_BCD_Num[31]_i_286_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_194_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_287_n_0\,
      S(2) => \r_BCD_Num[31]_i_288_n_0\,
      S(1) => \r_BCD_Num[31]_i_289_n_0\,
      S(0) => \r_BCD_Num[31]_i_290_n_0\
    );
\r_BCD_Num_reg[31]_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_351_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_247_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_reg[30]_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_247_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[31]_i_248\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_352_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_248_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[30]_12\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_248_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_248_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_353_n_0\,
      DI(0) => \r_BCD_Num[24]_i_7_n_0\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_248_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_bcd_num_reg[30]_6\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_354_n_0\,
      S(0) => \r_BCD_Num[31]_i_355_n_0\
    );
\r_BCD_Num_reg[31]_i_249\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_249_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_1\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_249_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_249_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_8\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_356_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_249_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_10\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_249_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_357_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_250\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_250_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_8\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_250_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_250_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_6\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_250_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_9\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_250_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_358_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_251\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_251_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_6\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_251_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_251_n_3\,
      CYINIT => \^r_bcd_num_reg[30]_5\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_359_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_251_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_7\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_251_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_360_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_252\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_252_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_252_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_252_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_252_n_3\,
      CYINIT => '0',
      DI(3) => w_Hours(1),
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_reg[30]_3\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_252_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[31]_i_362_n_0\,
      S(2) => \r_BCD_Num[31]_i_363_n_0\,
      S(1) => \r_BCD_Num[31]_i_364_n_0\,
      S(0) => \r_BCD_Num[31]_i_365_n_0\
    );
\r_BCD_Num_reg[31]_i_260\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_366_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_260_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_reg[30]_5\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_260_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[31]_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_368_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_262_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_262_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_262_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_262_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_94\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_36\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_95\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_275\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_280_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_275_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_275_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_275_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_275_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_77\,
      DI(2) => \r_Count_reg[23]_77\,
      DI(1) => \r_Count_reg[23]_77\,
      DI(0) => \r_Count_reg[23]_77\,
      O(3 downto 0) => \^r_bcd_num_reg[31]_5\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_79\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_276\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_276_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_23\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_276_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_276_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_3\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_387_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_276_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_24\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_276_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_388_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_277\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_277_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_21\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_277_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_277_n_3\,
      CYINIT => \r_BCD_Num_reg[31]_i_281_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_389_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_277_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[31]_4\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_277_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_390_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_278\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_275_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_278_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[31]_i_278_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count_reg[23]_77\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_278_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_reg[31]_33\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[23]_80\(1 downto 0)
    );
\r_BCD_Num_reg[31]_i_279\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_279_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_25\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_279_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_279_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_23\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_279_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_26\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_279_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_393_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_280\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_381_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_280_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_280_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_280_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_280_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_77\,
      DI(2) => \r_Count_reg[23]_77\,
      DI(1) => \r_Count_reg[23]_77\,
      DI(0) => \r_Count_reg[23]_77\,
      O(3) => \r_BCD_Num_reg[31]_i_280_n_4\,
      O(2) => \r_BCD_Num_reg[31]_i_280_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[31]_32\(1 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_78\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_281\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_281_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[31]_i_281_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[31]_i_281_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_281_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_19\(0),
      DI(3) => '0',
      DI(2) => \r_BCD_Num[31]_i_398_n_0\,
      DI(1) => \r_BCD_Num[31]_i_399_n_0\,
      DI(0) => '0',
      O(3) => \NLW_r_BCD_Num_reg[31]_i_281_O_UNCONNECTED\(3),
      O(2 downto 1) => \r_BCD_Num_reg[31]_20\(1 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_281_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \r_BCD_Num[31]_i_400_n_0\,
      S(1) => \r_BCD_Num[31]_i_401_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_282\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_402_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_282_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_282_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_282_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_282_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_403_n_0\,
      DI(2) => \r_BCD_Num[31]_i_404_n_0\,
      DI(1) => \r_BCD_Num[31]_i_405_n_0\,
      DI(0) => \r_BCD_Num[31]_i_406_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_282_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_407_n_0\,
      S(2) => \r_BCD_Num[31]_i_408_n_0\,
      S(1) => \r_BCD_Num[31]_i_409_n_0\,
      S(0) => \r_BCD_Num[31]_i_410_n_0\
    );
\r_BCD_Num_reg[31]_i_351\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_466_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_351_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_351_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_351_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_351_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_467_n_0\,
      DI(2) => \r_BCD_Num[24]_i_7_n_0\,
      DI(1) => \r_BCD_Num[31]_i_468_n_0\,
      DI(0) => \r_BCD_Num[31]_i_166_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[30]_14\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_469_n_0\,
      S(2) => \r_BCD_Num[31]_i_470_n_0\,
      S(1) => \r_BCD_Num[31]_i_471_n_0\,
      S(0) => \r_BCD_Num[31]_i_472_n_0\
    );
\r_BCD_Num_reg[31]_i_352\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_473_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_352_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_352_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_352_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_352_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_474_n_0\,
      DI(2) => \r_BCD_Num[31]_i_254_n_0\,
      DI(1) => \r_BCD_Num[31]_i_475_n_0\,
      DI(0) => \r_BCD_Num[24]_i_8_n_0\,
      O(3) => \r_BCD_Num_reg[31]_i_352_n_4\,
      O(2) => \r_BCD_Num_reg[31]_i_352_n_5\,
      O(1) => \r_BCD_Num_reg[31]_i_352_n_6\,
      O(0) => \r_BCD_Num_reg[30]_11\(0),
      S(3) => \r_BCD_Num[31]_i_476_n_0\,
      S(2) => \r_BCD_Num[31]_i_477_n_0\,
      S(1) => \r_BCD_Num[31]_i_478_n_0\,
      S(0) => \r_BCD_Num[31]_i_479_n_0\
    );
\r_BCD_Num_reg[31]_i_366\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_480_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_366_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_366_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_366_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_366_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_481_n_0\,
      DI(2) => \r_BCD_Num[24]_i_7_n_0\,
      DI(1) => \r_BCD_Num[31]_i_482_n_0\,
      DI(0) => \r_BCD_Num[31]_i_166_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[30]_0\(2 downto 0),
      O(0) => \r_BCD_Num_reg[31]_i_366_n_7\,
      S(3) => \r_BCD_Num[31]_i_483_n_0\,
      S(2) => \r_BCD_Num[31]_i_484_n_0\,
      S(1) => \r_BCD_Num[31]_i_485_n_0\,
      S(0) => \r_BCD_Num[31]_i_486_n_0\
    );
\r_BCD_Num_reg[31]_i_368\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_488_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_368_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_368_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_368_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_368_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_35\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_381\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_501_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_381_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_381_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_381_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_381_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_73\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_31\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_76\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_402\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_512_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_402_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_402_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_402_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_402_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_513_n_0\,
      DI(2) => \r_BCD_Num[31]_i_514_n_0\,
      DI(1) => \r_BCD_Num[31]_i_515_n_0\,
      DI(0) => \r_BCD_Num[31]_i_516_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_402_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_517_n_0\,
      S(2) => \r_BCD_Num[31]_i_518_n_0\,
      S(1) => \r_BCD_Num[31]_i_519_n_0\,
      S(0) => \r_BCD_Num[31]_i_520_n_0\
    );
\r_BCD_Num_reg[31]_i_466\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_466_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_466_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_466_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_466_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_77_n_0\,
      DI(2) => \r_BCD_Num[31]_i_573_n_0\,
      DI(1) => \r_BCD_Num[30]_i_79_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \r_BCD_Num_reg[30]_13\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_466_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[31]_i_574_n_0\,
      S(2) => \r_BCD_Num[31]_i_575_n_0\,
      S(1) => \r_BCD_Num[31]_i_576_n_0\,
      S(0) => \r_BCD_Num[31]_i_577_n_0\
    );
\r_BCD_Num_reg[31]_i_473\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_473_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_473_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_473_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_473_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_578_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_reg[30]_1\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_473_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[31]_i_579_n_0\,
      S(2) => \r_BCD_Num[31]_i_580_n_0\,
      S(1) => \r_BCD_Num[31]_i_581_n_0\,
      S(0) => \r_BCD_Num[31]_i_582_n_0\
    );
\r_BCD_Num_reg[31]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_92_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_48_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_48_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_48_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_93_n_0\,
      DI(2) => \r_BCD_Num[31]_i_94_n_0\,
      DI(1) => \r_BCD_Num[31]_i_95_n_0\,
      DI(0) => \r_BCD_Num[31]_i_96_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_97_n_0\,
      S(2) => \r_BCD_Num[31]_i_98_n_0\,
      S(1) => \r_BCD_Num[31]_i_99_n_0\,
      S(0) => \r_BCD_Num[31]_i_100_n_0\
    );
\r_BCD_Num_reg[31]_i_480\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_480_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_480_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_480_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_480_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_77_n_0\,
      DI(2) => \r_BCD_Num[31]_i_583_n_0\,
      DI(1) => \r_BCD_Num[30]_i_79_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_480_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_584_n_0\,
      S(2) => \r_BCD_Num[31]_i_585_n_0\,
      S(1) => \r_BCD_Num[31]_i_586_n_0\,
      S(0) => \r_BCD_Num[31]_i_587_n_0\
    );
\r_BCD_Num_reg[31]_i_488\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_11_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_488_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_488_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_488_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_488_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_34\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_91\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_501\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_601_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_501_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_501_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_501_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_501_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_73\(0),
      DI(2 downto 1) => \r_Count_reg[23]_74\(1 downto 0),
      DI(0) => \r_BCD_Num[31]_i_604_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[31]_30\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_75\(2 downto 0),
      S(0) => \r_BCD_Num[31]_i_608_n_0\
    );
\r_BCD_Num_reg[31]_i_510\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_510_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_12\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_510_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_510_n_3\,
      CYINIT => \r_BCD_Num_reg[31]_i_611_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_612_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_510_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[31]_2\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_510_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_613_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_511\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_511_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_17\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_511_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_511_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_15\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_614_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_511_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_18\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_511_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_615_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_512\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_616_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_512_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_512_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_512_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_512_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_617_n_0\,
      DI(2) => \r_BCD_Num[31]_i_618_n_0\,
      DI(1) => \r_BCD_Num[31]_i_619_n_0\,
      DI(0) => \r_BCD_Num[31]_i_620_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_512_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_621_n_0\,
      S(2) => \r_BCD_Num[31]_i_622_n_0\,
      S(1) => \r_BCD_Num[31]_i_623_n_0\,
      S(0) => \r_BCD_Num[31]_i_624_n_0\
    );
\r_BCD_Num_reg[31]_i_601\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_80_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_601_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_601_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_601_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_601_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_604_n_0\,
      DI(2 downto 0) => \r_Count_reg[23]_27\(2 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_29\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_657_n_0\,
      S(2) => \r_BCD_Num[31]_i_658_n_0\,
      S(1 downto 0) => \r_Count_reg[23]_72\(1 downto 0)
    );
\r_BCD_Num_reg[31]_i_609\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_609_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_15\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_609_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_609_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_13\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_609_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_16\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_609_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_661_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_610\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_610_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_13\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_610_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_610_n_3\,
      CYINIT => \^r_bcd_num_reg[30]_2\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_662_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_610_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_14\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_610_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_663_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_611\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_611_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[31]_i_611_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[31]_i_611_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_611_n_3\,
      CYINIT => \^r_bcd_num_reg[30]_12\(0),
      DI(3) => '0',
      DI(2) => \r_BCD_Num[31]_i_664_n_0\,
      DI(1) => \r_BCD_Num[31]_i_665_n_0\,
      DI(0) => '0',
      O(3) => \NLW_r_BCD_Num_reg[31]_i_611_O_UNCONNECTED\(3),
      O(2 downto 1) => \r_BCD_Num_reg[31]_11\(1 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_611_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \r_BCD_Num[31]_i_666_n_0\,
      S(1) => \r_BCD_Num[31]_i_667_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_616\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_616_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_616_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_616_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_616_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_668_n_0\,
      DI(2) => \r_BCD_Num[31]_i_669_n_0\,
      DI(1) => \r_BCD_Num[31]_i_670_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_616_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_671_n_0\,
      S(2) => \r_BCD_Num[31]_i_672_n_0\,
      S(1) => \r_BCD_Num[31]_i_673_n_0\,
      S(0) => \r_BCD_Num[31]_i_674_n_0\
    );
\r_BCD_Num_reg[31]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_84_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_80_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_80_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_80_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_80_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_70\(2 downto 0),
      DI(0) => \r_Count_reg[23]_65\(2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_28\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_160_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_81_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_19\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_81_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_161_n_0\,
      DI(0) => \r_BCD_Num[24]_i_7_n_0\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_81_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[30]_9\(0),
      O(0) => \r_BCD_Num_reg[31]_i_81_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_162_n_0\,
      S(0) => \r_BCD_Num[31]_i_163_n_0\
    );
\r_BCD_Num_reg[31]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_83_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_82_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_reg[31]_3\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_82_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[31]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_44_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_83_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_83_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_83_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_164_n_0\,
      DI(2) => \r_BCD_Num[24]_i_7_n_0\,
      DI(1) => \r_BCD_Num[31]_i_165_n_0\,
      DI(0) => \r_BCD_Num[31]_i_166_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[31]_22\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_167_n_0\,
      S(2) => \r_BCD_Num[31]_i_168_n_0\,
      S(1) => \r_BCD_Num[31]_i_169_n_0\,
      S(0) => \r_BCD_Num[31]_i_170_n_0\
    );
\r_BCD_Num_reg[31]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_45_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_84_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_84_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_84_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_65\(2 downto 0),
      DI(0) => \r_Count_reg[23]_65\(0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_27\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_87_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_86_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[31]_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count_reg[23]_99\(0),
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_86_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_reg[31]_39\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[23]_100\(1 downto 0)
    );
\r_BCD_Num_reg[31]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_178_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_87_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_87_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_87_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_97\(2 downto 0),
      DI(0) => \r_BCD_Num[31]_i_189_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[31]_38\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_98\(2 downto 0),
      S(0) => \r_BCD_Num[31]_i_193_n_0\
    );
\r_BCD_Num_reg[31]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_194_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_92_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_92_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_92_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_195_n_0\,
      DI(2) => \r_BCD_Num[31]_i_196_n_0\,
      DI(1) => \r_BCD_Num[31]_i_197_n_0\,
      DI(0) => \r_BCD_Num[31]_i_198_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_92_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_199_n_0\,
      S(2) => \r_BCD_Num[31]_i_200_n_0\,
      S(1) => \r_BCD_Num[31]_i_201_n_0\,
      S(0) => \r_BCD_Num[31]_i_202_n_0\
    );
\r_BCD_Num_reg[6]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_206_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_102_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_102_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_102_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_102_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_207_n_0\,
      DI(2) => \r_BCD_Num[6]_i_208_n_0\,
      DI(1) => \r_BCD_Num[6]_i_209_n_0\,
      DI(0) => \r_BCD_Num[6]_i_210_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[6]_9\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_211_n_0\,
      S(2) => \r_BCD_Num[6]_i_212_n_0\,
      S(1) => \r_BCD_Num[6]_i_213_n_0\,
      S(0) => \r_BCD_Num[6]_i_214_n_0\
    );
\r_BCD_Num_reg[6]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_102_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[6]_i_103_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[6]_i_103_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_103_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[6]_i_215_n_0\,
      DI(0) => \r_BCD_Num[6]_i_216_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[6]_i_103_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[6]_10\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[6]_i_217_n_0\,
      S(1) => \r_BCD_Num[6]_i_218_n_0\,
      S(0) => \r_BCD_Num[6]_i_219_n_0\
    );
\r_BCD_Num_reg[6]_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_220_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_104_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_104_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_104_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_104_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_221_n_0\,
      DI(2) => \r_BCD_Num[6]_i_222_n_0\,
      DI(1) => \r_BCD_Num[6]_i_223_n_0\,
      DI(0) => \r_BCD_Num[6]_i_224_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_104_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_225_n_0\,
      S(2) => \r_BCD_Num[6]_i_226_n_0\,
      S(1) => \r_BCD_Num[6]_i_227_n_0\,
      S(0) => \r_BCD_Num[6]_i_228_n_0\
    );
\r_BCD_Num_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_33_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_12_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_12_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_12_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_34_n_0\,
      DI(2) => \r_BCD_Num[6]_i_35_n_0\,
      DI(1) => \r_BCD_Num[6]_i_36_n_0\,
      DI(0) => \r_BCD_Num[6]_i_37_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[7]\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[6]_i_12_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[6]_i_38_n_0\,
      S(2) => \r_BCD_Num[6]_i_39_n_0\,
      S(1) => \r_BCD_Num[6]_i_40_n_0\,
      S(0) => \r_BCD_Num[6]_i_41_n_0\
    );
\r_BCD_Num_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_48_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[6]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[6]_i_15_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[6]_i_49_n_0\,
      DI(0) => \r_BCD_Num[6]_i_50_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \r_BCD_Num[6]_i_51_n_0\,
      S(0) => \r_BCD_Num[6]_i_52_n_0\
    );
\r_BCD_Num_reg[6]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_261_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_155_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_155_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_155_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_155_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[1]_1\(3 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_155_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[3]_5\(3 downto 0)
    );
\r_BCD_Num_reg[6]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_270_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_166_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_166_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_166_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_166_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_106_n_0\,
      DI(2) => \r_BCD_Num[8]_i_107_n_0\,
      DI(1) => \r_BCD_Num[8]_i_108_n_0\,
      DI(0) => \r_BCD_Num[8]_i_109_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_166_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_166_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_166_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_166_n_7\,
      S(3) => \r_BCD_Num[6]_i_271_n_0\,
      S(2) => \r_BCD_Num[6]_i_272_n_0\,
      S(1) => \r_BCD_Num[6]_i_273_n_0\,
      S(0) => \r_BCD_Num[6]_i_274_n_0\
    );
\r_BCD_Num_reg[6]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_275_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_169_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_169_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_169_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_115_n_0\,
      DI(2) => \r_BCD_Num[6]_i_276_n_0\,
      DI(1 downto 0) => \^axi_rdata_reg[3]\(3 downto 2),
      O(3) => \r_BCD_Num_reg[6]_i_169_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_169_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[6]_6\(1 downto 0),
      S(3) => \r_BCD_Num[6]_i_277_n_0\,
      S(2) => \r_BCD_Num[6]_i_278_n_0\,
      S(1) => \r_BCD_Num[6]_i_279_n_0\,
      S(0) => \r_BCD_Num[6]_i_280_n_0\
    );
\r_BCD_Num_reg[6]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_281_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_170_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_170_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_170_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[15]\(0),
      DI(2 downto 0) => \^axi_rdata_reg[11]\(3 downto 1),
      O(3) => \r_BCD_Num_reg[6]_i_170_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_170_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[6]_2\(1 downto 0),
      S(3) => \r_BCD_Num[6]_i_282_n_0\,
      S(2) => \r_BCD_Num[6]_i_283_n_0\,
      S(1) => \r_BCD_Num[6]_i_284_n_0\,
      S(0) => \r_BCD_Num[6]_i_285_n_0\
    );
\r_BCD_Num_reg[6]_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_83_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_195_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[6]_i_195_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[6]_i_195_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_195_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[23]\(0),
      DI(1 downto 0) => \^axi_rdata_reg[22]\(2 downto 1),
      O(3) => \NLW_r_BCD_Num_reg[6]_i_195_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[6]_i_195_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_195_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_195_n_7\,
      S(3) => '1',
      S(2) => \r_BCD_Num[6]_i_286_n_0\,
      S(1) => \r_BCD_Num[6]_i_287_n_0\,
      S(0) => \r_BCD_Num[6]_i_288_n_0\
    );
\r_BCD_Num_reg[6]_i_196\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_82_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_196_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_196_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_196_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_196_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_126_n_0\,
      DI(2) => \r_BCD_Num[8]_i_127_n_0\,
      DI(1) => \r_BCD_Num[8]_i_128_n_0\,
      DI(0) => \r_BCD_Num[8]_i_129_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_196_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_196_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_196_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_196_n_7\,
      S(3) => \r_BCD_Num[6]_i_289_n_0\,
      S(2) => \r_BCD_Num[6]_i_290_n_0\,
      S(1) => \r_BCD_Num[6]_i_291_n_0\,
      S(0) => \r_BCD_Num[6]_i_292_n_0\
    );
\r_BCD_Num_reg[6]_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_302_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_206_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_206_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_206_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_206_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_303_n_0\,
      DI(2) => \r_BCD_Num[6]_i_304_n_0\,
      DI(1) => \r_BCD_Num[6]_i_305_n_0\,
      DI(0) => \r_BCD_Num[6]_i_306_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[6]_8\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_307_n_0\,
      S(2) => \r_BCD_Num[6]_i_308_n_0\,
      S(1) => \r_BCD_Num[6]_i_309_n_0\,
      S(0) => \r_BCD_Num[6]_i_310_n_0\
    );
\r_BCD_Num_reg[6]_i_220\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_316_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_220_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_220_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_220_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_220_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_317_n_0\,
      DI(2) => \r_BCD_Num[6]_i_318_n_0\,
      DI(1) => \r_BCD_Num[6]_i_319_n_0\,
      DI(0) => \r_BCD_Num[6]_i_320_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_220_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_321_n_0\,
      S(2) => \r_BCD_Num[6]_i_322_n_0\,
      S(1) => \r_BCD_Num[6]_i_323_n_0\,
      S(0) => \r_BCD_Num[6]_i_324_n_0\
    );
\r_BCD_Num_reg[6]_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_261_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_261_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_261_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_261_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[4]_3\(0),
      DI(2) => \r_BCD_Num[6]_i_349_n_0\,
      DI(1) => \r_BCD_Num[6]_i_350_n_0\,
      DI(0) => \r_BCD_Num[6]_i_351_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_261_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count_reg[0]_1\(0),
      S(2) => \r_BCD_Num[6]_i_353_n_0\,
      S(1) => \r_BCD_Num[6]_i_354_n_0\,
      S(0) => \r_BCD_Num[6]_i_355_n_0\
    );
\r_BCD_Num_reg[6]_i_270\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_356_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_270_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_270_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_270_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_270_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_143_n_0\,
      DI(2) => \r_BCD_Num[8]_i_144_n_0\,
      DI(1) => \r_BCD_Num[8]_i_145_n_0\,
      DI(0) => \r_BCD_Num[8]_i_146_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[6]_4\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_357_n_0\,
      S(2) => \r_BCD_Num[6]_i_358_n_0\,
      S(1) => \r_BCD_Num[6]_i_359_n_0\,
      S(0) => \r_BCD_Num[6]_i_360_n_0\
    );
\r_BCD_Num_reg[6]_i_275\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_275_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_275_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_275_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_275_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^axi_rdata_reg[3]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \r_BCD_Num_reg[6]_5\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[6]_i_275_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[6]_i_361_n_0\,
      S(2) => \r_BCD_Num[6]_i_362_n_0\,
      S(1) => \r_BCD_Num[6]_i_363_n_0\,
      S(0) => \r_BCD_Num[6]_i_364_n_0\
    );
\r_BCD_Num_reg[6]_i_281\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_365_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_281_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_281_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_281_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_281_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[11]\(0),
      DI(2 downto 0) => \^di\(3 downto 1),
      O(3 downto 0) => \r_BCD_Num_reg[6]_1\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_366_n_0\,
      S(2) => \r_BCD_Num[6]_i_367_n_0\,
      S(1) => \r_BCD_Num[6]_i_368_n_0\,
      S(0) => \r_BCD_Num[6]_i_369_n_0\
    );
\r_BCD_Num_reg[6]_i_302\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_12_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_302_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_302_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_302_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_302_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_377_n_0\,
      DI(2) => \r_BCD_Num[6]_i_378_n_0\,
      DI(1) => \r_BCD_Num[6]_i_379_n_0\,
      DI(0) => \r_BCD_Num[6]_i_380_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[6]_7\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_381_n_0\,
      S(2) => \r_BCD_Num[6]_i_382_n_0\,
      S(1) => \r_BCD_Num[6]_i_383_n_0\,
      S(0) => \r_BCD_Num[6]_i_384_n_0\
    );
\r_BCD_Num_reg[6]_i_311\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_313_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_311_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_311_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_311_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_311_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[22]\(1),
      DI(2) => \r_BCD_Num[6]_i_390_n_0\,
      DI(1) => \r_BCD_Num[6]_i_391_n_0\,
      DI(0) => \r_BCD_Num[6]_i_392_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_311_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_311_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_311_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_311_n_7\,
      S(3) => \r_BCD_Num[6]_i_393_n_0\,
      S(2) => \r_BCD_Num[6]_i_394_n_0\,
      S(1) => \r_BCD_Num[6]_i_395_n_0\,
      S(0) => \r_BCD_Num[6]_i_396_n_0\
    );
\r_BCD_Num_reg[6]_i_312\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_385_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_312_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[6]_i_312_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[6]_i_312_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_312_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[23]\(0),
      DI(1) => \^axi_rdata_reg[22]\(2),
      DI(0) => \r_BCD_Num[6]_i_397_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[6]_i_312_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[6]_i_312_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_312_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_312_n_7\,
      S(3) => '1',
      S(2) => \r_BCD_Num[6]_i_398_n_0\,
      S(1) => \r_BCD_Num[6]_i_399_n_0\,
      S(0) => \r_BCD_Num[6]_i_400_n_0\
    );
\r_BCD_Num_reg[6]_i_313\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_196_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_313_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_313_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_313_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_313_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_140_n_0\,
      DI(2) => \r_BCD_Num[16]_i_141_n_0\,
      DI(1) => \r_BCD_Num[16]_i_142_n_0\,
      DI(0) => \r_BCD_Num[16]_i_143_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_313_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_313_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_313_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_313_n_7\,
      S(3) => \r_BCD_Num[6]_i_401_n_0\,
      S(2) => \r_BCD_Num[6]_i_402_n_0\,
      S(1) => \r_BCD_Num[6]_i_403_n_0\,
      S(0) => \r_BCD_Num[6]_i_404_n_0\
    );
\r_BCD_Num_reg[6]_i_314\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_311_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[6]_i_314_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[6]_i_314_n_1\,
      CO(1) => \NLW_r_BCD_Num_reg[6]_i_314_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[6]_i_314_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^axi_rdata_reg[23]\(0),
      DI(0) => \^axi_rdata_reg[22]\(2),
      O(3 downto 2) => \NLW_r_BCD_Num_reg[6]_i_314_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[6]_i_314_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_314_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[6]_i_405_n_0\,
      S(0) => \r_BCD_Num[6]_i_406_n_0\
    );
\r_BCD_Num_reg[6]_i_316\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_407_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_316_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_316_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_316_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_316_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_408_n_0\,
      DI(2) => \r_BCD_Num[6]_i_409_n_0\,
      DI(1) => \r_BCD_Num[6]_i_410_n_0\,
      DI(0) => \r_BCD_Num[6]_i_411_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_316_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_412_n_0\,
      S(2) => \r_BCD_Num[6]_i_413_n_0\,
      S(1) => \r_BCD_Num[6]_i_414_n_0\,
      S(0) => \r_BCD_Num[6]_i_415_n_0\
    );
\r_BCD_Num_reg[6]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_73_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_33_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_33_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_33_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_74_n_0\,
      DI(2) => \r_BCD_Num[6]_i_75_n_0\,
      DI(1) => \r_BCD_Num[6]_i_76_n_0\,
      DI(0) => \r_BCD_Num[6]_i_77_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_78_n_0\,
      S(2) => \r_BCD_Num[6]_i_79_n_0\,
      S(1) => \r_BCD_Num[6]_i_80_n_0\,
      S(0) => \r_BCD_Num[6]_i_81_n_0\
    );
\r_BCD_Num_reg[6]_i_356\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_356_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_356_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_356_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_356_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_160_n_0\,
      DI(2) => \r_BCD_Num[8]_i_161_n_0\,
      DI(1) => \r_BCD_Num[6]_i_430_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_reg[6]_3\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[6]_i_356_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[6]_i_431_n_0\,
      S(2) => \r_BCD_Num[6]_i_432_n_0\,
      S(1) => \r_BCD_Num[6]_i_433_n_0\,
      S(0) => \r_BCD_Num[6]_i_434_n_0\
    );
\r_BCD_Num_reg[6]_i_365\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_435_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_365_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_365_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_365_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_365_n_3\,
      CYINIT => '0',
      DI(3) => \^di\(0),
      DI(2 downto 0) => \^axi_rdata_reg[3]\(3 downto 1),
      O(3) => \^r_bcd_num_reg[6]_0\(0),
      O(2) => \r_BCD_Num_reg[6]_i_365_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_365_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_365_n_7\,
      S(3) => \r_BCD_Num[6]_i_436_n_0\,
      S(2) => \r_BCD_Num[6]_i_437_n_0\,
      S(1) => \r_BCD_Num[6]_i_438_n_0\,
      S(0) => \r_BCD_Num[6]_i_439_n_0\
    );
\r_BCD_Num_reg[6]_i_385\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_84_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_385_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_385_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_385_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_385_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_444_n_0\,
      DI(2) => \r_BCD_Num[6]_i_445_n_0\,
      DI(1) => \r_BCD_Num[16]_i_150_n_0\,
      DI(0) => \r_BCD_Num[16]_i_151_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_385_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_385_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_385_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_385_n_7\,
      S(3) => \r_BCD_Num[6]_i_446_n_0\,
      S(2) => \r_BCD_Num[6]_i_447_n_0\,
      S(1) => \r_BCD_Num[6]_i_448_n_0\,
      S(0) => \r_BCD_Num[6]_i_449_n_0\
    );
\r_BCD_Num_reg[6]_i_407\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_407_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_407_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_407_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_407_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_450_n_0\,
      DI(2) => \r_BCD_Num[6]_i_451_n_0\,
      DI(1) => \r_BCD_Num[6]_i_452_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_407_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_453_n_0\,
      S(2) => \r_BCD_Num[6]_i_454_n_0\,
      S(1) => \r_BCD_Num[6]_i_455_n_0\,
      S(0) => \r_BCD_Num[6]_i_456_n_0\
    );
\r_BCD_Num_reg[6]_i_435\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_435_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_435_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_435_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_435_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[3]\(0),
      DI(2 downto 0) => B"001",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_435_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_461_n_0\,
      S(2) => \r_BCD_Num[6]_i_462_n_0\,
      S(1) => \r_BCD_Num[6]_i_463_n_0\,
      S(0) => \r_BCD_Num[6]_i_464_n_0\
    );
\r_BCD_Num_reg[6]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_104_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_48_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_48_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_48_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_105_n_0\,
      DI(2) => \r_BCD_Num[6]_i_106_n_0\,
      DI(1) => \r_BCD_Num[6]_i_107_n_0\,
      DI(0) => \r_BCD_Num[6]_i_108_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_109_n_0\,
      S(2) => \r_BCD_Num[6]_i_110_n_0\,
      S(1) => \r_BCD_Num[6]_i_111_n_0\,
      S(0) => \r_BCD_Num[6]_i_112_n_0\
    );
\r_BCD_Num_reg[6]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_155_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_73_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_73_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_73_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_156_n_0\,
      DI(2) => \r_BCD_Num[6]_i_157_n_0\,
      DI(1 downto 0) => \r_Count_reg[3]_2\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_73_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_160_n_0\,
      S(2) => \r_BCD_Num[6]_i_161_n_0\,
      S(1) => \r_BCD_Num[6]_i_162_n_0\,
      S(0) => \r_Count_reg[3]_6\(0)
    );
\r_BCD_Num_reg[6]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_90_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_82_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_82_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_82_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_55_n_0\,
      DI(2) => \r_BCD_Num[8]_i_56_n_0\,
      DI(1) => \r_BCD_Num[8]_i_57_n_0\,
      DI(0) => \r_BCD_Num[8]_i_58_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_82_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_82_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_82_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_82_n_7\,
      S(3) => \r_BCD_Num[6]_i_171_n_0\,
      S(2) => \r_BCD_Num[6]_i_172_n_0\,
      S(1) => \r_BCD_Num[6]_i_173_n_0\,
      S(0) => \r_BCD_Num[6]_i_174_n_0\
    );
\r_BCD_Num_reg[6]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_91_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_83_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_83_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_83_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[22]\(0),
      DI(2 downto 0) => \^axi_rdata_reg[19]\(3 downto 1),
      O(3) => \r_BCD_Num_reg[6]_i_83_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_83_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_83_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_83_n_7\,
      S(3) => \r_BCD_Num[6]_i_175_n_0\,
      S(2) => \r_BCD_Num[6]_i_176_n_0\,
      S(1) => \r_BCD_Num[6]_i_177_n_0\,
      S(0) => \r_BCD_Num[6]_i_178_n_0\
    );
\r_BCD_Num_reg[6]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_87_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_84_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_84_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_84_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_67_n_0\,
      DI(2) => \r_BCD_Num[8]_i_68_n_0\,
      DI(1) => \r_BCD_Num[8]_i_69_n_0\,
      DI(0) => \r_BCD_Num[8]_i_70_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_84_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_84_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_84_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_84_n_7\,
      S(3) => \r_BCD_Num[6]_i_179_n_0\,
      S(2) => \r_BCD_Num[6]_i_180_n_0\,
      S(1) => \r_BCD_Num[6]_i_181_n_0\,
      S(0) => \r_BCD_Num[6]_i_182_n_0\
    );
\r_BCD_Num_reg[6]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_166_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_87_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_87_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_87_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_75_n_0\,
      DI(2) => \r_BCD_Num[8]_i_76_n_0\,
      DI(1) => \r_BCD_Num[8]_i_77_n_0\,
      DI(0) => \r_BCD_Num[8]_i_78_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_87_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_87_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_87_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_87_n_7\,
      S(3) => \r_BCD_Num[6]_i_183_n_0\,
      S(2) => \r_BCD_Num[6]_i_184_n_0\,
      S(1) => \r_BCD_Num[6]_i_185_n_0\,
      S(0) => \r_BCD_Num[6]_i_186_n_0\
    );
\r_BCD_Num_reg[6]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_169_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_90_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_90_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_90_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_83_n_0\,
      DI(2) => \r_BCD_Num[8]_i_84_n_0\,
      DI(1) => \r_BCD_Num[8]_i_85_n_0\,
      DI(0) => \r_BCD_Num[8]_i_86_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_90_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_90_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_90_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_90_n_7\,
      S(3) => \r_BCD_Num[6]_i_187_n_0\,
      S(2) => \r_BCD_Num[6]_i_188_n_0\,
      S(1) => \r_BCD_Num[6]_i_189_n_0\,
      S(0) => \r_BCD_Num[6]_i_190_n_0\
    );
\r_BCD_Num_reg[6]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_170_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_91_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_91_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_91_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[19]\(0),
      DI(2 downto 0) => \^axi_rdata_reg[15]\(3 downto 1),
      O(3) => \r_BCD_Num_reg[6]_i_91_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_91_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_91_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_91_n_7\,
      S(3) => \r_BCD_Num[6]_i_191_n_0\,
      S(2) => \r_BCD_Num[6]_i_192_n_0\,
      S(1) => \r_BCD_Num[6]_i_193_n_0\,
      S(0) => \r_BCD_Num[6]_i_194_n_0\
    );
\r_BCD_Num_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_19_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_10_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_10_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_10_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_20_n_0\,
      DI(2) => \r_BCD_Num[8]_i_21_n_0\,
      DI(1) => \r_BCD_Num[8]_i_22_n_0\,
      DI(0) => \r_BCD_Num[8]_i_23_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[8]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[8]_i_24_n_0\,
      S(2) => \r_BCD_Num[8]_i_25_n_0\,
      S(1) => \r_BCD_Num[8]_i_26_n_0\,
      S(0) => \r_BCD_Num[8]_i_27_n_0\
    );
\r_BCD_Num_reg[8]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_142_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_105_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_105_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_105_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_105_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_143_n_0\,
      DI(2) => \r_BCD_Num[8]_i_144_n_0\,
      DI(1) => \r_BCD_Num[8]_i_145_n_0\,
      DI(0) => \r_BCD_Num[8]_i_146_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[8]_5\(3 downto 0),
      S(3) => \r_BCD_Num[8]_i_147_n_0\,
      S(2) => \r_BCD_Num[8]_i_148_n_0\,
      S(1) => \r_BCD_Num[8]_i_149_n_0\,
      S(0) => \r_BCD_Num[8]_i_150_n_0\
    );
\r_BCD_Num_reg[8]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[8]_i_114_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_114_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_114_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^axi_rdata_reg[3]\(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_reg[8]_2\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[8]_i_114_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[8]_i_151_n_0\,
      S(2) => \r_BCD_Num[8]_i_152_n_0\,
      S(1) => \r_BCD_Num[8]_i_153_n_0\,
      S(0) => \r_BCD_Num[8]_i_154_n_0\
    );
\r_BCD_Num_reg[8]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_155_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_121_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_121_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_121_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_121_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[11]\(0),
      DI(2 downto 0) => \^di\(3 downto 1),
      O(3 downto 1) => \^r_bcd_num_reg[8]_3\(2 downto 0),
      O(0) => \r_BCD_Num_reg[8]_i_121_n_7\,
      S(3) => \r_BCD_Num[8]_i_156_n_0\,
      S(2) => \r_BCD_Num[8]_i_157_n_0\,
      S(1) => \r_BCD_Num[8]_i_158_n_0\,
      S(0) => \r_BCD_Num[8]_i_159_n_0\
    );
\r_BCD_Num_reg[8]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[8]_i_142_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_142_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_142_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_142_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_160_n_0\,
      DI(2) => \r_BCD_Num[8]_i_161_n_0\,
      DI(1) => \r_BCD_Num[8]_i_162_n_0\,
      DI(0) => '0',
      O(3) => \^r_bcd_num_reg[8]_0\(2),
      O(2) => \r_BCD_Num_reg[8]_i_142_n_5\,
      O(1 downto 0) => \^r_bcd_num_reg[8]_0\(1 downto 0),
      S(3) => \r_BCD_Num[8]_i_163_n_0\,
      S(2) => \r_BCD_Num[8]_i_164_n_0\,
      S(1) => \r_BCD_Num[8]_i_165_n_0\,
      S(0) => \r_BCD_Num[8]_i_166_n_0\
    );
\r_BCD_Num_reg[8]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_167_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_155_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_155_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_155_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_155_n_3\,
      CYINIT => '0',
      DI(3) => \^di\(0),
      DI(2 downto 0) => \^axi_rdata_reg[3]\(3 downto 1),
      O(3 downto 2) => \^r_bcd_num_reg[8]_1\(1 downto 0),
      O(1) => \r_BCD_Num_reg[8]_i_155_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_155_n_7\,
      S(3) => \r_BCD_Num[8]_i_168_n_0\,
      S(2) => \r_BCD_Num[8]_i_169_n_0\,
      S(1) => \r_BCD_Num[8]_i_170_n_0\,
      S(0) => \r_BCD_Num[8]_i_171_n_0\
    );
\r_BCD_Num_reg[8]_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[8]_i_167_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_167_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_167_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_167_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[3]\(0),
      DI(2 downto 0) => B"001",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[8]_i_167_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_BCD_Num_reg[6]\(0),
      S(3) => \r_BCD_Num[8]_i_172_n_0\,
      S(2) => \r_BCD_Num[8]_i_173_n_0\,
      S(1) => \r_BCD_Num[8]_i_174_n_0\,
      S(0) => \r_BCD_Num[8]_i_175_n_0\
    );
\r_BCD_Num_reg[8]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_39_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_19_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_19_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_19_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_40_n_0\,
      DI(2) => \r_BCD_Num[8]_i_41_n_0\,
      DI(1 downto 0) => \r_Count_reg[3]_1\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[8]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[8]_i_44_n_0\,
      S(2) => \r_BCD_Num[8]_i_45_n_0\,
      S(1) => \r_BCD_Num[8]_i_46_n_0\,
      S(0) => \r_Count_reg[3]_4\(0)
    );
\r_BCD_Num_reg[8]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_36_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_28_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_28_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_28_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_55_n_0\,
      DI(2) => \r_BCD_Num[8]_i_56_n_0\,
      DI(1) => \r_BCD_Num[8]_i_57_n_0\,
      DI(0) => \r_BCD_Num[8]_i_58_n_0\,
      O(3) => \r_BCD_Num_reg[8]_i_28_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_28_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_28_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_28_n_7\,
      S(3) => \r_BCD_Num[8]_i_59_n_0\,
      S(2) => \r_BCD_Num[8]_i_60_n_0\,
      S(1) => \r_BCD_Num[8]_i_61_n_0\,
      S(0) => \r_BCD_Num[8]_i_62_n_0\
    );
\r_BCD_Num_reg[8]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_37_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_29_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_29_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_29_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[22]\(0),
      DI(2 downto 0) => \^axi_rdata_reg[19]\(3 downto 1),
      O(3) => \r_BCD_Num_reg[8]_i_29_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_29_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_29_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_29_n_7\,
      S(3) => \r_BCD_Num[8]_i_63_n_0\,
      S(2) => \r_BCD_Num[8]_i_64_n_0\,
      S(1) => \r_BCD_Num[8]_i_65_n_0\,
      S(0) => \r_BCD_Num[8]_i_66_n_0\
    );
\r_BCD_Num_reg[8]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_33_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_30_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_30_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_30_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_67_n_0\,
      DI(2) => \r_BCD_Num[8]_i_68_n_0\,
      DI(1) => \r_BCD_Num[8]_i_69_n_0\,
      DI(0) => \r_BCD_Num[8]_i_70_n_0\,
      O(3) => \r_BCD_Num_reg[8]_i_30_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_30_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_30_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_30_n_7\,
      S(3) => \r_BCD_Num[8]_i_71_n_0\,
      S(2) => \r_BCD_Num[8]_i_72_n_0\,
      S(1) => \r_BCD_Num[8]_i_73_n_0\,
      S(0) => \r_BCD_Num[8]_i_74_n_0\
    );
\r_BCD_Num_reg[8]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_50_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_33_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_33_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_33_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_75_n_0\,
      DI(2) => \r_BCD_Num[8]_i_76_n_0\,
      DI(1) => \r_BCD_Num[8]_i_77_n_0\,
      DI(0) => \r_BCD_Num[8]_i_78_n_0\,
      O(3) => \r_BCD_Num_reg[8]_i_33_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_33_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_33_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_33_n_7\,
      S(3) => \r_BCD_Num[8]_i_79_n_0\,
      S(2) => \r_BCD_Num[8]_i_80_n_0\,
      S(1) => \r_BCD_Num[8]_i_81_n_0\,
      S(0) => \r_BCD_Num[8]_i_82_n_0\
    );
\r_BCD_Num_reg[8]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_53_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_36_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_36_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_36_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_83_n_0\,
      DI(2) => \r_BCD_Num[8]_i_84_n_0\,
      DI(1) => \r_BCD_Num[8]_i_85_n_0\,
      DI(0) => \r_BCD_Num[8]_i_86_n_0\,
      O(3) => \r_BCD_Num_reg[8]_i_36_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_36_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_36_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_36_n_7\,
      S(3) => \r_BCD_Num[8]_i_87_n_0\,
      S(2) => \r_BCD_Num[8]_i_88_n_0\,
      S(1) => \r_BCD_Num[8]_i_89_n_0\,
      S(0) => \r_BCD_Num[8]_i_90_n_0\
    );
\r_BCD_Num_reg[8]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_54_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_37_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_37_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_37_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[19]\(0),
      DI(2 downto 0) => \^axi_rdata_reg[15]\(3 downto 1),
      O(3) => \r_BCD_Num_reg[8]_i_37_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_37_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_37_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_37_n_7\,
      S(3) => \r_BCD_Num[8]_i_91_n_0\,
      S(2) => \r_BCD_Num[8]_i_92_n_0\,
      S(1) => \r_BCD_Num[8]_i_93_n_0\,
      S(0) => \r_BCD_Num[8]_i_94_n_0\
    );
\r_BCD_Num_reg[8]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_96_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_39_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_39_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_39_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[1]_0\(2 downto 0),
      DI(0) => \r_BCD_Num[8]_i_100_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[8]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[3]_3\(2 downto 0),
      S(0) => \r_BCD_Num[8]_i_104_n_0\
    );
\r_BCD_Num_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_10_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_5_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_5_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_11_n_0\,
      DI(2) => \r_BCD_Num[8]_i_12_n_0\,
      DI(1) => \r_BCD_Num[8]_i_13_n_0\,
      DI(0) => \r_BCD_Num[8]_i_14_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[10]\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[8]_i_5_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[8]_i_15_n_0\,
      S(2) => \r_BCD_Num[8]_i_16_n_0\,
      S(1) => \r_BCD_Num[8]_i_17_n_0\,
      S(0) => \r_BCD_Num[8]_i_18_n_0\
    );
\r_BCD_Num_reg[8]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_105_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_50_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_50_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_50_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_106_n_0\,
      DI(2) => \r_BCD_Num[8]_i_107_n_0\,
      DI(1) => \r_BCD_Num[8]_i_108_n_0\,
      DI(0) => \r_BCD_Num[8]_i_109_n_0\,
      O(3) => \r_BCD_Num_reg[8]_i_50_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_50_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_50_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_50_n_7\,
      S(3) => \r_BCD_Num[8]_i_110_n_0\,
      S(2) => \r_BCD_Num[8]_i_111_n_0\,
      S(1) => \r_BCD_Num[8]_i_112_n_0\,
      S(0) => \r_BCD_Num[8]_i_113_n_0\
    );
\r_BCD_Num_reg[8]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_114_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_53_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_53_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_53_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_115_n_0\,
      DI(2) => \r_BCD_Num[8]_i_116_n_0\,
      DI(1 downto 0) => \^axi_rdata_reg[3]\(3 downto 2),
      O(3) => \r_BCD_Num_reg[8]_i_53_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_53_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[8]_6\(1 downto 0),
      S(3) => \r_BCD_Num[8]_i_117_n_0\,
      S(2) => \r_BCD_Num[8]_i_118_n_0\,
      S(1) => \r_BCD_Num[8]_i_119_n_0\,
      S(0) => \r_BCD_Num[8]_i_120_n_0\
    );
\r_BCD_Num_reg[8]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_121_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_54_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_54_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_54_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[15]\(0),
      DI(2 downto 0) => \^axi_rdata_reg[11]\(3 downto 1),
      O(3) => \r_BCD_Num_reg[8]_i_54_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_54_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[8]_4\(1 downto 0),
      S(3) => \r_BCD_Num[8]_i_122_n_0\,
      S(2) => \r_BCD_Num[8]_i_123_n_0\,
      S(1) => \r_BCD_Num[8]_i_124_n_0\,
      S(0) => \r_BCD_Num[8]_i_125_n_0\
    );
\r_BCD_Num_reg[8]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_28_n_0\,
      CO(3) => \r_BCD_Num_reg[8]_i_95_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_95_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_95_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_95_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[8]_i_126_n_0\,
      DI(2) => \r_BCD_Num[8]_i_127_n_0\,
      DI(1) => \r_BCD_Num[8]_i_128_n_0\,
      DI(0) => \r_BCD_Num[8]_i_129_n_0\,
      O(3) => \r_BCD_Num_reg[8]_i_95_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_95_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_95_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_95_n_7\,
      S(3) => \r_BCD_Num[8]_i_130_n_0\,
      S(2) => \r_BCD_Num[8]_i_131_n_0\,
      S(1) => \r_BCD_Num[8]_i_132_n_0\,
      S(0) => \r_BCD_Num[8]_i_133_n_0\
    );
\r_BCD_Num_reg[8]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[8]_i_96_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_96_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_96_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[4]_1\(0),
      DI(2) => \r_BCD_Num[8]_i_135_n_0\,
      DI(1) => \r_BCD_Num[8]_i_136_n_0\,
      DI(0) => \r_BCD_Num[8]_i_137_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[8]_i_96_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[8]_i_138_n_0\,
      S(2) => \r_Count_reg[4]_2\(0),
      S(1) => \r_BCD_Num[8]_i_140_n_0\,
      S(0) => \r_BCD_Num[8]_i_141_n_0\
    );
\r_Count[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EAE"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Dec_reg_0(0),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^axi_rdata_reg[11]\(1),
      O => \r_Count[11]_i_10_n_0\
    );
\r_Count[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(5),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg(1),
      O => \r_Count[11]_i_14_n_0\
    );
\r_Count[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(3),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(3),
      O => p_3_in(9)
    );
\r_Count[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA0AC0CAFFCFFA"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg(0),
      I1 => \^r_count_reg[23]_0\(4),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Seconds_2nd_Digit_Dec_reg_0(1),
      I4 => \^axi_rdata_reg[11]\(2),
      I5 => \r_Count[11]_i_10_n_0\,
      O => \r_Count[11]_i_2_n_0\
    );
\r_Count[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => r_Seconds_2nd_Digit_Inc_reg(1),
      O => \r_Count[11]_i_22_n_0\
    );
\r_Count[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(2),
      I1 => r_Seconds_2nd_Digit_Inc_reg(0),
      O => \r_Count[11]_i_23_n_0\
    );
\r_Count[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => O(3),
      O => \r_Count[11]_i_24_n_0\
    );
\r_Count[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => O(2),
      O => \r_Count[11]_i_25_n_0\
    );
\r_Count[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A96A5695A69"
    )
        port map (
      I0 => \r_Count[11]_i_10_n_0\,
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(1),
      I3 => \^r_count_reg[15]_0\,
      I4 => \^r_count_reg[23]_0\(4),
      I5 => r_Seconds_1st_Digit_Inc_reg(0),
      O => \r_Count[11]_i_3_n_0\
    );
\r_Count[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC33339633CCCC"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => r_Seconds_2nd_Digit_Dec_reg_0(0),
      I2 => r_Seconds_2nd_Digit_Inc_reg(3),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \^co\(0),
      I5 => \^r_count_reg[23]_0\(3),
      O => \r_Count[11]_i_4_n_0\
    );
\r_Count[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000EAEA0000EA2A"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(1),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(1),
      I4 => r_Seconds_2nd_Digit_Dec_reg(1),
      I5 => \^di\(3),
      O => \r_Count[11]_i_5_n_0\
    );
\r_Count[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[11]_i_2_n_0\,
      I1 => \r_Count[15]_i_15_n_0\,
      I2 => \r_Count[11]_i_14_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => \^axi_rdata_reg[11]\(2),
      I5 => r_Seconds_2nd_Digit_Dec_reg_0(1),
      O => \r_Count[11]_i_6_n_0\
    );
\r_Count[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66A6A6AA66AA66A"
    )
        port map (
      I0 => \r_Count[11]_i_3_n_0\,
      I1 => p_3_in(9),
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(0),
      I3 => \^co\(0),
      I4 => \^axi_rdata_reg[11]\(1),
      I5 => \r_Count_reg[22]_0\(0),
      O => \r_Count[11]_i_7_n_0\
    );
\r_Count[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A565A6AAAA65A6"
    )
        port map (
      I0 => \r_Count[11]_i_4_n_0\,
      I1 => \^axi_rdata_reg[11]\(0),
      I2 => r_Seconds_2nd_Digit_Dec_reg(2),
      I3 => r_Seconds_2nd_Digit_Inc_reg(2),
      I4 => \^r_count_reg[15]_0\,
      I5 => \^r_count_reg[23]_0\(2),
      O => \r_Count[11]_i_8_n_0\
    );
\r_Count[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A65656A959A9A95"
    )
        port map (
      I0 => \r_Count[11]_i_5_n_0\,
      I1 => \^r_count_reg[23]_0\(2),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Seconds_2nd_Digit_Inc_reg(2),
      I4 => \^axi_rdata_reg[11]\(0),
      I5 => r_Seconds_2nd_Digit_Dec_reg(2),
      O => \r_Count[11]_i_9_n_0\
    );
\r_Count[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => r_Minutes_1st_Digit_Dec_reg(0),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^axi_rdata_reg[15]\(1),
      I3 => \^co\(0),
      O => \r_Count[15]_i_10_n_0\
    );
\r_Count[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => r_Minutes_1st_Digit_Dec_reg(0),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^axi_rdata_reg[15]\(1),
      I3 => \^co\(0),
      O => \r_Count[15]_i_12_n_0\
    );
\r_Count[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Dec_reg_0(2),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^axi_rdata_reg[11]\(3),
      I3 => \^co\(0),
      O => \r_Count[15]_i_14_n_0\
    );
\r_Count[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Dec_reg_0(2),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^axi_rdata_reg[11]\(3),
      I3 => \^co\(0),
      O => \r_Count[15]_i_15_n_0\
    );
\r_Count[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6333"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => r_Minutes_1st_Digit_Dec_reg(2),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      O => \r_Count[15]_i_17_n_0\
    );
\r_Count[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCC93336CCC6333"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => r_Minutes_1st_Digit_Dec_reg(1),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      I4 => \^r_count_reg[23]_0\(8),
      I5 => r_Seconds_1st_Digit_Inc_reg_0(0),
      O => \r_Count[15]_i_18_n_0\
    );
\r_Count[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(7),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg(3),
      O => \r_Count[15]_i_19_n_0\
    );
\r_Count[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFA00CA0AC0"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I1 => \^r_count_reg[23]_0\(8),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Minutes_1st_Digit_Dec_reg(1),
      I4 => \^axi_rdata_reg[15]\(2),
      I5 => \r_Count[15]_i_10_n_0\,
      O => \r_Count[15]_i_2_n_0\
    );
\r_Count[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCC93336CCC6333"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => r_Seconds_2nd_Digit_Dec_reg_0(3),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      I4 => \^r_count_reg[23]_0\(6),
      I5 => r_Seconds_1st_Digit_Inc_reg(2),
      O => \r_Count[15]_i_20_n_0\
    );
\r_Count[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF00EF45550045"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => \^axi_rdata_reg[15]\(0),
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(3),
      I3 => \r_Count[15]_i_12_n_0\,
      I4 => r_Seconds_1st_Digit_Inc_reg(3),
      I5 => \^r_count_reg[23]_0\(7),
      O => \r_Count[15]_i_3_n_0\
    );
\r_Count[15]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(3),
      I1 => r_Seconds_1st_Digit_Inc_reg(1),
      O => \r_Count[15]_i_32_n_0\
    );
\r_Count[15]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => r_Seconds_1st_Digit_Inc_reg(0),
      O => \r_Count[15]_i_33_n_0\
    );
\r_Count[15]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => r_Seconds_2nd_Digit_Inc_reg(3),
      O => \r_Count[15]_i_34_n_0\
    );
\r_Count[15]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(0),
      I1 => r_Seconds_2nd_Digit_Inc_reg(2),
      O => \r_Count[15]_i_35_n_0\
    );
\r_Count[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFA00CA0AC0"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg(2),
      I1 => \^r_count_reg[23]_0\(6),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Seconds_2nd_Digit_Dec_reg_0(3),
      I4 => \^axi_rdata_reg[15]\(0),
      I5 => \r_Count[15]_i_14_n_0\,
      O => \r_Count[15]_i_4_n_0\
    );
\r_Count[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF00EF45550045"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(1),
      I3 => \r_Count[15]_i_15_n_0\,
      I4 => r_Seconds_1st_Digit_Inc_reg(1),
      I5 => \^r_count_reg[23]_0\(5),
      O => \r_Count[15]_i_5_n_0\
    );
\r_Count[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966699996999666"
    )
        port map (
      I0 => \r_Count[15]_i_2_n_0\,
      I1 => \r_Count[15]_i_17_n_0\,
      I2 => \^r_count_reg[23]_0\(9),
      I3 => \^r_count_reg[15]_0\,
      I4 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I5 => \r_Count[19]_i_18_n_0\,
      O => \r_Count[15]_i_6_n_0\
    );
\r_Count[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966666669696969"
    )
        port map (
      I0 => \r_Count[15]_i_3_n_0\,
      I1 => \r_Count[15]_i_18_n_0\,
      I2 => r_Minutes_1st_Digit_Dec_reg(0),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \^axi_rdata_reg[15]\(1),
      I5 => \^co\(0),
      O => \r_Count[15]_i_7_n_0\
    );
\r_Count[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[15]_i_4_n_0\,
      I1 => \r_Count[15]_i_12_n_0\,
      I2 => \r_Count[15]_i_19_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => \^axi_rdata_reg[15]\(0),
      I5 => r_Seconds_2nd_Digit_Dec_reg_0(3),
      O => \r_Count[15]_i_8_n_0\
    );
\r_Count[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966666669696969"
    )
        port map (
      I0 => \r_Count[15]_i_5_n_0\,
      I1 => \r_Count[15]_i_20_n_0\,
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(2),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \^axi_rdata_reg[11]\(3),
      I5 => \^co\(0),
      O => \r_Count[15]_i_9_n_0\
    );
\r_Count[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CAAFFFF3C550000"
    )
        port map (
      I0 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => r_Seconds_1st_Digit_Inc_reg_1(0),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \^co\(0),
      I5 => \^r_count_reg[23]_0\(12),
      O => \r_Count[19]_i_11_n_0\
    );
\r_Count[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^co\(0),
      I1 => \r_Count_reg[22]_0\(0),
      O => \^r_count_reg[15]_0\
    );
\r_Count[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(11),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(3),
      O => \r_Count[19]_i_14_n_0\
    );
\r_Count[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(10),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(2),
      O => \r_Count[19]_i_15_n_0\
    );
\r_Count[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => r_Minutes_1st_Digit_Dec_reg(1),
      I1 => \^axi_rdata_reg[15]\(2),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      O => \r_Count[19]_i_18_n_0\
    );
\r_Count[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \r_Count_reg[22]_0\(0),
      I1 => \^co\(0),
      I2 => \^axi_rdata_reg[19]\(1),
      I3 => r_Minutes_1st_Digit_Dec_reg_0(0),
      O => \r_Count[19]_i_19_n_0\
    );
\r_Count[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3BB888800008088"
    )
        port map (
      I0 => \r_Count_reg[22]_0\(0),
      I1 => \^co\(0),
      I2 => \^axi_rdata_reg[19]\(1),
      I3 => r_Minutes_1st_Digit_Dec_reg_0(0),
      I4 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I5 => \r_Count[19]_i_11_n_0\,
      O => \r_Count[19]_i_2_n_0\
    );
\r_Count[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => r_Minutes_1st_Digit_Dec_reg_0(0),
      I2 => \^co\(0),
      I3 => \r_Count_reg[22]_0\(0),
      O => \r_Count[19]_i_20_n_0\
    );
\r_Count[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => r_Minutes_1st_Digit_Dec_reg(3),
      I2 => \^co\(0),
      I3 => \r_Count_reg[22]_0\(0),
      O => \r_Count[19]_i_21_n_0\
    );
\r_Count[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045450045FF55EF"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => \^axi_rdata_reg[19]\(0),
      I2 => r_Minutes_1st_Digit_Dec_reg(3),
      I3 => r_Minutes_1st_Digit_Dec_reg_0(0),
      I4 => \^axi_rdata_reg[19]\(1),
      I5 => \r_Count[19]_i_14_n_0\,
      O => \r_Count[19]_i_3_n_0\
    );
\r_Count[19]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(1),
      O => \r_Count[19]_i_39_n_0\
    );
\r_Count[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045450045FF55EF"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => \^axi_rdata_reg[15]\(3),
      I2 => r_Minutes_1st_Digit_Dec_reg(2),
      I3 => r_Minutes_1st_Digit_Dec_reg(3),
      I4 => \^axi_rdata_reg[19]\(0),
      I5 => \r_Count[19]_i_15_n_0\,
      O => \r_Count[19]_i_4_n_0\
    );
\r_Count[19]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(0),
      O => \r_Count[19]_i_40_n_0\
    );
\r_Count[19]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(1),
      I1 => r_Seconds_1st_Digit_Inc_reg(3),
      O => \r_Count[19]_i_41_n_0\
    );
\r_Count[19]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => r_Seconds_1st_Digit_Inc_reg(2),
      O => \r_Count[19]_i_42_n_0\
    );
\r_Count[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFA00CA0AC0"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I1 => \^r_count_reg[23]_0\(9),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Minutes_1st_Digit_Dec_reg(2),
      I4 => \^axi_rdata_reg[15]\(3),
      I5 => \r_Count[19]_i_18_n_0\,
      O => \r_Count[19]_i_5_n_0\
    );
\r_Count[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \r_Count[19]_i_2_n_0\,
      I1 => \r_Count[23]_i_12_n_0\,
      I2 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I3 => \^co\(0),
      O => \r_Count[19]_i_6_n_0\
    );
\r_Count[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A66659965999A66"
    )
        port map (
      I0 => \r_Count[19]_i_3_n_0\,
      I1 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      I4 => \r_Count[19]_i_11_n_0\,
      I5 => \r_Count[19]_i_19_n_0\,
      O => \r_Count[19]_i_7_n_0\
    );
\r_Count[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[19]_i_4_n_0\,
      I1 => \r_Count[19]_i_20_n_0\,
      I2 => \r_Count[19]_i_14_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => \^axi_rdata_reg[19]\(0),
      I5 => r_Minutes_1st_Digit_Dec_reg(3),
      O => \r_Count[19]_i_8_n_0\
    );
\r_Count[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[19]_i_5_n_0\,
      I1 => \r_Count[19]_i_21_n_0\,
      I2 => \r_Count[19]_i_15_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => \^axi_rdata_reg[15]\(3),
      I5 => r_Minutes_1st_Digit_Dec_reg(2),
      O => \r_Count[19]_i_9_n_0\
    );
\r_Count[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55AA55AD22D2DD2"
    )
        port map (
      I0 => r_Minutes_1st_Digit_Dec_reg_0(3),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \r_Count[23]_i_25_n_0\,
      I3 => r_Minutes_1st_Digit_Dec_reg_1(0),
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => \^r_count_reg[15]_0\,
      O => \r_Count[23]_i_10_n_0\
    );
\r_Count[23]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70070770"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(3),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I3 => \^axi_rdata_reg[19]\(2),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(0),
      O => \r_Count[23]_i_100_n_0\
    );
\r_Count[23]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90F9F9F9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(3),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(2),
      I4 => \^axi_rdata_reg[19]\(0),
      O => \r_Count[23]_i_101_n_0\
    );
\r_Count[23]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90F9F9F9"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(2),
      I2 => r_Minutes_1st_Digit_Dec_reg(3),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I4 => \^axi_rdata_reg[15]\(3),
      O => \r_Count[23]_i_102_n_0\
    );
\r_Count[23]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90F9F9F9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(3),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I2 => r_Minutes_1st_Digit_Dec_reg(2),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I4 => \^axi_rdata_reg[15]\(2),
      O => \r_Count[23]_i_103_n_0\
    );
\r_Count[23]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \r_Count[23]_i_100_n_0\,
      I1 => \r_Count[23]_i_145_n_0\,
      I2 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I3 => \^axi_rdata_reg[19]\(2),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(0),
      O => \r_Count[23]_i_104_n_0\
    );
\r_Count[23]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \r_Count[23]_i_101_n_0\,
      I1 => r_Seconds_1st_Digit_Inc_reg_1(0),
      I2 => \^axi_rdata_reg[19]\(2),
      I3 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I4 => r_Seconds_1st_Digit_Inc_reg_0(3),
      I5 => \^axi_rdata_reg[19]\(1),
      O => \r_Count[23]_i_105_n_0\
    );
\r_Count[23]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_102_n_0\,
      I1 => r_Minutes_1st_Digit_Dec_reg_0(0),
      I2 => \^axi_rdata_reg[19]\(1),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(3),
      I4 => r_Seconds_1st_Digit_Inc_reg_0(2),
      I5 => \^axi_rdata_reg[19]\(0),
      O => \r_Count[23]_i_106_n_0\
    );
\r_Count[23]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_103_n_0\,
      I1 => r_Minutes_1st_Digit_Dec_reg(3),
      I2 => \^axi_rdata_reg[19]\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(2),
      I4 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I5 => \^axi_rdata_reg[15]\(3),
      O => \r_Count[23]_i_107_n_0\
    );
\r_Count[23]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_2(0),
      I1 => \^axi_rdata_reg[22]\(2),
      I2 => r_Minutes_1st_Digit_Dec_reg_1(1),
      O => \r_Count[23]_i_108_n_0\
    );
\r_Count[23]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(3),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => r_Minutes_1st_Digit_Dec_reg_1(0),
      O => \r_Count[23]_i_109_n_0\
    );
\r_Count[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14F5B4FF00B4B4FF"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(3),
      I3 => \r_Count[23]_i_27_n_0\,
      I4 => r_Minutes_1st_Digit_Dec_reg_0(2),
      I5 => \^axi_rdata_reg[19]\(3),
      O => \r_Count[23]_i_11_n_0\
    );
\r_Count[23]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(3),
      O => \r_Count[23]_i_110_n_0\
    );
\r_Count[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC5A33A533A5CC5A"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(1),
      I1 => \^r_count_reg[23]_0\(13),
      I2 => \^axi_rdata_reg[19]\(3),
      I3 => \^r_count_reg[15]_0\,
      I4 => r_Minutes_1st_Digit_Dec_reg_0(2),
      I5 => \r_Count[23]_i_24_n_0\,
      O => \r_Count[23]_i_12_n_0\
    );
\r_Count[23]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090F990F990F9F9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(2),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I2 => r_Minutes_1st_Digit_Dec_reg(1),
      I3 => r_Minutes_1st_Digit_Dec_reg(0),
      I4 => \^axi_rdata_reg[15]\(1),
      I5 => r_Seconds_1st_Digit_Inc_reg(3),
      O => \r_Count[23]_i_137_n_0\
    );
\r_Count[23]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E718E71718E"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg(3),
      I1 => \^axi_rdata_reg[15]\(1),
      I2 => r_Minutes_1st_Digit_Dec_reg(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I4 => \^axi_rdata_reg[15]\(2),
      I5 => r_Minutes_1st_Digit_Dec_reg(1),
      O => \r_Count[23]_i_138_n_0\
    );
\r_Count[23]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090F990F990F9F9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(0),
      I1 => r_Seconds_1st_Digit_Inc_reg(2),
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(3),
      I3 => r_Seconds_2nd_Digit_Dec_reg_0(2),
      I4 => \^axi_rdata_reg[11]\(3),
      I5 => r_Seconds_1st_Digit_Inc_reg(1),
      O => \r_Count[23]_i_139_n_0\
    );
\r_Count[23]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E718E71718E"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg(1),
      I1 => \^axi_rdata_reg[11]\(3),
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(2),
      I3 => r_Seconds_1st_Digit_Inc_reg(2),
      I4 => \^axi_rdata_reg[15]\(0),
      I5 => r_Seconds_2nd_Digit_Dec_reg_0(3),
      O => \r_Count[23]_i_140_n_0\
    );
\r_Count[23]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_137_n_0\,
      I1 => r_Minutes_1st_Digit_Dec_reg(2),
      I2 => \^axi_rdata_reg[15]\(3),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I4 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I5 => \^axi_rdata_reg[15]\(2),
      O => \r_Count[23]_i_141_n_0\
    );
\r_Count[23]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_138_n_0\,
      I1 => r_Minutes_1st_Digit_Dec_reg(0),
      I2 => \^axi_rdata_reg[15]\(1),
      I3 => r_Seconds_1st_Digit_Inc_reg(3),
      I4 => r_Seconds_1st_Digit_Inc_reg(2),
      I5 => \^axi_rdata_reg[15]\(0),
      O => \r_Count[23]_i_142_n_0\
    );
\r_Count[23]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \r_Count[23]_i_139_n_0\,
      I1 => r_Minutes_1st_Digit_Dec_reg(0),
      I2 => \^axi_rdata_reg[15]\(1),
      I3 => r_Seconds_1st_Digit_Inc_reg(3),
      I4 => r_Seconds_1st_Digit_Inc_reg(2),
      I5 => \^axi_rdata_reg[15]\(0),
      O => \r_Count[23]_i_143_n_0\
    );
\r_Count[23]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_140_n_0\,
      I1 => r_Seconds_2nd_Digit_Dec_reg_0(2),
      I2 => \^axi_rdata_reg[11]\(3),
      I3 => r_Seconds_1st_Digit_Inc_reg(1),
      I4 => r_Seconds_1st_Digit_Inc_reg(0),
      I5 => \^axi_rdata_reg[11]\(2),
      O => \r_Count[23]_i_144_n_0\
    );
\r_Count[23]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(1),
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(2),
      O => \r_Count[23]_i_145_n_0\
    );
\r_Count[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CC33CB44B4BB4"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => r_Minutes_1st_Digit_Dec_reg_0(2),
      I2 => \r_Count[23]_i_27_n_0\,
      I3 => r_Minutes_1st_Digit_Dec_reg_0(3),
      I4 => \^axi_rdata_reg[22]\(0),
      I5 => \^r_count_reg[15]_0\,
      O => \r_Count[23]_i_15_n_0\
    );
\r_Count[23]_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90F9F9F9"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(2),
      I1 => r_Seconds_1st_Digit_Inc_reg(0),
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(1),
      I3 => r_Seconds_2nd_Digit_Inc_reg(3),
      I4 => \^axi_rdata_reg[11]\(1),
      O => \r_Count[23]_i_153_n_0\
    );
\r_Count[23]_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => r_Seconds_2nd_Digit_Inc_reg(3),
      I2 => r_Seconds_1st_Digit_Inc_reg(0),
      I3 => \^axi_rdata_reg[11]\(2),
      I4 => r_Seconds_2nd_Digit_Dec_reg_0(1),
      O => \r_Count[23]_i_154_n_0\
    );
\r_Count[23]_i_155__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[11]\(1),
      I1 => r_Seconds_2nd_Digit_Inc_reg(3),
      I2 => r_Seconds_2nd_Digit_Dec_reg_0(0),
      O => \r_Count[23]_i_155__0_n_0\
    );
\r_Count[23]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Inc_reg(1),
      I1 => r_Seconds_2nd_Digit_Dec_reg(1),
      I2 => \^di\(3),
      O => \r_Count[23]_i_156_n_0\
    );
\r_Count[23]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \r_Count[23]_i_153_n_0\,
      I1 => r_Seconds_2nd_Digit_Dec_reg_0(2),
      I2 => \^axi_rdata_reg[11]\(3),
      I3 => r_Seconds_1st_Digit_Inc_reg(1),
      I4 => r_Seconds_1st_Digit_Inc_reg(0),
      I5 => \^axi_rdata_reg[11]\(2),
      O => \r_Count[23]_i_157_n_0\
    );
\r_Count[23]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969969696"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Dec_reg_0(1),
      I1 => \^axi_rdata_reg[11]\(2),
      I2 => r_Seconds_1st_Digit_Inc_reg(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(3),
      I4 => \^axi_rdata_reg[11]\(1),
      I5 => r_Seconds_2nd_Digit_Dec_reg_0(0),
      O => \r_Count[23]_i_158_n_0\
    );
\r_Count[23]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Dec_reg_0(0),
      I1 => r_Seconds_2nd_Digit_Inc_reg(3),
      I2 => \^axi_rdata_reg[11]\(1),
      I3 => \^axi_rdata_reg[11]\(0),
      I4 => r_Seconds_2nd_Digit_Dec_reg(2),
      I5 => r_Seconds_2nd_Digit_Inc_reg(2),
      O => \r_Count[23]_i_159_n_0\
    );
\r_Count[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A4F4500EFFF5F4F"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(3),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => r_Minutes_1st_Digit_Dec_reg_1(0),
      I5 => \r_Count[23]_i_25_n_0\,
      O => \r_Count[23]_i_16_n_0\
    );
\r_Count[23]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count[23]_i_156_n_0\,
      I1 => r_Seconds_2nd_Digit_Dec_reg(2),
      I2 => \^axi_rdata_reg[11]\(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(2),
      O => \r_Count[23]_i_160_n_0\
    );
\r_Count[23]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Dec_reg(0),
      I1 => \^di\(2),
      I2 => r_Seconds_2nd_Digit_Inc_reg(0),
      O => \r_Count[23]_i_164_n_0\
    );
\r_Count[23]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_1_out0(3),
      I1 => \^di\(1),
      I2 => O(3),
      O => \r_Count[23]_i_165_n_0\
    );
\r_Count[23]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_1_out0(2),
      I1 => \^di\(0),
      I2 => O(2),
      O => \r_Count[23]_i_166_n_0\
    );
\r_Count[23]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_1_out0(1),
      I1 => \^axi_rdata_reg[3]\(3),
      I2 => O(1),
      O => \r_Count[23]_i_167_n_0\
    );
\r_Count[23]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Inc_reg(1),
      I1 => r_Seconds_2nd_Digit_Dec_reg(1),
      I2 => \^di\(3),
      I3 => \r_Count[23]_i_164_n_0\,
      O => \r_Count[23]_i_168_n_0\
    );
\r_Count[23]_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Dec_reg(0),
      I1 => \^di\(2),
      I2 => r_Seconds_2nd_Digit_Inc_reg(0),
      I3 => \r_Count[23]_i_165_n_0\,
      O => \r_Count[23]_i_169_n_0\
    );
\r_Count[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"434CCC33B3BCCC33"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => r_Minutes_1st_Digit_Dec_reg_1(1),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^r_count_reg[23]_0\(17),
      I4 => \^co\(0),
      I5 => \^axi_rdata_reg[23]\(0),
      O => \r_Count[23]_i_17_n_0\
    );
\r_Count[23]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_out0(3),
      I1 => \^di\(1),
      I2 => O(3),
      I3 => \r_Count[23]_i_166_n_0\,
      O => \r_Count[23]_i_170_n_0\
    );
\r_Count[23]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_out0(2),
      I1 => \^di\(0),
      I2 => O(2),
      I3 => \r_Count[23]_i_167_n_0\,
      O => \r_Count[23]_i_171_n_0\
    );
\r_Count[23]_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_1_out0(0),
      I1 => \^axi_rdata_reg[3]\(2),
      I2 => O(0),
      O => \r_Count[23]_i_173_n_0\
    );
\r_Count[23]_i_174\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      O => \r_Count[23]_i_174_n_0\
    );
\r_Count[23]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_out0(1),
      I1 => \^axi_rdata_reg[3]\(3),
      I2 => O(1),
      I3 => \r_Count[23]_i_173_n_0\,
      O => \r_Count[23]_i_175_n_0\
    );
\r_Count[23]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_out0(0),
      I1 => \^axi_rdata_reg[3]\(2),
      I2 => O(0),
      I3 => \r_Count[23]_i_174_n_0\,
      O => \r_Count[23]_i_176_n_0\
    );
\r_Count[23]_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999A99"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => \^axi_rdata_reg[3]\(0),
      I2 => r_Prev_Signal,
      I3 => w_Clk_100Hz,
      I4 => \slv_reg3_reg[1]\,
      O => \r_Count[23]_i_177_n_0\
    );
\r_Count[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^co\(0),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => r_Minutes_1st_Digit_Dec_reg_1(0),
      O => \r_Count[23]_i_18_n_0\
    );
\r_Count[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => r_Minutes_1st_Digit_Dec_reg_1(1),
      I1 => \^axi_rdata_reg[22]\(2),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      O => \r_Count[23]_i_19_n_0\
    );
\r_Count[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(16),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_2(0),
      O => \r_Count[23]_i_20_n_0\
    );
\r_Count[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A522A5DD5ADD5A22"
    )
        port map (
      I0 => r_Minutes_1st_Digit_Dec_reg_1(0),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^r_count_reg[23]_0\(16),
      I3 => \^r_count_reg[15]_0\,
      I4 => r_Seconds_1st_Digit_Inc_reg_2(0),
      I5 => \r_Count[23]_i_19_n_0\,
      O => \r_Count[23]_i_21_n_0\
    );
\r_Count[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(13),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_1(1),
      O => \r_Count[23]_i_22_n_0\
    );
\r_Count[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^co\(0),
      I3 => r_Minutes_1st_Digit_Dec_reg_0(2),
      O => \r_Count[23]_i_23_n_0\
    );
\r_Count[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FAAFFFF3FFFFFFF"
    )
        port map (
      I0 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => r_Seconds_1st_Digit_Inc_reg_1(0),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \^co\(0),
      I5 => \^r_count_reg[23]_0\(12),
      O => \r_Count[23]_i_24_n_0\
    );
\r_Count[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(15),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_1(3),
      O => \r_Count[23]_i_25_n_0\
    );
\r_Count[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(14),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_1(2),
      O => \r_Count[23]_i_27_n_0\
    );
\r_Count[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count[23]_i_10_n_0\,
      I1 => \r_Count[23]_i_11_n_0\,
      O => \r_Count[23]_i_3_n_0\
    );
\r_Count[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0071"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_2(0),
      I1 => \^axi_rdata_reg[22]\(2),
      I2 => r_Minutes_1st_Digit_Dec_reg_1(1),
      I3 => \^axi_rdata_reg[23]\(0),
      O => \r_Count[23]_i_37_n_0\
    );
\r_Count[23]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBA"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => r_Minutes_1st_Digit_Dec_reg_1(1),
      I2 => \^axi_rdata_reg[22]\(2),
      I3 => r_Seconds_1st_Digit_Inc_reg_2(0),
      O => \r_Count[23]_i_38_n_0\
    );
\r_Count[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5100"
    )
        port map (
      I0 => \r_Count[23]_i_12_n_0\,
      I1 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I2 => \^co\(0),
      I3 => \r_Count[23]_i_15_n_0\,
      O => \r_Count[23]_i_4_n_0\
    );
\r_Count[23]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(3),
      I1 => r_Seconds_1st_Digit_Inc_reg_1(1),
      O => \r_Count[23]_i_48_n_0\
    );
\r_Count[23]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(2),
      I1 => r_Seconds_1st_Digit_Inc_reg_1(0),
      O => \r_Count[23]_i_49_n_0\
    );
\r_Count[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => \r_Count[23]_i_12_n_0\,
      I1 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I2 => \^co\(0),
      I3 => \r_Count[23]_i_15_n_0\,
      O => \r_Count[23]_i_5_n_0\
    );
\r_Count[23]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(1),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(3),
      O => \r_Count[23]_i_50_n_0\
    );
\r_Count[23]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[19]\(0),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(2),
      O => \r_Count[23]_i_51_n_0\
    );
\r_Count[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93C9C96C"
    )
        port map (
      I0 => \r_Count[23]_i_16_n_0\,
      I1 => \r_Count[23]_i_17_n_0\,
      I2 => \r_Count[23]_i_18_n_0\,
      I3 => \r_Count[23]_i_19_n_0\,
      I4 => \r_Count[23]_i_20_n_0\,
      O => \r_Count[23]_i_6_n_0\
    );
\r_Count[23]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7100007100717100"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(3),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => r_Minutes_1st_Digit_Dec_reg_1(0),
      I3 => r_Minutes_1st_Digit_Dec_reg_1(1),
      I4 => \^axi_rdata_reg[22]\(2),
      I5 => r_Seconds_1st_Digit_Inc_reg_2(0),
      O => \r_Count[23]_i_65_n_0\
    );
\r_Count[23]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7100007100717100"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(3),
      I3 => r_Minutes_1st_Digit_Dec_reg_1(0),
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => r_Seconds_1st_Digit_Inc_reg_1(3),
      O => \r_Count[23]_i_66_n_0\
    );
\r_Count[23]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7100007100717100"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(1),
      I1 => \^axi_rdata_reg[19]\(3),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(2),
      I3 => r_Minutes_1st_Digit_Dec_reg_0(3),
      I4 => \^axi_rdata_reg[22]\(0),
      I5 => r_Seconds_1st_Digit_Inc_reg_1(2),
      O => \r_Count[23]_i_67_n_0\
    );
\r_Count[23]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7100007100717100"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(0),
      I1 => \^axi_rdata_reg[19]\(2),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I3 => r_Minutes_1st_Digit_Dec_reg_0(2),
      I4 => \^axi_rdata_reg[19]\(3),
      I5 => r_Seconds_1st_Digit_Inc_reg_1(1),
      O => \r_Count[23]_i_68_n_0\
    );
\r_Count[23]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \r_Count[23]_i_65_n_0\,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => r_Seconds_1st_Digit_Inc_reg_2(0),
      I3 => \^axi_rdata_reg[22]\(2),
      I4 => r_Minutes_1st_Digit_Dec_reg_1(1),
      O => \r_Count[23]_i_69_n_0\
    );
\r_Count[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Count[23]_i_3_n_0\,
      I1 => \r_Count[23]_i_16_n_0\,
      I2 => \r_Count[23]_i_21_n_0\,
      O => \r_Count[23]_i_7_n_0\
    );
\r_Count[23]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \r_Count[23]_i_66_n_0\,
      I1 => \r_Count[23]_i_108_n_0\,
      I2 => r_Minutes_1st_Digit_Dec_reg_1(0),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(3),
      O => \r_Count[23]_i_70_n_0\
    );
\r_Count[23]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \r_Count[23]_i_67_n_0\,
      I1 => \r_Count[23]_i_109_n_0\,
      I2 => r_Minutes_1st_Digit_Dec_reg_0(3),
      I3 => \^axi_rdata_reg[22]\(0),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(2),
      O => \r_Count[23]_i_71_n_0\
    );
\r_Count[23]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \r_Count[23]_i_68_n_0\,
      I1 => \r_Count[23]_i_110_n_0\,
      I2 => r_Minutes_1st_Digit_Dec_reg_0(2),
      I3 => \^axi_rdata_reg[19]\(3),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(1),
      O => \r_Count[23]_i_72_n_0\
    );
\r_Count[23]_i_73__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_Count[23]_i_73__0_n_0\
    );
\r_Count[23]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(2),
      I1 => r_Seconds_1st_Digit_Inc_reg_2(0),
      O => \r_Count[23]_i_74_n_0\
    );
\r_Count[23]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => r_Seconds_1st_Digit_Inc_reg_1(3),
      O => \r_Count[23]_i_75_n_0\
    );
\r_Count[23]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => r_Seconds_1st_Digit_Inc_reg_1(2),
      O => \r_Count[23]_i_76_n_0\
    );
\r_Count[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Count[23]_i_10_n_0\,
      I1 => \r_Count[23]_i_11_n_0\,
      I2 => \r_Count[23]_i_4_n_0\,
      O => \r_Count[23]_i_8_n_0\
    );
\r_Count[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6565556555559A"
    )
        port map (
      I0 => \r_Count[23]_i_15_n_0\,
      I1 => \^co\(0),
      I2 => r_Minutes_1st_Digit_Dec_reg_0(1),
      I3 => \r_Count[23]_i_22_n_0\,
      I4 => \r_Count[23]_i_23_n_0\,
      I5 => \r_Count[23]_i_24_n_0\,
      O => \r_Count[23]_i_9_n_0\
    );
\r_Count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => r_Count2(1),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^axi_rdata_reg[3]\(1),
      O => \r_Count[3]_i_3_n_0\
    );
\r_Count[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^co\(0),
      O => \r_Count[3]_i_4_n_0\
    );
\r_Count[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33A5CC5ACC5A33A5"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      I1 => r_Count2(1),
      I2 => \^axi_rdata_reg[3]\(2),
      I3 => \^r_count_reg[15]_0\,
      I4 => p_1_out0(0),
      I5 => \r_Count[3]_i_9_n_0\,
      O => \r_Count[3]_i_6_n_0\
    );
\r_Count[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => r_Count2(1),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^axi_rdata_reg[3]\(1),
      O => \r_Count[3]_i_7_n_0\
    );
\r_Count[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6000"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(0),
      I1 => r_Prev_Signal_reg_0,
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      I4 => r_Count2(0),
      O => \r_Count[3]_i_8_n_0\
    );
\r_Count[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^r_count_reg[7]_0\(0),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => O(0),
      O => \r_Count[3]_i_9_n_0\
    );
\r_Count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Dec_reg(0),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^di\(2),
      I4 => \^r_count_reg[23]_0\(0),
      I5 => r_Seconds_2nd_Digit_Inc_reg(0),
      O => \r_Count[7]_i_2_n_0\
    );
\r_Count[7]_i_20__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_reg3_reg[5]\(0),
      O => \r_Count_reg[7]_1\(0)
    );
\r_Count[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(3),
      I1 => O(1),
      O => \r_Count[7]_i_23_n_0\
    );
\r_Count[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(2),
      I1 => O(0),
      O => \r_Count[7]_i_24_n_0\
    );
\r_Count[7]_i_25__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[3]\(1),
      O => \r_Count[7]_i_25__0_n_0\
    );
\r_Count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => p_1_out0(3),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^di\(1),
      I4 => \^r_count_reg[7]_0\(3),
      I5 => O(3),
      O => \r_Count[7]_i_3_n_0\
    );
\r_Count[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A65656A959A9A95"
    )
        port map (
      I0 => \r_Count[7]_i_2_n_0\,
      I1 => \^r_count_reg[23]_0\(1),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Seconds_2nd_Digit_Inc_reg(1),
      I4 => \^di\(3),
      I5 => r_Seconds_2nd_Digit_Dec_reg(1),
      O => \r_Count[7]_i_6_n_0\
    );
\r_Count[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A9669A5A59669"
    )
        port map (
      I0 => \r_Count[7]_i_3_n_0\,
      I1 => \^di\(2),
      I2 => r_Seconds_2nd_Digit_Dec_reg(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(0),
      I4 => \^r_count_reg[15]_0\,
      I5 => \^r_count_reg[23]_0\(0),
      O => \r_Count[7]_i_7_n_0\
    );
\r_Count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(0),
      Q => \^axi_rdata_reg[3]\(0)
    );
\r_Count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(10),
      Q => \^axi_rdata_reg[11]\(2)
    );
\r_Count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(11),
      Q => \^axi_rdata_reg[11]\(3)
    );
\r_Count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_1_n_0\,
      CO(3) => \r_Count_reg[11]_i_1_n_0\,
      CO(2) => \r_Count_reg[11]_i_1_n_1\,
      CO(1) => \r_Count_reg[11]_i_1_n_2\,
      CO(0) => \r_Count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[11]_i_2_n_0\,
      DI(2) => \r_Count[11]_i_3_n_0\,
      DI(1) => \r_Count[11]_i_4_n_0\,
      DI(0) => \r_Count[11]_i_5_n_0\,
      O(3 downto 0) => r_Count(11 downto 8),
      S(3) => \r_Count[11]_i_6_n_0\,
      S(2) => \r_Count[11]_i_7_n_0\,
      S(1) => \r_Count[11]_i_8_n_0\,
      S(0) => \r_Count[11]_i_9_n_0\
    );
\r_Count_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_12_n_0\,
      CO(3) => \r_Count_reg[11]_i_12_n_0\,
      CO(2) => \r_Count_reg[11]_i_12_n_1\,
      CO(1) => \r_Count_reg[11]_i_12_n_2\,
      CO(0) => \r_Count_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 2) => \^r_count_reg[23]_0\(1 downto 0),
      O(1 downto 0) => \^r_count_reg[7]_0\(3 downto 2),
      S(3) => \r_Count[11]_i_22_n_0\,
      S(2) => \r_Count[11]_i_23_n_0\,
      S(1) => \r_Count[11]_i_24_n_0\,
      S(0) => \r_Count[11]_i_25_n_0\
    );
\r_Count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(12),
      Q => \^axi_rdata_reg[15]\(0)
    );
\r_Count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(13),
      Q => \^axi_rdata_reg[15]\(1)
    );
\r_Count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(14),
      Q => \^axi_rdata_reg[15]\(2)
    );
\r_Count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(15),
      Q => \^axi_rdata_reg[15]\(3)
    );
\r_Count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_1_n_0\,
      CO(3) => \r_Count_reg[15]_i_1_n_0\,
      CO(2) => \r_Count_reg[15]_i_1_n_1\,
      CO(1) => \r_Count_reg[15]_i_1_n_2\,
      CO(0) => \r_Count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_2_n_0\,
      DI(2) => \r_Count[15]_i_3_n_0\,
      DI(1) => \r_Count[15]_i_4_n_0\,
      DI(0) => \r_Count[15]_i_5_n_0\,
      O(3 downto 0) => r_Count(15 downto 12),
      S(3) => \r_Count[15]_i_6_n_0\,
      S(2) => \r_Count[15]_i_7_n_0\,
      S(1) => \r_Count[15]_i_8_n_0\,
      S(0) => \r_Count[15]_i_9_n_0\
    );
\r_Count_reg[15]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_12_n_0\,
      CO(3) => \r_Count_reg[15]_i_16_n_0\,
      CO(2) => \r_Count_reg[15]_i_16_n_1\,
      CO(1) => \r_Count_reg[15]_i_16_n_2\,
      CO(0) => \r_Count_reg[15]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[11]\(3 downto 0),
      O(3 downto 0) => \^r_count_reg[23]_0\(5 downto 2),
      S(3) => \r_Count[15]_i_32_n_0\,
      S(2) => \r_Count[15]_i_33_n_0\,
      S(1) => \r_Count[15]_i_34_n_0\,
      S(0) => \r_Count[15]_i_35_n_0\
    );
\r_Count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(16),
      Q => \^axi_rdata_reg[19]\(0)
    );
\r_Count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(17),
      Q => \^axi_rdata_reg[19]\(1)
    );
\r_Count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(18),
      Q => \^axi_rdata_reg[19]\(2)
    );
\r_Count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(19),
      Q => \^axi_rdata_reg[19]\(3)
    );
\r_Count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_1_n_0\,
      CO(3) => \r_Count_reg[19]_i_1_n_0\,
      CO(2) => \r_Count_reg[19]_i_1_n_1\,
      CO(1) => \r_Count_reg[19]_i_1_n_2\,
      CO(0) => \r_Count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[19]_i_2_n_0\,
      DI(2) => \r_Count[19]_i_3_n_0\,
      DI(1) => \r_Count[19]_i_4_n_0\,
      DI(0) => \r_Count[19]_i_5_n_0\,
      O(3 downto 0) => r_Count(19 downto 16),
      S(3) => \r_Count[19]_i_6_n_0\,
      S(2) => \r_Count[19]_i_7_n_0\,
      S(1) => \r_Count[19]_i_8_n_0\,
      S(0) => \r_Count[19]_i_9_n_0\
    );
\r_Count_reg[19]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_16_n_0\,
      CO(3) => \r_Count_reg[19]_i_17_n_0\,
      CO(2) => \r_Count_reg[19]_i_17_n_1\,
      CO(1) => \r_Count_reg[19]_i_17_n_2\,
      CO(0) => \r_Count_reg[19]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      O(3 downto 0) => \^r_count_reg[23]_0\(9 downto 6),
      S(3) => \r_Count[19]_i_39_n_0\,
      S(2) => \r_Count[19]_i_40_n_0\,
      S(1) => \r_Count[19]_i_41_n_0\,
      S(0) => \r_Count[19]_i_42_n_0\
    );
\r_Count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(1),
      Q => \^axi_rdata_reg[3]\(1)
    );
\r_Count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(20),
      Q => \^axi_rdata_reg[22]\(0)
    );
\r_Count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(21),
      Q => \^axi_rdata_reg[22]\(1)
    );
\r_Count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(22),
      Q => \^axi_rdata_reg[22]\(2)
    );
\r_Count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(23),
      Q => \^axi_rdata_reg[23]\(0)
    );
\r_Count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_1_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[23]_i_1_n_1\,
      CO(1) => \r_Count_reg[23]_i_1_n_2\,
      CO(0) => \r_Count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Count[23]_i_3_n_0\,
      DI(1) => \r_Count[23]_i_4_n_0\,
      DI(0) => \r_Count[23]_i_5_n_0\,
      O(3 downto 0) => r_Count(23 downto 20),
      S(3) => \r_Count[23]_i_6_n_0\,
      S(2) => \r_Count[23]_i_7_n_0\,
      S(1) => \r_Count[23]_i_8_n_0\,
      S(0) => \r_Count[23]_i_9_n_0\
    );
\r_Count_reg[23]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_152_n_0\,
      CO(3) => \r_Count_reg[23]_i_136_n_0\,
      CO(2) => \r_Count_reg[23]_i_136_n_1\,
      CO(1) => \r_Count_reg[23]_i_136_n_2\,
      CO(0) => \r_Count_reg[23]_i_136_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_153_n_0\,
      DI(2) => \r_Count[23]_i_154_n_0\,
      DI(1) => \r_Count[23]_i_155__0_n_0\,
      DI(0) => \r_Count[23]_i_156_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_136_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_157_n_0\,
      S(2) => \r_Count[23]_i_158_n_0\,
      S(1) => \r_Count[23]_i_159_n_0\,
      S(0) => \r_Count[23]_i_160_n_0\
    );
\r_Count_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_36_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_14_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count[23]_i_37_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count[23]_i_38_n_0\
    );
\r_Count_reg[23]_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_163_n_0\,
      CO(3) => \r_Count_reg[23]_i_152_n_0\,
      CO(2) => \r_Count_reg[23]_i_152_n_1\,
      CO(1) => \r_Count_reg[23]_i_152_n_2\,
      CO(0) => \r_Count_reg[23]_i_152_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_164_n_0\,
      DI(2) => \r_Count[23]_i_165_n_0\,
      DI(1) => \r_Count[23]_i_166_n_0\,
      DI(0) => \r_Count[23]_i_167_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_152_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_168_n_0\,
      S(2) => \r_Count[23]_i_169_n_0\,
      S(1) => \r_Count[23]_i_170_n_0\,
      S(0) => \r_Count[23]_i_171_n_0\
    );
\r_Count_reg[23]_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[23]_i_163_n_0\,
      CO(2) => \r_Count_reg[23]_i_163_n_1\,
      CO(1) => \r_Count_reg[23]_i_163_n_2\,
      CO(0) => \r_Count_reg[23]_i_163_n_3\,
      CYINIT => '1',
      DI(3) => \r_Count[23]_i_173_n_0\,
      DI(2) => \r_Count[23]_i_174_n_0\,
      DI(1) => \^axi_rdata_reg[3]\(1),
      DI(0) => '1',
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_163_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_175_n_0\,
      S(2) => \r_Count[23]_i_176_n_0\,
      S(1) => \r_Count[23]_i_177_n_0\,
      S(0) => r_Prev_Signal_reg(0)
    );
\r_Count_reg[23]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_17_n_0\,
      CO(3) => \r_Count_reg[23]_i_29_n_0\,
      CO(2) => \r_Count_reg[23]_i_29_n_1\,
      CO(1) => \r_Count_reg[23]_i_29_n_2\,
      CO(0) => \r_Count_reg[23]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[19]\(3 downto 0),
      O(3 downto 0) => \^r_count_reg[23]_0\(13 downto 10),
      S(3) => \r_Count[23]_i_48_n_0\,
      S(2) => \r_Count[23]_i_49_n_0\,
      S(1) => \r_Count[23]_i_50_n_0\,
      S(0) => \r_Count[23]_i_51_n_0\
    );
\r_Count_reg[23]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_64_n_0\,
      CO(3) => \r_Count_reg[23]_i_36_n_0\,
      CO(2) => \r_Count_reg[23]_i_36_n_1\,
      CO(1) => \r_Count_reg[23]_i_36_n_2\,
      CO(0) => \r_Count_reg[23]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_65_n_0\,
      DI(2) => \r_Count[23]_i_66_n_0\,
      DI(1) => \r_Count[23]_i_67_n_0\,
      DI(0) => \r_Count[23]_i_68_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_69_n_0\,
      S(2) => \r_Count[23]_i_70_n_0\,
      S(1) => \r_Count[23]_i_71_n_0\,
      S(0) => \r_Count[23]_i_72_n_0\
    );
\r_Count_reg[23]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_29_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_39_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[23]_i_39_n_1\,
      CO(1) => \r_Count_reg[23]_i_39_n_2\,
      CO(0) => \r_Count_reg[23]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^axi_rdata_reg[22]\(2 downto 0),
      O(3 downto 0) => \^r_count_reg[23]_0\(17 downto 14),
      S(3) => \r_Count[23]_i_73__0_n_0\,
      S(2) => \r_Count[23]_i_74_n_0\,
      S(1) => \r_Count[23]_i_75_n_0\,
      S(0) => \r_Count[23]_i_76_n_0\
    );
\r_Count_reg[23]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_99_n_0\,
      CO(3) => \r_Count_reg[23]_i_64_n_0\,
      CO(2) => \r_Count_reg[23]_i_64_n_1\,
      CO(1) => \r_Count_reg[23]_i_64_n_2\,
      CO(0) => \r_Count_reg[23]_i_64_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_100_n_0\,
      DI(2) => \r_Count[23]_i_101_n_0\,
      DI(1) => \r_Count[23]_i_102_n_0\,
      DI(0) => \r_Count[23]_i_103_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_64_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_104_n_0\,
      S(2) => \r_Count[23]_i_105_n_0\,
      S(1) => \r_Count[23]_i_106_n_0\,
      S(0) => \r_Count[23]_i_107_n_0\
    );
\r_Count_reg[23]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_136_n_0\,
      CO(3) => \r_Count_reg[23]_i_99_n_0\,
      CO(2) => \r_Count_reg[23]_i_99_n_1\,
      CO(1) => \r_Count_reg[23]_i_99_n_2\,
      CO(0) => \r_Count_reg[23]_i_99_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_137_n_0\,
      DI(2) => \r_Count[23]_i_138_n_0\,
      DI(1) => \r_Count[23]_i_139_n_0\,
      DI(0) => \r_Count[23]_i_140_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_99_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_141_n_0\,
      S(2) => \r_Count[23]_i_142_n_0\,
      S(1) => \r_Count[23]_i_143_n_0\,
      S(0) => \r_Count[23]_i_144_n_0\
    );
\r_Count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(2),
      Q => \^axi_rdata_reg[3]\(2)
    );
\r_Count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(3),
      Q => \^axi_rdata_reg[3]\(3)
    );
\r_Count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[3]_i_1_n_0\,
      CO(2) => \r_Count_reg[3]_i_1_n_1\,
      CO(1) => \r_Count_reg[3]_i_1_n_2\,
      CO(0) => \r_Count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[2]_0\(0),
      DI(2) => \r_Count[3]_i_3_n_0\,
      DI(1) => '1',
      DI(0) => \r_Count[3]_i_4_n_0\,
      O(3 downto 0) => r_Count(3 downto 0),
      S(3) => \r_Count_reg[3]_0\(0),
      S(2) => \r_Count[3]_i_6_n_0\,
      S(1) => \r_Count[3]_i_7_n_0\,
      S(0) => \r_Count[3]_i_8_n_0\
    );
\r_Count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(4),
      Q => \^di\(0)
    );
\r_Count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(5),
      Q => \^di\(1)
    );
\r_Count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(6),
      Q => \^di\(2)
    );
\r_Count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(7),
      Q => \^di\(3)
    );
\r_Count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[3]_i_1_n_0\,
      CO(3) => \r_Count_reg[7]_i_1_n_0\,
      CO(2) => \r_Count_reg[7]_i_1_n_1\,
      CO(1) => \r_Count_reg[7]_i_1_n_2\,
      CO(0) => \r_Count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[7]_i_2_n_0\,
      DI(2) => \r_Count[7]_i_3_n_0\,
      DI(1 downto 0) => \r_Count_reg[4]_0\(1 downto 0),
      O(3 downto 0) => r_Count(7 downto 4),
      S(3) => \r_Count[7]_i_6_n_0\,
      S(2) => \r_Count[7]_i_7_n_0\,
      S(1 downto 0) => \r_Count_reg[5]_0\(1 downto 0)
    );
\r_Count_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[7]_i_12_n_0\,
      CO(2) => \r_Count_reg[7]_i_12_n_1\,
      CO(1) => \r_Count_reg[7]_i_12_n_2\,
      CO(0) => \r_Count_reg[7]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[3]\(3 downto 0),
      O(3 downto 2) => \^r_count_reg[7]_0\(1 downto 0),
      O(1 downto 0) => r_Count2(1 downto 0),
      S(3) => \r_Count[7]_i_23_n_0\,
      S(2) => \r_Count[7]_i_24_n_0\,
      S(1) => \r_Count[7]_i_25__0_n_0\,
      S(0) => \r_Count_reg[0]_0\(0)
    );
\r_Count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(8),
      Q => \^axi_rdata_reg[11]\(0)
    );
\r_Count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(9),
      Q => \^axi_rdata_reg[11]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Time_Counter_18 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC;
    \axi_rdata_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]\ : out STD_LOGIC;
    \r_BCD_Num_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    w_Alarm_Time : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \r_BCD_Num_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[20]\ : out STD_LOGIC;
    \r_BCD_Num_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[27]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[9]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_28\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_29\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_30\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_31\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_32\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_33\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_34\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_35\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_36\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_37\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_38\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_39\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[13]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[13]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[21]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[17]_2\ : out STD_LOGIC;
    \r_BCD_Num_reg[5]_3\ : out STD_LOGIC;
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : out STD_LOGIC;
    \axi_rdata_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_1_out0 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC;
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC;
    \r_Count_reg[23]_19\ : in STD_LOGIC;
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC;
    \r_Count_reg[23]_26\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_27\ : in STD_LOGIC;
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC;
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC;
    \r_Count_reg[23]_33\ : in STD_LOGIC;
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC;
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Digit_Sel_reg[1]\ : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    w_Time : in STD_LOGIC_VECTOR ( 4 downto 0 );
    w_Seconds : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Change_Alarm : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Digit_Sel_reg[1]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC;
    \r_Count_reg[23]_104\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Digit_Sel_reg[2]\ : in STD_LOGIC;
    \r_Count_reg[23]_105\ : in STD_LOGIC;
    \r_Digit_Sel_reg[2]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_106\ : in STD_LOGIC;
    \r_Count_reg[23]_107\ : in STD_LOGIC;
    \r_Digit_Sel_reg[2]_1\ : in STD_LOGIC;
    \r_Count_reg[12]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_108\ : in STD_LOGIC;
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Digit_Sel_reg[0]\ : in STD_LOGIC;
    w_Time_Stamp : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Digit_Sel_reg[0]_0\ : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Alarm_Enabled : in STD_LOGIC;
    o_Alarm_On : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Time_Counter_18 : entity is "Time_Counter";
end Alarm_Clock_Alarm_Clock_0_1_Time_Counter_18;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Time_Counter_18 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^axi_rdata_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_rdata_reg[5]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal o_PM_INST_0_i_100_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_101_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_102_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_103_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_115_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_116_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_117_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_118_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_119_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_120_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_121_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_15_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_16_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_16_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_16_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_16_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_17_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_18_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_19_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_20_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_34_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_36_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_36_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_36_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_36_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_41_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_42_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_43_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_44_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_45_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_45_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_45_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_45_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_66_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_66_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_66_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_66_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_67_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_68_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_6_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_70_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_71_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_72_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_73_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_74_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_75_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_76_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_77_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_78_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_79_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_7_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_7_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_7_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_7_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_80_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_95_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_95_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_95_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_95_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_96_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_97_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_98_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_99_n_0 : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \r_BCD_Num[12]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[13]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[14]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[15]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[17]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[23]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[25]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[26]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_154_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_156_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_157_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_158_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_159_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_160_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_161_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_162_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_163_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_164_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_165_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_166_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_167_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_168_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_169_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_170_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_171_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_174_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_175_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_178_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_179_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_180_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_182_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_183_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_184_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_185_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_186_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_189_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_192_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_193_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[28]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_156_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_157_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_172_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_175_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_176_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_177_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_178_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_179_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_180_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_181_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_209_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_210_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_211_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_212_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_213_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_214_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_215_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_223_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_227_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_228_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_239_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_240_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_241_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_242_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_243_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_244_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_245_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_246_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_293_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_294_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_295_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_296_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_297_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_298_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_299_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_300_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_302_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_303_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_304_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_305_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_327_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_328_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_329_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_330_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_333_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_338_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_339_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_340_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_341_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_343_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_344_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_345_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_346_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_347_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_348_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_349_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_350_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_412_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_413_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_414_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_415_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_416_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_417_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_419_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_420_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_421_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_422_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_423_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_424_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_426_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_427_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_428_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_429_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_430_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_431_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_458_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_459_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_460_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_461_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_462_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_463_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_464_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_465_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_521_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_522_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_523_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_524_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_525_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_526_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_527_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_528_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_529_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_530_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_531_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_532_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_533_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_534_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_535_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_552_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_556_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_560_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_561_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_562_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_563_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_565_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_566_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_567_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_568_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_569_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_570_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_571_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_572_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_632_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_633_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_636_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_637_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_638_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_639_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_640_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_641_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_642_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_643_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_644_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_645_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_646_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_647_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_648_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_649_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_154_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_156_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_157_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_158_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_159_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_160_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_161_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_162_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_163_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_239_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_240_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_241_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_242_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_244_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_245_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_246_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_247_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_248_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_250_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_251_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_252_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_253_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_254_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_255_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_256_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_257_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_258_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_259_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_260_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_326_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_327_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_328_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_330_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_331_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_332_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_335_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_336_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_337_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_338_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_339_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_340_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_341_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_342_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_344_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_345_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_346_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_347_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_416_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_417_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_418_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_419_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_420_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_421_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_422_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_423_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_424_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_426_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_427_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_428_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_429_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_457_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_458_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_459_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_460_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[7]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_126_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_129_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_147_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_151_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_154_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_156_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_157_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_158_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_159_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_160_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_162_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_163_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_164_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_165_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_166_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_167_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_169_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_170_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_171_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_172_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_174_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_175_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_176_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_177_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_178_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_179_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_180_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_181_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_192_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_193_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_194_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_195_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_197_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_198_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_200_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_201_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_202_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_203_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_204_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_205_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_206_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_207_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_208_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_209_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_210_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_211_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_213_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_214_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_215_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_216_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_218_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_219_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_220_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_221_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_222_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_223_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_224_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_225_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_233_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_234_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_235_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_236_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_237_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_238_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_239_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_240_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_241_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_242_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_243_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_244_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_245_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_246_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_247_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_248_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_249_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_250_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_54_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_9_n_0\ : STD_LOGIC;
  signal \^r_bcd_num_reg[12]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_10_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_10_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_25_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_25_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_25_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_25_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_25_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_25_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_25_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_26_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_26_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_26_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_26_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_26_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_26_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_26_n_7\ : STD_LOGIC;
  signal \^r_bcd_num_reg[13]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[13]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_BCD_Num_reg[13]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_101_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_101_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_101_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_11_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_12_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_12_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_12_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_16_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_16_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_16_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_23_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_23_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_23_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_57_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_57_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_57_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_5_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_5_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_66_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_66_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_66_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_4_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_4_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[14]_i_4_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[16]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_22_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_22_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_22_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_58_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_58_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_58_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_58_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_6_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[17]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[17]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_BCD_Num_reg[17]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_14_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_14_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_14_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_37_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_37_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_37_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_67_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_67_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_67_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_28_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_28_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_28_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_5_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_5_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[20]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[21]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[21]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[21]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_BCD_Num_reg[21]_i_10_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_118_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_118_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_118_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_118_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_118_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_118_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_118_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_27_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_27_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_34_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_34_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_34_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_53_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_53_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_53_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_60_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_60_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_60_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_94_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_94_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_94_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_94_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_95_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_95_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_95_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_95_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_95_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_96_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_96_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_96_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_96_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_96_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_97_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_97_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_97_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_97_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_97_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_97_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_97_n_7\ : STD_LOGIC;
  signal \^r_bcd_num_reg[22]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[23]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_22_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_22_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_22_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_8_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[23]_i_8_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[27]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[27]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[27]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[27]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[27]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[27]_24\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[27]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[27]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[27]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[27]_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[27]_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[27]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[27]_i_111_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_111_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_112_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_115_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_115_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_115_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_116_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_116_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_116_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_130_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_130_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_130_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_130_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_131_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_131_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_131_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_131_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_131_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_131_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_131_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_137_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_137_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_137_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_137_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_138_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_144_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_144_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_144_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_153_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_153_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_153_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_173_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_173_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_173_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_173_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_21_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_21_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_21_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_27_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_27_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_27_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_37_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_37_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_37_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_46_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_46_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_46_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_47_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_47_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_48_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_48_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_48_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_49_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_49_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_49_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_50_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_50_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_50_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_50_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_5_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_61_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_61_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_61_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_61_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_61_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_61_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_62_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_62_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_62_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_62_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_62_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_62_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_97_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_97_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_97_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_98_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_98_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_98_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[28]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[30]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_13\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_15\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_reg[30]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_6\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[30]_8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_reg[30]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_114_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_114_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_114_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_132_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_132_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_132_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_150_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_150_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_150_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_159_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_159_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_159_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_159_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_24_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_24_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_24_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_33_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_33_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_33_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_34_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_34_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_34_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_34_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_46_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_46_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_46_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_4_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_4_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_4_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_55_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_55_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_55_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_55_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_55_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_55_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_95_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_95_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_95_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[30]_i_95_n_7\ : STD_LOGIC;
  signal \^r_bcd_num_reg[31]\ : STD_LOGIC;
  signal \^r_bcd_num_reg[31]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[31]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_19\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_23\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[31]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_reg[31]_i_109_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_109_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_109_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_109_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_109_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_109_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_109_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_127_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_127_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_127_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_143_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_143_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_143_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_204_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_205_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_206_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_207_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_208_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_208_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_208_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_208_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_218_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_218_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_218_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_218_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_231_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_231_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_231_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_231_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_232_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_233_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_234_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_235_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_236_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_236_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_236_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_236_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_236_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_236_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_237_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_237_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_237_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_238_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_238_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_238_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_238_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_26_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_26_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_26_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_291_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_291_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_291_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_291_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_292_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_292_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_292_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_292_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_292_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_292_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_292_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_306_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_306_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_306_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_306_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_306_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_308_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_308_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_308_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_308_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_321_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_321_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_321_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_321_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_342_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_342_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_342_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_342_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_411_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_411_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_411_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_411_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_418_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_418_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_418_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_418_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_425_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_425_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_425_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_425_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_433_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_433_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_433_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_433_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_446_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_446_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_446_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_446_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_455_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_456_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_457_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_457_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_457_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_457_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_549_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_549_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_549_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_549_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_557_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_558_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_559_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_559_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_559_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_564_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_564_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_564_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_564_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_59_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_59_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_59_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_60_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_60_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_62_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_62_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_62_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_63_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_63_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_63_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_65_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_66_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_66_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_66_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_71_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_71_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_71_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_116_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_116_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_116_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_116_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_116_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_116_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_116_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_138_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_138_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_138_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_26_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_26_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_26_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_27_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_27_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_28_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_28_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_28_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_46_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_46_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_46_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_60_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_60_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_60_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_78_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_78_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_78_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_87_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_87_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_87_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_87_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_87_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_87_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_87_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_88_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_88_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_88_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_88_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_88_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_89_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_89_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_89_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_89_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_89_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_89_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_89_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_90_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_90_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_90_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_90_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_92_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_92_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_92_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[6]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_reg[6]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_113_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_113_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_113_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_124_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_124_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_124_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_124_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_124_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_124_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_124_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_127_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_127_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_127_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_127_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_127_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_127_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_128_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_128_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_128_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_128_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_128_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_128_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_153_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_153_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_153_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_153_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_153_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_154_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_154_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_154_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_154_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_154_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_154_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_154_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_154_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_19_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_19_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_19_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_229_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_229_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_229_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_229_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_238_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_238_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_238_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_238_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_243_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_243_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_243_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_243_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_249_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_249_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_249_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_249_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_333_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_333_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_333_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_333_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_334_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_334_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_334_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_334_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_343_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_343_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_343_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_343_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_343_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_343_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_343_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_425_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_425_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_425_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_425_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_53_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_53_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_53_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_62_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_62_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_62_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_62_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_62_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_62_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_62_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_63_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_63_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_63_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_63_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_63_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_63_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_63_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_64_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_64_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_64_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_64_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_64_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_64_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_64_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_67_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_67_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_67_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_67_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_67_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_67_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_67_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_70_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_70_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_70_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_70_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_70_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_70_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_70_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_71_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_71_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_71_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_71_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_71_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_71_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_71_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_8_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_8_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_8_n_3\ : STD_LOGIC;
  signal \^r_bcd_num_reg[7]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[9]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[9]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[9]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_reg[9]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[9]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_reg[9]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_125_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_125_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_125_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_143_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_143_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_143_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_152_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_152_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_152_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_161_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_161_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_161_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_161_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_168_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_168_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_168_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_168_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_168_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_16_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_16_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_16_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_173_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_173_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_173_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_173_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_199_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_199_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_199_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_199_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_199_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_212_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_212_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_212_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_212_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_212_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_212_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_217_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_217_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_217_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_217_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_31_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_31_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_31_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_40_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_40_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_40_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_40_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_40_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_40_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_40_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_41_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_41_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_41_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_41_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_41_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_41_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_41_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_42_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_42_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_42_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_42_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_42_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_42_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_42_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_45_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_45_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_45_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_45_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_45_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_45_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_45_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_48_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_48_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_48_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_48_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_48_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_48_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_48_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_49_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_49_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_49_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_49_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_49_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_49_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_49_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_4_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_4_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_51_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_51_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_51_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_69_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_69_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_69_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_7_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_7_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_7_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_80_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_80_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_80_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_80_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_80_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_80_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_80_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_83_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_83_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_83_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_83_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_83_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_84_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_84_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_84_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_84_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_84_n_5\ : STD_LOGIC;
  signal r_Count : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r_Count2 : STD_LOGIC_VECTOR ( 23 downto 6 );
  signal \r_Count[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_14__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_22__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_23__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_24__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_25__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_19__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_20__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_21_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_22_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_28_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_29_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_30_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_31__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_43_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_44_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_45_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_46_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_11__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_14__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_15__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_16_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_18__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_19__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_100__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_101__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_102__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_103__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_104__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_105__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_106__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_107__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_134_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_135__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_136_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_137__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_138__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_139__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_140__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_141__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_142__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_14_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_150_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_151_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_152_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_153__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_154__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_155_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_156__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_157__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_15__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_161__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_162__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_163_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_164__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_165__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_166__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_167__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_168__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_170__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_171__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_172_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_173__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_174__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_175__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_17__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_18__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_19__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_20__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_21__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_22__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_23__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_24__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_26_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_36_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_37__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_47_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_48__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_49__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_50__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_64_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_65__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_66__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_67__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_68__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_69__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_70__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_71__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_72__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_73_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_97__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_98_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_99_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_14_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_15_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_16_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \^r_count_reg[0]_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_12__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_12__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_12__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \^r_count_reg[15]_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_11__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_11__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_11__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_16__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_16__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_16__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_133_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_133_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_133_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_133_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_149__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_149__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_149__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_149__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_160_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_160_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_160_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_160_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_35_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_35_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_35_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_35_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_38_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_63_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_63_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_63_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_63_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_96_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_96_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_96_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_96_n_3\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal w_Alarm_PM : STD_LOGIC;
  signal \^w_alarm_time\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal w_Alarm_Time_Stamp : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal w_Hours : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal w_Hours_2nd_Digit1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_Minutes : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal w_Seconds_0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal NLW_o_PM_INST_0_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_o_PM_INST_0_i_34_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_34_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_36_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_66_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_69_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_69_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_95_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_101_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[13]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[13]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[13]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_BCD_Num_reg[13]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[16]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[16]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[16]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_BCD_Num_reg[17]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[17]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[17]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[17]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[17]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[21]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[21]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[21]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[21]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[21]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[21]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_94_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[21]_i_94_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[21]_i_95_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[21]_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[21]_i_96_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[21]_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[23]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[23]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_110_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_110_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[27]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_113_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_116_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_138_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_144_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[27]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_89_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[27]_i_89_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_98_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_114_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_132_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_150_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_159_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[30]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[30]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_203_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_203_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_204_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_204_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_205_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_205_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_206_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_206_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_207_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_207_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_208_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_216_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_216_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_232_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_232_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_233_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_233_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_234_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_234_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_235_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_235_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_237_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_237_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_238_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_342_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_411_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_418_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_425_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_455_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_455_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_456_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_456_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_457_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_557_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_557_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_558_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_558_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_559_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_559_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_564_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_61_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_65_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[31]_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[31]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[5]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[5]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[5]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[5]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[5]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[5]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[5]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[5]_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[5]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[5]_i_90_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[5]_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[5]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_153_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[6]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_229_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_243_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_333_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_334_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[6]_i_425_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[6]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_125_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_161_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[9]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_133_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_13__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_149__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_160_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[7]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of o_PM_INST_0_i_115 : label is "lutpair220";
  attribute HLUTNM of o_PM_INST_0_i_116 : label is "lutpair219";
  attribute HLUTNM of o_PM_INST_0_i_119 : label is "lutpair220";
  attribute HLUTNM of o_PM_INST_0_i_120 : label is "lutpair219";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_BCD_Num[12]_i_24\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_BCD_Num[12]_i_29\ : label is "soft_lutpair23";
  attribute HLUTNM of \r_BCD_Num[12]_i_30\ : label is "lutpair198";
  attribute HLUTNM of \r_BCD_Num[12]_i_31\ : label is "lutpair197";
  attribute HLUTNM of \r_BCD_Num[12]_i_32\ : label is "lutpair196";
  attribute HLUTNM of \r_BCD_Num[12]_i_33\ : label is "lutpair195";
  attribute HLUTNM of \r_BCD_Num[12]_i_40\ : label is "lutpair185";
  attribute HLUTNM of \r_BCD_Num[12]_i_41\ : label is "lutpair184";
  attribute SOFT_HLUTNM of \r_BCD_Num[15]_i_60\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_BCD_Num[15]_i_61\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_BCD_Num[18]_i_49\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_BCD_Num[18]_i_50\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_BCD_Num[18]_i_51\ : label is "soft_lutpair20";
  attribute HLUTNM of \r_BCD_Num[21]_i_102\ : label is "lutpair317";
  attribute HLUTNM of \r_BCD_Num[21]_i_103\ : label is "lutpair316";
  attribute SOFT_HLUTNM of \r_BCD_Num[21]_i_119\ : label is "soft_lutpair20";
  attribute HLUTNM of \r_BCD_Num[21]_i_136\ : label is "lutpair202";
  attribute HLUTNM of \r_BCD_Num[21]_i_137\ : label is "lutpair201";
  attribute HLUTNM of \r_BCD_Num[21]_i_138\ : label is "lutpair200";
  attribute HLUTNM of \r_BCD_Num[21]_i_139\ : label is "lutpair199";
  attribute HLUTNM of \r_BCD_Num[21]_i_35\ : label is "lutpair319";
  attribute HLUTNM of \r_BCD_Num[21]_i_62\ : label is "lutpair318";
  attribute HLUTNM of \r_BCD_Num[21]_i_65\ : label is "lutpair319";
  attribute HLUTNM of \r_BCD_Num[21]_i_67\ : label is "lutpair318";
  attribute HLUTNM of \r_BCD_Num[21]_i_98\ : label is "lutpair317";
  attribute HLUTNM of \r_BCD_Num[21]_i_99\ : label is "lutpair316";
  attribute HLUTNM of \r_BCD_Num[27]_i_11\ : label is "lutpair330";
  attribute HLUTNM of \r_BCD_Num[27]_i_148\ : label is "lutpair223";
  attribute HLUTNM of \r_BCD_Num[27]_i_151\ : label is "lutpair224";
  attribute HLUTNM of \r_BCD_Num[27]_i_174\ : label is "lutpair222";
  attribute HLUTNM of \r_BCD_Num[27]_i_175\ : label is "lutpair331";
  attribute HLUTNM of \r_BCD_Num[27]_i_178\ : label is "lutpair223";
  attribute HLUTNM of \r_BCD_Num[27]_i_179\ : label is "lutpair222";
  attribute HLUTNM of \r_BCD_Num[27]_i_180\ : label is "lutpair331";
  attribute HLUTNM of \r_BCD_Num[27]_i_41\ : label is "lutpair236";
  attribute HLUTNM of \r_BCD_Num[27]_i_44\ : label is "lutpair237";
  attribute HLUTNM of \r_BCD_Num[27]_i_53\ : label is "lutpair235";
  attribute HLUTNM of \r_BCD_Num[27]_i_54\ : label is "lutpair332";
  attribute HLUTNM of \r_BCD_Num[27]_i_57\ : label is "lutpair236";
  attribute HLUTNM of \r_BCD_Num[27]_i_58\ : label is "lutpair235";
  attribute HLUTNM of \r_BCD_Num[27]_i_59\ : label is "lutpair332";
  attribute HLUTNM of \r_BCD_Num[30]_i_136\ : label is "lutpair245";
  attribute HLUTNM of \r_BCD_Num[30]_i_140\ : label is "lutpair246";
  attribute HLUTNM of \r_BCD_Num[30]_i_151\ : label is "lutpair244";
  attribute HLUTNM of \r_BCD_Num[30]_i_152\ : label is "lutpair333";
  attribute HLUTNM of \r_BCD_Num[30]_i_155\ : label is "lutpair245";
  attribute HLUTNM of \r_BCD_Num[30]_i_156\ : label is "lutpair244";
  attribute HLUTNM of \r_BCD_Num[30]_i_157\ : label is "lutpair333";
  attribute HLUTNM of \r_BCD_Num[30]_i_28\ : label is "lutpair270";
  attribute HLUTNM of \r_BCD_Num[30]_i_31\ : label is "lutpair271";
  attribute HLUTNM of \r_BCD_Num[30]_i_47\ : label is "lutpair269";
  attribute HLUTNM of \r_BCD_Num[30]_i_48\ : label is "lutpair334";
  attribute HLUTNM of \r_BCD_Num[30]_i_51\ : label is "lutpair270";
  attribute HLUTNM of \r_BCD_Num[30]_i_52\ : label is "lutpair269";
  attribute HLUTNM of \r_BCD_Num[30]_i_53\ : label is "lutpair334";
  attribute HLUTNM of \r_BCD_Num[30]_i_58\ : label is "lutpair329";
  attribute HLUTNM of \r_BCD_Num[30]_i_62\ : label is "lutpair329";
  attribute HLUTNM of \r_BCD_Num[31]_i_138\ : label is "lutpair291";
  attribute HLUTNM of \r_BCD_Num[31]_i_142\ : label is "lutpair292";
  attribute HLUTNM of \r_BCD_Num[31]_i_223\ : label is "lutpair290";
  attribute HLUTNM of \r_BCD_Num[31]_i_227\ : label is "lutpair291";
  attribute HLUTNM of \r_BCD_Num[31]_i_228\ : label is "lutpair290";
  attribute HLUTNM of \r_BCD_Num[31]_i_302\ : label is "lutpair330";
  attribute HLUTNM of \r_BCD_Num[31]_i_552\ : label is "lutpair260";
  attribute HLUTNM of \r_BCD_Num[31]_i_556\ : label is "lutpair261";
  attribute HLUTNM of \r_BCD_Num[31]_i_632\ : label is "lutpair260";
  attribute HLUTNM of \r_BCD_Num[31]_i_644\ : label is "lutpair296";
  attribute HLUTNM of \r_BCD_Num[31]_i_645\ : label is "lutpair335";
  attribute HLUTNM of \r_BCD_Num[31]_i_648\ : label is "lutpair296";
  attribute HLUTNM of \r_BCD_Num[31]_i_649\ : label is "lutpair335";
  attribute SOFT_HLUTNM of \r_BCD_Num[5]_i_118\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_BCD_Num[5]_i_119\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_BCD_Num[5]_i_120\ : label is "soft_lutpair25";
  attribute HLUTNM of \r_BCD_Num[5]_i_133\ : label is "lutpair202";
  attribute HLUTNM of \r_BCD_Num[5]_i_134\ : label is "lutpair201";
  attribute HLUTNM of \r_BCD_Num[5]_i_135\ : label is "lutpair200";
  attribute SOFT_HLUTNM of \r_BCD_Num[5]_i_147\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_BCD_Num[5]_i_150\ : label is "soft_lutpair24";
  attribute HLUTNM of \r_BCD_Num[5]_i_156\ : label is "lutpair185";
  attribute SOFT_HLUTNM of \r_BCD_Num[5]_i_91\ : label is "soft_lutpair21";
  attribute HLUTNM of \r_BCD_Num[6]_i_129\ : label is "lutpair195";
  attribute HLUTNM of \r_BCD_Num[6]_i_130\ : label is "lutpair194";
  attribute HLUTNM of \r_BCD_Num[6]_i_131\ : label is "lutpair193";
  attribute HLUTNM of \r_BCD_Num[6]_i_132\ : label is "lutpair192";
  attribute HLUTNM of \r_BCD_Num[6]_i_137\ : label is "lutpair184";
  attribute HLUTNM of \r_BCD_Num[6]_i_138\ : label is "lutpair183";
  attribute HLUTNM of \r_BCD_Num[6]_i_139\ : label is "lutpair182";
  attribute HLUTNM of \r_BCD_Num[6]_i_140\ : label is "lutpair181";
  attribute HLUTNM of \r_BCD_Num[6]_i_141\ : label is "lutpair180";
  attribute HLUTNM of \r_BCD_Num[6]_i_142\ : label is "lutpair179";
  attribute HLUTNM of \r_BCD_Num[6]_i_143\ : label is "lutpair178";
  attribute HLUTNM of \r_BCD_Num[6]_i_144\ : label is "lutpair177";
  attribute HLUTNM of \r_BCD_Num[6]_i_145\ : label is "lutpair191";
  attribute HLUTNM of \r_BCD_Num[6]_i_146\ : label is "lutpair190";
  attribute HLUTNM of \r_BCD_Num[6]_i_147\ : label is "lutpair189";
  attribute HLUTNM of \r_BCD_Num[6]_i_148\ : label is "lutpair188";
  attribute HLUTNM of \r_BCD_Num[6]_i_239\ : label is "lutpair176";
  attribute HLUTNM of \r_BCD_Num[6]_i_240\ : label is "lutpair175";
  attribute HLUTNM of \r_BCD_Num[6]_i_241\ : label is "lutpair174";
  attribute HLUTNM of \r_BCD_Num[6]_i_242\ : label is "lutpair173";
  attribute HLUTNM of \r_BCD_Num[6]_i_245\ : label is "lutpair187";
  attribute HLUTNM of \r_BCD_Num[6]_i_246\ : label is "lutpair186";
  attribute HLUTNM of \r_BCD_Num[6]_i_257\ : label is "lutpair199";
  attribute HLUTNM of \r_BCD_Num[6]_i_258\ : label is "lutpair198";
  attribute HLUTNM of \r_BCD_Num[6]_i_259\ : label is "lutpair197";
  attribute HLUTNM of \r_BCD_Num[6]_i_260\ : label is "lutpair196";
  attribute HLUTNM of \r_BCD_Num[6]_i_330\ : label is "lutpair336";
  attribute HLUTNM of \r_BCD_Num[6]_i_335\ : label is "lutpair172";
  attribute HLUTNM of \r_BCD_Num[6]_i_336\ : label is "lutpair171";
  attribute HLUTNM of \r_BCD_Num[6]_i_337\ : label is "lutpair170";
  attribute HLUTNM of \r_BCD_Num[6]_i_419\ : label is "lutpair328";
  attribute SOFT_HLUTNM of \r_BCD_Num[6]_i_7\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \r_BCD_Num[7]_i_83\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \r_BCD_Num[7]_i_84\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \r_BCD_Num[7]_i_9\ : label is "soft_lutpair11";
  attribute HLUTNM of \r_BCD_Num[9]_i_100\ : label is "lutpair180";
  attribute HLUTNM of \r_BCD_Num[9]_i_105\ : label is "lutpair179";
  attribute HLUTNM of \r_BCD_Num[9]_i_106\ : label is "lutpair178";
  attribute HLUTNM of \r_BCD_Num[9]_i_107\ : label is "lutpair177";
  attribute HLUTNM of \r_BCD_Num[9]_i_108\ : label is "lutpair176";
  attribute HLUTNM of \r_BCD_Num[9]_i_113\ : label is "lutpair190";
  attribute HLUTNM of \r_BCD_Num[9]_i_114\ : label is "lutpair189";
  attribute HLUTNM of \r_BCD_Num[9]_i_115\ : label is "lutpair188";
  attribute HLUTNM of \r_BCD_Num[9]_i_116\ : label is "lutpair187";
  attribute HLUTNM of \r_BCD_Num[9]_i_147\ : label is "lutpair204";
  attribute HLUTNM of \r_BCD_Num[9]_i_151\ : label is "lutpair205";
  attribute HLUTNM of \r_BCD_Num[9]_i_153\ : label is "lutpair175";
  attribute HLUTNM of \r_BCD_Num[9]_i_154\ : label is "lutpair174";
  attribute HLUTNM of \r_BCD_Num[9]_i_155\ : label is "lutpair173";
  attribute HLUTNM of \r_BCD_Num[9]_i_156\ : label is "lutpair172";
  attribute HLUTNM of \r_BCD_Num[9]_i_162\ : label is "lutpair186";
  attribute HLUTNM of \r_BCD_Num[9]_i_195\ : label is "lutpair204";
  attribute HLUTNM of \r_BCD_Num[9]_i_200\ : label is "lutpair171";
  attribute HLUTNM of \r_BCD_Num[9]_i_201\ : label is "lutpair170";
  attribute HLUTNM of \r_BCD_Num[9]_i_234\ : label is "lutpair328";
  attribute HLUTNM of \r_BCD_Num[9]_i_85\ : label is "lutpair194";
  attribute HLUTNM of \r_BCD_Num[9]_i_86\ : label is "lutpair193";
  attribute HLUTNM of \r_BCD_Num[9]_i_87\ : label is "lutpair192";
  attribute HLUTNM of \r_BCD_Num[9]_i_88\ : label is "lutpair191";
  attribute HLUTNM of \r_BCD_Num[9]_i_97\ : label is "lutpair183";
  attribute HLUTNM of \r_BCD_Num[9]_i_98\ : label is "lutpair182";
  attribute HLUTNM of \r_BCD_Num[9]_i_99\ : label is "lutpair181";
  attribute SOFT_HLUTNM of \r_Count[15]_i_12__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \r_Count[15]_i_14__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \r_Count[15]_i_17__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_Count[15]_i_18__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_Count[19]_i_12__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_Count[19]_i_16\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_Count[19]_i_17\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_Count[19]_i_18__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_Count[23]_i_105__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_Count[23]_i_106__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_Count[23]_i_142__0\ : label is "soft_lutpair18";
  attribute HLUTNM of \r_Count[23]_i_153__0\ : label is "lutpair168";
  attribute HLUTNM of \r_Count[23]_i_161__0\ : label is "lutpair167";
  attribute HLUTNM of \r_Count[23]_i_162__0\ : label is "lutpair166";
  attribute HLUTNM of \r_Count[23]_i_163\ : label is "lutpair165";
  attribute HLUTNM of \r_Count[23]_i_164__0\ : label is "lutpair164";
  attribute HLUTNM of \r_Count[23]_i_165__0\ : label is "lutpair168";
  attribute HLUTNM of \r_Count[23]_i_166__0\ : label is "lutpair167";
  attribute HLUTNM of \r_Count[23]_i_167__0\ : label is "lutpair166";
  attribute HLUTNM of \r_Count[23]_i_168__0\ : label is "lutpair165";
  attribute HLUTNM of \r_Count[23]_i_170__0\ : label is "lutpair163";
  attribute HLUTNM of \r_Count[23]_i_171__0\ : label is "lutpair327";
  attribute HLUTNM of \r_Count[23]_i_172\ : label is "lutpair164";
  attribute HLUTNM of \r_Count[23]_i_173__0\ : label is "lutpair163";
  attribute HLUTNM of \r_Count[23]_i_174__0\ : label is "lutpair327";
  attribute SOFT_HLUTNM of \r_Count[23]_i_17__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_Count[23]_i_18__0\ : label is "soft_lutpair16";
  attribute HLUTNM of \r_Count[23]_i_2\ : label is "lutpair169";
  attribute SOFT_HLUTNM of \r_Count[23]_i_22__0\ : label is "soft_lutpair18";
  attribute HLUTNM of \r_Count[23]_i_7__0\ : label is "lutpair169";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  O(2 downto 0) <= \^o\(2 downto 0);
  \axi_rdata_reg[0]\(0) <= \^axi_rdata_reg[0]\(0);
  \axi_rdata_reg[5]\(3 downto 0) <= \^axi_rdata_reg[5]\(3 downto 0);
  \r_BCD_Num_reg[12]\(2 downto 0) <= \^r_bcd_num_reg[12]\(2 downto 0);
  \r_BCD_Num_reg[13]\(3 downto 0) <= \^r_bcd_num_reg[13]\(3 downto 0);
  \r_BCD_Num_reg[13]_0\(0) <= \^r_bcd_num_reg[13]_0\(0);
  \r_BCD_Num_reg[13]_1\(3 downto 0) <= \^r_bcd_num_reg[13]_1\(3 downto 0);
  \r_BCD_Num_reg[15]\(3 downto 0) <= \^r_bcd_num_reg[15]\(3 downto 0);
  \r_BCD_Num_reg[16]\(0) <= \^r_bcd_num_reg[16]\(0);
  \r_BCD_Num_reg[17]\(3 downto 0) <= \^r_bcd_num_reg[17]\(3 downto 0);
  \r_BCD_Num_reg[17]_0\(3 downto 0) <= \^r_bcd_num_reg[17]_0\(3 downto 0);
  \r_BCD_Num_reg[20]\ <= \^r_bcd_num_reg[20]\;
  \r_BCD_Num_reg[21]\(3 downto 0) <= \^r_bcd_num_reg[21]\(3 downto 0);
  \r_BCD_Num_reg[21]_0\(3 downto 0) <= \^r_bcd_num_reg[21]_0\(3 downto 0);
  \r_BCD_Num_reg[21]_1\(1 downto 0) <= \^r_bcd_num_reg[21]_1\(1 downto 0);
  \r_BCD_Num_reg[22]\(0) <= \^r_bcd_num_reg[22]\(0);
  \r_BCD_Num_reg[24]\(0) <= \^r_bcd_num_reg[24]\(0);
  \r_BCD_Num_reg[27]\(2 downto 0) <= \^r_bcd_num_reg[27]\(2 downto 0);
  \r_BCD_Num_reg[27]_0\(0) <= \^r_bcd_num_reg[27]_0\(0);
  \r_BCD_Num_reg[27]_1\(0) <= \^r_bcd_num_reg[27]_1\(0);
  \r_BCD_Num_reg[27]_10\(3 downto 0) <= \^r_bcd_num_reg[27]_10\(3 downto 0);
  \r_BCD_Num_reg[27]_2\(0) <= \^r_bcd_num_reg[27]_2\(0);
  \r_BCD_Num_reg[27]_24\(2 downto 0) <= \^r_bcd_num_reg[27]_24\(2 downto 0);
  \r_BCD_Num_reg[27]_3\(2 downto 0) <= \^r_bcd_num_reg[27]_3\(2 downto 0);
  \r_BCD_Num_reg[27]_4\(2 downto 0) <= \^r_bcd_num_reg[27]_4\(2 downto 0);
  \r_BCD_Num_reg[27]_5\(0) <= \^r_bcd_num_reg[27]_5\(0);
  \r_BCD_Num_reg[27]_6\(2 downto 0) <= \^r_bcd_num_reg[27]_6\(2 downto 0);
  \r_BCD_Num_reg[27]_7\(2 downto 0) <= \^r_bcd_num_reg[27]_7\(2 downto 0);
  \r_BCD_Num_reg[27]_8\(0) <= \^r_bcd_num_reg[27]_8\(0);
  \r_BCD_Num_reg[28]\(3 downto 0) <= \^r_bcd_num_reg[28]\(3 downto 0);
  \r_BCD_Num_reg[30]\(2 downto 0) <= \^r_bcd_num_reg[30]\(2 downto 0);
  \r_BCD_Num_reg[30]_0\(0) <= \^r_bcd_num_reg[30]_0\(0);
  \r_BCD_Num_reg[30]_1\(0) <= \^r_bcd_num_reg[30]_1\(0);
  \r_BCD_Num_reg[30]_10\(0) <= \^r_bcd_num_reg[30]_10\(0);
  \r_BCD_Num_reg[30]_13\(2 downto 0) <= \^r_bcd_num_reg[30]_13\(2 downto 0);
  \r_BCD_Num_reg[30]_15\(2 downto 0) <= \^r_bcd_num_reg[30]_15\(2 downto 0);
  \r_BCD_Num_reg[30]_2\(1 downto 0) <= \^r_bcd_num_reg[30]_2\(1 downto 0);
  \r_BCD_Num_reg[30]_3\(0) <= \^r_bcd_num_reg[30]_3\(0);
  \r_BCD_Num_reg[30]_4\(2 downto 0) <= \^r_bcd_num_reg[30]_4\(2 downto 0);
  \r_BCD_Num_reg[30]_5\(0) <= \^r_bcd_num_reg[30]_5\(0);
  \r_BCD_Num_reg[30]_6\(2 downto 0) <= \^r_bcd_num_reg[30]_6\(2 downto 0);
  \r_BCD_Num_reg[30]_7\(2 downto 0) <= \^r_bcd_num_reg[30]_7\(2 downto 0);
  \r_BCD_Num_reg[30]_8\(2 downto 0) <= \^r_bcd_num_reg[30]_8\(2 downto 0);
  \r_BCD_Num_reg[31]\ <= \^r_bcd_num_reg[31]\;
  \r_BCD_Num_reg[31]_0\(3 downto 0) <= \^r_bcd_num_reg[31]_0\(3 downto 0);
  \r_BCD_Num_reg[31]_1\(0) <= \^r_bcd_num_reg[31]_1\(0);
  \r_BCD_Num_reg[31]_13\(0) <= \^r_bcd_num_reg[31]_13\(0);
  \r_BCD_Num_reg[31]_15\(0) <= \^r_bcd_num_reg[31]_15\(0);
  \r_BCD_Num_reg[31]_19\(0) <= \^r_bcd_num_reg[31]_19\(0);
  \r_BCD_Num_reg[31]_2\(0) <= \^r_bcd_num_reg[31]_2\(0);
  \r_BCD_Num_reg[31]_23\(0) <= \^r_bcd_num_reg[31]_23\(0);
  \r_BCD_Num_reg[31]_3\(0) <= \^r_bcd_num_reg[31]_3\(0);
  \r_BCD_Num_reg[31]_4\(0) <= \^r_bcd_num_reg[31]_4\(0);
  \r_BCD_Num_reg[31]_5\(3 downto 0) <= \^r_bcd_num_reg[31]_5\(3 downto 0);
  \r_BCD_Num_reg[31]_6\(0) <= \^r_bcd_num_reg[31]_6\(0);
  \r_BCD_Num_reg[31]_8\(0) <= \^r_bcd_num_reg[31]_8\(0);
  \r_BCD_Num_reg[6]_0\(0) <= \^r_bcd_num_reg[6]_0\(0);
  \r_BCD_Num_reg[6]_3\(2 downto 0) <= \^r_bcd_num_reg[6]_3\(2 downto 0);
  \r_BCD_Num_reg[7]\(2 downto 0) <= \^r_bcd_num_reg[7]\(2 downto 0);
  \r_BCD_Num_reg[9]\(2 downto 0) <= \^r_bcd_num_reg[9]\(2 downto 0);
  \r_BCD_Num_reg[9]_0\(2 downto 0) <= \^r_bcd_num_reg[9]_0\(2 downto 0);
  \r_BCD_Num_reg[9]_1\(1 downto 0) <= \^r_bcd_num_reg[9]_1\(1 downto 0);
  \r_BCD_Num_reg[9]_2\(2 downto 0) <= \^r_bcd_num_reg[9]_2\(2 downto 0);
  \r_BCD_Num_reg[9]_3\(2 downto 0) <= \^r_bcd_num_reg[9]_3\(2 downto 0);
  \r_Count_reg[0]_0\ <= \^r_count_reg[0]_0\;
  \r_Count_reg[15]_0\ <= \^r_count_reg[15]_0\;
  w_Alarm_Time(27 downto 0) <= \^w_alarm_time\(27 downto 0);
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => axi_araddr(0),
      I3 => o_Alarm_On,
      I4 => axi_araddr(1),
      I5 => w_Time_Stamp(0),
      O => \axi_rdata_reg[23]\(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(10),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(10),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(11),
      I1 => w_Alarm_Time_Stamp(11),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(11),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(12),
      I1 => w_Alarm_Time_Stamp(12),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(12),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(13),
      I1 => w_Alarm_Time_Stamp(13),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(13),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(14),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(14),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(15),
      I1 => w_Alarm_Time_Stamp(15),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(15),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(16),
      I1 => w_Alarm_Time_Stamp(16),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(16),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(17),
      I1 => w_Alarm_Time_Stamp(17),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(17),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(18),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(18),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(19),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(19),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => w_Alarm_Time_Stamp(1),
      I2 => axi_araddr(0),
      I3 => o_Alarm_Enabled,
      I4 => axi_araddr(1),
      I5 => w_Time_Stamp(1),
      O => \axi_rdata_reg[23]\(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(20),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(20),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(21),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(21),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(22),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(22),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(23),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(23),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(23)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(2),
      I1 => \^axi_rdata_reg[5]\(0),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(2),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(2)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(3),
      I1 => \^axi_rdata_reg[5]\(1),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(3),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(4),
      I1 => \^axi_rdata_reg[5]\(2),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(4),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(5),
      I1 => \^axi_rdata_reg[5]\(3),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(5),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(6),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(6),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(7),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(7),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(8),
      I1 => w_Alarm_Time_Stamp(8),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(8),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => Q(9),
      I1 => w_Alarm_Time_Stamp(9),
      I2 => axi_araddr(0),
      I3 => w_Time_Stamp(9),
      I4 => axi_araddr(1),
      O => \axi_rdata_reg[23]\(9)
    );
o_PM_INST_0_i_100: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => \r_Count_reg[23]_30\,
      I2 => o_PM_INST_0_i_96_n_0,
      O => o_PM_INST_0_i_100_n_0
    );
o_PM_INST_0_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => o_PM_INST_0_i_97_n_0,
      I1 => \r_Count_reg[23]_25\,
      I2 => \r_Count_reg[23]_8\(0),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \^r_bcd_num_reg[17]_0\(3),
      O => o_PM_INST_0_i_101_n_0
    );
o_PM_INST_0_i_102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[23]_29\,
      I1 => w_Minutes(7),
      I2 => o_PM_INST_0_i_98_n_0,
      O => o_PM_INST_0_i_102_n_0
    );
o_PM_INST_0_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_99_n_0,
      I1 => \r_Count_reg[23]_24\,
      I2 => w_Minutes(6),
      O => o_PM_INST_0_i_103_n_0
    );
o_PM_INST_0_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]\(0),
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => w_Minutes(4),
      O => o_PM_INST_0_i_115_n_0
    );
o_PM_INST_0_i_116: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(0),
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Minutes(3),
      O => o_PM_INST_0_i_116_n_0
    );
o_PM_INST_0_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABABBBBFFBF"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]\(0),
      I1 => \^r_bcd_num_reg[21]\(1),
      I2 => \r_Count_reg[23]_6\(2),
      I3 => w_Seconds_0(16),
      I4 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I5 => \r_Count_reg[23]_5\(2),
      O => o_PM_INST_0_i_117_n_0
    );
o_PM_INST_0_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => o_PM_INST_0_i_115_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => \^r_bcd_num_reg[24]\(0),
      I4 => \^r_bcd_num_reg[28]\(0),
      I5 => w_Minutes(5),
      O => o_PM_INST_0_i_118_n_0
    );
o_PM_INST_0_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]\(0),
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => w_Minutes(4),
      I4 => o_PM_INST_0_i_116_n_0,
      O => o_PM_INST_0_i_119_n_0
    );
o_PM_INST_0_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(0),
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Minutes(3),
      I3 => o_PM_INST_0_i_117_n_0,
      O => o_PM_INST_0_i_120_n_0
    );
o_PM_INST_0_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550455F7AAFBAA08"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\(1),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds_0(16),
      I3 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I4 => \r_Count_reg[23]_5\(2),
      I5 => \^r_bcd_num_reg[24]\(0),
      O => o_PM_INST_0_i_121_n_0
    );
o_PM_INST_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABBB"
    )
        port map (
      I0 => o_PM_INST_0_i_34_n_3,
      I1 => \r_Count_reg[23]_18\,
      I2 => \r_Count_reg[23]_8\(2),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \^r_bcd_num_reg[21]_1\(1),
      O => o_PM_INST_0_i_15_n_0
    );
o_PM_INST_0_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_36_n_0,
      CO(3) => o_PM_INST_0_i_16_n_0,
      CO(2) => o_PM_INST_0_i_16_n_1,
      CO(1) => o_PM_INST_0_i_16_n_2,
      CO(0) => o_PM_INST_0_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => w_Minutes(10 downto 7),
      O(3) => \^r_bcd_num_reg[24]\(0),
      O(2 downto 0) => NLW_o_PM_INST_0_i_16_O_UNCONNECTED(2 downto 0),
      S(3) => o_PM_INST_0_i_41_n_0,
      S(2) => o_PM_INST_0_i_42_n_0,
      S(1) => o_PM_INST_0_i_43_n_0,
      S(0) => o_PM_INST_0_i_44_n_0
    );
o_PM_INST_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(2),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]_1\(1),
      O => o_PM_INST_0_i_17_n_0
    );
o_PM_INST_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(1),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]_1\(0),
      O => o_PM_INST_0_i_18_n_0
    );
o_PM_INST_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(0),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[17]_0\(3),
      O => o_PM_INST_0_i_19_n_0
    );
o_PM_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \^r_bcd_num_reg[31]\
    );
o_PM_INST_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(3),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[17]_0\(2),
      O => o_PM_INST_0_i_20_n_0
    );
o_PM_INST_0_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_66_n_0,
      CO(3 downto 1) => NLW_o_PM_INST_0_i_34_CO_UNCONNECTED(3 downto 1),
      CO(0) => o_PM_INST_0_i_34_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_PM_INST_0_i_67_n_0,
      O(3 downto 0) => NLW_o_PM_INST_0_i_34_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => o_PM_INST_0_i_68_n_0
    );
o_PM_INST_0_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_PM_INST_0_i_36_n_0,
      CO(2) => o_PM_INST_0_i_36_n_1,
      CO(1) => o_PM_INST_0_i_36_n_2,
      CO(0) => o_PM_INST_0_i_36_n_3,
      CYINIT => '0',
      DI(3 downto 1) => w_Minutes(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => NLW_o_PM_INST_0_i_36_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_70_n_0,
      S(2) => o_PM_INST_0_i_71_n_0,
      S(1) => o_PM_INST_0_i_72_n_0,
      S(0) => o_PM_INST_0_i_73_n_0
    );
o_PM_INST_0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(2),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]_1\(1),
      O => w_Minutes(10)
    );
o_PM_INST_0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(1),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]_1\(0),
      O => w_Minutes(9)
    );
o_PM_INST_0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(0),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[17]_0\(3),
      O => w_Minutes(8)
    );
o_PM_INST_0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(3),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[17]_0\(2),
      O => w_Minutes(7)
    );
o_PM_INST_0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_1\(1),
      I1 => \r_Count_reg[23]_8\(2),
      I2 => \^r_bcd_num_reg[17]_0\(1),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_7\(2),
      O => o_PM_INST_0_i_41_n_0
    );
o_PM_INST_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_1\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \^r_bcd_num_reg[17]_0\(0),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_7\(1),
      O => o_PM_INST_0_i_42_n_0
    );
o_PM_INST_0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(3),
      I1 => \r_Count_reg[23]_8\(0),
      I2 => \^r_bcd_num_reg[21]\(3),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_7\(0),
      O => o_PM_INST_0_i_43_n_0
    );
o_PM_INST_0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(2),
      I1 => \r_Count_reg[23]_7\(3),
      I2 => \^r_bcd_num_reg[21]\(2),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_5\(3),
      O => o_PM_INST_0_i_44_n_0
    );
o_PM_INST_0_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[18]_i_5_n_0\,
      CO(3) => o_PM_INST_0_i_45_n_0,
      CO(2) => o_PM_INST_0_i_45_n_1,
      CO(1) => o_PM_INST_0_i_45_n_2,
      CO(0) => o_PM_INST_0_i_45_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_PM_INST_0_i_74_n_0,
      DI(1) => o_PM_INST_0_i_75_n_0,
      DI(0) => o_PM_INST_0_i_76_n_0,
      O(3 downto 0) => \^r_bcd_num_reg[17]_0\(3 downto 0),
      S(3) => o_PM_INST_0_i_77_n_0,
      S(2) => o_PM_INST_0_i_78_n_0,
      S(1) => o_PM_INST_0_i_79_n_0,
      S(0) => o_PM_INST_0_i_80_n_0
    );
o_PM_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555555555555"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(3),
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => o_PM_INST_0_i_15_n_0,
      I3 => \^r_bcd_num_reg[24]\(0),
      I4 => \^r_bcd_num_reg[28]\(0),
      I5 => \^r_bcd_num_reg[28]\(1),
      O => o_PM_INST_0_i_6_n_0
    );
o_PM_INST_0_i_66: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_95_n_0,
      CO(3) => o_PM_INST_0_i_66_n_0,
      CO(2) => o_PM_INST_0_i_66_n_1,
      CO(1) => o_PM_INST_0_i_66_n_2,
      CO(0) => o_PM_INST_0_i_66_n_3,
      CYINIT => '0',
      DI(3) => o_PM_INST_0_i_96_n_0,
      DI(2) => o_PM_INST_0_i_97_n_0,
      DI(1) => o_PM_INST_0_i_98_n_0,
      DI(0) => o_PM_INST_0_i_99_n_0,
      O(3 downto 0) => NLW_o_PM_INST_0_i_66_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_100_n_0,
      S(2) => o_PM_INST_0_i_101_n_0,
      S(1) => o_PM_INST_0_i_102_n_0,
      S(0) => o_PM_INST_0_i_103_n_0
    );
o_PM_INST_0_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => \r_Count_reg[23]_30\,
      O => o_PM_INST_0_i_67_n_0
    );
o_PM_INST_0_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => o_PM_INST_0_i_67_n_0,
      I1 => \r_Count_reg[23]_18\,
      I2 => \r_Count_reg[23]_8\(2),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \^r_bcd_num_reg[21]_1\(1),
      O => o_PM_INST_0_i_68_n_0
    );
o_PM_INST_0_i_69: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_7_n_0,
      CO(3 downto 1) => NLW_o_PM_INST_0_i_69_CO_UNCONNECTED(3 downto 1),
      CO(0) => \r_BCD_Num_reg[24]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_o_PM_INST_0_i_69_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
o_PM_INST_0_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_16_n_0,
      CO(3) => o_PM_INST_0_i_7_n_0,
      CO(2) => o_PM_INST_0_i_7_n_1,
      CO(1) => o_PM_INST_0_i_7_n_2,
      CO(0) => o_PM_INST_0_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^r_bcd_num_reg[28]\(3 downto 0),
      S(3) => o_PM_INST_0_i_17_n_0,
      S(2) => o_PM_INST_0_i_18_n_0,
      S(1) => o_PM_INST_0_i_19_n_0,
      S(0) => o_PM_INST_0_i_20_n_0
    );
o_PM_INST_0_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(1),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => \^r_bcd_num_reg[21]\(1),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_5\(2),
      O => o_PM_INST_0_i_70_n_0
    );
o_PM_INST_0_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(0),
      I1 => \r_Count_reg[23]_7\(1),
      I2 => \^r_bcd_num_reg[21]\(0),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_5\(1),
      O => o_PM_INST_0_i_71_n_0
    );
o_PM_INST_0_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\(3),
      I1 => \r_Count_reg[23]_7\(0),
      I2 => \^r_bcd_num_reg[16]\(0),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_5\(0),
      O => o_PM_INST_0_i_72_n_0
    );
o_PM_INST_0_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(3),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]\(2),
      O => o_PM_INST_0_i_73_n_0
    );
o_PM_INST_0_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(0),
      I1 => \^r_bcd_num_reg[9]\(1),
      I2 => \r_Count_reg[22]_2\(0),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[17]\(1),
      O => o_PM_INST_0_i_74_n_0
    );
o_PM_INST_0_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_2\(3),
      I1 => \^r_bcd_num_reg[9]\(0),
      I2 => \r_Count_reg[20]_2\(3),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[17]\(0),
      O => o_PM_INST_0_i_75_n_0
    );
o_PM_INST_0_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_2\(2),
      I1 => \^r_bcd_num_reg[17]\(3),
      I2 => \r_Count_reg[20]_2\(2),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[13]_1\(3),
      O => o_PM_INST_0_i_76_n_0
    );
o_PM_INST_0_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]\(3),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(2),
      O => o_PM_INST_0_i_77_n_0
    );
o_PM_INST_0_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_29_n_0\,
      I1 => \^r_bcd_num_reg[9]\(1),
      I2 => \r_Count_reg[22]_1\(0),
      I3 => \r_Count_reg[22]_2\(1),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \^r_bcd_num_reg[17]\(2),
      O => o_PM_INST_0_i_78_n_0
    );
o_PM_INST_0_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_30_n_0\,
      I1 => w_Seconds_0(15),
      I2 => \r_BCD_Num[18]_i_29_n_0\,
      I3 => \^r_bcd_num_reg[9]\(1),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_1\(0),
      O => o_PM_INST_0_i_79_n_0
    );
o_PM_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(1),
      I1 => o_PM_INST_0_i_15_n_0,
      I2 => \^r_bcd_num_reg[24]\(0),
      I3 => \^r_bcd_num_reg[28]\(0),
      O => w_Hours(2)
    );
o_PM_INST_0_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_31_n_0\,
      I1 => \^r_bcd_num_reg[17]\(3),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[22]_2\(2),
      I4 => \r_BCD_Num[18]_i_30_n_0\,
      I5 => w_Seconds_0(15),
      O => o_PM_INST_0_i_80_n_0
    );
o_PM_INST_0_i_95: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_PM_INST_0_i_95_n_0,
      CO(2) => o_PM_INST_0_i_95_n_1,
      CO(1) => o_PM_INST_0_i_95_n_2,
      CO(0) => o_PM_INST_0_i_95_n_3,
      CYINIT => '0',
      DI(3) => o_PM_INST_0_i_115_n_0,
      DI(2) => o_PM_INST_0_i_116_n_0,
      DI(1) => o_PM_INST_0_i_117_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_o_PM_INST_0_i_95_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_118_n_0,
      S(2) => o_PM_INST_0_i_119_n_0,
      S(1) => o_PM_INST_0_i_120_n_0,
      S(0) => o_PM_INST_0_i_121_n_0
    );
o_PM_INST_0_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(3),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds_0(16),
      I3 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I4 => \r_Count_reg[23]_8\(0),
      I5 => \r_Count_reg[23]_25\,
      O => o_PM_INST_0_i_96_n_0
    );
o_PM_INST_0_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_29\,
      I1 => w_Minutes(7),
      O => o_PM_INST_0_i_97_n_0
    );
o_PM_INST_0_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F10F0E"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      I3 => \^r_bcd_num_reg[28]\(1),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => w_Minutes(6),
      O => o_PM_INST_0_i_98_n_0
    );
o_PM_INST_0_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFFFF"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(0),
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => \^r_bcd_num_reg[28]\(2),
      I4 => w_Minutes(5),
      O => o_PM_INST_0_i_99_n_0
    );
\r_Alarm_Next_State1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_3_n_0\,
      I1 => \r_BCD_Num[21]_i_2_n_0\,
      O => \^w_alarm_time\(17)
    );
\r_Alarm_Next_State1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^w_alarm_time\(27),
      I1 => w_Time(4),
      I2 => \^w_alarm_time\(26),
      I3 => w_Time(3),
      O => r_Alarm_State_reg(0)
    );
r_Alarm_Next_State1_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E14B581A581AD287"
    )
        port map (
      I0 => \r_BCD_Num[4]_i_4_n_0\,
      I1 => \^axi_rdata_reg[5]\(0),
      I2 => w_Alarm_Time_Stamp(1),
      I3 => \r_BCD_Num[7]_i_5_n_0\,
      I4 => \r_BCD_Num[7]_i_6_n_0\,
      I5 => \^axi_rdata_reg[5]\(1),
      O => \^w_alarm_time\(0)
    );
r_Alarm_Next_State1_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2482AEDA5B754124"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_6_n_0\,
      I1 => w_Seconds_0(2),
      I2 => w_Seconds_0(3),
      I3 => \r_BCD_Num[15]_i_6_n_0\,
      I4 => \r_BCD_Num[15]_i_5_n_0\,
      I5 => w_Seconds_0(1),
      O => \^w_alarm_time\(7)
    );
\r_BCD_Num[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => i_Change_Alarm,
      I2 => Q(1),
      I3 => w_Time_Stamp(0),
      I4 => \r_Digit_Sel_reg[0]\,
      O => D(0)
    );
\r_BCD_Num[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3373C98C67368898"
    )
        port map (
      I0 => w_Seconds_0(1),
      I1 => \r_BCD_Num[15]_i_5_n_0\,
      I2 => \r_BCD_Num[15]_i_6_n_0\,
      I3 => w_Seconds_0(3),
      I4 => w_Seconds_0(2),
      I5 => \r_BCD_Num[12]_i_6_n_0\,
      O => \^w_alarm_time\(8)
    );
\r_BCD_Num[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"408412014804D02D"
    )
        port map (
      I0 => w_Seconds_0(1),
      I1 => \r_BCD_Num[15]_i_5_n_0\,
      I2 => \r_BCD_Num[15]_i_6_n_0\,
      I3 => w_Seconds_0(3),
      I4 => w_Seconds_0(2),
      I5 => \r_BCD_Num[12]_i_6_n_0\,
      O => \^w_alarm_time\(9)
    );
\r_BCD_Num[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => \^w_alarm_time\(10),
      I1 => i_Change_Alarm,
      I2 => Q(1),
      I3 => w_Time(1),
      I4 => \r_Digit_Sel_reg[1]_0\,
      O => D(5)
    );
\r_BCD_Num[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_24_n_0\,
      I1 => w_Alarm_Time_Stamp(12),
      I2 => \r_BCD_Num_reg[12]_i_25_n_5\,
      I3 => \r_BCD_Num_reg[21]_i_95_n_5\,
      I4 => \r_BCD_Num_reg[12]_i_26_n_7\,
      O => \r_BCD_Num[12]_i_12_n_0\
    );
\r_BCD_Num[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_27_n_0\,
      I1 => w_Alarm_Time_Stamp(11),
      I2 => \r_BCD_Num_reg[12]_i_25_n_6\,
      I3 => \r_BCD_Num_reg[21]_i_95_n_6\,
      I4 => \r_BCD_Num_reg[9]_i_42_n_4\,
      O => \r_BCD_Num[12]_i_13_n_0\
    );
\r_BCD_Num[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[12]_i_25_n_7\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_42_n_5\,
      I3 => w_Alarm_Time_Stamp(10),
      I4 => \r_BCD_Num[12]_i_28_n_0\,
      O => \r_BCD_Num[12]_i_14_n_0\
    );
\r_BCD_Num[12]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_50_n_0\,
      I1 => w_Alarm_Time_Stamp(9),
      I2 => \r_BCD_Num_reg[9]_i_40_n_4\,
      I3 => \r_BCD_Num_reg[9]_i_41_n_4\,
      I4 => \r_BCD_Num_reg[9]_i_42_n_6\,
      O => \r_BCD_Num[12]_i_15_n_0\
    );
\r_BCD_Num[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_12_n_0\,
      I1 => \r_BCD_Num_reg[12]_i_26_n_6\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[12]_i_25_n_4\,
      I4 => w_Alarm_Time_Stamp(13),
      I5 => \r_BCD_Num[12]_i_29_n_0\,
      O => \r_BCD_Num[12]_i_16_n_0\
    );
\r_BCD_Num[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_13_n_0\,
      I1 => \r_BCD_Num_reg[12]_i_25_n_5\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_5\,
      I3 => \r_BCD_Num_reg[12]_i_26_n_7\,
      I4 => w_Alarm_Time_Stamp(12),
      I5 => \r_BCD_Num[12]_i_24_n_0\,
      O => \r_BCD_Num[12]_i_17_n_0\
    );
\r_BCD_Num[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_14_n_0\,
      I1 => \r_BCD_Num_reg[12]_i_25_n_6\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_6\,
      I3 => \r_BCD_Num_reg[9]_i_42_n_4\,
      I4 => w_Alarm_Time_Stamp(11),
      I5 => \r_BCD_Num[12]_i_27_n_0\,
      O => \r_BCD_Num[12]_i_18_n_0\
    );
\r_BCD_Num[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_15_n_0\,
      I1 => \r_BCD_Num_reg[12]_i_25_n_7\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_7\,
      I3 => \r_BCD_Num_reg[9]_i_42_n_5\,
      I4 => w_Alarm_Time_Stamp(10),
      I5 => \r_BCD_Num[12]_i_28_n_0\,
      O => \r_BCD_Num[12]_i_19_n_0\
    );
\r_BCD_Num[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C80FC0FC0FECFE"
    )
        port map (
      I0 => w_Seconds_0(1),
      I1 => \r_BCD_Num[15]_i_5_n_0\,
      I2 => \r_BCD_Num[15]_i_6_n_0\,
      I3 => w_Seconds_0(3),
      I4 => w_Seconds_0(2),
      I5 => \r_BCD_Num[12]_i_6_n_0\,
      O => \^w_alarm_time\(10)
    );
\r_BCD_Num[12]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[12]_i_25_n_4\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[12]_i_26_n_6\,
      O => \r_BCD_Num[12]_i_24_n_0\
    );
\r_BCD_Num[12]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[12]_i_26_n_7\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_5\,
      I2 => \r_BCD_Num_reg[12]_i_25_n_5\,
      O => \r_BCD_Num[12]_i_27_n_0\
    );
\r_BCD_Num[12]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_42_n_4\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_6\,
      I2 => \r_BCD_Num_reg[12]_i_25_n_6\,
      O => \r_BCD_Num[12]_i_28_n_0\
    );
\r_BCD_Num[12]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_118_n_7\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[12]_i_26_n_5\,
      O => \r_BCD_Num[12]_i_29_n_0\
    );
\r_BCD_Num[12]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[12]_i_30_n_0\
    );
\r_BCD_Num[12]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => w_Alarm_Time_Stamp(17),
      I2 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[12]_i_31_n_0\
    );
\r_BCD_Num[12]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => w_Alarm_Time_Stamp(16),
      I2 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[12]_i_32_n_0\
    );
\r_BCD_Num[12]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => w_Alarm_Time_Stamp(15),
      I2 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[12]_i_33_n_0\
    );
\r_BCD_Num[12]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_30_n_0\,
      I1 => w_Alarm_Time_Stamp(17),
      I2 => w_Alarm_Time_Stamp(19),
      I3 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[12]_i_34_n_0\
    );
\r_BCD_Num[12]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_31_n_0\,
      I1 => w_Alarm_Time_Stamp(16),
      I2 => w_Alarm_Time_Stamp(18),
      I3 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[12]_i_35_n_0\
    );
\r_BCD_Num[12]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_32_n_0\,
      I1 => w_Alarm_Time_Stamp(15),
      I2 => w_Alarm_Time_Stamp(17),
      I3 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[12]_i_36_n_0\
    );
\r_BCD_Num[12]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_33_n_0\,
      I1 => w_Alarm_Time_Stamp(14),
      I2 => w_Alarm_Time_Stamp(16),
      I3 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[12]_i_37_n_0\
    );
\r_BCD_Num[12]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[12]_i_38_n_0\
    );
\r_BCD_Num[12]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[12]_i_39_n_0\
    );
\r_BCD_Num[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => w_Seconds_0(3)
    );
\r_BCD_Num[12]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[12]_i_40_n_0\
    );
\r_BCD_Num[12]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[12]_i_41_n_0\
    );
\r_BCD_Num[12]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[12]_i_42_n_0\
    );
\r_BCD_Num[12]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(19),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[12]_i_43_n_0\
    );
\r_BCD_Num[12]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_40_n_0\,
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[12]_i_44_n_0\
    );
\r_BCD_Num[12]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_41_n_0\,
      I1 => w_Alarm_Time_Stamp(18),
      I2 => w_Alarm_Time_Stamp(20),
      I3 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[12]_i_45_n_0\
    );
\r_BCD_Num[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(2),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(2),
      O => w_Seconds_0(2)
    );
\r_BCD_Num[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_10_n_0\,
      I1 => \^r_bcd_num_reg[15]\(1),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^r_bcd_num_reg[15]\(0),
      I5 => \r_Count_reg[12]_1\(3),
      O => \r_BCD_Num[12]_i_6_n_0\
    );
\r_BCD_Num[13]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(2),
      I1 => \r_Count_reg[20]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[13]_1\(1),
      O => \r_BCD_Num[13]_i_102_n_0\
    );
\r_BCD_Num[13]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(1),
      I1 => \r_Count_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[13]_1\(0),
      O => \r_BCD_Num[13]_i_103_n_0\
    );
\r_BCD_Num[13]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(0),
      I1 => \r_Count_reg[16]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[15]\(3),
      O => \r_BCD_Num[13]_i_104_n_0\
    );
\r_BCD_Num[13]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(3),
      I1 => \r_Count_reg[16]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[15]\(2),
      O => \r_BCD_Num[13]_i_105_n_0\
    );
\r_BCD_Num[13]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_0(8),
      I1 => \r_Count_reg[23]_21\(2),
      I2 => w_Seconds_0(9),
      I3 => \r_Count_reg[23]_21\(3),
      O => \r_BCD_Num[13]_i_106_n_0\
    );
\r_BCD_Num[13]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_0(7),
      I1 => \r_Count_reg[23]_21\(1),
      I2 => w_Seconds_0(8),
      I3 => \r_Count_reg[23]_21\(2),
      O => \r_BCD_Num[13]_i_107_n_0\
    );
\r_BCD_Num[13]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_0(6),
      I1 => \r_Count_reg[23]_21\(0),
      I2 => w_Seconds_0(7),
      I3 => \r_Count_reg[23]_21\(1),
      O => \r_BCD_Num[13]_i_108_n_0\
    );
\r_BCD_Num[13]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Seconds_0(5),
      I1 => \r_Count_reg[23]_23\(3),
      I2 => w_Seconds_0(6),
      I3 => \r_Count_reg[23]_21\(0),
      O => \r_BCD_Num[13]_i_109_n_0\
    );
\r_BCD_Num[13]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_reg[15]\(3),
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[12]\(2),
      O => \r_BCD_Num[13]_i_110_n_0\
    );
\r_BCD_Num[13]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_reg[15]\(2),
      I2 => \r_Count_reg[12]_1\(1),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[12]\(1),
      O => \r_BCD_Num[13]_i_111_n_0\
    );
\r_BCD_Num[13]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \^r_bcd_num_reg[15]\(1),
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[12]\(0),
      O => \r_BCD_Num[13]_i_112_n_0\
    );
\r_BCD_Num[13]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => \r_BCD_Num[13]_i_113_n_0\
    );
\r_BCD_Num[13]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(2),
      I1 => \r_Count_reg[16]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[15]\(1),
      O => \r_BCD_Num[13]_i_136_n_0\
    );
\r_BCD_Num[13]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(1),
      I1 => \r_Count_reg[12]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[15]\(0),
      O => \r_BCD_Num[13]_i_137_n_0\
    );
\r_BCD_Num[13]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(0),
      I1 => \r_Count_reg[12]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[12]\(2),
      O => \r_BCD_Num[13]_i_138_n_0\
    );
\r_BCD_Num[13]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(1),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[16]_1\(0),
      I3 => \r_Count_reg[23]_23\(2),
      I4 => w_Seconds_0(5),
      I5 => \r_Count_reg[23]_23\(3),
      O => \r_BCD_Num[13]_i_139_n_0\
    );
\r_BCD_Num[13]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(0),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[23]_23\(1),
      I4 => w_Seconds_0(4),
      I5 => \r_Count_reg[23]_23\(2),
      O => \r_BCD_Num[13]_i_140_n_0\
    );
\r_BCD_Num[13]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(2),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Count_reg[23]_23\(0),
      I4 => w_Seconds_0(3),
      I5 => \r_Count_reg[23]_23\(1),
      O => \r_BCD_Num[13]_i_141_n_0\
    );
\r_BCD_Num[13]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I4 => \^r_bcd_num_reg[12]\(2),
      I5 => \r_Count_reg[23]_23\(0),
      O => \r_BCD_Num[13]_i_142_n_0\
    );
\r_BCD_Num[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(1),
      I1 => \r_Count_reg[22]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[9]\(0),
      O => \r_BCD_Num[13]_i_17_n_0\
    );
\r_BCD_Num[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(0),
      I1 => \r_Count_reg[22]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[17]\(3),
      O => \r_BCD_Num[13]_i_18_n_0\
    );
\r_BCD_Num[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(3),
      I1 => \r_Count_reg[22]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[17]\(2),
      O => \r_BCD_Num[13]_i_19_n_0\
    );
\r_BCD_Num[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556656AAAA66A6"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_5_n_0\,
      I1 => \r_Count_reg[23]_1\(0),
      I2 => \r_Count_reg[23]_2\(2),
      I3 => w_Seconds_0(16),
      I4 => \r_BCD_Num_reg[13]_i_5_n_1\,
      I5 => \^r_bcd_num_reg[13]_0\(0),
      O => \^w_alarm_time\(11)
    );
\r_BCD_Num[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds_0(15),
      I1 => \r_Count_reg[23]_2\(1),
      I2 => \^r_bcd_num_reg[9]\(1),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \r_Count_reg[22]_1\(0),
      I5 => \r_Count_reg[23]_2\(2),
      O => \r_BCD_Num[13]_i_20_n_0\
    );
\r_BCD_Num[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]\(3),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[22]_2\(2),
      I3 => \r_Count_reg[23]_2\(0),
      I4 => w_Seconds_0(15),
      I5 => \r_Count_reg[23]_2\(1),
      O => \r_BCD_Num[13]_i_21_n_0\
    );
\r_BCD_Num[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds_0(13),
      I1 => \r_Count_reg[23]_3\(3),
      I2 => \^r_bcd_num_reg[17]\(3),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \r_Count_reg[22]_2\(2),
      I5 => \r_Count_reg[23]_2\(0),
      O => \r_BCD_Num[13]_i_22_n_0\
    );
\r_BCD_Num[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_23_n_0\,
      I1 => w_Seconds_0(6),
      I2 => \r_BCD_Num[18]_i_31_n_0\,
      I3 => \^r_bcd_num_reg[17]\(3),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[13]_i_24_n_0\
    );
\r_BCD_Num[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_24_n_0\,
      I1 => w_Seconds_0(5),
      I2 => w_Seconds_0(9),
      I3 => \^r_bcd_num_reg[17]\(2),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_2\(1),
      O => \r_BCD_Num[13]_i_25_n_0\
    );
\r_BCD_Num[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_25_n_0\,
      I1 => w_Seconds_0(8),
      I2 => \r_BCD_Num[18]_i_29_n_0\,
      I3 => \^r_bcd_num_reg[15]\(1),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_BCD_Num[13]_i_26_n_0\
    );
\r_BCD_Num[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_26_n_0\,
      I1 => \r_BCD_Num[18]_i_30_n_0\,
      I2 => w_Seconds_0(7),
      I3 => \r_Count_reg[12]_1\(3),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \^r_bcd_num_reg[15]\(0),
      O => \r_BCD_Num[13]_i_27_n_0\
    );
\r_BCD_Num[13]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[9]\(1),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[13]_i_51_n_0\
    );
\r_BCD_Num[13]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[9]\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(3),
      O => \r_BCD_Num[13]_i_52_n_0\
    );
\r_BCD_Num[13]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]\(3),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[13]_i_53_n_0\
    );
\r_BCD_Num[13]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_29_n_0\,
      I1 => \^r_bcd_num_reg[9]\(1),
      I2 => \r_Count_reg[22]_1\(0),
      I3 => \r_Count_reg[22]_2\(1),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \^r_bcd_num_reg[17]\(2),
      O => \r_BCD_Num[13]_i_54_n_0\
    );
\r_BCD_Num[13]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_30_n_0\,
      I1 => w_Seconds_0(15),
      I2 => \r_BCD_Num[18]_i_29_n_0\,
      I3 => \^r_bcd_num_reg[9]\(1),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[13]_i_55_n_0\
    );
\r_BCD_Num[13]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_31_n_0\,
      I1 => \^r_bcd_num_reg[17]\(3),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[22]_2\(2),
      I4 => \r_BCD_Num[18]_i_30_n_0\,
      I5 => w_Seconds_0(15),
      O => \r_BCD_Num[13]_i_56_n_0\
    );
\r_BCD_Num[13]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(2),
      I1 => \r_Count_reg[22]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[17]\(1),
      O => \r_BCD_Num[13]_i_58_n_0\
    );
\r_BCD_Num[13]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(1),
      I1 => \r_Count_reg[20]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[17]\(0),
      O => \r_BCD_Num[13]_i_59_n_0\
    );
\r_BCD_Num[13]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(0),
      I1 => \r_Count_reg[20]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[13]_1\(3),
      O => \r_BCD_Num[13]_i_60_n_0\
    );
\r_BCD_Num[13]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(3),
      I1 => \r_Count_reg[20]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[13]_1\(2),
      O => \r_BCD_Num[13]_i_61_n_0\
    );
\r_BCD_Num[13]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_29_n_0\,
      I1 => \r_Count_reg[23]_3\(2),
      I2 => \^r_bcd_num_reg[17]\(2),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \r_Count_reg[22]_2\(1),
      I5 => \r_Count_reg[23]_3\(3),
      O => \r_BCD_Num[13]_i_62_n_0\
    );
\r_BCD_Num[13]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_30_n_0\,
      I1 => \r_Count_reg[23]_3\(1),
      I2 => \r_BCD_Num[18]_i_29_n_0\,
      I3 => \r_Count_reg[23]_3\(2),
      O => \r_BCD_Num[13]_i_63_n_0\
    );
\r_BCD_Num[13]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_31_n_0\,
      I1 => \r_Count_reg[23]_3\(0),
      I2 => \r_BCD_Num[18]_i_30_n_0\,
      I3 => \r_Count_reg[23]_3\(1),
      O => \r_BCD_Num[13]_i_64_n_0\
    );
\r_BCD_Num[13]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_0(9),
      I1 => \r_Count_reg[23]_21\(3),
      I2 => \r_BCD_Num[18]_i_31_n_0\,
      I3 => \r_Count_reg[23]_3\(0),
      O => \r_BCD_Num[13]_i_65_n_0\
    );
\r_BCD_Num[13]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_59_n_0\,
      I1 => \r_BCD_Num[18]_i_31_n_0\,
      I2 => w_Seconds_0(6),
      I3 => \r_Count_reg[12]_1\(2),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \^r_bcd_num_reg[12]\(2),
      O => \r_BCD_Num[13]_i_67_n_0\
    );
\r_BCD_Num[13]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_60_n_0\,
      I1 => \^r_bcd_num_reg[15]\(1),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^r_bcd_num_reg[12]\(0),
      I5 => \r_Count_reg[12]_1\(0),
      O => \r_BCD_Num[13]_i_68_n_0\
    );
\r_BCD_Num[13]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(0),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_reg[15]\(1),
      I4 => \r_Count_reg[16]_1\(0),
      I5 => w_Seconds_0(8),
      O => \r_BCD_Num[13]_i_69_n_0\
    );
\r_BCD_Num[13]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_reg[13]_1\(0),
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[15]\(0),
      O => \r_BCD_Num[13]_i_70_n_0\
    );
\r_BCD_Num[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => w_Seconds_0(13),
      I1 => w_Seconds_0(9),
      I2 => \r_BCD_Num[18]_i_31_n_0\,
      I3 => \^r_bcd_num_reg[17]\(3),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[14]_i_10_n_0\
    );
\r_BCD_Num[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => w_Seconds_0(8),
      I1 => \r_BCD_Num[18]_i_29_n_0\,
      I2 => w_Seconds_0(16),
      I3 => w_Seconds_0(13),
      I4 => w_Seconds_0(9),
      O => \r_BCD_Num[14]_i_11_n_0\
    );
\r_BCD_Num[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_13_n_0\,
      I1 => w_Seconds_0(8),
      I2 => \r_BCD_Num[18]_i_29_n_0\,
      I3 => \^r_bcd_num_reg[9]\(1),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[14]_i_12_n_0\
    );
\r_BCD_Num[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_14_n_0\,
      I1 => w_Seconds_0(7),
      I2 => \r_BCD_Num[18]_i_30_n_0\,
      I3 => \^r_bcd_num_reg[9]\(0),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_2\(3),
      O => \r_BCD_Num[14]_i_13_n_0\
    );
\r_BCD_Num[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877788887888777"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_8_n_0\,
      I1 => \r_BCD_Num[15]_i_5_n_0\,
      I2 => \^r_bcd_num_reg[13]\(0),
      I3 => \r_BCD_Num[14]_i_5_n_0\,
      I4 => \r_Count_reg[23]_1\(1),
      I5 => \r_BCD_Num[15]_i_6_n_0\,
      O => \^w_alarm_time\(12)
    );
\r_BCD_Num[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \r_BCD_Num_reg[13]_i_5_n_1\,
      I1 => \^r_bcd_num_reg[9]\(1),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[22]_1\(0),
      I4 => \r_Count_reg[23]_2\(2),
      O => \r_BCD_Num[14]_i_5_n_0\
    );
\r_BCD_Num[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C38E0230F3BF8E3C"
    )
        port map (
      I0 => w_Seconds_0(4),
      I1 => \r_BCD_Num[15]_i_23_n_0\,
      I2 => w_Seconds_0(6),
      I3 => w_Seconds_0(5),
      I4 => \r_BCD_Num[15]_i_25_n_0\,
      I5 => \r_BCD_Num[15]_i_26_n_0\,
      O => \r_BCD_Num[15]_i_10_n_0\
    );
\r_BCD_Num[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(1),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(0),
      O => w_Seconds_0(4)
    );
\r_BCD_Num[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_19_n_0\,
      I1 => \^r_bcd_num_reg[15]\(2),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[16]_1\(1),
      I4 => \^r_bcd_num_reg[15]\(1),
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_BCD_Num[15]_i_18_n_0\
    );
\r_BCD_Num[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEC33088EEF33C8A"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_35_n_0\,
      I1 => w_Seconds_0(7),
      I2 => w_Seconds_0(6),
      I3 => \r_BCD_Num[15]_i_36_n_0\,
      I4 => \r_BCD_Num[15]_i_37_n_0\,
      I5 => w_Seconds_0(5),
      O => \r_BCD_Num[15]_i_19_n_0\
    );
\r_BCD_Num[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A50B52B52F5AD0"
    )
        port map (
      I0 => w_Seconds_0(5),
      I1 => \r_BCD_Num[15]_i_37_n_0\,
      I2 => \r_BCD_Num[15]_i_36_n_0\,
      I3 => w_Seconds_0(6),
      I4 => w_Seconds_0(7),
      I5 => \r_BCD_Num[15]_i_35_n_0\,
      O => \r_BCD_Num[15]_i_20_n_0\
    );
\r_BCD_Num[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(2),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(1),
      O => w_Seconds_0(5)
    );
\r_BCD_Num[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22BFFD44DD4002BB"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_37_n_0\,
      I1 => \r_BCD_Num[15]_i_36_n_0\,
      I2 => w_Seconds_0(7),
      I3 => \r_BCD_Num[15]_i_35_n_0\,
      I4 => w_Seconds_0(6),
      I5 => w_Seconds_0(5),
      O => \r_BCD_Num[15]_i_22_n_0\
    );
\r_BCD_Num[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F879FE718061E06"
    )
        port map (
      I0 => w_Seconds_0(8),
      I1 => \r_BCD_Num[15]_i_38_n_0\,
      I2 => \r_BCD_Num[15]_i_39_n_0\,
      I3 => w_Seconds_0(7),
      I4 => w_Seconds_0(6),
      I5 => \r_BCD_Num[15]_i_36_n_0\,
      O => \r_BCD_Num[15]_i_23_n_0\
    );
\r_BCD_Num[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(3),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(2),
      O => w_Seconds_0(6)
    );
\r_BCD_Num[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_36_n_0\,
      I1 => \^r_bcd_num_reg[13]_1\(0),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[16]_1\(3),
      I4 => \^r_bcd_num_reg[15]\(3),
      I5 => \r_Count_reg[16]_1\(2),
      O => \r_BCD_Num[15]_i_25_n_0\
    );
\r_BCD_Num[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => w_Seconds_0(8),
      I1 => \r_BCD_Num[15]_i_38_n_0\,
      I2 => \r_BCD_Num[15]_i_36_n_0\,
      I3 => w_Seconds_0(6),
      I4 => w_Seconds_0(7),
      O => \r_BCD_Num[15]_i_26_n_0\
    );
\r_BCD_Num[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D30B2CFB2CF4D30"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_5_n_0\,
      I1 => \r_BCD_Num[15]_i_6_n_0\,
      I2 => \r_BCD_Num[15]_i_7_n_0\,
      I3 => \r_BCD_Num[15]_i_8_n_0\,
      I4 => \r_BCD_Num[15]_i_9_n_0\,
      I5 => \r_BCD_Num[15]_i_10_n_0\,
      O => \^w_alarm_time\(13)
    );
\r_BCD_Num[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3B4D694D23C3C"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_45_n_0\,
      I1 => \r_BCD_Num[15]_i_46_n_0\,
      I2 => w_Seconds_0(9),
      I3 => \r_BCD_Num[15]_i_47_n_0\,
      I4 => w_Seconds_0(7),
      I5 => w_Seconds_0(8),
      O => \r_BCD_Num[15]_i_35_n_0\
    );
\r_BCD_Num[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FAAF71710AA070"
    )
        port map (
      I0 => w_Seconds_0(8),
      I1 => w_Seconds_0(7),
      I2 => \r_BCD_Num[15]_i_47_n_0\,
      I3 => w_Seconds_0(9),
      I4 => \r_BCD_Num[15]_i_46_n_0\,
      I5 => \r_BCD_Num[15]_i_45_n_0\,
      O => \r_BCD_Num[15]_i_36_n_0\
    );
\r_BCD_Num[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88EA57117715A8EE"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_45_n_0\,
      I1 => \r_BCD_Num[15]_i_46_n_0\,
      I2 => w_Seconds_0(9),
      I3 => \r_BCD_Num[15]_i_47_n_0\,
      I4 => w_Seconds_0(8),
      I5 => w_Seconds_0(7),
      O => \r_BCD_Num[15]_i_37_n_0\
    );
\r_BCD_Num[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5800588F0EE5FFE5"
    )
        port map (
      I0 => w_Seconds_0(9),
      I1 => w_Seconds_0(8),
      I2 => \r_BCD_Num[18]_i_31_n_0\,
      I3 => \r_BCD_Num[15]_i_48_n_0\,
      I4 => \r_BCD_Num[15]_i_49_n_0\,
      I5 => \r_BCD_Num[15]_i_50_n_0\,
      O => \r_BCD_Num[15]_i_38_n_0\
    );
\r_BCD_Num[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_46_n_0\,
      I1 => \^r_bcd_num_reg[13]_1\(2),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[20]_2\(1),
      I4 => \^r_bcd_num_reg[13]_1\(1),
      I5 => \r_Count_reg[20]_2\(0),
      O => \r_BCD_Num[15]_i_39_n_0\
    );
\r_BCD_Num[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD993264D9B3664C"
    )
        port map (
      I0 => w_Seconds_0(9),
      I1 => \r_BCD_Num[15]_i_57_n_0\,
      I2 => \r_BCD_Num[15]_i_58_n_0\,
      I3 => \r_BCD_Num[18]_i_31_n_0\,
      I4 => \r_BCD_Num[18]_i_30_n_0\,
      I5 => \r_BCD_Num[15]_i_59_n_0\,
      O => \r_BCD_Num[15]_i_45_n_0\
    );
\r_BCD_Num[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F50DCFCC0C4F50F"
    )
        port map (
      I0 => w_Seconds_0(9),
      I1 => \r_BCD_Num[15]_i_59_n_0\,
      I2 => \r_BCD_Num[18]_i_30_n_0\,
      I3 => \r_BCD_Num[18]_i_31_n_0\,
      I4 => \r_BCD_Num[15]_i_58_n_0\,
      I5 => \r_BCD_Num[15]_i_57_n_0\,
      O => \r_BCD_Num[15]_i_46_n_0\
    );
\r_BCD_Num[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE800177117FFE88"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_57_n_0\,
      I1 => \r_BCD_Num[15]_i_58_n_0\,
      I2 => \r_BCD_Num[18]_i_30_n_0\,
      I3 => \r_BCD_Num[15]_i_59_n_0\,
      I4 => \r_BCD_Num[18]_i_31_n_0\,
      I5 => w_Seconds_0(9),
      O => \r_BCD_Num[15]_i_47_n_0\
    );
\r_BCD_Num[15]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80A05A8EA5FAFEA"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_60_n_0\,
      I1 => \r_BCD_Num[18]_i_31_n_0\,
      I2 => \r_BCD_Num[18]_i_30_n_0\,
      I3 => \r_BCD_Num[18]_i_29_n_0\,
      I4 => \r_BCD_Num[15]_i_61_n_0\,
      I5 => \r_BCD_Num[15]_i_57_n_0\,
      O => \r_BCD_Num[15]_i_48_n_0\
    );
\r_BCD_Num[15]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_29_n_0\,
      I1 => \r_BCD_Num[15]_i_61_n_0\,
      I2 => \r_BCD_Num[15]_i_57_n_0\,
      I3 => \r_BCD_Num[18]_i_30_n_0\,
      I4 => \r_BCD_Num[18]_i_31_n_0\,
      O => \r_BCD_Num[15]_i_49_n_0\
    );
\r_BCD_Num[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE5FFF55000588F"
    )
        port map (
      I0 => w_Seconds_0(3),
      I1 => w_Seconds_0(2),
      I2 => \r_BCD_Num[15]_i_10_n_0\,
      I3 => w_Seconds_0(4),
      I4 => \r_BCD_Num[15]_i_6_n_0\,
      I5 => \r_BCD_Num[15]_i_18_n_0\,
      O => \r_BCD_Num[15]_i_5_n_0\
    );
\r_BCD_Num[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \r_BCD_Num[15]_i_57_n_0\,
      I1 => \^r_bcd_num_reg[17]\(0),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[20]_2\(3),
      I4 => \^r_bcd_num_reg[13]_1\(3),
      I5 => \r_Count_reg[20]_2\(2),
      O => \r_BCD_Num[15]_i_50_n_0\
    );
\r_BCD_Num[15]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA7F170101A0FA7F"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_29_n_0\,
      I1 => \r_BCD_Num[18]_i_30_n_0\,
      I2 => w_Seconds_0(16),
      I3 => w_Seconds_0(14),
      I4 => w_Seconds_0(15),
      I5 => w_Seconds_0(13),
      O => \r_BCD_Num[15]_i_57_n_0\
    );
\r_BCD_Num[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9EE379C3611C86"
    )
        port map (
      I0 => w_Seconds_0(15),
      I1 => w_Seconds_0(16),
      I2 => w_Seconds_0(14),
      I3 => w_Seconds_0(13),
      I4 => \r_BCD_Num[18]_i_29_n_0\,
      I5 => \r_BCD_Num[18]_i_30_n_0\,
      O => \r_BCD_Num[15]_i_58_n_0\
    );
\r_BCD_Num[15]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36934D646436D94D"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_30_n_0\,
      I1 => w_Seconds_0(15),
      I2 => w_Seconds_0(16),
      I3 => w_Seconds_0(14),
      I4 => w_Seconds_0(13),
      I5 => \r_BCD_Num[18]_i_29_n_0\,
      O => \r_BCD_Num[15]_i_59_n_0\
    );
\r_BCD_Num[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CC7410F7D1CCF3"
    )
        port map (
      I0 => w_Seconds_0(3),
      I1 => \r_BCD_Num[15]_i_19_n_0\,
      I2 => \r_BCD_Num[15]_i_20_n_0\,
      I3 => w_Seconds_0(5),
      I4 => w_Seconds_0(4),
      I5 => \r_BCD_Num[15]_i_22_n_0\,
      O => \r_BCD_Num[15]_i_6_n_0\
    );
\r_BCD_Num[15]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2BD2D42"
    )
        port map (
      I0 => w_Seconds_0(16),
      I1 => w_Seconds_0(14),
      I2 => w_Seconds_0(15),
      I3 => w_Seconds_0(13),
      I4 => \r_BCD_Num[18]_i_29_n_0\,
      O => \r_BCD_Num[15]_i_60_n_0\
    );
\r_BCD_Num[15]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C17CF01F"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_29_n_0\,
      I1 => w_Seconds_0(13),
      I2 => w_Seconds_0(14),
      I3 => w_Seconds_0(16),
      I4 => w_Seconds_0(15),
      O => \r_BCD_Num[15]_i_61_n_0\
    );
\r_BCD_Num[15]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]\(3),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(2),
      O => w_Seconds_0(14)
    );
\r_BCD_Num[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]\(0),
      I1 => \r_BCD_Num_reg[13]_i_5_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_2\(2),
      I4 => \r_Count_reg[23]_1\(1),
      O => \r_BCD_Num[15]_i_7_n_0\
    );
\r_BCD_Num[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]_0\(0),
      I1 => \r_BCD_Num_reg[13]_i_5_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_2\(2),
      I4 => \r_Count_reg[23]_1\(0),
      O => \r_BCD_Num[15]_i_8_n_0\
    );
\r_BCD_Num[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]\(1),
      I1 => \r_BCD_Num_reg[13]_i_5_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_2\(2),
      I4 => \r_Count_reg[23]_1\(2),
      O => \r_BCD_Num[15]_i_9_n_0\
    );
\r_BCD_Num[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^w_alarm_time\(14),
      I1 => \slv_reg3_reg[1]\,
      I2 => \r_Count_reg[23]_102\(0),
      I3 => \r_Count_reg[23]_103\,
      I4 => \r_Count_reg[23]_104\(0),
      I5 => \r_Digit_Sel_reg[2]\,
      O => D(6)
    );
\r_BCD_Num[16]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_reg[15]\(3),
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[12]\(2),
      O => \r_BCD_Num[16]_i_109_n_0\
    );
\r_BCD_Num[16]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_reg[15]\(2),
      I2 => \r_Count_reg[12]_1\(1),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[12]\(1),
      O => \r_BCD_Num[16]_i_110_n_0\
    );
\r_BCD_Num[16]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \^r_bcd_num_reg[15]\(1),
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[12]\(0),
      O => \r_BCD_Num[16]_i_111_n_0\
    );
\r_BCD_Num[16]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => \r_BCD_Num[16]_i_112_n_0\
    );
\r_BCD_Num[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(0),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[16]\(0),
      O => \^w_alarm_time\(14)
    );
\r_BCD_Num[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAE0EF8A8A808"
    )
        port map (
      I0 => w_Seconds_0(9),
      I1 => \r_Count_reg[22]_2\(1),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \^r_bcd_num_reg[17]\(2),
      I4 => \^r_bcd_num_reg[15]\(2),
      I5 => \r_Count_reg[16]_1\(1),
      O => \r_BCD_Num[16]_i_23_n_0\
    );
\r_BCD_Num[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(0),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \^r_bcd_num_reg[13]_1\(1),
      I3 => \r_BCD_Num[18]_i_29_n_0\,
      I4 => \^r_bcd_num_reg[15]\(1),
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_BCD_Num[16]_i_24_n_0\
    );
\r_BCD_Num[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \^r_bcd_num_reg[13]_1\(0),
      I3 => \r_BCD_Num[18]_i_30_n_0\,
      I4 => \^r_bcd_num_reg[15]\(0),
      I5 => \r_Count_reg[12]_1\(3),
      O => \r_BCD_Num[16]_i_25_n_0\
    );
\r_BCD_Num[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \^r_bcd_num_reg[15]\(3),
      I3 => \r_BCD_Num[18]_i_31_n_0\,
      I4 => \^r_bcd_num_reg[12]\(2),
      I5 => \r_Count_reg[12]_1\(2),
      O => \r_BCD_Num[16]_i_26_n_0\
    );
\r_BCD_Num[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_23_n_0\,
      I1 => w_Seconds_0(6),
      I2 => \r_BCD_Num[18]_i_31_n_0\,
      I3 => \^r_bcd_num_reg[17]\(3),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[16]_i_27_n_0\
    );
\r_BCD_Num[16]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_24_n_0\,
      I1 => w_Seconds_0(5),
      I2 => w_Seconds_0(9),
      I3 => \^r_bcd_num_reg[17]\(2),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_2\(1),
      O => \r_BCD_Num[16]_i_28_n_0\
    );
\r_BCD_Num[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_25_n_0\,
      I1 => w_Seconds_0(8),
      I2 => \r_BCD_Num[18]_i_29_n_0\,
      I3 => \^r_bcd_num_reg[15]\(1),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_BCD_Num[16]_i_29_n_0\
    );
\r_BCD_Num[16]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_26_n_0\,
      I1 => \r_BCD_Num[18]_i_30_n_0\,
      I2 => w_Seconds_0(7),
      I3 => \r_Count_reg[12]_1\(3),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \^r_bcd_num_reg[15]\(0),
      O => \r_BCD_Num[16]_i_30_n_0\
    );
\r_BCD_Num[16]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \^r_bcd_num_reg[15]\(2),
      I3 => w_Seconds_0(9),
      I4 => \^r_bcd_num_reg[12]\(1),
      I5 => \r_Count_reg[12]_1\(1),
      O => \r_BCD_Num[16]_i_59_n_0\
    );
\r_BCD_Num[16]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(1),
      I1 => \^r_bcd_num_reg[13]_1\(2),
      I2 => \^r_bcd_num_reg[12]\(1),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \r_Count_reg[12]_1\(1),
      I5 => w_Seconds_0(5),
      O => \r_BCD_Num[16]_i_60_n_0\
    );
\r_BCD_Num[16]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_59_n_0\,
      I1 => \r_BCD_Num[18]_i_31_n_0\,
      I2 => w_Seconds_0(6),
      I3 => \r_Count_reg[12]_1\(2),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \^r_bcd_num_reg[12]\(2),
      O => \r_BCD_Num[16]_i_61_n_0\
    );
\r_BCD_Num[16]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \r_BCD_Num[16]_i_60_n_0\,
      I1 => \^r_bcd_num_reg[15]\(1),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^r_bcd_num_reg[12]\(0),
      I5 => \r_Count_reg[12]_1\(0),
      O => \r_BCD_Num[16]_i_62_n_0\
    );
\r_BCD_Num[16]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(0),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_reg[15]\(1),
      I4 => \r_Count_reg[16]_1\(0),
      I5 => w_Seconds_0(8),
      O => \r_BCD_Num[16]_i_63_n_0\
    );
\r_BCD_Num[16]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_reg[13]_1\(0),
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[15]\(0),
      O => \r_BCD_Num[16]_i_64_n_0\
    );
\r_BCD_Num[17]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I4 => \^r_bcd_num_reg[12]\(2),
      I5 => \r_Count_reg[23]_22\(0),
      O => \r_BCD_Num[17]_i_100_n_0\
    );
\r_BCD_Num[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(1),
      I1 => \r_Count_reg[22]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[9]\(0),
      O => \r_BCD_Num[17]_i_15_n_0\
    );
\r_BCD_Num[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(0),
      I1 => \r_Count_reg[22]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[17]\(3),
      O => \r_BCD_Num[17]_i_16_n_0\
    );
\r_BCD_Num[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(3),
      I1 => \r_Count_reg[22]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[17]\(2),
      O => \r_BCD_Num[17]_i_17_n_0\
    );
\r_BCD_Num[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds_0(15),
      I1 => \r_Count_reg[23]_6\(1),
      I2 => \^r_bcd_num_reg[9]\(1),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \r_Count_reg[22]_1\(0),
      I5 => \r_Count_reg[23]_6\(2),
      O => \r_BCD_Num[17]_i_18_n_0\
    );
\r_BCD_Num[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]\(3),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[22]_2\(2),
      I3 => \r_Count_reg[23]_6\(0),
      I4 => w_Seconds_0(15),
      I5 => \r_Count_reg[23]_6\(1),
      O => \r_BCD_Num[17]_i_19_n_0\
    );
\r_BCD_Num[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA08550455F7"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\(0),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds_0(16),
      I3 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I4 => \r_Count_reg[23]_5\(1),
      I5 => \^r_bcd_num_reg[20]\,
      O => \r_BCD_Num_reg[17]_2\
    );
\r_BCD_Num[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds_0(13),
      I1 => \r_Count_reg[23]_4\(3),
      I2 => \^r_bcd_num_reg[17]\(3),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \r_Count_reg[22]_2\(2),
      I5 => \r_Count_reg[23]_6\(0),
      O => \r_BCD_Num[17]_i_20_n_0\
    );
\r_BCD_Num[17]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(2),
      I1 => \r_Count_reg[22]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[17]\(1),
      O => \r_BCD_Num[17]_i_38_n_0\
    );
\r_BCD_Num[17]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(1),
      I1 => \r_Count_reg[20]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[17]\(0),
      O => \r_BCD_Num[17]_i_39_n_0\
    );
\r_BCD_Num[17]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(0),
      I1 => \r_Count_reg[20]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[13]_1\(3),
      O => \r_BCD_Num[17]_i_40_n_0\
    );
\r_BCD_Num[17]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(3),
      I1 => \r_Count_reg[20]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[13]_1\(2),
      O => \r_BCD_Num[17]_i_41_n_0\
    );
\r_BCD_Num[17]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_29_n_0\,
      I1 => \r_Count_reg[23]_4\(2),
      I2 => \^r_bcd_num_reg[17]\(2),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \r_Count_reg[22]_2\(1),
      I5 => \r_Count_reg[23]_4\(3),
      O => \r_BCD_Num[17]_i_42_n_0\
    );
\r_BCD_Num[17]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_30_n_0\,
      I1 => \r_Count_reg[23]_4\(1),
      I2 => \r_BCD_Num[18]_i_29_n_0\,
      I3 => \r_Count_reg[23]_4\(2),
      O => \r_BCD_Num[17]_i_43_n_0\
    );
\r_BCD_Num[17]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_31_n_0\,
      I1 => \r_Count_reg[23]_4\(0),
      I2 => \r_BCD_Num[18]_i_30_n_0\,
      I3 => \r_Count_reg[23]_4\(1),
      O => \r_BCD_Num[17]_i_44_n_0\
    );
\r_BCD_Num[17]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_0(9),
      I1 => \r_Count_reg[23]_20\(3),
      I2 => \r_BCD_Num[18]_i_31_n_0\,
      I3 => \r_Count_reg[23]_4\(0),
      O => \r_BCD_Num[17]_i_45_n_0\
    );
\r_BCD_Num[17]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[9]\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(3),
      O => w_Seconds_0(15)
    );
\r_BCD_Num[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[9]\(1),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(0),
      O => w_Seconds_0(16)
    );
\r_BCD_Num[17]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(2),
      I1 => \r_Count_reg[20]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[13]_1\(1),
      O => \r_BCD_Num[17]_i_68_n_0\
    );
\r_BCD_Num[17]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(1),
      I1 => \r_Count_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[13]_1\(0),
      O => \r_BCD_Num[17]_i_69_n_0\
    );
\r_BCD_Num[17]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(0),
      I1 => \r_Count_reg[16]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[15]\(3),
      O => \r_BCD_Num[17]_i_70_n_0\
    );
\r_BCD_Num[17]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(3),
      I1 => \r_Count_reg[16]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[15]\(2),
      O => \r_BCD_Num[17]_i_71_n_0\
    );
\r_BCD_Num[17]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_0(8),
      I1 => \r_Count_reg[23]_20\(2),
      I2 => w_Seconds_0(9),
      I3 => \r_Count_reg[23]_20\(3),
      O => \r_BCD_Num[17]_i_72_n_0\
    );
\r_BCD_Num[17]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_0(7),
      I1 => \r_Count_reg[23]_20\(1),
      I2 => w_Seconds_0(8),
      I3 => \r_Count_reg[23]_20\(2),
      O => \r_BCD_Num[17]_i_73_n_0\
    );
\r_BCD_Num[17]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_0(6),
      I1 => \r_Count_reg[23]_20\(0),
      I2 => w_Seconds_0(7),
      I3 => \r_Count_reg[23]_20\(1),
      O => \r_BCD_Num[17]_i_74_n_0\
    );
\r_BCD_Num[17]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Seconds_0(5),
      I1 => \r_Count_reg[23]_22\(3),
      I2 => w_Seconds_0(6),
      I3 => \r_Count_reg[23]_20\(0),
      O => \r_BCD_Num[17]_i_75_n_0\
    );
\r_BCD_Num[17]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(2),
      I1 => \r_Count_reg[16]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[15]\(1),
      O => \r_BCD_Num[17]_i_94_n_0\
    );
\r_BCD_Num[17]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(1),
      I1 => \r_Count_reg[12]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[15]\(0),
      O => \r_BCD_Num[17]_i_95_n_0\
    );
\r_BCD_Num[17]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(0),
      I1 => \r_Count_reg[12]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I5 => \^r_bcd_num_reg[12]\(2),
      O => \r_BCD_Num[17]_i_96_n_0\
    );
\r_BCD_Num[17]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(1),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[16]_1\(0),
      I3 => \r_Count_reg[23]_22\(2),
      I4 => w_Seconds_0(5),
      I5 => \r_Count_reg[23]_22\(3),
      O => \r_BCD_Num[17]_i_97_n_0\
    );
\r_BCD_Num[17]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[15]\(0),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[23]_22\(1),
      I4 => w_Seconds_0(4),
      I5 => \r_Count_reg[23]_22\(2),
      O => \r_BCD_Num[17]_i_98_n_0\
    );
\r_BCD_Num[17]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(2),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Count_reg[23]_22\(0),
      I4 => w_Seconds_0(3),
      I5 => \r_Count_reg[23]_22\(1),
      O => \r_BCD_Num[17]_i_99_n_0\
    );
\r_BCD_Num[18]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(1),
      I1 => \^r_bcd_num_reg[13]_1\(2),
      I2 => \r_Count_reg[22]_2\(1),
      I3 => \r_BCD_Num[21]_i_28_n_0\,
      I4 => \^r_bcd_num_reg[17]\(2),
      O => \r_BCD_Num[18]_i_11_n_0\
    );
\r_BCD_Num[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(0),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \^r_bcd_num_reg[9]\(1),
      I3 => \r_BCD_Num[18]_i_29_n_0\,
      I4 => \^r_bcd_num_reg[13]_1\(1),
      I5 => \r_Count_reg[20]_2\(0),
      O => \r_BCD_Num[18]_i_12_n_0\
    );
\r_BCD_Num[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_2\(3),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \^r_bcd_num_reg[9]\(0),
      I3 => \r_BCD_Num[18]_i_30_n_0\,
      I4 => \^r_bcd_num_reg[13]_1\(0),
      I5 => \r_Count_reg[16]_1\(3),
      O => \r_BCD_Num[18]_i_13_n_0\
    );
\r_BCD_Num[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_2\(2),
      I1 => \r_BCD_Num[21]_i_28_n_0\,
      I2 => \^r_bcd_num_reg[17]\(3),
      I3 => \r_BCD_Num[18]_i_31_n_0\,
      I4 => \^r_bcd_num_reg[15]\(3),
      I5 => \r_Count_reg[16]_1\(2),
      O => \r_BCD_Num[18]_i_14_n_0\
    );
\r_BCD_Num[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => w_Seconds_0(13),
      I1 => w_Seconds_0(9),
      I2 => \r_BCD_Num[18]_i_31_n_0\,
      I3 => \^r_bcd_num_reg[17]\(3),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_2\(2),
      O => \r_BCD_Num[18]_i_15_n_0\
    );
\r_BCD_Num[18]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => w_Seconds_0(8),
      I1 => \r_BCD_Num[18]_i_29_n_0\,
      I2 => w_Seconds_0(16),
      I3 => w_Seconds_0(13),
      I4 => w_Seconds_0(9),
      O => \r_BCD_Num[18]_i_16_n_0\
    );
\r_BCD_Num[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_13_n_0\,
      I1 => w_Seconds_0(8),
      I2 => \r_BCD_Num[18]_i_29_n_0\,
      I3 => \^r_bcd_num_reg[9]\(1),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[18]_i_17_n_0\
    );
\r_BCD_Num[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_14_n_0\,
      I1 => w_Seconds_0(7),
      I2 => \r_BCD_Num[18]_i_30_n_0\,
      I3 => \^r_bcd_num_reg[9]\(0),
      I4 => \r_BCD_Num[21]_i_28_n_0\,
      I5 => \r_Count_reg[22]_2\(3),
      O => \r_BCD_Num[18]_i_18_n_0\
    );
\r_BCD_Num[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996999999969696"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_3_n_0\,
      I1 => w_Minutes(2),
      I2 => \^r_bcd_num_reg[20]\,
      I3 => \r_Count_reg[23]_5\(1),
      I4 => \r_BCD_Num[21]_i_7_n_0\,
      I5 => \^r_bcd_num_reg[21]\(0),
      O => \^w_alarm_time\(15)
    );
\r_BCD_Num[18]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]\(1),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(0),
      O => \r_BCD_Num[18]_i_29_n_0\
    );
\r_BCD_Num[18]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(3),
      O => \r_BCD_Num[18]_i_30_n_0\
    );
\r_BCD_Num[18]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]_1\(3),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(2),
      O => \r_BCD_Num[18]_i_31_n_0\
    );
\r_BCD_Num[18]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]\(2),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(1),
      O => w_Seconds_0(13)
    );
\r_BCD_Num[18]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]_1\(2),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(1),
      O => w_Seconds_0(9)
    );
\r_BCD_Num[18]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]_1\(1),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(0),
      O => w_Seconds_0(8)
    );
\r_BCD_Num[18]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[13]_1\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(3),
      O => w_Seconds_0(7)
    );
\r_BCD_Num[18]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_96_n_7\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[21]_i_118_n_5\,
      I3 => w_Alarm_Time_Stamp(16),
      I4 => \r_BCD_Num_reg[21]_i_96_n_6\,
      I5 => \r_BCD_Num_reg[21]_i_118_n_4\,
      O => \r_BCD_Num[18]_i_41_n_0\
    );
\r_BCD_Num[18]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[12]_i_26_n_4\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[21]_i_118_n_6\,
      I3 => w_Alarm_Time_Stamp(15),
      I4 => \r_BCD_Num_reg[21]_i_96_n_7\,
      I5 => \r_BCD_Num_reg[21]_i_118_n_5\,
      O => \r_BCD_Num[18]_i_42_n_0\
    );
\r_BCD_Num[18]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[12]_i_26_n_5\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[21]_i_118_n_7\,
      I3 => w_Alarm_Time_Stamp(14),
      I4 => \r_BCD_Num_reg[12]_i_26_n_4\,
      I5 => \r_BCD_Num_reg[21]_i_118_n_6\,
      O => \r_BCD_Num[18]_i_43_n_0\
    );
\r_BCD_Num[18]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[12]_i_26_n_6\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[12]_i_25_n_4\,
      I3 => w_Alarm_Time_Stamp(13),
      I4 => \r_BCD_Num_reg[12]_i_26_n_5\,
      I5 => \r_BCD_Num_reg[21]_i_118_n_7\,
      O => \r_BCD_Num[18]_i_44_n_0\
    );
\r_BCD_Num[18]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_41_n_0\,
      I1 => \r_BCD_Num_reg[21]_i_96_n_6\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_118_n_4\,
      I4 => w_Alarm_Time_Stamp(17),
      I5 => \r_BCD_Num[18]_i_49_n_0\,
      O => \r_BCD_Num[18]_i_45_n_0\
    );
\r_BCD_Num[18]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_42_n_0\,
      I1 => \r_BCD_Num_reg[21]_i_96_n_7\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_118_n_5\,
      I4 => w_Alarm_Time_Stamp(16),
      I5 => \r_BCD_Num[18]_i_50_n_0\,
      O => \r_BCD_Num[18]_i_46_n_0\
    );
\r_BCD_Num[18]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_43_n_0\,
      I1 => \r_BCD_Num_reg[12]_i_26_n_4\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_118_n_6\,
      I4 => w_Alarm_Time_Stamp(15),
      I5 => \r_BCD_Num[18]_i_51_n_0\,
      O => \r_BCD_Num[18]_i_47_n_0\
    );
\r_BCD_Num[18]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[18]_i_44_n_0\,
      I1 => \r_BCD_Num_reg[12]_i_26_n_5\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_118_n_7\,
      I4 => w_Alarm_Time_Stamp(14),
      I5 => \r_BCD_Num[18]_i_52_n_0\,
      O => \r_BCD_Num[18]_i_48_n_0\
    );
\r_BCD_Num[18]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_97_n_7\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[21]_i_96_n_5\,
      O => \r_BCD_Num[18]_i_49_n_0\
    );
\r_BCD_Num[18]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_118_n_4\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[21]_i_96_n_6\,
      O => \r_BCD_Num[18]_i_50_n_0\
    );
\r_BCD_Num[18]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_118_n_5\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[21]_i_96_n_7\,
      O => \r_BCD_Num[18]_i_51_n_0\
    );
\r_BCD_Num[18]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_118_n_6\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[12]_i_26_n_4\,
      O => \r_BCD_Num[18]_i_52_n_0\
    );
\r_BCD_Num[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1720081714082014"
    )
        port map (
      I0 => w_Minutes(1),
      I1 => \r_BCD_Num[21]_i_3_n_0\,
      I2 => w_Minutes(2),
      I3 => \r_BCD_Num[23]_i_5_n_0\,
      I4 => w_Minutes(3),
      I5 => \r_BCD_Num[20]_i_5_n_0\,
      O => \^w_alarm_time\(16)
    );
\r_BCD_Num[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEFFBEFFBEAABE"
    )
        port map (
      I0 => \r_Digit_Sel_reg[0]\,
      I1 => \^w_alarm_time\(3),
      I2 => w_Alarm_Time_Stamp(1),
      I3 => \slv_reg3_reg[1]\,
      I4 => w_Time(0),
      I5 => w_Time_Stamp(1),
      O => D(1)
    );
\r_BCD_Num[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005457"
    )
        port map (
      I0 => \^r_bcd_num_reg[20]\,
      I1 => i_Change_Alarm,
      I2 => Q(1),
      I3 => \r_Count_reg[23]_105\,
      I4 => \r_Digit_Sel_reg[2]_0\,
      O => D(7)
    );
\r_BCD_Num[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC0BCA33AC2FCAF"
    )
        port map (
      I0 => \r_BCD_Num[20]_i_4_n_0\,
      I1 => w_Minutes(2),
      I2 => \r_BCD_Num[23]_i_5_n_0\,
      I3 => w_Minutes(3),
      I4 => \r_BCD_Num[20]_i_5_n_0\,
      I5 => w_Minutes(1),
      O => \^r_bcd_num_reg[20]\
    );
\r_BCD_Num[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => w_Minutes(5),
      I1 => \r_BCD_Num[23]_i_16_n_0\,
      I2 => w_Minutes(3),
      I3 => w_Minutes(4),
      I4 => \r_BCD_Num[21]_i_15_n_0\,
      O => \r_BCD_Num[20]_i_4_n_0\
    );
\r_BCD_Num[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_15_n_0\,
      I1 => \r_Count_reg[23]_5\(3),
      I2 => \r_BCD_Num[21]_i_7_n_0\,
      I3 => \^r_bcd_num_reg[21]\(2),
      I4 => \r_Count_reg[23]_7\(0),
      I5 => \^r_bcd_num_reg[21]\(3),
      O => \r_BCD_Num[20]_i_5_n_0\
    );
\r_BCD_Num[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(1),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]\(0),
      O => w_Minutes(1)
    );
\r_BCD_Num[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEFFBEFFBEAABE"
    )
        port map (
      I0 => \r_Digit_Sel_reg[2]_0\,
      I1 => \r_BCD_Num[21]_i_2_n_0\,
      I2 => \r_BCD_Num[21]_i_3_n_0\,
      I3 => \slv_reg3_reg[1]\,
      I4 => \r_Count_reg[23]_106\,
      I5 => \r_Count_reg[23]_107\,
      O => D(8)
    );
\r_BCD_Num[21]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABABBBBFFBF"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\(0),
      I1 => \^r_bcd_num_reg[21]\(1),
      I2 => \r_Count_reg[23]_6\(2),
      I3 => w_Seconds_0(16),
      I4 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I5 => \r_Count_reg[23]_5\(2),
      O => \r_BCD_Num[21]_i_100_n_0\
    );
\r_BCD_Num[21]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_98_n_0\,
      I1 => \^r_bcd_num_reg[21]_0\(2),
      I2 => \^r_bcd_num_reg[21]_0\(1),
      I3 => \^r_bcd_num_reg[22]\(0),
      I4 => \^r_bcd_num_reg[21]_0\(0),
      I5 => w_Minutes(5),
      O => \r_BCD_Num[21]_i_101_n_0\
    );
\r_BCD_Num[21]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\(0),
      I1 => \^r_bcd_num_reg[21]_0\(0),
      I2 => \^r_bcd_num_reg[21]_0\(1),
      I3 => w_Minutes(4),
      I4 => \r_BCD_Num[21]_i_99_n_0\,
      O => \r_BCD_Num[21]_i_102_n_0\
    );
\r_BCD_Num[21]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(0),
      I1 => \^r_bcd_num_reg[22]\(0),
      I2 => w_Minutes(3),
      I3 => \r_BCD_Num[21]_i_100_n_0\,
      O => \r_BCD_Num[21]_i_103_n_0\
    );
\r_BCD_Num[21]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550455F7AAFBAA08"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\(1),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds_0(16),
      I3 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I4 => \r_Count_reg[23]_5\(2),
      I5 => \^r_bcd_num_reg[22]\(0),
      O => \r_BCD_Num[21]_i_104_n_0\
    );
\r_BCD_Num[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\(3),
      I1 => \r_Count_reg[23]_7\(0),
      I2 => \r_BCD_Num[23]_i_16_n_0\,
      I3 => \r_Count_reg[23]_7\(1),
      I4 => \r_BCD_Num[21]_i_7_n_0\,
      I5 => \^r_bcd_num_reg[17]_0\(0),
      O => \r_BCD_Num[21]_i_11_n_0\
    );
\r_BCD_Num[21]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[21]_i_97_n_6\,
      O => \r_BCD_Num[21]_i_119_n_0\
    );
\r_BCD_Num[21]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(2),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]\(1),
      O => w_Minutes(2)
    );
\r_BCD_Num[21]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[21]_i_120_n_0\
    );
\r_BCD_Num[21]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[21]_i_121_n_0\
    );
\r_BCD_Num[21]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[21]_i_122_n_0\
    );
\r_BCD_Num[21]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[21]_i_123_n_0\
    );
\r_BCD_Num[21]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[21]_i_124_n_0\
    );
\r_BCD_Num[21]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[21]_i_125_n_0\
    );
\r_BCD_Num[21]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[21]_i_126_n_0\
    );
\r_BCD_Num[21]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[21]_i_127_n_0\
    );
\r_BCD_Num[21]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[21]_i_128_n_0\
    );
\r_BCD_Num[21]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[21]_i_129_n_0\
    );
\r_BCD_Num[21]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(3),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]\(2),
      O => w_Minutes(3)
    );
\r_BCD_Num[21]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[21]_i_130_n_0\
    );
\r_BCD_Num[21]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[21]_i_131_n_0\
    );
\r_BCD_Num[21]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[21]_i_132_n_0\
    );
\r_BCD_Num[21]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[21]_i_133_n_0\
    );
\r_BCD_Num[21]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[21]_i_134_n_0\
    );
\r_BCD_Num[21]_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[21]_i_135_n_0\
    );
\r_BCD_Num[21]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[21]_i_136_n_0\
    );
\r_BCD_Num[21]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[21]_i_137_n_0\
    );
\r_BCD_Num[21]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[21]_i_138_n_0\
    );
\r_BCD_Num[21]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[21]_i_139_n_0\
    );
\r_BCD_Num[21]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(0),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]\(3),
      O => w_Minutes(4)
    );
\r_BCD_Num[21]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_136_n_0\,
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[21]_i_140_n_0\
    );
\r_BCD_Num[21]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_137_n_0\,
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(22),
      I3 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[21]_i_141_n_0\
    );
\r_BCD_Num[21]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_138_n_0\,
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[21]_i_142_n_0\
    );
\r_BCD_Num[21]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_139_n_0\,
      I1 => w_Alarm_Time_Stamp(18),
      I2 => w_Alarm_Time_Stamp(20),
      I3 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[21]_i_143_n_0\
    );
\r_BCD_Num[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98109E10F786F7E6"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_37_n_0\,
      I1 => w_Minutes(6),
      I2 => w_Minutes(5),
      I3 => \r_BCD_Num[23]_i_16_n_0\,
      I4 => w_Minutes(4),
      I5 => \r_BCD_Num[21]_i_39_n_0\,
      O => \r_BCD_Num[21]_i_15_n_0\
    );
\r_BCD_Num[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAA959"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\(0),
      I1 => \^r_bcd_num_reg[21]_1\(1),
      I2 => \r_BCD_Num[21]_i_7_n_0\,
      I3 => \r_Count_reg[23]_8\(2),
      I4 => \r_Count_reg[23]_19\,
      I5 => \r_BCD_Num_reg[21]_i_10_n_3\,
      O => \r_BCD_Num[21]_i_2_n_0\
    );
\r_BCD_Num[21]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[9]\(1),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(0),
      O => \r_BCD_Num[21]_i_25_n_0\
    );
\r_BCD_Num[21]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[9]\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_2\(3),
      O => \r_BCD_Num[21]_i_26_n_0\
    );
\r_BCD_Num[21]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \r_Count_reg[20]_1\(2),
      O => \r_BCD_Num[21]_i_28_n_0\
    );
\r_BCD_Num[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB2AFA50F5A0AB2A"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_11_n_0\,
      I1 => w_Minutes(2),
      I2 => w_Minutes(3),
      I3 => \r_BCD_Num[23]_i_5_n_0\,
      I4 => w_Minutes(4),
      I5 => \r_BCD_Num[21]_i_15_n_0\,
      O => \r_BCD_Num[21]_i_3_n_0\
    );
\r_BCD_Num[21]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => \r_Count_reg[23]_33\,
      O => \r_BCD_Num[21]_i_35_n_0\
    );
\r_BCD_Num[21]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_35_n_0\,
      I1 => \r_Count_reg[23]_19\,
      I2 => \r_Count_reg[23]_8\(2),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \^r_bcd_num_reg[21]_1\(1),
      O => \r_BCD_Num[21]_i_36_n_0\
    );
\r_BCD_Num[21]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6D3C492C"
    )
        port map (
      I0 => w_Minutes(7),
      I1 => w_Minutes(10),
      I2 => w_Minutes(8),
      I3 => w_Minutes(9),
      I4 => w_Minutes(6),
      O => \r_BCD_Num[21]_i_37_n_0\
    );
\r_BCD_Num[21]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(2),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[17]_0\(1),
      O => w_Minutes(6)
    );
\r_BCD_Num[21]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(2),
      I1 => \r_Count_reg[23]_7\(3),
      I2 => \r_BCD_Num[21]_i_70_n_0\,
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \r_BCD_Num[21]_i_7_n_0\,
      I5 => \^r_bcd_num_reg[17]_0\(1),
      O => \r_BCD_Num[21]_i_39_n_0\
    );
\r_BCD_Num[21]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \r_BCD_Num_reg[21]_i_94_n_6\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => \r_BCD_Num_reg[21]_i_94_n_7\,
      O => \r_BCD_Num[21]_i_54_n_0\
    );
\r_BCD_Num[21]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => \r_BCD_Num_reg[21]_i_94_n_7\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => \r_BCD_Num_reg[21]_i_97_n_4\,
      O => \r_BCD_Num[21]_i_55_n_0\
    );
\r_BCD_Num[21]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11171777"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => \r_BCD_Num_reg[21]_i_94_n_1\,
      I2 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I4 => \r_BCD_Num_reg[21]_i_94_n_6\,
      O => \r_BCD_Num[21]_i_56_n_0\
    );
\r_BCD_Num[21]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_54_n_0\,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \r_BCD_Num_reg[21]_i_94_n_1\,
      I3 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I4 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I5 => \r_BCD_Num_reg[21]_i_94_n_6\,
      O => \r_BCD_Num[21]_i_57_n_0\
    );
\r_BCD_Num[21]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_55_n_0\,
      I1 => \r_BCD_Num_reg[21]_i_94_n_7\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => w_Alarm_Time_Stamp(22),
      I5 => \r_BCD_Num_reg[21]_i_94_n_6\,
      O => \r_BCD_Num[21]_i_58_n_0\
    );
\r_BCD_Num[21]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(3),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds_0(16),
      I3 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I4 => \r_Count_reg[23]_8\(0),
      I5 => \r_Count_reg[23]_28\,
      O => \r_BCD_Num[21]_i_61_n_0\
    );
\r_BCD_Num[21]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_32\,
      I1 => w_Minutes(7),
      O => \r_BCD_Num[21]_i_62_n_0\
    );
\r_BCD_Num[21]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F10F0E"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(2),
      I1 => \^r_bcd_num_reg[21]_0\(0),
      I2 => \^r_bcd_num_reg[22]\(0),
      I3 => \^r_bcd_num_reg[21]_0\(1),
      I4 => \^r_bcd_num_reg[21]_0\(3),
      I5 => w_Minutes(6),
      O => \r_BCD_Num[21]_i_63_n_0\
    );
\r_BCD_Num[21]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFFFF"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(0),
      I1 => \^r_bcd_num_reg[22]\(0),
      I2 => \^r_bcd_num_reg[21]_0\(1),
      I3 => \^r_bcd_num_reg[21]_0\(2),
      I4 => w_Minutes(5),
      O => \r_BCD_Num[21]_i_64_n_0\
    );
\r_BCD_Num[21]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => \r_Count_reg[23]_33\,
      I2 => \r_BCD_Num[21]_i_61_n_0\,
      O => \r_BCD_Num[21]_i_65_n_0\
    );
\r_BCD_Num[21]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_62_n_0\,
      I1 => \r_Count_reg[23]_28\,
      I2 => \r_Count_reg[23]_8\(0),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \^r_bcd_num_reg[17]_0\(3),
      O => \r_BCD_Num[21]_i_66_n_0\
    );
\r_BCD_Num[21]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[23]_32\,
      I1 => w_Minutes(7),
      I2 => \r_BCD_Num[21]_i_63_n_0\,
      O => \r_BCD_Num[21]_i_67_n_0\
    );
\r_BCD_Num[21]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_64_n_0\,
      I1 => \r_Count_reg[23]_27\,
      I2 => w_Minutes(6),
      O => \r_BCD_Num[21]_i_68_n_0\
    );
\r_BCD_Num[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I1 => \^r_bcd_num_reg[9]\(1),
      I2 => \r_BCD_Num[21]_i_28_n_0\,
      I3 => \r_Count_reg[22]_1\(0),
      I4 => \r_Count_reg[23]_6\(2),
      O => \r_BCD_Num[21]_i_7_n_0\
    );
\r_BCD_Num[21]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D00E21D0000E2"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_1\(1),
      I1 => \r_BCD_Num[21]_i_7_n_0\,
      I2 => \r_Count_reg[23]_8\(2),
      I3 => w_Minutes(8),
      I4 => w_Minutes(9),
      I5 => w_Minutes(7),
      O => \r_BCD_Num[21]_i_70_n_0\
    );
\r_BCD_Num[21]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => \r_BCD_Num_reg[21]_i_97_n_4\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => \r_BCD_Num_reg[21]_i_97_n_5\,
      O => \r_BCD_Num[21]_i_86_n_0\
    );
\r_BCD_Num[21]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => \r_BCD_Num_reg[21]_i_97_n_5\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => \r_BCD_Num_reg[21]_i_97_n_6\,
      O => \r_BCD_Num[21]_i_87_n_0\
    );
\r_BCD_Num[21]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8B2E8B2E8228"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => \r_BCD_Num_reg[21]_i_97_n_6\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => \r_BCD_Num_reg[21]_i_96_n_5\,
      I5 => \r_BCD_Num_reg[21]_i_97_n_7\,
      O => \r_BCD_Num[21]_i_88_n_0\
    );
\r_BCD_Num[21]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_96_n_6\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I2 => \r_BCD_Num_reg[21]_i_118_n_4\,
      I3 => w_Alarm_Time_Stamp(17),
      I4 => \r_BCD_Num_reg[21]_i_96_n_5\,
      I5 => \r_BCD_Num_reg[21]_i_97_n_7\,
      O => \r_BCD_Num[21]_i_89_n_0\
    );
\r_BCD_Num[21]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_86_n_0\,
      I1 => \r_BCD_Num_reg[21]_i_97_n_4\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => w_Alarm_Time_Stamp(21),
      I5 => \r_BCD_Num_reg[21]_i_94_n_7\,
      O => \r_BCD_Num[21]_i_90_n_0\
    );
\r_BCD_Num[21]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_87_n_0\,
      I1 => \r_BCD_Num_reg[21]_i_97_n_5\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => w_Alarm_Time_Stamp(20),
      I5 => \r_BCD_Num_reg[21]_i_97_n_4\,
      O => \r_BCD_Num[21]_i_91_n_0\
    );
\r_BCD_Num[21]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_88_n_0\,
      I1 => \r_BCD_Num_reg[21]_i_97_n_6\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_96_n_0\,
      I4 => w_Alarm_Time_Stamp(19),
      I5 => \r_BCD_Num_reg[21]_i_97_n_5\,
      O => \r_BCD_Num[21]_i_92_n_0\
    );
\r_BCD_Num[21]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_89_n_0\,
      I1 => \r_BCD_Num_reg[21]_i_96_n_5\,
      I2 => \r_BCD_Num_reg[21]_i_95_n_0\,
      I3 => \r_BCD_Num_reg[21]_i_97_n_7\,
      I4 => w_Alarm_Time_Stamp(18),
      I5 => \r_BCD_Num[21]_i_119_n_0\,
      O => \r_BCD_Num[21]_i_93_n_0\
    );
\r_BCD_Num[21]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \^r_bcd_num_reg[22]\(0),
      I1 => \^r_bcd_num_reg[21]_0\(0),
      I2 => \^r_bcd_num_reg[21]_0\(1),
      I3 => w_Minutes(4),
      O => \r_BCD_Num[21]_i_98_n_0\
    );
\r_BCD_Num[21]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_0\(0),
      I1 => \^r_bcd_num_reg[22]\(0),
      I2 => w_Minutes(3),
      O => \r_BCD_Num[21]_i_99_n_0\
    );
\r_BCD_Num[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_3_n_0\,
      I1 => \^r_bcd_num_reg[22]\(0),
      I2 => \r_BCD_Num[23]_i_7_n_0\,
      I3 => \^r_bcd_num_reg[21]_0\(0),
      I4 => \r_BCD_Num[23]_i_5_n_0\,
      O => \^w_alarm_time\(18)
    );
\r_BCD_Num[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC35A5A3CC3A5A5"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(0),
      I1 => \r_Count_reg[23]_7\(1),
      I2 => \r_BCD_Num[21]_i_37_n_0\,
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \r_BCD_Num[21]_i_7_n_0\,
      I5 => \^r_bcd_num_reg[17]_0\(1),
      O => \r_BCD_Num[23]_i_15_n_0\
    );
\r_BCD_Num[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F170C7F10FC71C0F"
    )
        port map (
      I0 => w_Minutes(5),
      I1 => w_Minutes(6),
      I2 => w_Minutes(9),
      I3 => w_Minutes(8),
      I4 => w_Minutes(10),
      I5 => w_Minutes(7),
      O => \r_BCD_Num[23]_i_16_n_0\
    );
\r_BCD_Num[23]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(1),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[17]_0\(0),
      O => w_Minutes(5)
    );
\r_BCD_Num[23]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(2),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]_1\(1),
      O => \r_BCD_Num[23]_i_18_n_0\
    );
\r_BCD_Num[23]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(1),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]_1\(0),
      O => \r_BCD_Num[23]_i_19_n_0\
    );
\r_BCD_Num[23]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(0),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[17]_0\(3),
      O => \r_BCD_Num[23]_i_20_n_0\
    );
\r_BCD_Num[23]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(3),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[17]_0\(2),
      O => \r_BCD_Num[23]_i_21_n_0\
    );
\r_BCD_Num[23]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_1\(1),
      I1 => \r_Count_reg[23]_8\(2),
      I2 => \^r_bcd_num_reg[17]_0\(1),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_7\(2),
      O => \r_BCD_Num[23]_i_23_n_0\
    );
\r_BCD_Num[23]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]_1\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \^r_bcd_num_reg[17]_0\(0),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_7\(1),
      O => \r_BCD_Num[23]_i_24_n_0\
    );
\r_BCD_Num[23]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(3),
      I1 => \r_Count_reg[23]_8\(0),
      I2 => \^r_bcd_num_reg[21]\(3),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_7\(0),
      O => \r_BCD_Num[23]_i_25_n_0\
    );
\r_BCD_Num[23]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(2),
      I1 => \r_Count_reg[23]_7\(3),
      I2 => \^r_bcd_num_reg[21]\(2),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_5\(3),
      O => \r_BCD_Num[23]_i_26_n_0\
    );
\r_BCD_Num[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA8E8EAF05717150"
    )
        port map (
      I0 => \r_BCD_Num[23]_i_5_n_0\,
      I1 => \r_BCD_Num[21]_i_3_n_0\,
      I2 => \^r_bcd_num_reg[21]_0\(0),
      I3 => \r_BCD_Num[23]_i_7_n_0\,
      I4 => \^r_bcd_num_reg[22]\(0),
      I5 => \r_BCD_Num[23]_i_9_n_0\,
      O => \^w_alarm_time\(19)
    );
\r_BCD_Num[23]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(1),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => \^r_bcd_num_reg[21]\(1),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_5\(2),
      O => \r_BCD_Num[23]_i_39_n_0\
    );
\r_BCD_Num[23]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[17]_0\(0),
      I1 => \r_Count_reg[23]_7\(1),
      I2 => \^r_bcd_num_reg[21]\(0),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_5\(1),
      O => \r_BCD_Num[23]_i_40_n_0\
    );
\r_BCD_Num[23]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_reg[21]\(3),
      I1 => \r_Count_reg[23]_7\(0),
      I2 => \^r_bcd_num_reg[16]\(0),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \r_Count_reg[23]_5\(0),
      O => \r_BCD_Num[23]_i_41_n_0\
    );
\r_BCD_Num[23]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(3),
      I1 => \r_BCD_Num_reg[17]_i_6_n_1\,
      I2 => w_Seconds_0(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_reg[21]\(2),
      O => \r_BCD_Num[23]_i_42_n_0\
    );
\r_BCD_Num[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE249A82BEA6DB82"
    )
        port map (
      I0 => \r_BCD_Num[23]_i_15_n_0\,
      I1 => \r_BCD_Num[23]_i_16_n_0\,
      I2 => w_Minutes(5),
      I3 => \r_BCD_Num[21]_i_15_n_0\,
      I4 => w_Minutes(4),
      I5 => w_Minutes(3),
      O => \r_BCD_Num[23]_i_5_n_0\
    );
\r_BCD_Num[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555444"
    )
        port map (
      I0 => \r_BCD_Num_reg[21]_i_10_n_3\,
      I1 => \r_Count_reg[23]_19\,
      I2 => \r_Count_reg[23]_8\(2),
      I3 => \r_BCD_Num[21]_i_7_n_0\,
      I4 => \^r_bcd_num_reg[21]_1\(1),
      O => \r_BCD_Num[23]_i_7_n_0\
    );
\r_BCD_Num[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A666"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_15_n_0\,
      I1 => \r_BCD_Num[21]_i_2_n_0\,
      I2 => \^r_bcd_num_reg[21]_0\(0),
      I3 => \^r_bcd_num_reg[22]\(0),
      I4 => \^r_bcd_num_reg[21]_0\(1),
      O => \r_BCD_Num[23]_i_9_n_0\
    );
\r_BCD_Num[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours_2nd_Digit1(0),
      I3 => \r_BCD_Num[31]_i_6_n_0\,
      O => \^w_alarm_time\(20)
    );
\r_BCD_Num[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF90909F9"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[28]_i_5_n_0\,
      I2 => \r_BCD_Num[31]_i_6_n_0\,
      I3 => \r_Count_reg[23]_9\,
      I4 => \^r_bcd_num_reg[27]\(0),
      I5 => \r_BCD_Num[28]_i_4_n_0\,
      O => \^w_alarm_time\(21)
    );
\r_BCD_Num[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[25]_i_4_n_0\
    );
\r_BCD_Num[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAEFABEAAAAAAAA"
    )
        port map (
      I0 => \r_BCD_Num[26]_i_4_n_0\,
      I1 => \^r_bcd_num_reg[27]_0\(0),
      I2 => \^r_bcd_num_reg[27]\(1),
      I3 => \^r_bcd_num_reg[27]\(0),
      I4 => \^r_bcd_num_reg[27]\(2),
      I5 => \r_BCD_Num[31]_i_6_n_0\,
      O => \^w_alarm_time\(22)
    );
\r_BCD_Num[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(3),
      I1 => w_Hours(2),
      I2 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[26]_i_4_n_0\
    );
\r_BCD_Num[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFF40"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[28]\(0),
      I3 => \^r_bcd_num_reg[28]\(1),
      I4 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[27]_i_10_n_0\
    );
\r_BCD_Num[27]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      O => \r_BCD_Num[27]_i_104_n_0\
    );
\r_BCD_Num[27]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_105_n_0\
    );
\r_BCD_Num[27]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => \^r_bcd_num_reg[28]\(2),
      I3 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_106_n_0\
    );
\r_BCD_Num[27]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[27]_i_107_n_0\
    );
\r_BCD_Num[27]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num[25]_i_4_n_0\,
      I4 => \^r_bcd_num_reg[31]\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_108_n_0\
    );
\r_BCD_Num[27]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_22_n_0\,
      I3 => \r_BCD_Num[27]_i_11_n_0\,
      O => \r_BCD_Num[27]_i_109_n_0\
    );
\r_BCD_Num[27]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Hours(2),
      O => \r_BCD_Num[27]_i_11_n_0\
    );
\r_BCD_Num[27]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[27]_i_12_n_0\
    );
\r_BCD_Num[27]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[27]_i_125_n_0\
    );
\r_BCD_Num[27]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_126_n_0\
    );
\r_BCD_Num[27]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      O => \r_BCD_Num[27]_i_127_n_0\
    );
\r_BCD_Num[27]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[27]_i_128_n_0\
    );
\r_BCD_Num[27]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[27]_i_129_n_0\
    );
\r_BCD_Num[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[27]_i_13_n_0\
    );
\r_BCD_Num[27]_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[27]_i_132_n_0\
    );
\r_BCD_Num[27]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[27]_i_133_n_0\
    );
\r_BCD_Num[27]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_134_n_0\
    );
\r_BCD_Num[27]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[27]_i_135_n_0\
    );
\r_BCD_Num[27]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[27]_i_136_n_0\
    );
\r_BCD_Num[27]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[27]_i_139_n_0\
    );
\r_BCD_Num[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_Count_reg[23]_101\(1),
      O => \r_BCD_Num[27]_i_14_n_0\
    );
\r_BCD_Num[27]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_140_n_0\
    );
\r_BCD_Num[27]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      O => \r_BCD_Num[27]_i_141_n_0\
    );
\r_BCD_Num[27]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[27]_i_142_n_0\
    );
\r_BCD_Num[27]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[27]_i_143_n_0\
    );
\r_BCD_Num[27]_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6900FF69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num_reg[27]_i_111_n_7\,
      I4 => \^r_bcd_num_reg[27]_1\(0),
      O => \r_BCD_Num[27]_i_147_n_0\
    );
\r_BCD_Num[27]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[27]_i_131_n_4\,
      I2 => \^r_bcd_num_reg[27]_1\(0),
      O => \r_BCD_Num[27]_i_148_n_0\
    );
\r_BCD_Num[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_11_n_0\,
      I1 => \r_Count_reg[23]_101\(0),
      O => \r_BCD_Num[27]_i_15_n_0\
    );
\r_BCD_Num[27]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[27]_2\(0),
      I1 => \^r_bcd_num_reg[27]_1\(0),
      I2 => \^r_bcd_num_reg[27]_3\(0),
      I3 => \r_BCD_Num[27]_i_147_n_0\,
      O => \r_BCD_Num[27]_i_151_n_0\
    );
\r_BCD_Num[27]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num[27]_i_148_n_0\,
      I4 => \r_BCD_Num_reg[27]_i_111_n_7\,
      I5 => \^r_bcd_num_reg[27]_1\(0),
      O => \r_BCD_Num[27]_i_152_n_0\
    );
\r_BCD_Num[27]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[27]_i_154_n_0\
    );
\r_BCD_Num[27]_i_155\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_155_n_0\
    );
\r_BCD_Num[27]_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[27]_i_156_n_0\
    );
\r_BCD_Num[27]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_157_n_0\
    );
\r_BCD_Num[27]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_158_n_0\
    );
\r_BCD_Num[27]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[27]_i_159_n_0\
    );
\r_BCD_Num[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \^r_bcd_num_reg[27]_24\(0),
      O => \r_BCD_Num[27]_i_16_n_0\
    );
\r_BCD_Num[27]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      O => \r_BCD_Num[27]_i_160_n_0\
    );
\r_BCD_Num[27]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_161_n_0\
    );
\r_BCD_Num[27]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => \^r_bcd_num_reg[28]\(2),
      I3 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_162_n_0\
    );
\r_BCD_Num[27]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[27]_i_163_n_0\
    );
\r_BCD_Num[27]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num[25]_i_4_n_0\,
      I4 => \^r_bcd_num_reg[31]\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_164_n_0\
    );
\r_BCD_Num[27]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_22_n_0\,
      I3 => \r_BCD_Num[27]_i_11_n_0\,
      O => \r_BCD_Num[27]_i_165_n_0\
    );
\r_BCD_Num[27]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[27]_i_166_n_0\
    );
\r_BCD_Num[27]_i_167\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_167_n_0\
    );
\r_BCD_Num[27]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[27]_i_168_n_0\
    );
\r_BCD_Num[27]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_169_n_0\
    );
\r_BCD_Num[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[27]_i_17_n_0\
    );
\r_BCD_Num[27]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_170_n_0\
    );
\r_BCD_Num[27]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[27]_i_171_n_0\
    );
\r_BCD_Num[27]_i_172\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => w_Alarm_PM
    );
\r_BCD_Num[27]_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_BCD_Num_reg[27]_i_131_n_5\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \^r_bcd_num_reg[27]_1\(0),
      O => \r_BCD_Num[27]_i_174_n_0\
    );
\r_BCD_Num[27]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90F9"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[27]_i_131_n_6\,
      I3 => \^r_bcd_num_reg[27]_1\(0),
      O => \r_BCD_Num[27]_i_175_n_0\
    );
\r_BCD_Num[27]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[27]_i_131_n_4\,
      I2 => \^r_bcd_num_reg[27]_1\(0),
      I3 => \r_BCD_Num[27]_i_174_n_0\,
      O => \r_BCD_Num[27]_i_178_n_0\
    );
\r_BCD_Num[27]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[27]_i_131_n_5\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \^r_bcd_num_reg[27]_1\(0),
      I3 => \r_BCD_Num[27]_i_175_n_0\,
      O => \r_BCD_Num[27]_i_179_n_0\
    );
\r_BCD_Num[27]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_101\(2),
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_18_n_0\
    );
\r_BCD_Num[27]_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[27]_i_131_n_6\,
      I3 => \^r_bcd_num_reg[27]_1\(0),
      I4 => \r_Count_reg[23]_36\(1),
      O => \r_BCD_Num[27]_i_180_n_0\
    );
\r_BCD_Num[27]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      O => \r_BCD_Num[27]_i_182_n_0\
    );
\r_BCD_Num[27]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_56_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      I3 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[27]_i_183_n_0\
    );
\r_BCD_Num[27]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num[25]_i_4_n_0\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_184_n_0\
    );
\r_BCD_Num[27]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_58_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[27]_i_185_n_0\
    );
\r_BCD_Num[27]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_186_n_0\
    );
\r_BCD_Num[27]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[27]_i_137_n_7\,
      O => \r_BCD_Num[27]_i_189_n_0\
    );
\r_BCD_Num[27]_i_192\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[27]_i_137_n_7\,
      I3 => \^r_bcd_num_reg[27]_7\(0),
      I4 => \^r_bcd_num_reg[27]_10\(1),
      O => \r_BCD_Num[27]_i_192_n_0\
    );
\r_BCD_Num[27]_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[27]_i_137_n_7\,
      O => \r_BCD_Num[27]_i_193_n_0\
    );
\r_BCD_Num[27]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[27]_i_22_n_0\
    );
\r_BCD_Num[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444AFFFF444A0000"
    )
        port map (
      I0 => \^r_bcd_num_reg[27]\(2),
      I1 => \^r_bcd_num_reg[27]_0\(0),
      I2 => \^r_bcd_num_reg[27]\(0),
      I3 => \^r_bcd_num_reg[27]\(1),
      I4 => \r_BCD_Num[31]_i_6_n_0\,
      I5 => \r_BCD_Num[27]_i_7_n_0\,
      O => \^w_alarm_time\(23)
    );
\r_BCD_Num[27]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num_reg[27]_i_50_n_7\,
      I4 => \r_BCD_Num_reg[27]_i_47_n_7\,
      O => \r_BCD_Num[27]_i_40_n_0\
    );
\r_BCD_Num[27]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[27]_i_61_n_4\,
      I2 => \r_BCD_Num_reg[27]_i_62_n_4\,
      O => \r_BCD_Num[27]_i_41_n_0\
    );
\r_BCD_Num[27]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[27]_4\(0),
      I1 => \^r_bcd_num_reg[27]_5\(0),
      I2 => \^r_bcd_num_reg[27]_6\(0),
      I3 => \r_BCD_Num[27]_i_40_n_0\,
      O => \r_BCD_Num[27]_i_44_n_0\
    );
\r_BCD_Num[27]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num[27]_i_41_n_0\,
      I4 => \r_BCD_Num_reg[27]_i_50_n_7\,
      I5 => \r_BCD_Num_reg[27]_i_47_n_7\,
      O => \r_BCD_Num[27]_i_45_n_0\
    );
\r_BCD_Num[27]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_BCD_Num_reg[27]_i_62_n_5\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[27]_i_61_n_5\,
      O => \r_BCD_Num[27]_i_53_n_0\
    );
\r_BCD_Num[27]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[27]_i_61_n_6\,
      I3 => \r_BCD_Num_reg[27]_i_62_n_6\,
      O => \r_BCD_Num[27]_i_54_n_0\
    );
\r_BCD_Num[27]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[27]_i_61_n_4\,
      I2 => \r_BCD_Num_reg[27]_i_62_n_4\,
      I3 => \r_BCD_Num[27]_i_53_n_0\,
      O => \r_BCD_Num[27]_i_57_n_0\
    );
\r_BCD_Num[27]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num_reg[27]_i_62_n_5\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[27]_i_61_n_5\,
      I3 => \r_BCD_Num[27]_i_54_n_0\,
      O => \r_BCD_Num[27]_i_58_n_0\
    );
\r_BCD_Num[27]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[27]_i_61_n_6\,
      I3 => \r_BCD_Num_reg[27]_i_62_n_6\,
      I4 => \r_Count_reg[23]_49\(1),
      O => \r_BCD_Num[27]_i_59_n_0\
    );
\r_BCD_Num[27]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[27]_i_63_n_0\
    );
\r_BCD_Num[27]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_64_n_0\
    );
\r_BCD_Num[27]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[27]_i_65_n_0\
    );
\r_BCD_Num[27]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_66_n_0\
    );
\r_BCD_Num[27]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_67_n_0\
    );
\r_BCD_Num[27]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[27]_i_68_n_0\
    );
\r_BCD_Num[27]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[27]_i_69_n_0\
    );
\r_BCD_Num[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A780A0A8E0A8E8E"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(3),
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => o_PM_INST_0_i_15_n_0,
      I4 => \^r_bcd_num_reg[24]\(0),
      I5 => \^r_bcd_num_reg[28]\(0),
      O => \r_BCD_Num[27]_i_7_n_0\
    );
\r_BCD_Num[27]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[27]_i_70_n_0\
    );
\r_BCD_Num[27]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_71_n_0\
    );
\r_BCD_Num[27]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      O => \r_BCD_Num[27]_i_79_n_0\
    );
\r_BCD_Num[27]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_56_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      I3 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[27]_i_80_n_0\
    );
\r_BCD_Num[27]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num[25]_i_4_n_0\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[27]_i_81_n_0\
    );
\r_BCD_Num[27]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_58_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[27]_i_82_n_0\
    );
\r_BCD_Num[27]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[27]_i_83_n_0\
    );
\r_BCD_Num[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => \^w_alarm_time\(24),
      I1 => i_Change_Alarm,
      I2 => Q(1),
      I3 => w_Time(2),
      I4 => \r_Digit_Sel_reg[2]_1\,
      O => D(9)
    );
\r_BCD_Num[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \r_BCD_Num[28]_i_4_n_0\,
      I1 => \r_BCD_Num[28]_i_5_n_0\,
      I2 => \r_BCD_Num[31]_i_6_n_0\,
      I3 => \^r_bcd_num_reg[30]\(0),
      I4 => \r_BCD_Num[28]_i_6_n_0\,
      I5 => \r_Count_reg[23]_10\(0),
      O => \^w_alarm_time\(24)
    );
\r_BCD_Num[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000010"
    )
        port map (
      I0 => \^r_bcd_num_reg[24]\(0),
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => o_PM_INST_0_i_15_n_0,
      I3 => \^r_bcd_num_reg[28]\(3),
      I4 => \^r_bcd_num_reg[28]\(2),
      I5 => \^r_bcd_num_reg[28]\(1),
      O => \r_BCD_Num[28]_i_4_n_0\
    );
\r_BCD_Num[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C642C64244C6C642"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(3),
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => \^r_bcd_num_reg[28]\(1),
      I3 => \^r_bcd_num_reg[28]\(0),
      I4 => \^r_bcd_num_reg[24]\(0),
      I5 => o_PM_INST_0_i_15_n_0,
      O => \r_BCD_Num[28]_i_5_n_0\
    );
\r_BCD_Num[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_9_n_1\,
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_11\(1),
      O => \r_BCD_Num[28]_i_6_n_0\
    );
\r_BCD_Num[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_6_n_0\,
      I1 => \^r_bcd_num_reg[30]\(1),
      I2 => \r_Count_reg[23]_11\(1),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num_reg[31]_i_9_n_1\,
      I5 => \r_Count_reg[23]_10\(1),
      O => \^w_alarm_time\(25)
    );
\r_BCD_Num[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F09E0F10F0F10F86"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => \r_BCD_Num[7]_i_6_n_0\,
      I2 => \r_BCD_Num[7]_i_5_n_0\,
      I3 => w_Alarm_Time_Stamp(1),
      I4 => \^axi_rdata_reg[5]\(0),
      I5 => \r_BCD_Num[4]_i_4_n_0\,
      O => \^w_alarm_time\(1)
    );
\r_BCD_Num[30]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[31]_i_292_n_4\,
      I2 => \^r_bcd_num_reg[30]_1\(0),
      O => \r_BCD_Num[30]_i_136_n_0\
    );
\r_BCD_Num[30]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_2\(0),
      I1 => \^r_bcd_num_reg[30]_1\(0),
      I2 => \^r_bcd_num_reg[30]_3\(0),
      I3 => \r_BCD_Num[30]_i_136_n_0\,
      O => \r_BCD_Num[30]_i_140_n_0\
    );
\r_BCD_Num[30]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_292_n_5\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \^r_bcd_num_reg[30]_1\(0),
      O => \r_BCD_Num[30]_i_151_n_0\
    );
\r_BCD_Num[30]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90F9"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[31]_i_292_n_6\,
      I3 => \^r_bcd_num_reg[30]_1\(0),
      O => \r_BCD_Num[30]_i_152_n_0\
    );
\r_BCD_Num[30]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[31]_i_292_n_4\,
      I2 => \^r_bcd_num_reg[30]_1\(0),
      I3 => \r_BCD_Num[30]_i_151_n_0\,
      O => \r_BCD_Num[30]_i_155_n_0\
    );
\r_BCD_Num[30]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_292_n_5\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \^r_bcd_num_reg[30]_1\(0),
      I3 => \r_BCD_Num[30]_i_152_n_0\,
      O => \r_BCD_Num[30]_i_156_n_0\
    );
\r_BCD_Num[30]_i_157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[31]_i_292_n_6\,
      I3 => \^r_bcd_num_reg[30]_1\(0),
      I4 => \r_Count_reg[23]_58\(1),
      O => \r_BCD_Num[30]_i_157_n_0\
    );
\r_BCD_Num[30]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[31]_i_306_n_7\,
      O => \r_BCD_Num[30]_i_172_n_0\
    );
\r_BCD_Num[30]_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[31]_i_306_n_7\,
      I3 => \^r_bcd_num_reg[30]_7\(0),
      I4 => \^r_bcd_num_reg[30]_8\(0),
      O => \r_BCD_Num[30]_i_175_n_0\
    );
\r_BCD_Num[30]_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[31]_i_306_n_7\,
      O => \r_BCD_Num[30]_i_176_n_0\
    );
\r_BCD_Num[30]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      O => \r_BCD_Num[30]_i_177_n_0\
    );
\r_BCD_Num[30]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_56_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      I3 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[30]_i_178_n_0\
    );
\r_BCD_Num[30]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num[25]_i_4_n_0\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[30]_i_179_n_0\
    );
\r_BCD_Num[30]_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_58_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_180_n_0\
    );
\r_BCD_Num[30]_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[30]_i_181_n_0\
    );
\r_BCD_Num[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_6_n_0\,
      I1 => \^r_bcd_num_reg[30]\(2),
      I2 => \r_Count_reg[23]_11\(1),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num_reg[31]_i_9_n_1\,
      I5 => \r_Count_reg[23]_10\(2),
      O => \^w_alarm_time\(26)
    );
\r_BCD_Num[30]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num_reg[30]_i_34_n_7\,
      I4 => \r_BCD_Num_reg[31]_i_60_n_7\,
      O => \r_BCD_Num[30]_i_27_n_0\
    );
\r_BCD_Num[30]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[30]_i_55_n_4\,
      I2 => \r_BCD_Num_reg[31]_i_109_n_4\,
      O => \r_BCD_Num[30]_i_28_n_0\
    );
\r_BCD_Num[30]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]_4\(0),
      I1 => \^r_bcd_num_reg[30]_5\(0),
      I2 => \^r_bcd_num_reg[30]_6\(0),
      I3 => \r_BCD_Num[30]_i_27_n_0\,
      O => \r_BCD_Num[30]_i_31_n_0\
    );
\r_BCD_Num[30]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num[30]_i_28_n_0\,
      I4 => \r_BCD_Num_reg[30]_i_34_n_7\,
      I5 => \r_BCD_Num_reg[31]_i_60_n_7\,
      O => \r_BCD_Num[30]_i_32_n_0\
    );
\r_BCD_Num[30]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_109_n_5\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[30]_i_55_n_5\,
      O => \r_BCD_Num[30]_i_47_n_0\
    );
\r_BCD_Num[30]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[30]_i_55_n_6\,
      I3 => \r_BCD_Num_reg[31]_i_109_n_6\,
      O => \r_BCD_Num[30]_i_48_n_0\
    );
\r_BCD_Num[30]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num_reg[30]_i_55_n_4\,
      I2 => \r_BCD_Num_reg[31]_i_109_n_4\,
      I3 => \r_BCD_Num[30]_i_47_n_0\,
      O => \r_BCD_Num[30]_i_51_n_0\
    );
\r_BCD_Num[30]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_109_n_5\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \r_BCD_Num_reg[30]_i_55_n_5\,
      I3 => \r_BCD_Num[30]_i_48_n_0\,
      O => \r_BCD_Num[30]_i_52_n_0\
    );
\r_BCD_Num[30]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[30]_i_55_n_6\,
      I3 => \r_BCD_Num_reg[31]_i_109_n_6\,
      I4 => \r_Count_reg[23]_82\(1),
      O => \r_BCD_Num[30]_i_53_n_0\
    );
\r_BCD_Num[30]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999909099FF9090"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => \^r_bcd_num_reg[28]\(3),
      I4 => w_Hours(2),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[30]_i_56_n_0\
    );
\r_BCD_Num[30]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      O => \r_BCD_Num[30]_i_57_n_0\
    );
\r_BCD_Num[30]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[30]_i_58_n_0\
    );
\r_BCD_Num[30]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_56_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      I3 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[30]_i_59_n_0\
    );
\r_BCD_Num[30]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num[25]_i_4_n_0\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[30]_i_60_n_0\
    );
\r_BCD_Num[30]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_58_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[30]_i_61_n_0\
    );
\r_BCD_Num[30]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[30]_i_62_n_0\
    );
\r_BCD_Num[30]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[30]_i_95_n_7\,
      O => \r_BCD_Num[30]_i_90_n_0\
    );
\r_BCD_Num[30]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[30]_i_95_n_7\,
      I3 => \^r_bcd_num_reg[30]_13\(0),
      I4 => \^r_bcd_num_reg[30]_15\(0),
      O => \r_BCD_Num[30]_i_93_n_0\
    );
\r_BCD_Num[30]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num_reg[30]_i_95_n_7\,
      O => \r_BCD_Num[30]_i_94_n_0\
    );
\r_BCD_Num[31]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[31]_i_110_n_0\
    );
\r_BCD_Num[31]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_111_n_0\
    );
\r_BCD_Num[31]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_112_n_0\
    );
\r_BCD_Num[31]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[31]_i_113_n_0\
    );
\r_BCD_Num[31]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_114_n_0\
    );
\r_BCD_Num[31]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_115_n_0\
    );
\r_BCD_Num[31]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_116_n_0\
    );
\r_BCD_Num[31]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_117_n_0\
    );
\r_BCD_Num[31]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_118_n_0\
    );
\r_BCD_Num[31]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_119_n_0\
    );
\r_BCD_Num[31]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_236_n_4\,
      I1 => \r_BCD_Num_reg[31]_i_237_n_0\,
      I2 => \^r_bcd_num_reg[31]_3\(0),
      O => \r_BCD_Num[31]_i_138_n_0\
    );
\r_BCD_Num[31]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]_4\(0),
      I1 => \^r_bcd_num_reg[31]_3\(0),
      I2 => \^r_bcd_num_reg[31]_5\(0),
      I3 => \r_BCD_Num[31]_i_138_n_0\,
      O => \r_BCD_Num[31]_i_142_n_0\
    );
\r_BCD_Num[31]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_144_n_0\
    );
\r_BCD_Num[31]_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_145_n_0\
    );
\r_BCD_Num[31]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_146_n_0\
    );
\r_BCD_Num[31]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_147_n_0\
    );
\r_BCD_Num[31]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_16\(2),
      O => \r_BCD_Num[31]_i_148_n_0\
    );
\r_BCD_Num[31]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_16\(1),
      O => \r_BCD_Num[31]_i_149_n_0\
    );
\r_BCD_Num[31]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_16\(0),
      O => \r_BCD_Num[31]_i_150_n_0\
    );
\r_BCD_Num[31]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_15\(3),
      O => \r_BCD_Num[31]_i_151_n_0\
    );
\r_BCD_Num[31]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_209_n_0\
    );
\r_BCD_Num[31]_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_210_n_0\
    );
\r_BCD_Num[31]_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_211_n_0\
    );
\r_BCD_Num[31]_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => \^r_bcd_num_reg[28]\(2),
      I3 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_212_n_0\
    );
\r_BCD_Num[31]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_213_n_0\
    );
\r_BCD_Num[31]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num[25]_i_4_n_0\,
      I4 => \^r_bcd_num_reg[31]\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_214_n_0\
    );
\r_BCD_Num[31]_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_22_n_0\,
      I3 => \r_BCD_Num[27]_i_11_n_0\,
      O => \r_BCD_Num[31]_i_215_n_0\
    );
\r_BCD_Num[31]_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_236_n_5\,
      I1 => \r_BCD_Num_reg[31]_i_237_n_0\,
      I2 => \^r_bcd_num_reg[31]_3\(0),
      O => \r_BCD_Num[31]_i_223_n_0\
    );
\r_BCD_Num[31]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_236_n_4\,
      I1 => \r_BCD_Num_reg[31]_i_237_n_0\,
      I2 => \^r_bcd_num_reg[31]_3\(0),
      I3 => \r_BCD_Num[31]_i_223_n_0\,
      O => \r_BCD_Num[31]_i_227_n_0\
    );
\r_BCD_Num[31]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[31]_i_236_n_5\,
      I1 => \r_BCD_Num_reg[31]_i_237_n_0\,
      I2 => \^r_bcd_num_reg[31]_3\(0),
      I3 => \r_Count_reg[23]_31\(2),
      O => \r_BCD_Num[31]_i_228_n_0\
    );
\r_BCD_Num[31]_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_239_n_0\
    );
\r_BCD_Num[31]_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_240_n_0\
    );
\r_BCD_Num[31]_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(3),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_241_n_0\
    );
\r_BCD_Num[31]_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(2),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_242_n_0\
    );
\r_BCD_Num[31]_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_15\(2),
      O => \r_BCD_Num[31]_i_243_n_0\
    );
\r_BCD_Num[31]_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_15\(1),
      O => \r_BCD_Num[31]_i_244_n_0\
    );
\r_BCD_Num[31]_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(3),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_15\(0),
      O => \r_BCD_Num[31]_i_245_n_0\
    );
\r_BCD_Num[31]_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(2),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_14\(3),
      O => \r_BCD_Num[31]_i_246_n_0\
    );
\r_BCD_Num[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(0),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_27_n_0\
    );
\r_BCD_Num[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(3),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_28_n_0\
    );
\r_BCD_Num[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(2),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_29_n_0\
    );
\r_BCD_Num[31]_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[31]_i_293_n_0\
    );
\r_BCD_Num[31]_i_294\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_294_n_0\
    );
\r_BCD_Num[31]_i_295\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_295_n_0\
    );
\r_BCD_Num[31]_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_296_n_0\
    );
\r_BCD_Num[31]_i_297\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_297_n_0\
    );
\r_BCD_Num[31]_i_298\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_298_n_0\
    );
\r_BCD_Num[31]_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_299_n_0\
    );
\r_BCD_Num[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_6_n_0\,
      I1 => \^r_bcd_num_reg[31]_0\(0),
      I2 => \r_Count_reg[23]_11\(1),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num_reg[31]_i_9_n_1\,
      I5 => \r_Count_reg[23]_10\(3),
      O => \^w_alarm_time\(27)
    );
\r_BCD_Num[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(0),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_11\(1),
      O => \r_BCD_Num[31]_i_30_n_0\
    );
\r_BCD_Num[31]_i_300\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_300_n_0\
    );
\r_BCD_Num[31]_i_301\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      O => w_Hours(1)
    );
\r_BCD_Num[31]_i_302\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_302_n_0\
    );
\r_BCD_Num[31]_i_303\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_303_n_0\
    );
\r_BCD_Num[31]_i_304\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[31]_i_304_n_0\
    );
\r_BCD_Num[31]_i_305\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[31]_i_305_n_0\
    );
\r_BCD_Num[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(3),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_11\(0),
      O => \r_BCD_Num[31]_i_31_n_0\
    );
\r_BCD_Num[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(2),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_17\(3),
      O => \r_BCD_Num[31]_i_32_n_0\
    );
\r_BCD_Num[31]_i_327\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_327_n_0\
    );
\r_BCD_Num[31]_i_328\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_328_n_0\
    );
\r_BCD_Num[31]_i_329\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_329_n_0\
    );
\r_BCD_Num[31]_i_330\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_330_n_0\
    );
\r_BCD_Num[31]_i_333\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_333_n_0\
    );
\r_BCD_Num[31]_i_338\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_338_n_0\
    );
\r_BCD_Num[31]_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_339_n_0\
    );
\r_BCD_Num[31]_i_340\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_340_n_0\
    );
\r_BCD_Num[31]_i_341\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_341_n_0\
    );
\r_BCD_Num[31]_i_343\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_343_n_0\
    );
\r_BCD_Num[31]_i_344\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_344_n_0\
    );
\r_BCD_Num[31]_i_345\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(3),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_345_n_0\
    );
\r_BCD_Num[31]_i_346\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_346_n_0\
    );
\r_BCD_Num[31]_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_14\(2),
      O => \r_BCD_Num[31]_i_347_n_0\
    );
\r_BCD_Num[31]_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_14\(1),
      O => \r_BCD_Num[31]_i_348_n_0\
    );
\r_BCD_Num[31]_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(3),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_14\(0),
      O => \r_BCD_Num[31]_i_349_n_0\
    );
\r_BCD_Num[31]_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_13\(3),
      O => \r_BCD_Num[31]_i_350_n_0\
    );
\r_BCD_Num[31]_i_412\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[31]_i_412_n_0\
    );
\r_BCD_Num[31]_i_413\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_413_n_0\
    );
\r_BCD_Num[31]_i_414\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_414_n_0\
    );
\r_BCD_Num[31]_i_415\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_415_n_0\
    );
\r_BCD_Num[31]_i_416\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_416_n_0\
    );
\r_BCD_Num[31]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_417_n_0\
    );
\r_BCD_Num[31]_i_419\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_419_n_0\
    );
\r_BCD_Num[31]_i_420\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_420_n_0\
    );
\r_BCD_Num[31]_i_421\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_reg[28]\(3),
      I2 => \^r_bcd_num_reg[28]\(2),
      I3 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_421_n_0\
    );
\r_BCD_Num[31]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_422_n_0\
    );
\r_BCD_Num[31]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      I3 => \r_BCD_Num[25]_i_4_n_0\,
      I4 => \^r_bcd_num_reg[31]\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_423_n_0\
    );
\r_BCD_Num[31]_i_424\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_22_n_0\,
      I3 => \r_BCD_Num[27]_i_11_n_0\,
      O => \r_BCD_Num[31]_i_424_n_0\
    );
\r_BCD_Num[31]_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_reg[28]\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[31]_i_426_n_0\
    );
\r_BCD_Num[31]_i_427\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_427_n_0\
    );
\r_BCD_Num[31]_i_428\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_428_n_0\
    );
\r_BCD_Num[31]_i_429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_429_n_0\
    );
\r_BCD_Num[31]_i_430\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_430_n_0\
    );
\r_BCD_Num[31]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71718E718E718E71"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_reg[28]\(3),
      I5 => \^r_bcd_num_reg[28]\(2),
      O => \r_BCD_Num[31]_i_431_n_0\
    );
\r_BCD_Num[31]_i_458\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_458_n_0\
    );
\r_BCD_Num[31]_i_459\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_459_n_0\
    );
\r_BCD_Num[31]_i_460\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(3),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_460_n_0\
    );
\r_BCD_Num[31]_i_461\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(2),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_461_n_0\
    );
\r_BCD_Num[31]_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_13\(2),
      O => \r_BCD_Num[31]_i_462_n_0\
    );
\r_BCD_Num[31]_i_463\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_13\(1),
      O => \r_BCD_Num[31]_i_463_n_0\
    );
\r_BCD_Num[31]_i_464\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(3),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_13\(0),
      O => \r_BCD_Num[31]_i_464_n_0\
    );
\r_BCD_Num[31]_i_465\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(2),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_12\(3),
      O => \r_BCD_Num[31]_i_465_n_0\
    );
\r_BCD_Num[31]_i_521\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      O => \r_BCD_Num[31]_i_521_n_0\
    );
\r_BCD_Num[31]_i_522\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_56_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      I3 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_522_n_0\
    );
\r_BCD_Num[31]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num[25]_i_4_n_0\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_523_n_0\
    );
\r_BCD_Num[31]_i_524\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_58_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_524_n_0\
    );
\r_BCD_Num[31]_i_525\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_525_n_0\
    );
\r_BCD_Num[31]_i_526\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_526_n_0\
    );
\r_BCD_Num[31]_i_527\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_BCD_Num[25]_i_4_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_527_n_0\
    );
\r_BCD_Num[31]_i_528\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_528_n_0\
    );
\r_BCD_Num[31]_i_529\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[28]\(0),
      I2 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[31]_i_529_n_0\
    );
\r_BCD_Num[31]_i_530\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      O => \r_BCD_Num[31]_i_530_n_0\
    );
\r_BCD_Num[31]_i_531\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => w_Hours(2),
      O => \r_BCD_Num[31]_i_531_n_0\
    );
\r_BCD_Num[31]_i_532\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_56_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      I3 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_532_n_0\
    );
\r_BCD_Num[31]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => w_Hours(2),
      I3 => \^r_bcd_num_reg[31]\,
      I4 => \r_BCD_Num[25]_i_4_n_0\,
      I5 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_533_n_0\
    );
\r_BCD_Num[31]_i_534\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[30]_i_58_n_0\,
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      I2 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_534_n_0\
    );
\r_BCD_Num[31]_i_535\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_535_n_0\
    );
\r_BCD_Num[31]_i_552\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]_1\(0),
      I1 => \r_BCD_Num_reg[31]_i_559_n_0\,
      I2 => \^r_bcd_num_reg[30]_0\(0),
      O => \r_BCD_Num[31]_i_552_n_0\
    );
\r_BCD_Num[31]_i_556\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]_2\(0),
      I1 => \^r_bcd_num_reg[30]_0\(0),
      I2 => \^r_bcd_num_reg[31]_1\(0),
      I3 => \r_BCD_Num[31]_i_552_n_0\,
      O => \r_BCD_Num[31]_i_556_n_0\
    );
\r_BCD_Num[31]_i_560\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_560_n_0\
    );
\r_BCD_Num[31]_i_561\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_561_n_0\
    );
\r_BCD_Num[31]_i_562\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_562_n_0\
    );
\r_BCD_Num[31]_i_563\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_563_n_0\
    );
\r_BCD_Num[31]_i_565\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(1),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_565_n_0\
    );
\r_BCD_Num[31]_i_566\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_566_n_0\
    );
\r_BCD_Num[31]_i_567\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(3),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_567_n_0\
    );
\r_BCD_Num[31]_i_568\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(2),
      I1 => \r_BCD_Num[27]_i_22_n_0\,
      O => \r_BCD_Num[31]_i_568_n_0\
    );
\r_BCD_Num[31]_i_569\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(1),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_12\(2),
      O => \r_BCD_Num[31]_i_569_n_0\
    );
\r_BCD_Num[31]_i_570\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_12\(1),
      O => \r_BCD_Num[31]_i_570_n_0\
    );
\r_BCD_Num[31]_i_571\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(3),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_12\(0),
      O => \r_BCD_Num[31]_i_571_n_0\
    );
\r_BCD_Num[31]_i_572\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_22_n_0\,
      I1 => \r_Count_reg[23]_0\(2),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => \r_Count_reg[23]_0\(3),
      O => \r_BCD_Num[31]_i_572_n_0\
    );
\r_BCD_Num[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"090F0F0F"
    )
        port map (
      I0 => o_PM_INST_0_i_15_n_0,
      I1 => \^r_bcd_num_reg[24]\(0),
      I2 => \^r_bcd_num_reg[31]\,
      I3 => \r_BCD_Num[25]_i_4_n_0\,
      I4 => o_PM_INST_0_i_6_n_0,
      O => \r_BCD_Num[31]_i_6_n_0\
    );
\r_BCD_Num[31]_i_632\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]_1\(0),
      I1 => \r_BCD_Num_reg[31]_i_559_n_0\,
      I2 => \^r_bcd_num_reg[30]_0\(0),
      I3 => \r_BCD_Num[31]_i_552_n_0\,
      O => \r_BCD_Num[31]_i_632_n_0\
    );
\r_BCD_Num[31]_i_633\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_26\(2),
      I1 => \^r_bcd_num_reg[30]_0\(0),
      I2 => \r_BCD_Num_reg[31]_i_559_n_0\,
      I3 => \^r_bcd_num_reg[31]_1\(0),
      O => \r_BCD_Num[31]_i_633_n_0\
    );
\r_BCD_Num[31]_i_636\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_636_n_0\
    );
\r_BCD_Num[31]_i_637\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_637_n_0\
    );
\r_BCD_Num[31]_i_638\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_638_n_0\
    );
\r_BCD_Num[31]_i_639\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_639_n_0\
    );
\r_BCD_Num[31]_i_640\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_6_n_0,
      I1 => \^r_bcd_num_reg[28]\(2),
      I2 => w_Hours(2),
      O => \r_BCD_Num[31]_i_640_n_0\
    );
\r_BCD_Num[31]_i_641\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_641_n_0\
    );
\r_BCD_Num[31]_i_642\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_642_n_0\
    );
\r_BCD_Num[31]_i_643\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(1),
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      O => \r_BCD_Num[31]_i_643_n_0\
    );
\r_BCD_Num[31]_i_644\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(0),
      I1 => w_Hours(2),
      O => \r_BCD_Num[31]_i_644_n_0\
    );
\r_BCD_Num[31]_i_645\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]\(0),
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_645_n_0\
    );
\r_BCD_Num[31]_i_646\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_10_n_0\,
      I1 => \r_Count_reg[23]_0\(1),
      I2 => \r_BCD_Num[27]_i_22_n_0\,
      I3 => \r_Count_reg[23]_0\(2),
      O => \r_BCD_Num[31]_i_646_n_0\
    );
\r_BCD_Num[31]_i_647\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_644_n_0\,
      I1 => \r_BCD_Num[27]_i_10_n_0\,
      I2 => \r_Count_reg[23]_0\(1),
      O => \r_BCD_Num[31]_i_647_n_0\
    );
\r_BCD_Num[31]_i_648\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(0),
      I1 => w_Hours(2),
      I2 => \r_BCD_Num[31]_i_645_n_0\,
      O => \r_BCD_Num[31]_i_648_n_0\
    );
\r_BCD_Num[31]_i_649\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^r_bcd_num_reg[30]\(0),
      I1 => \r_BCD_Num[25]_i_4_n_0\,
      O => \r_BCD_Num[31]_i_649_n_0\
    );
\r_BCD_Num[31]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(1),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_72_n_0\
    );
\r_BCD_Num[31]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_73_n_0\
    );
\r_BCD_Num[31]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(3),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_74_n_0\
    );
\r_BCD_Num[31]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(2),
      I1 => \^r_bcd_num_reg[31]\,
      O => \r_BCD_Num[31]_i_75_n_0\
    );
\r_BCD_Num[31]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(1),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_17\(2),
      O => \r_BCD_Num[31]_i_76_n_0\
    );
\r_BCD_Num[31]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_17\(1),
      O => \r_BCD_Num[31]_i_77_n_0\
    );
\r_BCD_Num[31]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(3),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_17\(0),
      O => \r_BCD_Num[31]_i_78_n_0\
    );
\r_BCD_Num[31]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(2),
      I1 => \^r_bcd_num_reg[31]\,
      I2 => \r_Count_reg[23]_16\(3),
      O => \r_BCD_Num[31]_i_79_n_0\
    );
\r_BCD_Num[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080616666166E060"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => \r_BCD_Num[7]_i_6_n_0\,
      I2 => \r_BCD_Num[7]_i_5_n_0\,
      I3 => w_Alarm_Time_Stamp(1),
      I4 => \^axi_rdata_reg[5]\(0),
      I5 => \r_BCD_Num[4]_i_4_n_0\,
      O => \^w_alarm_time\(2)
    );
\r_BCD_Num[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => \^w_alarm_time\(3),
      I1 => i_Change_Alarm,
      I2 => Q(1),
      I3 => w_Time(0),
      I4 => \r_Digit_Sel_reg[0]_0\,
      O => D(2)
    );
\r_BCD_Num[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E6E7F1F07018989"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => \r_BCD_Num[7]_i_6_n_0\,
      I2 => \r_BCD_Num[7]_i_5_n_0\,
      I3 => w_Alarm_Time_Stamp(1),
      I4 => \^axi_rdata_reg[5]\(0),
      I5 => \r_BCD_Num[4]_i_4_n_0\,
      O => \^w_alarm_time\(3)
    );
\r_BCD_Num[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => \r_BCD_Num[7]_i_10_n_0\,
      I2 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[4]_i_4_n_0\
    );
\r_BCD_Num[5]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => \r_Count_reg[12]_2\(0),
      I2 => \r_Count_reg[12]_2\(1),
      I3 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[5]_i_100_n_0\
    );
\r_BCD_Num[5]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_154_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_5\,
      I2 => \r_BCD_Num_reg[5]_i_116_n_7\,
      I3 => w_Alarm_Time_Stamp(12),
      I4 => \r_BCD_Num[5]_i_147_n_0\,
      O => \r_BCD_Num[5]_i_108_n_0\
    );
\r_BCD_Num[5]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_148_n_0\,
      I1 => w_Alarm_Time_Stamp(11),
      I2 => \r_BCD_Num_reg[6]_i_154_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_153_n_6\,
      I4 => \r_BCD_Num_reg[6]_i_64_n_4\,
      O => \r_BCD_Num[5]_i_109_n_0\
    );
\r_BCD_Num[5]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_149_n_0\,
      I1 => w_Alarm_Time_Stamp(10),
      I2 => \r_BCD_Num_reg[6]_i_154_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_153_n_7\,
      I4 => \r_BCD_Num_reg[6]_i_64_n_5\,
      O => \r_BCD_Num[5]_i_110_n_0\
    );
\r_BCD_Num[5]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_62_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_63_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_64_n_6\,
      I3 => w_Alarm_Time_Stamp(9),
      I4 => \r_BCD_Num[6]_i_72_n_0\,
      O => \r_BCD_Num[5]_i_111_n_0\
    );
\r_BCD_Num[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_108_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_116_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_154_n_4\,
      I4 => w_Alarm_Time_Stamp(13),
      I5 => \r_BCD_Num[5]_i_150_n_0\,
      O => \r_BCD_Num[5]_i_112_n_0\
    );
\r_BCD_Num[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_109_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_154_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_5\,
      I3 => \r_BCD_Num_reg[5]_i_116_n_7\,
      I4 => w_Alarm_Time_Stamp(12),
      I5 => \r_BCD_Num[5]_i_147_n_0\,
      O => \r_BCD_Num[5]_i_113_n_0\
    );
\r_BCD_Num[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_110_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_154_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_64_n_4\,
      I4 => w_Alarm_Time_Stamp(11),
      I5 => \r_BCD_Num[5]_i_148_n_0\,
      O => \r_BCD_Num[5]_i_114_n_0\
    );
\r_BCD_Num[5]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_111_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_154_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_64_n_5\,
      I4 => w_Alarm_Time_Stamp(10),
      I5 => \r_BCD_Num[5]_i_149_n_0\,
      O => \r_BCD_Num[5]_i_115_n_0\
    );
\r_BCD_Num[5]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_87_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_88_n_5\,
      O => \r_BCD_Num[5]_i_117_n_0\
    );
\r_BCD_Num[5]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_89_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_88_n_6\,
      O => \r_BCD_Num[5]_i_118_n_0\
    );
\r_BCD_Num[5]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_89_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_88_n_7\,
      O => \r_BCD_Num[5]_i_119_n_0\
    );
\r_BCD_Num[5]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_89_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_116_n_4\,
      O => \r_BCD_Num[5]_i_120_n_0\
    );
\r_BCD_Num[5]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[5]_i_121_n_0\
    );
\r_BCD_Num[5]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[5]_i_122_n_0\
    );
\r_BCD_Num[5]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[5]_i_123_n_0\
    );
\r_BCD_Num[5]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[5]_i_124_n_0\
    );
\r_BCD_Num[5]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[5]_i_125_n_0\
    );
\r_BCD_Num[5]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[5]_i_126_n_0\
    );
\r_BCD_Num[5]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[5]_i_127_n_0\
    );
\r_BCD_Num[5]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[5]_i_128_n_0\
    );
\r_BCD_Num[5]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[5]_i_129_n_0\
    );
\r_BCD_Num[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_4\(1),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[5]_i_13_n_0\
    );
\r_BCD_Num[5]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[5]_i_130_n_0\
    );
\r_BCD_Num[5]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[5]_i_131_n_0\
    );
\r_BCD_Num[5]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[21]_i_136_n_0\,
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[5]_i_132_n_0\
    );
\r_BCD_Num[5]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => w_Alarm_Time_Stamp(17),
      I3 => \r_BCD_Num[21]_i_137_n_0\,
      O => \r_BCD_Num[5]_i_133_n_0\
    );
\r_BCD_Num[5]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(16),
      I3 => \r_BCD_Num[21]_i_138_n_0\,
      O => \r_BCD_Num[5]_i_134_n_0\
    );
\r_BCD_Num[5]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(15),
      I3 => \r_BCD_Num[21]_i_139_n_0\,
      O => \r_BCD_Num[5]_i_135_n_0\
    );
\r_BCD_Num[5]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[5]_i_136_n_0\
    );
\r_BCD_Num[5]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[5]_i_137_n_0\
    );
\r_BCD_Num[5]_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(3),
      I1 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[5]_i_139_n_0\
    );
\r_BCD_Num[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_4\(0),
      I1 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[5]_i_14_n_0\
    );
\r_BCD_Num[5]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(2),
      I1 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[5]_i_140_n_0\
    );
\r_BCD_Num[5]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(1),
      I1 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[5]_i_141_n_0\
    );
\r_BCD_Num[5]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(0),
      I1 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[5]_i_142_n_0\
    );
\r_BCD_Num[5]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => \r_Count_reg[8]_1\(3),
      I2 => \r_Count_reg[12]_2\(0),
      I3 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[5]_i_143_n_0\
    );
\r_BCD_Num[5]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => \r_Count_reg[8]_1\(2),
      I2 => \r_Count_reg[8]_1\(3),
      I3 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[5]_i_144_n_0\
    );
\r_BCD_Num[5]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => \r_Count_reg[8]_1\(1),
      I2 => \r_Count_reg[8]_1\(2),
      I3 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[5]_i_145_n_0\
    );
\r_BCD_Num[5]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => \r_Count_reg[8]_1\(0),
      I2 => \r_Count_reg[8]_1\(1),
      I3 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[5]_i_146_n_0\
    );
\r_BCD_Num[5]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_154_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_116_n_6\,
      O => \r_BCD_Num[5]_i_147_n_0\
    );
\r_BCD_Num[5]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_116_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_154_n_5\,
      O => \r_BCD_Num[5]_i_148_n_0\
    );
\r_BCD_Num[5]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_64_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_154_n_6\,
      O => \r_BCD_Num[5]_i_149_n_0\
    );
\r_BCD_Num[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \r_Count_reg[20]_4\(1),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[5]_i_15_n_0\
    );
\r_BCD_Num[5]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_89_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_116_n_5\,
      O => \r_BCD_Num[5]_i_150_n_0\
    );
\r_BCD_Num[5]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[5]_i_151_n_0\
    );
\r_BCD_Num[5]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[5]_i_152_n_0\
    );
\r_BCD_Num[5]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[5]_i_153_n_0\
    );
\r_BCD_Num[5]_i_154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(19),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[5]_i_154_n_0\
    );
\r_BCD_Num[5]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[12]_i_40_n_0\,
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[5]_i_155_n_0\
    );
\r_BCD_Num[5]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(22),
      I3 => \r_BCD_Num[12]_i_41_n_0\,
      O => \r_BCD_Num[5]_i_156_n_0\
    );
\r_BCD_Num[5]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(2),
      I1 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[5]_i_157_n_0\
    );
\r_BCD_Num[5]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(1),
      I1 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[5]_i_158_n_0\
    );
\r_BCD_Num[5]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(0),
      I1 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[5]_i_159_n_0\
    );
\r_BCD_Num[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => \r_Count_reg[20]_4\(0),
      I2 => \r_Count_reg[20]_4\(1),
      I3 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[5]_i_16_n_0\
    );
\r_BCD_Num[5]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => \^r_bcd_num_reg[7]\(2),
      I2 => \r_Count_reg[8]_1\(0),
      I3 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[5]_i_160_n_0\
    );
\r_BCD_Num[5]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => \^r_bcd_num_reg[7]\(1),
      I2 => \^r_bcd_num_reg[7]\(2),
      I3 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[5]_i_161_n_0\
    );
\r_BCD_Num[5]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^r_bcd_num_reg[7]\(0),
      I2 => \^r_bcd_num_reg[7]\(1),
      I3 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[5]_i_162_n_0\
    );
\r_BCD_Num[5]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^r_bcd_num_reg[7]\(0),
      O => \r_BCD_Num[5]_i_163_n_0\
    );
\r_BCD_Num[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA99A955559959"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_5_n_0\,
      I1 => \r_Count_reg[8]_2\(0),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => \r_BCD_Num_reg[5]_i_5_n_2\,
      I5 => \^r_bcd_num_reg[7]\(0),
      O => \r_BCD_Num_reg[5]_3\
    );
\r_BCD_Num[5]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(3),
      I1 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[5]_i_29_n_0\
    );
\r_BCD_Num[5]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(2),
      I1 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[5]_i_30_n_0\
    );
\r_BCD_Num[5]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(1),
      I1 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[5]_i_31_n_0\
    );
\r_BCD_Num[5]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(0),
      I1 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[5]_i_32_n_0\
    );
\r_BCD_Num[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => \r_Count_reg[20]_3\(3),
      I2 => \r_Count_reg[20]_4\(0),
      I3 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[5]_i_33_n_0\
    );
\r_BCD_Num[5]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => \r_Count_reg[20]_3\(2),
      I2 => \r_Count_reg[20]_3\(3),
      I3 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[5]_i_34_n_0\
    );
\r_BCD_Num[5]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => \r_Count_reg[20]_3\(1),
      I2 => \r_Count_reg[20]_3\(2),
      I3 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[5]_i_35_n_0\
    );
\r_BCD_Num[5]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => \r_Count_reg[20]_3\(0),
      I2 => \r_Count_reg[20]_3\(1),
      I3 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[5]_i_36_n_0\
    );
\r_BCD_Num[5]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => \r_BCD_Num_reg[5]_i_87_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => \r_BCD_Num_reg[5]_i_87_n_5\,
      O => \r_BCD_Num[5]_i_47_n_0\
    );
\r_BCD_Num[5]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => \r_BCD_Num_reg[5]_i_87_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => \r_BCD_Num_reg[5]_i_87_n_6\,
      O => \r_BCD_Num[5]_i_48_n_0\
    );
\r_BCD_Num[5]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8B2E8B2E8228"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => \r_BCD_Num_reg[5]_i_87_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => \r_BCD_Num_reg[5]_i_88_n_5\,
      I5 => \r_BCD_Num_reg[5]_i_87_n_7\,
      O => \r_BCD_Num[5]_i_49_n_0\
    );
\r_BCD_Num[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_88_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_89_n_4\,
      I3 => w_Alarm_Time_Stamp(17),
      I4 => \r_BCD_Num_reg[5]_i_88_n_5\,
      I5 => \r_BCD_Num_reg[5]_i_87_n_7\,
      O => \r_BCD_Num[5]_i_50_n_0\
    );
\r_BCD_Num[5]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_47_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_87_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => w_Alarm_Time_Stamp(21),
      I5 => \r_BCD_Num_reg[5]_i_90_n_7\,
      O => \r_BCD_Num[5]_i_51_n_0\
    );
\r_BCD_Num[5]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_48_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_87_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => w_Alarm_Time_Stamp(20),
      I5 => \r_BCD_Num_reg[5]_i_87_n_4\,
      O => \r_BCD_Num[5]_i_52_n_0\
    );
\r_BCD_Num[5]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_49_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_87_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => w_Alarm_Time_Stamp(19),
      I5 => \r_BCD_Num_reg[5]_i_87_n_5\,
      O => \r_BCD_Num[5]_i_53_n_0\
    );
\r_BCD_Num[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_50_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_88_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_87_n_7\,
      I4 => w_Alarm_Time_Stamp(18),
      I5 => \r_BCD_Num[5]_i_91_n_0\,
      O => \r_BCD_Num[5]_i_54_n_0\
    );
\r_BCD_Num[5]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \r_BCD_Num_reg[5]_i_90_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => \r_BCD_Num_reg[5]_i_90_n_7\,
      O => \r_BCD_Num[5]_i_55_n_0\
    );
\r_BCD_Num[5]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => \r_BCD_Num_reg[5]_i_90_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => \r_BCD_Num_reg[5]_i_87_n_4\,
      O => \r_BCD_Num[5]_i_56_n_0\
    );
\r_BCD_Num[5]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0113377F"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_90_n_6\,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I3 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I4 => \r_BCD_Num_reg[5]_i_90_n_1\,
      O => \r_BCD_Num[5]_i_57_n_0\
    );
\r_BCD_Num[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_55_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_90_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => w_Alarm_Time_Stamp(23),
      I5 => \r_BCD_Num_reg[5]_i_90_n_1\,
      O => \r_BCD_Num[5]_i_58_n_0\
    );
\r_BCD_Num[5]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_56_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_90_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I4 => w_Alarm_Time_Stamp(22),
      I5 => \r_BCD_Num_reg[5]_i_90_n_6\,
      O => \r_BCD_Num[5]_i_59_n_0\
    );
\r_BCD_Num[5]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(3),
      I1 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[5]_i_61_n_0\
    );
\r_BCD_Num[5]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(2),
      I1 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[5]_i_62_n_0\
    );
\r_BCD_Num[5]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(1),
      I1 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[5]_i_63_n_0\
    );
\r_BCD_Num[5]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(0),
      I1 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[5]_i_64_n_0\
    );
\r_BCD_Num[5]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => \r_Count_reg[16]_2\(3),
      I2 => \r_Count_reg[20]_3\(0),
      I3 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[5]_i_65_n_0\
    );
\r_BCD_Num[5]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => \r_Count_reg[16]_2\(2),
      I2 => \r_Count_reg[16]_2\(3),
      I3 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[5]_i_66_n_0\
    );
\r_BCD_Num[5]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => \r_Count_reg[16]_2\(1),
      I2 => \r_Count_reg[16]_2\(2),
      I3 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[5]_i_67_n_0\
    );
\r_BCD_Num[5]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => \r_Count_reg[16]_2\(0),
      I2 => \r_Count_reg[16]_2\(1),
      I3 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[5]_i_68_n_0\
    );
\r_BCD_Num[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_88_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_89_n_5\,
      I3 => w_Alarm_Time_Stamp(16),
      I4 => \r_BCD_Num_reg[5]_i_88_n_6\,
      I5 => \r_BCD_Num_reg[5]_i_89_n_4\,
      O => \r_BCD_Num[5]_i_79_n_0\
    );
\r_BCD_Num[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_116_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_89_n_6\,
      I3 => w_Alarm_Time_Stamp(15),
      I4 => \r_BCD_Num_reg[5]_i_88_n_7\,
      I5 => \r_BCD_Num_reg[5]_i_89_n_5\,
      O => \r_BCD_Num[5]_i_80_n_0\
    );
\r_BCD_Num[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_116_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_89_n_7\,
      I3 => w_Alarm_Time_Stamp(14),
      I4 => \r_BCD_Num_reg[5]_i_116_n_4\,
      I5 => \r_BCD_Num_reg[5]_i_89_n_6\,
      O => \r_BCD_Num[5]_i_81_n_0\
    );
\r_BCD_Num[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_116_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_154_n_4\,
      I3 => w_Alarm_Time_Stamp(13),
      I4 => \r_BCD_Num_reg[5]_i_116_n_5\,
      I5 => \r_BCD_Num_reg[5]_i_89_n_7\,
      O => \r_BCD_Num[5]_i_82_n_0\
    );
\r_BCD_Num[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_79_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_88_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_89_n_4\,
      I4 => w_Alarm_Time_Stamp(17),
      I5 => \r_BCD_Num[5]_i_117_n_0\,
      O => \r_BCD_Num[5]_i_83_n_0\
    );
\r_BCD_Num[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_80_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_88_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_89_n_5\,
      I4 => w_Alarm_Time_Stamp(16),
      I5 => \r_BCD_Num[5]_i_118_n_0\,
      O => \r_BCD_Num[5]_i_84_n_0\
    );
\r_BCD_Num[5]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_81_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_116_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_89_n_6\,
      I4 => w_Alarm_Time_Stamp(15),
      I5 => \r_BCD_Num[5]_i_119_n_0\,
      O => \r_BCD_Num[5]_i_85_n_0\
    );
\r_BCD_Num[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_82_n_0\,
      I1 => \r_BCD_Num_reg[5]_i_116_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I3 => \r_BCD_Num_reg[5]_i_89_n_7\,
      I4 => w_Alarm_Time_Stamp(14),
      I5 => \r_BCD_Num[5]_i_120_n_0\,
      O => \r_BCD_Num[5]_i_86_n_0\
    );
\r_BCD_Num[5]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_88_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_0\,
      I2 => \r_BCD_Num_reg[5]_i_87_n_6\,
      O => \r_BCD_Num[5]_i_91_n_0\
    );
\r_BCD_Num[5]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(3),
      I1 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[5]_i_93_n_0\
    );
\r_BCD_Num[5]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(2),
      I1 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[5]_i_94_n_0\
    );
\r_BCD_Num[5]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(1),
      I1 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[5]_i_95_n_0\
    );
\r_BCD_Num[5]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(0),
      I1 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[5]_i_96_n_0\
    );
\r_BCD_Num[5]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => \r_Count_reg[12]_2\(3),
      I2 => \r_Count_reg[16]_2\(0),
      I3 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[5]_i_97_n_0\
    );
\r_BCD_Num[5]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => \r_Count_reg[12]_2\(2),
      I2 => \r_Count_reg[12]_2\(3),
      I3 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[5]_i_98_n_0\
    );
\r_BCD_Num[5]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => \r_Count_reg[12]_2\(1),
      I2 => \r_Count_reg[12]_2\(2),
      I3 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[5]_i_99_n_0\
    );
\r_BCD_Num[6]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_124_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_128_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_127_n_4\,
      I3 => \r_BCD_Num[6]_i_126_n_0\,
      I4 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[6]_i_114_n_0\
    );
\r_BCD_Num[6]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_127_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_128_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_124_n_6\,
      I3 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[6]_i_115_n_0\
    );
\r_BCD_Num[6]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \r_BCD_Num[6]_i_126_n_0\,
      I2 => \^axi_rdata_reg[0]\(0),
      I3 => \r_BCD_Num_reg[6]_i_124_n_6\,
      I4 => \r_BCD_Num_reg[6]_i_128_n_4\,
      I5 => \r_BCD_Num_reg[6]_i_127_n_4\,
      O => \r_BCD_Num[6]_i_118_n_0\
    );
\r_BCD_Num[6]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_115_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_124_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_128_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_127_n_5\,
      O => \r_BCD_Num[6]_i_119_n_0\
    );
\r_BCD_Num[6]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[3]_6\(1),
      I1 => \r_BCD_Num_reg[6]_i_127_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_128_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_124_n_7\,
      O => \r_BCD_Num[6]_i_120_n_0\
    );
\r_BCD_Num[6]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_67_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_71_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_70_n_4\,
      O => \r_BCD_Num[6]_i_122_n_0\
    );
\r_BCD_Num[6]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_67_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_71_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_70_n_5\,
      O => \r_BCD_Num[6]_i_123_n_0\
    );
\r_BCD_Num[6]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_124_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_71_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_70_n_6\,
      O => \r_BCD_Num[6]_i_125_n_0\
    );
\r_BCD_Num[6]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_124_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_71_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_70_n_7\,
      O => \r_BCD_Num[6]_i_126_n_0\
    );
\r_BCD_Num[6]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => w_Alarm_Time_Stamp(15),
      I2 => w_Alarm_Time_Stamp(10),
      I3 => \r_BCD_Num[9]_i_85_n_0\,
      O => \r_BCD_Num[6]_i_129_n_0\
    );
\r_BCD_Num[6]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => w_Alarm_Time_Stamp(9),
      I3 => \r_BCD_Num[9]_i_86_n_0\,
      O => \r_BCD_Num[6]_i_130_n_0\
    );
\r_BCD_Num[6]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => w_Alarm_Time_Stamp(13),
      I2 => w_Alarm_Time_Stamp(8),
      I3 => \r_BCD_Num[9]_i_87_n_0\,
      O => \r_BCD_Num[6]_i_131_n_0\
    );
\r_BCD_Num[6]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => w_Alarm_Time_Stamp(12),
      I2 => w_Alarm_Time_Stamp(7),
      I3 => \r_BCD_Num[9]_i_88_n_0\,
      O => \r_BCD_Num[6]_i_132_n_0\
    );
\r_BCD_Num[6]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[6]_i_133_n_0\
    );
\r_BCD_Num[6]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[6]_i_134_n_0\
    );
\r_BCD_Num[6]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[6]_i_135_n_0\
    );
\r_BCD_Num[6]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[6]_i_136_n_0\
    );
\r_BCD_Num[6]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => \r_BCD_Num[9]_i_97_n_0\,
      O => \r_BCD_Num[6]_i_137_n_0\
    );
\r_BCD_Num[6]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => w_Alarm_Time_Stamp(20),
      I3 => \r_BCD_Num[9]_i_98_n_0\,
      O => \r_BCD_Num[6]_i_138_n_0\
    );
\r_BCD_Num[6]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => w_Alarm_Time_Stamp(17),
      I2 => w_Alarm_Time_Stamp(19),
      I3 => \r_BCD_Num[9]_i_99_n_0\,
      O => \r_BCD_Num[6]_i_139_n_0\
    );
\r_BCD_Num[6]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => w_Alarm_Time_Stamp(16),
      I2 => w_Alarm_Time_Stamp(18),
      I3 => \r_BCD_Num[9]_i_100_n_0\,
      O => \r_BCD_Num[6]_i_140_n_0\
    );
\r_BCD_Num[6]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => w_Alarm_Time_Stamp(15),
      I2 => w_Alarm_Time_Stamp(17),
      I3 => \r_BCD_Num[9]_i_105_n_0\,
      O => \r_BCD_Num[6]_i_141_n_0\
    );
\r_BCD_Num[6]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => w_Alarm_Time_Stamp(16),
      I3 => \r_BCD_Num[9]_i_106_n_0\,
      O => \r_BCD_Num[6]_i_142_n_0\
    );
\r_BCD_Num[6]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => w_Alarm_Time_Stamp(13),
      I2 => w_Alarm_Time_Stamp(15),
      I3 => \r_BCD_Num[9]_i_107_n_0\,
      O => \r_BCD_Num[6]_i_143_n_0\
    );
\r_BCD_Num[6]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => w_Alarm_Time_Stamp(12),
      I2 => w_Alarm_Time_Stamp(14),
      I3 => \r_BCD_Num[9]_i_108_n_0\,
      O => \r_BCD_Num[6]_i_144_n_0\
    );
\r_BCD_Num[6]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => w_Alarm_Time_Stamp(11),
      I2 => w_Alarm_Time_Stamp(6),
      I3 => \r_BCD_Num[9]_i_113_n_0\,
      O => \r_BCD_Num[6]_i_145_n_0\
    );
\r_BCD_Num[6]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => \^axi_rdata_reg[5]\(3),
      I3 => \r_BCD_Num[9]_i_114_n_0\,
      O => \r_BCD_Num[6]_i_146_n_0\
    );
\r_BCD_Num[6]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => w_Alarm_Time_Stamp(9),
      I2 => \^axi_rdata_reg[5]\(2),
      I3 => \r_BCD_Num[9]_i_115_n_0\,
      O => \r_BCD_Num[6]_i_147_n_0\
    );
\r_BCD_Num[6]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => w_Alarm_Time_Stamp(8),
      I2 => \^axi_rdata_reg[5]\(1),
      I3 => \r_BCD_Num[9]_i_116_n_0\,
      O => \r_BCD_Num[6]_i_148_n_0\
    );
\r_BCD_Num[6]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[6]_i_149_n_0\
    );
\r_BCD_Num[6]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[6]_i_150_n_0\
    );
\r_BCD_Num[6]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[6]_i_151_n_0\
    );
\r_BCD_Num[6]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[6]_i_152_n_0\
    );
\r_BCD_Num[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8887778777788878"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_5_n_0\,
      I1 => \r_BCD_Num[7]_i_8_n_0\,
      I2 => \r_Count_reg[8]_2\(1),
      I3 => \r_BCD_Num[6]_i_7_n_0\,
      I4 => \^r_bcd_num_reg[7]\(1),
      I5 => \r_BCD_Num[7]_i_6_n_0\,
      O => \^w_alarm_time\(4)
    );
\r_BCD_Num[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_62_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_63_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_64_n_7\,
      I3 => w_Alarm_Time_Stamp(8),
      I4 => \r_BCD_Num[6]_i_65_n_0\,
      O => \r_BCD_Num[6]_i_20_n_0\
    );
\r_BCD_Num[6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_66_n_0\,
      I1 => w_Alarm_Time_Stamp(7),
      I2 => \r_BCD_Num_reg[6]_i_62_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_63_n_6\,
      I4 => \r_BCD_Num_reg[6]_i_67_n_4\,
      O => \r_BCD_Num[6]_i_21_n_0\
    );
\r_BCD_Num[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_68_n_0\,
      I1 => w_Alarm_Time_Stamp(6),
      I2 => \r_BCD_Num_reg[6]_i_62_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_63_n_7\,
      I4 => \r_BCD_Num_reg[6]_i_67_n_5\,
      O => \r_BCD_Num[6]_i_22_n_0\
    );
\r_BCD_Num[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_69_n_0\,
      I1 => \^axi_rdata_reg[5]\(3),
      I2 => \r_BCD_Num_reg[6]_i_70_n_4\,
      I3 => \r_BCD_Num_reg[6]_i_71_n_4\,
      I4 => \r_BCD_Num_reg[6]_i_67_n_6\,
      O => \r_BCD_Num[6]_i_23_n_0\
    );
\r_BCD_Num[6]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => w_Alarm_Time_Stamp(11),
      I2 => w_Alarm_Time_Stamp(13),
      I3 => \r_BCD_Num[9]_i_153_n_0\,
      O => \r_BCD_Num[6]_i_239_n_0\
    );
\r_BCD_Num[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_20_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_62_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_63_n_4\,
      I3 => \r_BCD_Num_reg[6]_i_64_n_6\,
      I4 => w_Alarm_Time_Stamp(9),
      I5 => \r_BCD_Num[6]_i_72_n_0\,
      O => \r_BCD_Num[6]_i_24_n_0\
    );
\r_BCD_Num[6]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => w_Alarm_Time_Stamp(12),
      I3 => \r_BCD_Num[9]_i_154_n_0\,
      O => \r_BCD_Num[6]_i_240_n_0\
    );
\r_BCD_Num[6]_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => w_Alarm_Time_Stamp(9),
      I2 => w_Alarm_Time_Stamp(11),
      I3 => \r_BCD_Num[9]_i_155_n_0\,
      O => \r_BCD_Num[6]_i_241_n_0\
    );
\r_BCD_Num[6]_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => w_Alarm_Time_Stamp(8),
      I2 => w_Alarm_Time_Stamp(10),
      I3 => \r_BCD_Num[9]_i_156_n_0\,
      O => \r_BCD_Num[6]_i_242_n_0\
    );
\r_BCD_Num[6]_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[6]_i_244_n_0\
    );
\r_BCD_Num[6]_i_245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => \^axi_rdata_reg[5]\(0),
      I3 => \r_BCD_Num[9]_i_162_n_0\,
      O => \r_BCD_Num[6]_i_245_n_0\
    );
\r_BCD_Num[6]_i_246\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => w_Alarm_Time_Stamp(1),
      I3 => \^axi_rdata_reg[5]\(3),
      I4 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[6]_i_246_n_0\
    );
\r_BCD_Num[6]_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[6]_i_247_n_0\
    );
\r_BCD_Num[6]_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[6]_i_248_n_0\
    );
\r_BCD_Num[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_21_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_62_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_63_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_64_n_7\,
      I4 => w_Alarm_Time_Stamp(8),
      I5 => \r_BCD_Num[6]_i_65_n_0\,
      O => \r_BCD_Num[6]_i_25_n_0\
    );
\r_BCD_Num[6]_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[6]_i_250_n_0\
    );
\r_BCD_Num[6]_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[6]_i_251_n_0\
    );
\r_BCD_Num[6]_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[6]_i_252_n_0\
    );
\r_BCD_Num[6]_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[6]_i_253_n_0\
    );
\r_BCD_Num[6]_i_254\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[6]_i_254_n_0\
    );
\r_BCD_Num[6]_i_255\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[6]_i_255_n_0\
    );
\r_BCD_Num[6]_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[6]_i_256_n_0\
    );
\r_BCD_Num[6]_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(14),
      I3 => \r_BCD_Num[12]_i_30_n_0\,
      O => \r_BCD_Num[6]_i_257_n_0\
    );
\r_BCD_Num[6]_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => w_Alarm_Time_Stamp(13),
      I3 => \r_BCD_Num[12]_i_31_n_0\,
      O => \r_BCD_Num[6]_i_258_n_0\
    );
\r_BCD_Num[6]_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => w_Alarm_Time_Stamp(17),
      I2 => w_Alarm_Time_Stamp(12),
      I3 => \r_BCD_Num[12]_i_32_n_0\,
      O => \r_BCD_Num[6]_i_259_n_0\
    );
\r_BCD_Num[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_22_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_62_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_63_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_67_n_4\,
      I4 => w_Alarm_Time_Stamp(7),
      I5 => \r_BCD_Num[6]_i_66_n_0\,
      O => \r_BCD_Num[6]_i_26_n_0\
    );
\r_BCD_Num[6]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => w_Alarm_Time_Stamp(16),
      I2 => w_Alarm_Time_Stamp(11),
      I3 => \r_BCD_Num[12]_i_33_n_0\,
      O => \r_BCD_Num[6]_i_260_n_0\
    );
\r_BCD_Num[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_23_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_62_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_63_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_67_n_5\,
      I4 => w_Alarm_Time_Stamp(6),
      I5 => \r_BCD_Num[6]_i_68_n_0\,
      O => \r_BCD_Num[6]_i_27_n_0\
    );
\r_BCD_Num[6]_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \r_BCD_Num_reg[6]_i_343_n_5\,
      O => \r_BCD_Num[6]_i_326_n_0\
    );
\r_BCD_Num[6]_i_327\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \r_BCD_Num_reg[6]_i_343_n_6\,
      O => \r_BCD_Num[6]_i_327_n_0\
    );
\r_BCD_Num[6]_i_328\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \r_BCD_Num_reg[6]_i_343_n_7\,
      O => \r_BCD_Num[6]_i_328_n_0\
    );
\r_BCD_Num[6]_i_330\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966666"
    )
        port map (
      I0 => \^r_bcd_num_reg[6]_3\(0),
      I1 => \^r_bcd_num_reg[6]_0\(0),
      I2 => \^axi_rdata_reg[5]\(0),
      I3 => \^axi_rdata_reg[0]\(0),
      I4 => \r_BCD_Num_reg[6]_i_343_n_5\,
      O => \r_BCD_Num[6]_i_330_n_0\
    );
\r_BCD_Num[6]_i_331\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \r_BCD_Num_reg[6]_i_343_n_6\,
      I3 => w_Alarm_Time_Stamp(1),
      I4 => \r_BCD_Num_reg[6]_i_343_n_5\,
      O => \r_BCD_Num[6]_i_331_n_0\
    );
\r_BCD_Num[6]_i_332\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_343_n_7\,
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \r_BCD_Num_reg[6]_i_343_n_6\,
      I3 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[6]_i_332_n_0\
    );
\r_BCD_Num[6]_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => w_Alarm_Time_Stamp(9),
      I3 => \r_BCD_Num[9]_i_200_n_0\,
      O => \r_BCD_Num[6]_i_335_n_0\
    );
\r_BCD_Num[6]_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => w_Alarm_Time_Stamp(8),
      I3 => \r_BCD_Num[9]_i_201_n_0\,
      O => \r_BCD_Num[6]_i_336_n_0\
    );
\r_BCD_Num[6]_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => \^axi_rdata_reg[5]\(1),
      I3 => \r_BCD_Num[9]_i_202_n_0\,
      O => \r_BCD_Num[6]_i_337_n_0\
    );
\r_BCD_Num[6]_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => \^axi_rdata_reg[5]\(0),
      I3 => \r_BCD_Num[9]_i_203_n_0\,
      O => \r_BCD_Num[6]_i_338_n_0\
    );
\r_BCD_Num[6]_i_339\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[6]_i_339_n_0\
    );
\r_BCD_Num[6]_i_340\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[6]_i_340_n_0\
    );
\r_BCD_Num[6]_i_341\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[6]_i_341_n_0\
    );
\r_BCD_Num[6]_i_342\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[6]_i_342_n_0\
    );
\r_BCD_Num[6]_i_344\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[6]_i_344_n_0\
    );
\r_BCD_Num[6]_i_345\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[6]_i_345_n_0\
    );
\r_BCD_Num[6]_i_346\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[6]_i_346_n_0\
    );
\r_BCD_Num[6]_i_347\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[6]_i_347_n_0\
    );
\r_BCD_Num[6]_i_416\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[6]_i_416_n_0\
    );
\r_BCD_Num[6]_i_417\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(1),
      I2 => \^axi_rdata_reg[5]\(1),
      I3 => \r_BCD_Num[9]_i_233_n_0\,
      O => \r_BCD_Num[6]_i_417_n_0\
    );
\r_BCD_Num[6]_i_418\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^axi_rdata_reg[5]\(0),
      I2 => \^axi_rdata_reg[5]\(2),
      I3 => \r_BCD_Num[9]_i_234_n_0\,
      O => \r_BCD_Num[6]_i_418_n_0\
    );
\r_BCD_Num[6]_i_419\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => w_Alarm_Time_Stamp(1),
      I2 => \^axi_rdata_reg[5]\(0),
      I3 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[6]_i_419_n_0\
    );
\r_BCD_Num[6]_i_420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[6]_i_420_n_0\
    );
\r_BCD_Num[6]_i_421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[6]_i_421_n_0\
    );
\r_BCD_Num[6]_i_422\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[6]_i_422_n_0\
    );
\r_BCD_Num[6]_i_423\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[6]_i_423_n_0\
    );
\r_BCD_Num[6]_i_424\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[6]_i_424_n_0\
    );
\r_BCD_Num[6]_i_426\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[6]_i_426_n_0\
    );
\r_BCD_Num[6]_i_427\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[6]_i_427_n_0\
    );
\r_BCD_Num[6]_i_428\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[6]_i_428_n_0\
    );
\r_BCD_Num[6]_i_429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[6]_i_429_n_0\
    );
\r_BCD_Num[6]_i_457\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[6]_i_457_n_0\
    );
\r_BCD_Num[6]_i_458\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[6]_i_458_n_0\
    );
\r_BCD_Num[6]_i_459\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[6]_i_459_n_0\
    );
\r_BCD_Num[6]_i_460\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[6]_i_460_n_0\
    );
\r_BCD_Num[6]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_122_n_0\,
      I1 => \^axi_rdata_reg[5]\(2),
      I2 => \r_BCD_Num_reg[6]_i_70_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_71_n_5\,
      I4 => \r_BCD_Num_reg[6]_i_67_n_7\,
      O => \r_BCD_Num[6]_i_54_n_0\
    );
\r_BCD_Num[6]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_123_n_0\,
      I1 => \^axi_rdata_reg[5]\(1),
      I2 => \r_BCD_Num_reg[6]_i_70_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_71_n_6\,
      I4 => \r_BCD_Num_reg[6]_i_124_n_4\,
      O => \r_BCD_Num[6]_i_55_n_0\
    );
\r_BCD_Num[6]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_125_n_0\,
      I1 => \^axi_rdata_reg[5]\(0),
      I2 => \r_BCD_Num_reg[6]_i_70_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_71_n_7\,
      I4 => \r_BCD_Num_reg[6]_i_124_n_5\,
      O => \r_BCD_Num[6]_i_56_n_0\
    );
\r_BCD_Num[6]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \r_BCD_Num[6]_i_126_n_0\,
      I2 => \r_BCD_Num_reg[6]_i_127_n_4\,
      I3 => \r_BCD_Num_reg[6]_i_128_n_4\,
      I4 => \r_BCD_Num_reg[6]_i_124_n_6\,
      O => \r_BCD_Num[6]_i_57_n_0\
    );
\r_BCD_Num[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_54_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_70_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_71_n_4\,
      I3 => \r_BCD_Num_reg[6]_i_67_n_6\,
      I4 => \^axi_rdata_reg[5]\(3),
      I5 => \r_BCD_Num[6]_i_69_n_0\,
      O => \r_BCD_Num[6]_i_58_n_0\
    );
\r_BCD_Num[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_55_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_70_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_71_n_5\,
      I3 => \r_BCD_Num_reg[6]_i_67_n_7\,
      I4 => \^axi_rdata_reg[5]\(2),
      I5 => \r_BCD_Num[6]_i_122_n_0\,
      O => \r_BCD_Num[6]_i_59_n_0\
    );
\r_BCD_Num[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_56_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_70_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_71_n_6\,
      I3 => \r_BCD_Num_reg[6]_i_124_n_4\,
      I4 => \^axi_rdata_reg[5]\(1),
      I5 => \r_BCD_Num[6]_i_123_n_0\,
      O => \r_BCD_Num[6]_i_60_n_0\
    );
\r_BCD_Num[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_57_n_0\,
      I1 => \r_BCD_Num_reg[6]_i_70_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_71_n_7\,
      I3 => \r_BCD_Num_reg[6]_i_124_n_5\,
      I4 => \^axi_rdata_reg[5]\(0),
      I5 => \r_BCD_Num[6]_i_125_n_0\,
      O => \r_BCD_Num[6]_i_61_n_0\
    );
\r_BCD_Num[6]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_64_n_6\,
      I1 => \r_BCD_Num_reg[6]_i_63_n_4\,
      I2 => \r_BCD_Num_reg[6]_i_62_n_4\,
      O => \r_BCD_Num[6]_i_65_n_0\
    );
\r_BCD_Num[6]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_64_n_7\,
      I1 => \r_BCD_Num_reg[6]_i_63_n_5\,
      I2 => \r_BCD_Num_reg[6]_i_62_n_5\,
      O => \r_BCD_Num[6]_i_66_n_0\
    );
\r_BCD_Num[6]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_67_n_4\,
      I1 => \r_BCD_Num_reg[6]_i_63_n_6\,
      I2 => \r_BCD_Num_reg[6]_i_62_n_6\,
      O => \r_BCD_Num[6]_i_68_n_0\
    );
\r_BCD_Num[6]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_67_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_63_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_62_n_7\,
      O => \r_BCD_Num[6]_i_69_n_0\
    );
\r_BCD_Num[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \r_BCD_Num_reg[5]_i_5_n_2\,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \r_Count_reg[20]_4\(2),
      O => \r_BCD_Num[6]_i_7_n_0\
    );
\r_BCD_Num[6]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[6]_i_64_n_5\,
      I1 => \r_BCD_Num_reg[6]_i_153_n_7\,
      I2 => \r_BCD_Num_reg[6]_i_154_n_7\,
      O => \r_BCD_Num[6]_i_72_n_0\
    );
\r_BCD_Num[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ED5FA4E4E50A84E"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_20_n_0\,
      I1 => \r_BCD_Num[7]_i_21_n_0\,
      I2 => \^axi_rdata_reg[5]\(3),
      I3 => \r_BCD_Num[7]_i_22_n_0\,
      I4 => w_Alarm_Time_Stamp(6),
      I5 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[7]_i_10_n_0\
    );
\r_BCD_Num[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"963E83969234D3B6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => \r_BCD_Num[7]_i_22_n_0\,
      I3 => \^axi_rdata_reg[5]\(3),
      I4 => \r_BCD_Num[7]_i_21_n_0\,
      I5 => \r_BCD_Num[7]_i_20_n_0\,
      O => \r_BCD_Num[7]_i_16_n_0\
    );
\r_BCD_Num[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4633C62463CC623"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_22_n_0\,
      I1 => \^axi_rdata_reg[5]\(3),
      I2 => \r_BCD_Num[7]_i_28_n_0\,
      I3 => \r_BCD_Num[7]_i_29_n_0\,
      I4 => w_Alarm_Time_Stamp(6),
      I5 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[7]_i_17_n_0\
    );
\r_BCD_Num[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => \r_BCD_Num[7]_i_22_n_0\,
      I2 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[7]_i_18_n_0\
    );
\r_BCD_Num[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F5B250B2409"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => \r_BCD_Num[7]_i_29_n_0\,
      I3 => \r_BCD_Num[7]_i_28_n_0\,
      I4 => \^axi_rdata_reg[5]\(3),
      I5 => \r_BCD_Num[7]_i_22_n_0\,
      O => \r_BCD_Num[7]_i_19_n_0\
    );
\r_BCD_Num[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8933C91893CC913"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_30_n_0\,
      I1 => w_Alarm_Time_Stamp(7),
      I2 => \r_BCD_Num[7]_i_31_n_0\,
      I3 => \r_BCD_Num[7]_i_32_n_0\,
      I4 => w_Alarm_Time_Stamp(8),
      I5 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[7]_i_20_n_0\
    );
\r_BCD_Num[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E3386929433D6B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => w_Alarm_Time_Stamp(8),
      I2 => \r_BCD_Num[7]_i_30_n_0\,
      I3 => w_Alarm_Time_Stamp(7),
      I4 => \r_BCD_Num[7]_i_33_n_0\,
      I5 => \r_BCD_Num[7]_i_34_n_0\,
      O => \r_BCD_Num[7]_i_21_n_0\
    );
\r_BCD_Num[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D54E4EFA504E4EA8"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_34_n_0\,
      I1 => \r_BCD_Num[7]_i_33_n_0\,
      I2 => w_Alarm_Time_Stamp(7),
      I3 => \r_BCD_Num[7]_i_30_n_0\,
      I4 => w_Alarm_Time_Stamp(8),
      I5 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[7]_i_22_n_0\
    );
\r_BCD_Num[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => w_Alarm_Time_Stamp(8),
      I2 => \r_BCD_Num[7]_i_32_n_0\,
      I3 => \r_BCD_Num[7]_i_31_n_0\,
      I4 => w_Alarm_Time_Stamp(7),
      I5 => \r_BCD_Num[7]_i_30_n_0\,
      O => \r_BCD_Num[7]_i_28_n_0\
    );
\r_BCD_Num[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => \r_BCD_Num[7]_i_30_n_0\,
      I2 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[7]_i_29_n_0\
    );
\r_BCD_Num[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4032BFC2BFCD403"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_5_n_0\,
      I1 => \r_BCD_Num[7]_i_6_n_0\,
      I2 => \r_BCD_Num[7]_i_7_n_0\,
      I3 => \r_BCD_Num[7]_i_8_n_0\,
      I4 => \r_BCD_Num[7]_i_9_n_0\,
      I5 => \r_BCD_Num[7]_i_10_n_0\,
      O => \^w_alarm_time\(5)
    );
\r_BCD_Num[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CC0FCC101433D7F"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => \r_BCD_Num[7]_i_40_n_0\,
      I3 => w_Alarm_Time_Stamp(9),
      I4 => \r_BCD_Num[7]_i_41_n_0\,
      I5 => \r_BCD_Num[7]_i_42_n_0\,
      O => \r_BCD_Num[7]_i_30_n_0\
    );
\r_BCD_Num[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => \r_BCD_Num[7]_i_43_n_0\,
      I3 => \r_BCD_Num[7]_i_44_n_0\,
      I4 => w_Alarm_Time_Stamp(9),
      I5 => \r_BCD_Num[7]_i_40_n_0\,
      O => \r_BCD_Num[7]_i_31_n_0\
    );
\r_BCD_Num[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => \r_BCD_Num[7]_i_40_n_0\,
      I2 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[7]_i_32_n_0\
    );
\r_BCD_Num[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E3386929433D6B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => \r_BCD_Num[7]_i_40_n_0\,
      I3 => w_Alarm_Time_Stamp(9),
      I4 => \r_BCD_Num[7]_i_41_n_0\,
      I5 => \r_BCD_Num[7]_i_42_n_0\,
      O => \r_BCD_Num[7]_i_33_n_0\
    );
\r_BCD_Num[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8933C91893CC913"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_40_n_0\,
      I1 => w_Alarm_Time_Stamp(9),
      I2 => \r_BCD_Num[7]_i_44_n_0\,
      I3 => \r_BCD_Num[7]_i_43_n_0\,
      I4 => w_Alarm_Time_Stamp(10),
      I5 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[7]_i_34_n_0\
    );
\r_BCD_Num[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CC0FCC101433D7F"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => w_Alarm_Time_Stamp(12),
      I2 => \r_BCD_Num[7]_i_50_n_0\,
      I3 => w_Alarm_Time_Stamp(11),
      I4 => \r_BCD_Num[7]_i_51_n_0\,
      I5 => \r_BCD_Num[7]_i_52_n_0\,
      O => \r_BCD_Num[7]_i_40_n_0\
    );
\r_BCD_Num[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E3386929433D6B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => w_Alarm_Time_Stamp(12),
      I2 => \r_BCD_Num[7]_i_50_n_0\,
      I3 => w_Alarm_Time_Stamp(11),
      I4 => \r_BCD_Num[7]_i_51_n_0\,
      I5 => \r_BCD_Num[7]_i_52_n_0\,
      O => \r_BCD_Num[7]_i_41_n_0\
    );
\r_BCD_Num[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8933C91893CC913"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_50_n_0\,
      I1 => w_Alarm_Time_Stamp(11),
      I2 => \r_BCD_Num[7]_i_53_n_0\,
      I3 => \r_BCD_Num[7]_i_54_n_0\,
      I4 => w_Alarm_Time_Stamp(12),
      I5 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[7]_i_42_n_0\
    );
\r_BCD_Num[7]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => \r_BCD_Num[7]_i_50_n_0\,
      I2 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[7]_i_43_n_0\
    );
\r_BCD_Num[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => w_Alarm_Time_Stamp(12),
      I2 => \r_BCD_Num[7]_i_54_n_0\,
      I3 => \r_BCD_Num[7]_i_53_n_0\,
      I4 => w_Alarm_Time_Stamp(11),
      I5 => \r_BCD_Num[7]_i_50_n_0\,
      O => \r_BCD_Num[7]_i_44_n_0\
    );
\r_BCD_Num[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D431340DF43D374D"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_16_n_0\,
      I1 => \r_BCD_Num[7]_i_10_n_0\,
      I2 => \r_BCD_Num[7]_i_17_n_0\,
      I3 => \^axi_rdata_reg[5]\(2),
      I4 => \^axi_rdata_reg[5]\(1),
      I5 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[7]_i_5_n_0\
    );
\r_BCD_Num[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC3FDF330403C4D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => \r_BCD_Num[7]_i_60_n_0\,
      I3 => w_Alarm_Time_Stamp(13),
      I4 => \r_BCD_Num[7]_i_61_n_0\,
      I5 => \r_BCD_Num[7]_i_62_n_0\,
      O => \r_BCD_Num[7]_i_50_n_0\
    );
\r_BCD_Num[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3396B29633C69"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => \r_BCD_Num[7]_i_60_n_0\,
      I3 => w_Alarm_Time_Stamp(13),
      I4 => \r_BCD_Num[7]_i_61_n_0\,
      I5 => \r_BCD_Num[7]_i_62_n_0\,
      O => \r_BCD_Num[7]_i_51_n_0\
    );
\r_BCD_Num[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8933C91893CC913"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_60_n_0\,
      I1 => w_Alarm_Time_Stamp(13),
      I2 => \r_BCD_Num[7]_i_63_n_0\,
      I3 => \r_BCD_Num[7]_i_64_n_0\,
      I4 => w_Alarm_Time_Stamp(14),
      I5 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[7]_i_52_n_0\
    );
\r_BCD_Num[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => \r_BCD_Num[7]_i_64_n_0\,
      I3 => \r_BCD_Num[7]_i_63_n_0\,
      I4 => w_Alarm_Time_Stamp(13),
      I5 => \r_BCD_Num[7]_i_60_n_0\,
      O => \r_BCD_Num[7]_i_53_n_0\
    );
\r_BCD_Num[7]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => \r_BCD_Num[7]_i_60_n_0\,
      I2 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[7]_i_54_n_0\
    );
\r_BCD_Num[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD8E55D4558E44D"
    )
        port map (
      I0 => \r_BCD_Num[7]_i_18_n_0\,
      I1 => \r_BCD_Num[7]_i_10_n_0\,
      I2 => \^axi_rdata_reg[5]\(3),
      I3 => \r_BCD_Num[7]_i_19_n_0\,
      I4 => \^axi_rdata_reg[5]\(2),
      I5 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[7]_i_6_n_0\
    );
\r_BCD_Num[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC3FDF330403C4D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => w_Alarm_Time_Stamp(16),
      I2 => \r_BCD_Num[7]_i_70_n_0\,
      I3 => w_Alarm_Time_Stamp(15),
      I4 => \r_BCD_Num[7]_i_71_n_0\,
      I5 => \r_BCD_Num[7]_i_72_n_0\,
      O => \r_BCD_Num[7]_i_60_n_0\
    );
\r_BCD_Num[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3396B29633C69"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => w_Alarm_Time_Stamp(16),
      I2 => \r_BCD_Num[7]_i_70_n_0\,
      I3 => w_Alarm_Time_Stamp(15),
      I4 => \r_BCD_Num[7]_i_71_n_0\,
      I5 => \r_BCD_Num[7]_i_72_n_0\,
      O => \r_BCD_Num[7]_i_61_n_0\
    );
\r_BCD_Num[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969A565595A6969"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => \r_BCD_Num[7]_i_71_n_0\,
      I2 => w_Alarm_Time_Stamp(15),
      I3 => w_Alarm_Time_Stamp(16),
      I4 => \r_BCD_Num[7]_i_72_n_0\,
      I5 => \r_BCD_Num[7]_i_70_n_0\,
      O => \r_BCD_Num[7]_i_62_n_0\
    );
\r_BCD_Num[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"250B24096FDB2F5B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => w_Alarm_Time_Stamp(16),
      I2 => \r_BCD_Num[7]_i_73_n_0\,
      I3 => \r_BCD_Num[7]_i_74_n_0\,
      I4 => w_Alarm_Time_Stamp(15),
      I5 => \r_BCD_Num[7]_i_70_n_0\,
      O => \r_BCD_Num[7]_i_63_n_0\
    );
\r_BCD_Num[7]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => \r_BCD_Num[7]_i_70_n_0\,
      I2 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[7]_i_64_n_0\
    );
\r_BCD_Num[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45447577"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(1),
      I1 => \r_BCD_Num_reg[5]_i_5_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(1),
      O => \r_BCD_Num[7]_i_7_n_0\
    );
\r_BCD_Num[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC3FDF330403C4D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => \r_BCD_Num[7]_i_80_n_0\,
      I3 => w_Alarm_Time_Stamp(17),
      I4 => \r_BCD_Num[7]_i_81_n_0\,
      I5 => \r_BCD_Num[7]_i_82_n_0\,
      O => \r_BCD_Num[7]_i_70_n_0\
    );
\r_BCD_Num[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C3396B29633C69"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => \r_BCD_Num[7]_i_80_n_0\,
      I3 => w_Alarm_Time_Stamp(17),
      I4 => \r_BCD_Num[7]_i_81_n_0\,
      I5 => \r_BCD_Num[7]_i_82_n_0\,
      O => \r_BCD_Num[7]_i_71_n_0\
    );
\r_BCD_Num[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969A565595A6969"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => \r_BCD_Num[7]_i_81_n_0\,
      I2 => w_Alarm_Time_Stamp(17),
      I3 => w_Alarm_Time_Stamp(18),
      I4 => \r_BCD_Num[7]_i_82_n_0\,
      I5 => \r_BCD_Num[7]_i_80_n_0\,
      O => \r_BCD_Num[7]_i_72_n_0\
    );
\r_BCD_Num[7]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => \r_BCD_Num[7]_i_80_n_0\,
      I2 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[7]_i_73_n_0\
    );
\r_BCD_Num[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0529042BDF6B5F2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => \r_BCD_Num[7]_i_83_n_0\,
      I3 => \r_BCD_Num[7]_i_84_n_0\,
      I4 => w_Alarm_Time_Stamp(17),
      I5 => \r_BCD_Num[7]_i_80_n_0\,
      O => \r_BCD_Num[7]_i_74_n_0\
    );
\r_BCD_Num[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(0),
      I1 => \r_BCD_Num_reg[5]_i_5_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(0),
      O => \r_BCD_Num[7]_i_8_n_0\
    );
\r_BCD_Num[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F07C1F07C1F07C1F"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(20),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => w_Alarm_Time_Stamp(22),
      I5 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[7]_i_80_n_0\
    );
\r_BCD_Num[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E87A1E87A1E87A1E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(20),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => w_Alarm_Time_Stamp(22),
      I5 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[7]_i_81_n_0\
    );
\r_BCD_Num[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9665996659966599"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(20),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => w_Alarm_Time_Stamp(22),
      I5 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[7]_i_82_n_0\
    );
\r_BCD_Num[7]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E73918C6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[7]_i_83_n_0\
    );
\r_BCD_Num[7]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"94A5D6B5"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[7]_i_84_n_0\
    );
\r_BCD_Num[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[7]\(2),
      I1 => \r_BCD_Num_reg[5]_i_5_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(2),
      O => \r_BCD_Num[7]_i_9_n_0\
    );
\r_BCD_Num[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^w_alarm_time\(6),
      I1 => \slv_reg3_reg[1]\,
      I2 => \r_Count_reg[12]_3\(0),
      I3 => \r_Count_reg[23]_108\,
      I4 => \r_Count_reg[8]_3\(0),
      I5 => \r_Digit_Sel_reg[1]\,
      O => D(3)
    );
\r_BCD_Num[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(0),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(0),
      O => \^w_alarm_time\(6)
    );
\r_BCD_Num[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEFFBEFFBEAABE"
    )
        port map (
      I0 => \r_Digit_Sel_reg[1]\,
      I1 => \^w_alarm_time\(10),
      I2 => w_Seconds_0(1),
      I3 => \slv_reg3_reg[1]\,
      I4 => w_Time(1),
      I5 => w_Seconds(0),
      O => D(4)
    );
\r_BCD_Num[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_46_n_0\,
      I1 => w_Alarm_Time_Stamp(6),
      I2 => \r_BCD_Num_reg[9]_i_40_n_7\,
      I3 => \r_BCD_Num_reg[9]_i_41_n_7\,
      I4 => \r_BCD_Num_reg[9]_i_45_n_5\,
      O => \r_BCD_Num[9]_i_10_n_0\
    );
\r_BCD_Num[9]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => w_Alarm_Time_Stamp(15),
      I2 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[9]_i_100_n_0\
    );
\r_BCD_Num[9]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_97_n_0\,
      I1 => w_Alarm_Time_Stamp(19),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[9]_i_101_n_0\
    );
\r_BCD_Num[9]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_98_n_0\,
      I1 => w_Alarm_Time_Stamp(18),
      I2 => w_Alarm_Time_Stamp(20),
      I3 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[9]_i_102_n_0\
    );
\r_BCD_Num[9]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_99_n_0\,
      I1 => w_Alarm_Time_Stamp(17),
      I2 => w_Alarm_Time_Stamp(19),
      I3 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[9]_i_103_n_0\
    );
\r_BCD_Num[9]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_100_n_0\,
      I1 => w_Alarm_Time_Stamp(16),
      I2 => w_Alarm_Time_Stamp(18),
      I3 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[9]_i_104_n_0\
    );
\r_BCD_Num[9]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[9]_i_105_n_0\
    );
\r_BCD_Num[9]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => w_Alarm_Time_Stamp(13),
      I2 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[9]_i_106_n_0\
    );
\r_BCD_Num[9]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => w_Alarm_Time_Stamp(12),
      I2 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[9]_i_107_n_0\
    );
\r_BCD_Num[9]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => w_Alarm_Time_Stamp(11),
      I2 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[9]_i_108_n_0\
    );
\r_BCD_Num[9]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_105_n_0\,
      I1 => w_Alarm_Time_Stamp(15),
      I2 => w_Alarm_Time_Stamp(17),
      I3 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[9]_i_109_n_0\
    );
\r_BCD_Num[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_47_n_0\,
      I1 => \^axi_rdata_reg[5]\(3),
      I2 => \r_BCD_Num_reg[9]_i_48_n_4\,
      I3 => \r_BCD_Num_reg[9]_i_49_n_4\,
      I4 => \r_BCD_Num_reg[9]_i_45_n_6\,
      O => \r_BCD_Num[9]_i_11_n_0\
    );
\r_BCD_Num[9]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_106_n_0\,
      I1 => w_Alarm_Time_Stamp(14),
      I2 => w_Alarm_Time_Stamp(16),
      I3 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[9]_i_110_n_0\
    );
\r_BCD_Num[9]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_107_n_0\,
      I1 => w_Alarm_Time_Stamp(13),
      I2 => w_Alarm_Time_Stamp(15),
      I3 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[9]_i_111_n_0\
    );
\r_BCD_Num[9]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_108_n_0\,
      I1 => w_Alarm_Time_Stamp(12),
      I2 => w_Alarm_Time_Stamp(14),
      I3 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[9]_i_112_n_0\
    );
\r_BCD_Num[9]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[9]_i_113_n_0\
    );
\r_BCD_Num[9]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => w_Alarm_Time_Stamp(9),
      I2 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_114_n_0\
    );
\r_BCD_Num[9]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => w_Alarm_Time_Stamp(8),
      I2 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_115_n_0\
    );
\r_BCD_Num[9]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[9]_i_116_n_0\
    );
\r_BCD_Num[9]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_113_n_0\,
      I1 => w_Alarm_Time_Stamp(9),
      I2 => w_Alarm_Time_Stamp(11),
      I3 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[9]_i_117_n_0\
    );
\r_BCD_Num[9]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_114_n_0\,
      I1 => w_Alarm_Time_Stamp(8),
      I2 => w_Alarm_Time_Stamp(10),
      I3 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[9]_i_118_n_0\
    );
\r_BCD_Num[9]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_115_n_0\,
      I1 => w_Alarm_Time_Stamp(7),
      I2 => w_Alarm_Time_Stamp(9),
      I3 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_119_n_0\
    );
\r_BCD_Num[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_8_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_40_n_4\,
      I2 => \r_BCD_Num_reg[9]_i_41_n_4\,
      I3 => \r_BCD_Num_reg[9]_i_42_n_6\,
      I4 => w_Alarm_Time_Stamp(9),
      I5 => \r_BCD_Num[9]_i_50_n_0\,
      O => \r_BCD_Num[9]_i_12_n_0\
    );
\r_BCD_Num[9]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_116_n_0\,
      I1 => w_Alarm_Time_Stamp(6),
      I2 => w_Alarm_Time_Stamp(8),
      I3 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_120_n_0\
    );
\r_BCD_Num[9]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[9]_i_121_n_0\
    );
\r_BCD_Num[9]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[9]_i_122_n_0\
    );
\r_BCD_Num[9]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[9]_i_123_n_0\
    );
\r_BCD_Num[9]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[9]_i_124_n_0\
    );
\r_BCD_Num[9]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(3),
      I1 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[9]_i_126_n_0\
    );
\r_BCD_Num[9]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(2),
      I1 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[9]_i_127_n_0\
    );
\r_BCD_Num[9]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(1),
      I1 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[9]_i_128_n_0\
    );
\r_BCD_Num[9]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(0),
      I1 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[9]_i_129_n_0\
    );
\r_BCD_Num[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_9_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_40_n_5\,
      I2 => \r_BCD_Num_reg[9]_i_41_n_5\,
      I3 => \r_BCD_Num_reg[9]_i_42_n_7\,
      I4 => w_Alarm_Time_Stamp(8),
      I5 => \r_BCD_Num[9]_i_43_n_0\,
      O => \r_BCD_Num[9]_i_13_n_0\
    );
\r_BCD_Num[9]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => \r_Count_reg[16]_0\(3),
      I2 => \r_Count_reg[20]_0\(0),
      I3 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[9]_i_130_n_0\
    );
\r_BCD_Num[9]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => \r_Count_reg[16]_0\(2),
      I2 => \r_Count_reg[16]_0\(3),
      I3 => w_Alarm_Time_Stamp(16),
      O => \r_BCD_Num[9]_i_131_n_0\
    );
\r_BCD_Num[9]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => \r_Count_reg[16]_0\(1),
      I2 => \r_Count_reg[16]_0\(2),
      I3 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[9]_i_132_n_0\
    );
\r_BCD_Num[9]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => \r_Count_reg[16]_0\(0),
      I2 => \r_Count_reg[16]_0\(1),
      I3 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[9]_i_133_n_0\
    );
\r_BCD_Num[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_10_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_40_n_6\,
      I2 => \r_BCD_Num_reg[9]_i_41_n_6\,
      I3 => \r_BCD_Num_reg[9]_i_45_n_4\,
      I4 => w_Alarm_Time_Stamp(7),
      I5 => \r_BCD_Num[9]_i_44_n_0\,
      O => \r_BCD_Num[9]_i_14_n_0\
    );
\r_BCD_Num[9]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \r_BCD_Num_reg[9]_i_168_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_199_n_5\,
      O => \r_BCD_Num[9]_i_147_n_0\
    );
\r_BCD_Num[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_11_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_40_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_41_n_7\,
      I3 => \r_BCD_Num_reg[9]_i_45_n_5\,
      I4 => w_Alarm_Time_Stamp(6),
      I5 => \r_BCD_Num[9]_i_46_n_0\,
      O => \r_BCD_Num[9]_i_15_n_0\
    );
\r_BCD_Num[9]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_reg[9]_2\(0),
      I1 => \^r_bcd_num_reg[9]_3\(0),
      I2 => \^r_bcd_num_reg[9]_0\(2),
      I3 => \r_BCD_Num[9]_i_147_n_0\,
      O => \r_BCD_Num[9]_i_151_n_0\
    );
\r_BCD_Num[9]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[9]_i_153_n_0\
    );
\r_BCD_Num[9]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => w_Alarm_Time_Stamp(9),
      I2 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[9]_i_154_n_0\
    );
\r_BCD_Num[9]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => w_Alarm_Time_Stamp(8),
      I2 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[9]_i_155_n_0\
    );
\r_BCD_Num[9]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[9]_i_156_n_0\
    );
\r_BCD_Num[9]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_153_n_0\,
      I1 => w_Alarm_Time_Stamp(11),
      I2 => w_Alarm_Time_Stamp(13),
      I3 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[9]_i_157_n_0\
    );
\r_BCD_Num[9]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_154_n_0\,
      I1 => w_Alarm_Time_Stamp(10),
      I2 => w_Alarm_Time_Stamp(12),
      I3 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[9]_i_158_n_0\
    );
\r_BCD_Num[9]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_155_n_0\,
      I1 => w_Alarm_Time_Stamp(9),
      I2 => w_Alarm_Time_Stamp(11),
      I3 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[9]_i_159_n_0\
    );
\r_BCD_Num[9]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_156_n_0\,
      I1 => w_Alarm_Time_Stamp(8),
      I2 => w_Alarm_Time_Stamp(10),
      I3 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[9]_i_160_n_0\
    );
\r_BCD_Num[9]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[9]_i_162_n_0\
    );
\r_BCD_Num[9]_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_163_n_0\
    );
\r_BCD_Num[9]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_162_n_0\,
      I1 => \^axi_rdata_reg[5]\(3),
      I2 => w_Alarm_Time_Stamp(7),
      I3 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[9]_i_164_n_0\
    );
\r_BCD_Num[9]_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => w_Alarm_Time_Stamp(1),
      I3 => \^axi_rdata_reg[5]\(3),
      I4 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[9]_i_165_n_0\
    );
\r_BCD_Num[9]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_166_n_0\
    );
\r_BCD_Num[9]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_167_n_0\
    );
\r_BCD_Num[9]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => w_Alarm_Time_Stamp(15),
      O => \r_BCD_Num[9]_i_169_n_0\
    );
\r_BCD_Num[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_1\(1),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[9]_i_17_n_0\
    );
\r_BCD_Num[9]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => w_Alarm_Time_Stamp(14),
      O => \r_BCD_Num[9]_i_170_n_0\
    );
\r_BCD_Num[9]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[9]_i_171_n_0\
    );
\r_BCD_Num[9]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[9]_i_172_n_0\
    );
\r_BCD_Num[9]_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(3),
      I1 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[9]_i_174_n_0\
    );
\r_BCD_Num[9]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(2),
      I1 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[9]_i_175_n_0\
    );
\r_BCD_Num[9]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(1),
      I1 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[9]_i_176_n_0\
    );
\r_BCD_Num[9]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(0),
      I1 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[9]_i_177_n_0\
    );
\r_BCD_Num[9]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => \r_Count_reg[12]_0\(3),
      I2 => \r_Count_reg[16]_0\(0),
      I3 => w_Alarm_Time_Stamp(13),
      O => \r_BCD_Num[9]_i_178_n_0\
    );
\r_BCD_Num[9]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => \r_Count_reg[12]_0\(2),
      I2 => \r_Count_reg[12]_0\(3),
      I3 => w_Alarm_Time_Stamp(12),
      O => \r_BCD_Num[9]_i_179_n_0\
    );
\r_BCD_Num[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_1\(0),
      I1 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[9]_i_18_n_0\
    );
\r_BCD_Num[9]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => \r_Count_reg[12]_0\(1),
      I2 => \r_Count_reg[12]_0\(2),
      I3 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[9]_i_180_n_0\
    );
\r_BCD_Num[9]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => \r_Count_reg[12]_0\(0),
      I2 => \r_Count_reg[12]_0\(1),
      I3 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[9]_i_181_n_0\
    );
\r_BCD_Num[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \r_Count_reg[20]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[9]_i_19_n_0\
    );
\r_BCD_Num[9]_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_bcd_num_reg[9]_0\(0),
      I1 => \^r_bcd_num_reg[9]_1\(0),
      O => \r_BCD_Num[9]_i_192_n_0\
    );
\r_BCD_Num[9]_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \r_BCD_Num_reg[9]_i_212_n_6\,
      O => \r_BCD_Num[9]_i_193_n_0\
    );
\r_BCD_Num[9]_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_212_n_7\,
      I1 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[9]_i_194_n_0\
    );
\r_BCD_Num[9]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \r_BCD_Num_reg[9]_i_168_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_199_n_5\,
      I3 => \r_Count_reg[4]_1\(0),
      O => \r_BCD_Num[9]_i_195_n_0\
    );
\r_BCD_Num[9]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_212_n_6\,
      I1 => w_Alarm_Time_Stamp(1),
      I2 => \^r_bcd_num_reg[9]_1\(0),
      I3 => \^r_bcd_num_reg[9]_0\(0),
      O => \r_BCD_Num[9]_i_197_n_0\
    );
\r_BCD_Num[9]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \r_BCD_Num_reg[9]_i_212_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_212_n_6\,
      I3 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[9]_i_198_n_0\
    );
\r_BCD_Num[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(1),
      I1 => \r_BCD_Num_reg[9]_i_4_n_2\,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(1),
      O => w_Seconds_0(1)
    );
\r_BCD_Num[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => \r_Count_reg[20]_1\(0),
      I2 => \r_Count_reg[20]_1\(1),
      I3 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[9]_i_20_n_0\
    );
\r_BCD_Num[9]_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[9]_i_200_n_0\
    );
\r_BCD_Num[9]_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_201_n_0\
    );
\r_BCD_Num[9]_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(6),
      I2 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[9]_i_202_n_0\
    );
\r_BCD_Num[9]_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(1),
      I2 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_203_n_0\
    );
\r_BCD_Num[9]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_200_n_0\,
      I1 => w_Alarm_Time_Stamp(7),
      I2 => w_Alarm_Time_Stamp(9),
      I3 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[9]_i_204_n_0\
    );
\r_BCD_Num[9]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_201_n_0\,
      I1 => w_Alarm_Time_Stamp(6),
      I2 => w_Alarm_Time_Stamp(8),
      I3 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_205_n_0\
    );
\r_BCD_Num[9]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_202_n_0\,
      I1 => \^axi_rdata_reg[5]\(3),
      I2 => w_Alarm_Time_Stamp(7),
      I3 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_206_n_0\
    );
\r_BCD_Num[9]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_203_n_0\,
      I1 => \^axi_rdata_reg[5]\(2),
      I2 => w_Alarm_Time_Stamp(6),
      I3 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[9]_i_207_n_0\
    );
\r_BCD_Num[9]_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_208_n_0\
    );
\r_BCD_Num[9]_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[9]_i_209_n_0\
    );
\r_BCD_Num[9]_i_210\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[9]_i_210_n_0\
    );
\r_BCD_Num[9]_i_211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[9]_i_211_n_0\
    );
\r_BCD_Num[9]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => w_Alarm_Time_Stamp(11),
      O => \r_BCD_Num[9]_i_213_n_0\
    );
\r_BCD_Num[9]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[9]_i_214_n_0\
    );
\r_BCD_Num[9]_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[9]_i_215_n_0\
    );
\r_BCD_Num[9]_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[9]_i_216_n_0\
    );
\r_BCD_Num[9]_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(3),
      I1 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[9]_i_218_n_0\
    );
\r_BCD_Num[9]_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(2),
      I1 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[9]_i_219_n_0\
    );
\r_BCD_Num[9]_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(1),
      I1 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[9]_i_220_n_0\
    );
\r_BCD_Num[9]_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(0),
      I1 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[9]_i_221_n_0\
    );
\r_BCD_Num[9]_i_222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => \r_Count_reg[8]_0\(3),
      I2 => \r_Count_reg[12]_0\(0),
      I3 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[9]_i_222_n_0\
    );
\r_BCD_Num[9]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => \r_Count_reg[8]_0\(2),
      I2 => \r_Count_reg[8]_0\(3),
      I3 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[9]_i_223_n_0\
    );
\r_BCD_Num[9]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => \r_Count_reg[8]_0\(1),
      I2 => \r_Count_reg[8]_0\(2),
      I3 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[9]_i_224_n_0\
    );
\r_BCD_Num[9]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => \r_Count_reg[8]_0\(0),
      I2 => \r_Count_reg[8]_0\(1),
      I3 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[9]_i_225_n_0\
    );
\r_BCD_Num[9]_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^axi_rdata_reg[5]\(0),
      I2 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_233_n_0\
    );
\r_BCD_Num[9]_i_234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[9]_i_234_n_0\
    );
\r_BCD_Num[9]_i_235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_235_n_0\
    );
\r_BCD_Num[9]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_233_n_0\,
      I1 => w_Alarm_Time_Stamp(1),
      I2 => \^axi_rdata_reg[5]\(1),
      I3 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[9]_i_236_n_0\
    );
\r_BCD_Num[9]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^axi_rdata_reg[5]\(2),
      I3 => \r_BCD_Num[9]_i_234_n_0\,
      O => \r_BCD_Num[9]_i_237_n_0\
    );
\r_BCD_Num[9]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^axi_rdata_reg[5]\(1),
      I3 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[9]_i_238_n_0\
    );
\r_BCD_Num[9]_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[9]_i_239_n_0\
    );
\r_BCD_Num[9]_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[9]_i_240_n_0\
    );
\r_BCD_Num[9]_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[9]_i_241_n_0\
    );
\r_BCD_Num[9]_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[9]_i_242_n_0\
    );
\r_BCD_Num[9]_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_243_n_0\
    );
\r_BCD_Num[9]_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(2),
      I1 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_244_n_0\
    );
\r_BCD_Num[9]_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(1),
      I1 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_245_n_0\
    );
\r_BCD_Num[9]_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_bcd_num_reg[12]\(0),
      I1 => \^axi_rdata_reg[5]\(0),
      O => \r_BCD_Num[9]_i_246_n_0\
    );
\r_BCD_Num[9]_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => \^r_bcd_num_reg[12]\(2),
      I2 => \r_Count_reg[8]_0\(0),
      I3 => \^axi_rdata_reg[5]\(3),
      O => \r_BCD_Num[9]_i_247_n_0\
    );
\r_BCD_Num[9]_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => \^r_bcd_num_reg[12]\(1),
      I2 => \^r_bcd_num_reg[12]\(2),
      I3 => \^axi_rdata_reg[5]\(2),
      O => \r_BCD_Num[9]_i_248_n_0\
    );
\r_BCD_Num[9]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^r_bcd_num_reg[12]\(0),
      I2 => \^r_bcd_num_reg[12]\(1),
      I3 => \^axi_rdata_reg[5]\(1),
      O => \r_BCD_Num[9]_i_249_n_0\
    );
\r_BCD_Num[9]_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \^r_bcd_num_reg[12]\(0),
      O => \r_BCD_Num[9]_i_250_n_0\
    );
\r_BCD_Num[9]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_78_n_0\,
      I1 => \^axi_rdata_reg[5]\(2),
      I2 => \r_BCD_Num_reg[9]_i_48_n_5\,
      I3 => \r_BCD_Num_reg[9]_i_49_n_5\,
      I4 => \r_BCD_Num_reg[9]_i_45_n_7\,
      O => \r_BCD_Num[9]_i_32_n_0\
    );
\r_BCD_Num[9]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_79_n_0\,
      I1 => \^axi_rdata_reg[5]\(1),
      I2 => \r_BCD_Num_reg[9]_i_48_n_6\,
      I3 => \r_BCD_Num_reg[9]_i_49_n_6\,
      I4 => \r_BCD_Num_reg[9]_i_80_n_4\,
      O => \r_BCD_Num[9]_i_33_n_0\
    );
\r_BCD_Num[9]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_48_n_7\,
      I1 => \r_BCD_Num_reg[9]_i_49_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_80_n_5\,
      I3 => \^axi_rdata_reg[5]\(0),
      I4 => \r_BCD_Num[9]_i_81_n_0\,
      O => \r_BCD_Num[9]_i_34_n_0\
    );
\r_BCD_Num[9]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \r_BCD_Num[9]_i_82_n_0\,
      I2 => \r_BCD_Num_reg[9]_i_83_n_4\,
      I3 => \r_BCD_Num_reg[9]_i_84_n_4\,
      I4 => \r_BCD_Num_reg[9]_i_80_n_6\,
      O => \r_BCD_Num[9]_i_35_n_0\
    );
\r_BCD_Num[9]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_32_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_48_n_4\,
      I2 => \r_BCD_Num_reg[9]_i_49_n_4\,
      I3 => \r_BCD_Num_reg[9]_i_45_n_6\,
      I4 => \^axi_rdata_reg[5]\(3),
      I5 => \r_BCD_Num[9]_i_47_n_0\,
      O => \r_BCD_Num[9]_i_36_n_0\
    );
\r_BCD_Num[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_33_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_48_n_5\,
      I2 => \r_BCD_Num_reg[9]_i_49_n_5\,
      I3 => \r_BCD_Num_reg[9]_i_45_n_7\,
      I4 => \^axi_rdata_reg[5]\(2),
      I5 => \r_BCD_Num[9]_i_78_n_0\,
      O => \r_BCD_Num[9]_i_37_n_0\
    );
\r_BCD_Num[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_34_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_48_n_6\,
      I2 => \r_BCD_Num_reg[9]_i_49_n_6\,
      I3 => \r_BCD_Num_reg[9]_i_80_n_4\,
      I4 => \^axi_rdata_reg[5]\(1),
      I5 => \r_BCD_Num[9]_i_79_n_0\,
      O => \r_BCD_Num[9]_i_38_n_0\
    );
\r_BCD_Num[9]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_35_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_48_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_49_n_7\,
      I3 => \r_BCD_Num_reg[9]_i_80_n_5\,
      I4 => \^axi_rdata_reg[5]\(0),
      I5 => \r_BCD_Num[9]_i_81_n_0\,
      O => \r_BCD_Num[9]_i_39_n_0\
    );
\r_BCD_Num[9]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_42_n_6\,
      I1 => \r_BCD_Num_reg[9]_i_41_n_4\,
      I2 => \r_BCD_Num_reg[9]_i_40_n_4\,
      O => \r_BCD_Num[9]_i_43_n_0\
    );
\r_BCD_Num[9]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_42_n_7\,
      I1 => \r_BCD_Num_reg[9]_i_41_n_5\,
      I2 => \r_BCD_Num_reg[9]_i_40_n_5\,
      O => \r_BCD_Num[9]_i_44_n_0\
    );
\r_BCD_Num[9]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_45_n_4\,
      I1 => \r_BCD_Num_reg[9]_i_41_n_6\,
      I2 => \r_BCD_Num_reg[9]_i_40_n_6\,
      O => \r_BCD_Num[9]_i_46_n_0\
    );
\r_BCD_Num[9]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_45_n_5\,
      I1 => \r_BCD_Num_reg[9]_i_41_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_40_n_7\,
      O => \r_BCD_Num[9]_i_47_n_0\
    );
\r_BCD_Num[9]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_42_n_5\,
      I1 => \r_BCD_Num_reg[21]_i_95_n_7\,
      I2 => \r_BCD_Num_reg[12]_i_25_n_7\,
      O => \r_BCD_Num[9]_i_50_n_0\
    );
\r_BCD_Num[9]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(3),
      I1 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[9]_i_52_n_0\
    );
\r_BCD_Num[9]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(2),
      I1 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[9]_i_53_n_0\
    );
\r_BCD_Num[9]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(1),
      I1 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[9]_i_54_n_0\
    );
\r_BCD_Num[9]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(0),
      I1 => w_Alarm_Time_Stamp(17),
      O => \r_BCD_Num[9]_i_55_n_0\
    );
\r_BCD_Num[9]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => \r_Count_reg[20]_0\(3),
      I2 => \r_Count_reg[20]_1\(0),
      I3 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[9]_i_56_n_0\
    );
\r_BCD_Num[9]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => \r_Count_reg[20]_0\(2),
      I2 => \r_Count_reg[20]_0\(3),
      I3 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[9]_i_57_n_0\
    );
\r_BCD_Num[9]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => \r_Count_reg[20]_0\(1),
      I2 => \r_Count_reg[20]_0\(2),
      I3 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[9]_i_58_n_0\
    );
\r_BCD_Num[9]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => \r_Count_reg[20]_0\(0),
      I2 => \r_Count_reg[20]_0\(1),
      I3 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[9]_i_59_n_0\
    );
\r_BCD_Num[9]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_80_n_6\,
      I1 => \r_BCD_Num_reg[9]_i_84_n_4\,
      I2 => \r_BCD_Num_reg[9]_i_83_n_4\,
      I3 => \r_BCD_Num[9]_i_82_n_0\,
      I4 => w_Alarm_Time_Stamp(1),
      O => \r_BCD_Num[9]_i_70_n_0\
    );
\r_BCD_Num[9]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_83_n_4\,
      I1 => \r_BCD_Num_reg[9]_i_84_n_4\,
      I2 => \r_BCD_Num_reg[9]_i_80_n_6\,
      I3 => \^axi_rdata_reg[0]\(0),
      O => \r_BCD_Num[9]_i_71_n_0\
    );
\r_BCD_Num[9]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \r_BCD_Num[9]_i_82_n_0\,
      I2 => \^axi_rdata_reg[0]\(0),
      I3 => \r_BCD_Num_reg[9]_i_80_n_6\,
      I4 => \r_BCD_Num_reg[9]_i_84_n_4\,
      I5 => \r_BCD_Num_reg[9]_i_83_n_4\,
      O => \r_BCD_Num[9]_i_74_n_0\
    );
\r_BCD_Num[9]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_71_n_0\,
      I1 => \r_BCD_Num_reg[9]_i_80_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_84_n_5\,
      I3 => \r_BCD_Num_reg[9]_i_83_n_5\,
      O => \r_BCD_Num[9]_i_75_n_0\
    );
\r_BCD_Num[9]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[3]_5\(1),
      I1 => \r_BCD_Num_reg[9]_i_83_n_5\,
      I2 => \r_BCD_Num_reg[9]_i_84_n_5\,
      I3 => \r_BCD_Num_reg[9]_i_80_n_7\,
      O => \r_BCD_Num[9]_i_76_n_0\
    );
\r_BCD_Num[9]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_45_n_6\,
      I1 => \r_BCD_Num_reg[9]_i_49_n_4\,
      I2 => \r_BCD_Num_reg[9]_i_48_n_4\,
      O => \r_BCD_Num[9]_i_78_n_0\
    );
\r_BCD_Num[9]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_45_n_7\,
      I1 => \r_BCD_Num_reg[9]_i_49_n_5\,
      I2 => \r_BCD_Num_reg[9]_i_48_n_5\,
      O => \r_BCD_Num[9]_i_79_n_0\
    );
\r_BCD_Num[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_40_n_5\,
      I1 => \r_BCD_Num_reg[9]_i_41_n_5\,
      I2 => \r_BCD_Num_reg[9]_i_42_n_7\,
      I3 => w_Alarm_Time_Stamp(8),
      I4 => \r_BCD_Num[9]_i_43_n_0\,
      O => \r_BCD_Num[9]_i_8_n_0\
    );
\r_BCD_Num[9]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_80_n_4\,
      I1 => \r_BCD_Num_reg[9]_i_49_n_6\,
      I2 => \r_BCD_Num_reg[9]_i_48_n_6\,
      O => \r_BCD_Num[9]_i_81_n_0\
    );
\r_BCD_Num[9]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_BCD_Num_reg[9]_i_80_n_5\,
      I1 => \r_BCD_Num_reg[9]_i_49_n_7\,
      I2 => \r_BCD_Num_reg[9]_i_48_n_7\,
      O => \r_BCD_Num[9]_i_82_n_0\
    );
\r_BCD_Num[9]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[9]_i_85_n_0\
    );
\r_BCD_Num[9]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => w_Alarm_Time_Stamp(13),
      I2 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[9]_i_86_n_0\
    );
\r_BCD_Num[9]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => w_Alarm_Time_Stamp(12),
      I2 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[9]_i_87_n_0\
    );
\r_BCD_Num[9]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => w_Alarm_Time_Stamp(11),
      I2 => w_Alarm_Time_Stamp(6),
      O => \r_BCD_Num[9]_i_88_n_0\
    );
\r_BCD_Num[9]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_85_n_0\,
      I1 => w_Alarm_Time_Stamp(13),
      I2 => w_Alarm_Time_Stamp(15),
      I3 => w_Alarm_Time_Stamp(10),
      O => \r_BCD_Num[9]_i_89_n_0\
    );
\r_BCD_Num[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_44_n_0\,
      I1 => w_Alarm_Time_Stamp(7),
      I2 => \r_BCD_Num_reg[9]_i_40_n_6\,
      I3 => \r_BCD_Num_reg[9]_i_41_n_6\,
      I4 => \r_BCD_Num_reg[9]_i_45_n_4\,
      O => \r_BCD_Num[9]_i_9_n_0\
    );
\r_BCD_Num[9]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_86_n_0\,
      I1 => w_Alarm_Time_Stamp(12),
      I2 => w_Alarm_Time_Stamp(14),
      I3 => w_Alarm_Time_Stamp(9),
      O => \r_BCD_Num[9]_i_90_n_0\
    );
\r_BCD_Num[9]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_87_n_0\,
      I1 => w_Alarm_Time_Stamp(11),
      I2 => w_Alarm_Time_Stamp(13),
      I3 => w_Alarm_Time_Stamp(8),
      O => \r_BCD_Num[9]_i_91_n_0\
    );
\r_BCD_Num[9]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_88_n_0\,
      I1 => w_Alarm_Time_Stamp(10),
      I2 => w_Alarm_Time_Stamp(12),
      I3 => w_Alarm_Time_Stamp(7),
      O => \r_BCD_Num[9]_i_92_n_0\
    );
\r_BCD_Num[9]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_BCD_Num[9]_i_93_n_0\
    );
\r_BCD_Num[9]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_BCD_Num[9]_i_94_n_0\
    );
\r_BCD_Num[9]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => w_Alarm_Time_Stamp(21),
      O => \r_BCD_Num[9]_i_95_n_0\
    );
\r_BCD_Num[9]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[9]_i_96_n_0\
    );
\r_BCD_Num[9]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => w_Alarm_Time_Stamp(20),
      O => \r_BCD_Num[9]_i_97_n_0\
    );
\r_BCD_Num[9]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => w_Alarm_Time_Stamp(17),
      I2 => w_Alarm_Time_Stamp(19),
      O => \r_BCD_Num[9]_i_98_n_0\
    );
\r_BCD_Num[9]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => w_Alarm_Time_Stamp(16),
      I2 => w_Alarm_Time_Stamp(18),
      O => \r_BCD_Num[9]_i_99_n_0\
    );
\r_BCD_Num_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_3_n_0\,
      CO(3) => \r_BCD_Num_reg[12]_i_10_n_0\,
      CO(2) => \r_BCD_Num_reg[12]_i_10_n_1\,
      CO(1) => \r_BCD_Num_reg[12]_i_10_n_2\,
      CO(0) => \r_BCD_Num_reg[12]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[12]_i_12_n_0\,
      DI(2) => \r_BCD_Num[12]_i_13_n_0\,
      DI(1) => \r_BCD_Num[12]_i_14_n_0\,
      DI(0) => \r_BCD_Num[12]_i_15_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[15]\(3 downto 0),
      S(3) => \r_BCD_Num[12]_i_16_n_0\,
      S(2) => \r_BCD_Num[12]_i_17_n_0\,
      S(1) => \r_BCD_Num[12]_i_18_n_0\,
      S(0) => \r_BCD_Num[12]_i_19_n_0\
    );
\r_BCD_Num_reg[12]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_40_n_0\,
      CO(3) => \r_BCD_Num_reg[12]_i_25_n_0\,
      CO(2) => \r_BCD_Num_reg[12]_i_25_n_1\,
      CO(1) => \r_BCD_Num_reg[12]_i_25_n_2\,
      CO(0) => \r_BCD_Num_reg[12]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[12]_i_30_n_0\,
      DI(2) => \r_BCD_Num[12]_i_31_n_0\,
      DI(1) => \r_BCD_Num[12]_i_32_n_0\,
      DI(0) => \r_BCD_Num[12]_i_33_n_0\,
      O(3) => \r_BCD_Num_reg[12]_i_25_n_4\,
      O(2) => \r_BCD_Num_reg[12]_i_25_n_5\,
      O(1) => \r_BCD_Num_reg[12]_i_25_n_6\,
      O(0) => \r_BCD_Num_reg[12]_i_25_n_7\,
      S(3) => \r_BCD_Num[12]_i_34_n_0\,
      S(2) => \r_BCD_Num[12]_i_35_n_0\,
      S(1) => \r_BCD_Num[12]_i_36_n_0\,
      S(0) => \r_BCD_Num[12]_i_37_n_0\
    );
\r_BCD_Num_reg[12]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_42_n_0\,
      CO(3) => \r_BCD_Num_reg[12]_i_26_n_0\,
      CO(2) => \r_BCD_Num_reg[12]_i_26_n_1\,
      CO(1) => \r_BCD_Num_reg[12]_i_26_n_2\,
      CO(0) => \r_BCD_Num_reg[12]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[12]_i_38_n_0\,
      DI(2) => \r_BCD_Num[12]_i_39_n_0\,
      DI(1) => \r_BCD_Num[12]_i_40_n_0\,
      DI(0) => \r_BCD_Num[12]_i_41_n_0\,
      O(3) => \r_BCD_Num_reg[12]_i_26_n_4\,
      O(2) => \r_BCD_Num_reg[12]_i_26_n_5\,
      O(1) => \r_BCD_Num_reg[12]_i_26_n_6\,
      O(0) => \r_BCD_Num_reg[12]_i_26_n_7\,
      S(3) => \r_BCD_Num[12]_i_42_n_0\,
      S(2) => \r_BCD_Num[12]_i_43_n_0\,
      S(1) => \r_BCD_Num[12]_i_44_n_0\,
      S(0) => \r_BCD_Num[12]_i_45_n_0\
    );
\r_BCD_Num_reg[13]_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[13]_i_101_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_101_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_101_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_101_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[13]_i_136_n_0\,
      DI(2) => \r_BCD_Num[13]_i_137_n_0\,
      DI(1) => \r_BCD_Num[13]_i_138_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_101_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_139_n_0\,
      S(2) => \r_BCD_Num[13]_i_140_n_0\,
      S(1) => \r_BCD_Num[13]_i_141_n_0\,
      S(0) => \r_BCD_Num[13]_i_142_n_0\
    );
\r_BCD_Num_reg[13]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_12_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[13]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[13]_3\(0),
      CO(1) => \NLW_r_BCD_Num_reg[13]_i_11_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[13]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[13]_i_11_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_reg[13]_4\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[13]_i_51_n_0\,
      S(0) => \r_BCD_Num[13]_i_52_n_0\
    );
\r_BCD_Num_reg[13]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[14]_i_4_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_12_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_12_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_12_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_PM_INST_0_i_74_n_0,
      DI(1) => o_PM_INST_0_i_75_n_0,
      DI(0) => o_PM_INST_0_i_76_n_0,
      O(3 downto 0) => \r_BCD_Num_reg[13]_2\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_53_n_0\,
      S(2) => \r_BCD_Num[13]_i_54_n_0\,
      S(1) => \r_BCD_Num[13]_i_55_n_0\,
      S(0) => \r_BCD_Num[13]_i_56_n_0\
    );
\r_BCD_Num_reg[13]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_57_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_16_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_16_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_16_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[13]_i_58_n_0\,
      DI(2) => \r_BCD_Num[13]_i_59_n_0\,
      DI(1) => \r_BCD_Num[13]_i_60_n_0\,
      DI(0) => \r_BCD_Num[13]_i_61_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_62_n_0\,
      S(2) => \r_BCD_Num[13]_i_63_n_0\,
      S(1) => \r_BCD_Num[13]_i_64_n_0\,
      S(0) => \r_BCD_Num[13]_i_65_n_0\
    );
\r_BCD_Num_reg[13]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_66_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_23_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_23_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_23_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_59_n_0\,
      DI(2) => \r_BCD_Num[16]_i_60_n_0\,
      DI(1 downto 0) => w_Seconds_0(8 downto 7),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_67_n_0\,
      S(2) => \r_BCD_Num[13]_i_68_n_0\,
      S(1) => \r_BCD_Num[13]_i_69_n_0\,
      S(0) => \r_BCD_Num[13]_i_70_n_0\
    );
\r_BCD_Num_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_16_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[13]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[13]_i_5_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_BCD_Num[13]_i_17_n_0\,
      DI(1) => \r_BCD_Num[13]_i_18_n_0\,
      DI(0) => \r_BCD_Num[13]_i_19_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[13]_i_20_n_0\,
      S(1) => \r_BCD_Num[13]_i_21_n_0\,
      S(0) => \r_BCD_Num[13]_i_22_n_0\
    );
\r_BCD_Num_reg[13]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_101_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_57_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_57_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_57_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[13]_i_102_n_0\,
      DI(2) => \r_BCD_Num[13]_i_103_n_0\,
      DI(1) => \r_BCD_Num[13]_i_104_n_0\,
      DI(0) => \r_BCD_Num[13]_i_105_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_57_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_106_n_0\,
      S(2) => \r_BCD_Num[13]_i_107_n_0\,
      S(1) => \r_BCD_Num[13]_i_108_n_0\,
      S(0) => \r_BCD_Num[13]_i_109_n_0\
    );
\r_BCD_Num_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_23_n_0\,
      CO(3) => \r_BCD_Num_reg[13]_i_6_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_23_n_0\,
      DI(2) => \r_BCD_Num[16]_i_24_n_0\,
      DI(1) => \r_BCD_Num[16]_i_25_n_0\,
      DI(0) => \r_BCD_Num[16]_i_26_n_0\,
      O(3) => \^r_bcd_num_reg[13]_0\(0),
      O(2 downto 0) => \NLW_r_BCD_Num_reg[13]_i_6_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_BCD_Num[13]_i_24_n_0\,
      S(2) => \r_BCD_Num[13]_i_25_n_0\,
      S(1) => \r_BCD_Num[13]_i_26_n_0\,
      S(0) => \r_BCD_Num[13]_i_27_n_0\
    );
\r_BCD_Num_reg[13]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[13]_i_66_n_0\,
      CO(2) => \r_BCD_Num_reg[13]_i_66_n_1\,
      CO(1) => \r_BCD_Num_reg[13]_i_66_n_2\,
      CO(0) => \r_BCD_Num_reg[13]_i_66_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Seconds_0(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[13]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[13]_i_110_n_0\,
      S(2) => \r_BCD_Num[13]_i_111_n_0\,
      S(1) => \r_BCD_Num[13]_i_112_n_0\,
      S(0) => \r_BCD_Num[13]_i_113_n_0\
    );
\r_BCD_Num_reg[14]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[13]_i_6_n_0\,
      CO(3) => \r_BCD_Num_reg[14]_i_4_n_0\,
      CO(2) => \r_BCD_Num_reg[14]_i_4_n_1\,
      CO(1) => \r_BCD_Num_reg[14]_i_4_n_2\,
      CO(0) => \r_BCD_Num_reg[14]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[18]_i_11_n_0\,
      DI(2) => \r_BCD_Num[18]_i_12_n_0\,
      DI(1) => \r_BCD_Num[18]_i_13_n_0\,
      DI(0) => \r_BCD_Num[18]_i_14_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[13]\(3 downto 0),
      S(3) => \r_BCD_Num[14]_i_10_n_0\,
      S(2) => \r_BCD_Num[14]_i_11_n_0\,
      S(1) => \r_BCD_Num[14]_i_12_n_0\,
      S(0) => \r_BCD_Num[14]_i_13_n_0\
    );
\r_BCD_Num_reg[16]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_58_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_22_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_22_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_22_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_59_n_0\,
      DI(2) => \r_BCD_Num[16]_i_60_n_0\,
      DI(1 downto 0) => w_Seconds_0(8 downto 7),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[16]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[16]_i_61_n_0\,
      S(2) => \r_BCD_Num[16]_i_62_n_0\,
      S(1) => \r_BCD_Num[16]_i_63_n_0\,
      S(0) => \r_BCD_Num[16]_i_64_n_0\
    );
\r_BCD_Num_reg[16]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[16]_i_58_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_58_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_58_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Seconds_0(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[16]_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[16]_i_109_n_0\,
      S(2) => \r_BCD_Num[16]_i_110_n_0\,
      S(1) => \r_BCD_Num[16]_i_111_n_0\,
      S(0) => \r_BCD_Num[16]_i_112_n_0\
    );
\r_BCD_Num_reg[16]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_22_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_6_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[16]_i_23_n_0\,
      DI(2) => \r_BCD_Num[16]_i_24_n_0\,
      DI(1) => \r_BCD_Num[16]_i_25_n_0\,
      DI(0) => \r_BCD_Num[16]_i_26_n_0\,
      O(3) => \^r_bcd_num_reg[16]\(0),
      O(2 downto 0) => \NLW_r_BCD_Num_reg[16]_i_6_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_BCD_Num[16]_i_27_n_0\,
      S(2) => \r_BCD_Num[16]_i_28_n_0\,
      S(1) => \r_BCD_Num[16]_i_29_n_0\,
      S(0) => \r_BCD_Num[16]_i_30_n_0\
    );
\r_BCD_Num_reg[17]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_37_n_0\,
      CO(3) => \r_BCD_Num_reg[17]_i_14_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_14_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_14_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[17]_i_38_n_0\,
      DI(2) => \r_BCD_Num[17]_i_39_n_0\,
      DI(1) => \r_BCD_Num[17]_i_40_n_0\,
      DI(0) => \r_BCD_Num[17]_i_41_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[17]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_42_n_0\,
      S(2) => \r_BCD_Num[17]_i_43_n_0\,
      S(1) => \r_BCD_Num[17]_i_44_n_0\,
      S(0) => \r_BCD_Num[17]_i_45_n_0\
    );
\r_BCD_Num_reg[17]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_67_n_0\,
      CO(3) => \r_BCD_Num_reg[17]_i_37_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_37_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_37_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[17]_i_68_n_0\,
      DI(2) => \r_BCD_Num[17]_i_69_n_0\,
      DI(1) => \r_BCD_Num[17]_i_70_n_0\,
      DI(0) => \r_BCD_Num[17]_i_71_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[17]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_72_n_0\,
      S(2) => \r_BCD_Num[17]_i_73_n_0\,
      S(1) => \r_BCD_Num[17]_i_74_n_0\,
      S(0) => \r_BCD_Num[17]_i_75_n_0\
    );
\r_BCD_Num_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[17]_i_14_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[17]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[17]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_BCD_Num[17]_i_15_n_0\,
      DI(1) => \r_BCD_Num[17]_i_16_n_0\,
      DI(0) => \r_BCD_Num[17]_i_17_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[17]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[17]_i_18_n_0\,
      S(1) => \r_BCD_Num[17]_i_19_n_0\,
      S(0) => \r_BCD_Num[17]_i_20_n_0\
    );
\r_BCD_Num_reg[17]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[17]_i_67_n_0\,
      CO(2) => \r_BCD_Num_reg[17]_i_67_n_1\,
      CO(1) => \r_BCD_Num_reg[17]_i_67_n_2\,
      CO(0) => \r_BCD_Num_reg[17]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[17]_i_94_n_0\,
      DI(2) => \r_BCD_Num[17]_i_95_n_0\,
      DI(1) => \r_BCD_Num[17]_i_96_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[17]_i_67_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[17]_i_97_n_0\,
      S(2) => \r_BCD_Num[17]_i_98_n_0\,
      S(1) => \r_BCD_Num[17]_i_99_n_0\,
      S(0) => \r_BCD_Num[17]_i_100_n_0\
    );
\r_BCD_Num_reg[18]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[12]_i_10_n_0\,
      CO(3) => \r_BCD_Num_reg[18]_i_28_n_0\,
      CO(2) => \r_BCD_Num_reg[18]_i_28_n_1\,
      CO(1) => \r_BCD_Num_reg[18]_i_28_n_2\,
      CO(0) => \r_BCD_Num_reg[18]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[18]_i_41_n_0\,
      DI(2) => \r_BCD_Num[18]_i_42_n_0\,
      DI(1) => \r_BCD_Num[18]_i_43_n_0\,
      DI(0) => \r_BCD_Num[18]_i_44_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[13]_1\(3 downto 0),
      S(3) => \r_BCD_Num[18]_i_45_n_0\,
      S(2) => \r_BCD_Num[18]_i_46_n_0\,
      S(1) => \r_BCD_Num[18]_i_47_n_0\,
      S(0) => \r_BCD_Num[18]_i_48_n_0\
    );
\r_BCD_Num_reg[18]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_6_n_0\,
      CO(3) => \r_BCD_Num_reg[18]_i_5_n_0\,
      CO(2) => \r_BCD_Num_reg[18]_i_5_n_1\,
      CO(1) => \r_BCD_Num_reg[18]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[18]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[18]_i_11_n_0\,
      DI(2) => \r_BCD_Num[18]_i_12_n_0\,
      DI(1) => \r_BCD_Num[18]_i_13_n_0\,
      DI(0) => \r_BCD_Num[18]_i_14_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[21]\(3 downto 0),
      S(3) => \r_BCD_Num[18]_i_15_n_0\,
      S(2) => \r_BCD_Num[18]_i_16_n_0\,
      S(1) => \r_BCD_Num[18]_i_17_n_0\,
      S(0) => \r_BCD_Num[18]_i_18_n_0\
    );
\r_BCD_Num_reg[21]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[21]_i_34_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[21]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[21]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_BCD_Num[21]_i_35_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \r_BCD_Num[21]_i_36_n_0\
    );
\r_BCD_Num_reg[21]_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[12]_i_25_n_0\,
      CO(3) => \r_BCD_Num_reg[21]_i_118_n_0\,
      CO(2) => \r_BCD_Num_reg[21]_i_118_n_1\,
      CO(1) => \r_BCD_Num_reg[21]_i_118_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_118_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[21]_i_136_n_0\,
      DI(2) => \r_BCD_Num[21]_i_137_n_0\,
      DI(1) => \r_BCD_Num[21]_i_138_n_0\,
      DI(0) => \r_BCD_Num[21]_i_139_n_0\,
      O(3) => \r_BCD_Num_reg[21]_i_118_n_4\,
      O(2) => \r_BCD_Num_reg[21]_i_118_n_5\,
      O(1) => \r_BCD_Num_reg[21]_i_118_n_6\,
      O(0) => \r_BCD_Num_reg[21]_i_118_n_7\,
      S(3) => \r_BCD_Num[21]_i_140_n_0\,
      S(2) => \r_BCD_Num[21]_i_141_n_0\,
      S(1) => \r_BCD_Num[21]_i_142_n_0\,
      S(0) => \r_BCD_Num[21]_i_143_n_0\
    );
\r_BCD_Num_reg[21]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[21]_i_53_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[21]_i_27_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[21]_i_27_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[21]_i_54_n_0\,
      DI(0) => \r_BCD_Num[21]_i_55_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[21]_i_27_O_UNCONNECTED\(3),
      O(2 downto 0) => \^r_bcd_num_reg[9]\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[21]_i_56_n_0\,
      S(1) => \r_BCD_Num[21]_i_57_n_0\,
      S(0) => \r_BCD_Num[21]_i_58_n_0\
    );
\r_BCD_Num_reg[21]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[23]_i_6_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[21]_i_33_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[21]_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[21]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[21]_i_60_n_0\,
      CO(3) => \r_BCD_Num_reg[21]_i_34_n_0\,
      CO(2) => \r_BCD_Num_reg[21]_i_34_n_1\,
      CO(1) => \r_BCD_Num_reg[21]_i_34_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[21]_i_61_n_0\,
      DI(2) => \r_BCD_Num[21]_i_62_n_0\,
      DI(1) => \r_BCD_Num[21]_i_63_n_0\,
      DI(0) => \r_BCD_Num[21]_i_64_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[21]_i_65_n_0\,
      S(2) => \r_BCD_Num[21]_i_66_n_0\,
      S(1) => \r_BCD_Num[21]_i_67_n_0\,
      S(0) => \r_BCD_Num[21]_i_68_n_0\
    );
\r_BCD_Num_reg[21]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[18]_i_28_n_0\,
      CO(3) => \r_BCD_Num_reg[21]_i_53_n_0\,
      CO(2) => \r_BCD_Num_reg[21]_i_53_n_1\,
      CO(1) => \r_BCD_Num_reg[21]_i_53_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[21]_i_86_n_0\,
      DI(2) => \r_BCD_Num[21]_i_87_n_0\,
      DI(1) => \r_BCD_Num[21]_i_88_n_0\,
      DI(0) => \r_BCD_Num[21]_i_89_n_0\,
      O(3 downto 0) => \^r_bcd_num_reg[17]\(3 downto 0),
      S(3) => \r_BCD_Num[21]_i_90_n_0\,
      S(2) => \r_BCD_Num[21]_i_91_n_0\,
      S(1) => \r_BCD_Num[21]_i_92_n_0\,
      S(0) => \r_BCD_Num[21]_i_93_n_0\
    );
\r_BCD_Num_reg[21]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_45_n_0,
      CO(3) => \NLW_r_BCD_Num_reg[21]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[17]_1\(0),
      CO(1) => \NLW_r_BCD_Num_reg[21]_i_6_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[21]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[21]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_bcd_num_reg[21]_1\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[21]_i_25_n_0\,
      S(0) => \r_BCD_Num[21]_i_26_n_0\
    );
\r_BCD_Num_reg[21]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[21]_i_60_n_0\,
      CO(2) => \r_BCD_Num_reg[21]_i_60_n_1\,
      CO(1) => \r_BCD_Num_reg[21]_i_60_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[21]_i_98_n_0\,
      DI(2) => \r_BCD_Num[21]_i_99_n_0\,
      DI(1) => \r_BCD_Num[21]_i_100_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[21]_i_101_n_0\,
      S(2) => \r_BCD_Num[21]_i_102_n_0\,
      S(1) => \r_BCD_Num[21]_i_103_n_0\,
      S(0) => \r_BCD_Num[21]_i_104_n_0\
    );
\r_BCD_Num_reg[21]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[21]_i_97_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[21]_i_94_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[21]_i_94_n_1\,
      CO(1) => \NLW_r_BCD_Num_reg[21]_i_94_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[21]_i_94_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => w_Alarm_Time_Stamp(23 downto 22),
      O(3 downto 2) => \NLW_r_BCD_Num_reg[21]_i_94_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[21]_i_94_n_6\,
      O(0) => \r_BCD_Num_reg[21]_i_94_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[21]_i_120_n_0\,
      S(0) => \r_BCD_Num[21]_i_121_n_0\
    );
\r_BCD_Num_reg[21]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_41_n_0\,
      CO(3) => \r_BCD_Num_reg[21]_i_95_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[21]_i_95_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[21]_i_95_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_95_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => w_Alarm_Time_Stamp(23 downto 21),
      O(3) => \NLW_r_BCD_Num_reg[21]_i_95_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[21]_i_95_n_5\,
      O(1) => \r_BCD_Num_reg[21]_i_95_n_6\,
      O(0) => \r_BCD_Num_reg[21]_i_95_n_7\,
      S(3) => '1',
      S(2) => \r_BCD_Num[21]_i_122_n_0\,
      S(1) => \r_BCD_Num[21]_i_123_n_0\,
      S(0) => \r_BCD_Num[21]_i_124_n_0\
    );
\r_BCD_Num_reg[21]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[12]_i_26_n_0\,
      CO(3) => \r_BCD_Num_reg[21]_i_96_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[21]_i_96_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[21]_i_96_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_96_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => w_Alarm_Time_Stamp(23 downto 22),
      DI(0) => \r_BCD_Num[21]_i_125_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[21]_i_96_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[21]_i_96_n_5\,
      O(1) => \r_BCD_Num_reg[21]_i_96_n_6\,
      O(0) => \r_BCD_Num_reg[21]_i_96_n_7\,
      S(3) => '1',
      S(2) => \r_BCD_Num[21]_i_126_n_0\,
      S(1) => \r_BCD_Num[21]_i_127_n_0\,
      S(0) => \r_BCD_Num[21]_i_128_n_0\
    );
\r_BCD_Num_reg[21]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[21]_i_118_n_0\,
      CO(3) => \r_BCD_Num_reg[21]_i_97_n_0\,
      CO(2) => \r_BCD_Num_reg[21]_i_97_n_1\,
      CO(1) => \r_BCD_Num_reg[21]_i_97_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => w_Alarm_Time_Stamp(21),
      DI(2) => \r_BCD_Num[21]_i_129_n_0\,
      DI(1) => \r_BCD_Num[21]_i_130_n_0\,
      DI(0) => \r_BCD_Num[21]_i_131_n_0\,
      O(3) => \r_BCD_Num_reg[21]_i_97_n_4\,
      O(2) => \r_BCD_Num_reg[21]_i_97_n_5\,
      O(1) => \r_BCD_Num_reg[21]_i_97_n_6\,
      O(0) => \r_BCD_Num_reg[21]_i_97_n_7\,
      S(3) => \r_BCD_Num[21]_i_132_n_0\,
      S(2) => \r_BCD_Num[21]_i_133_n_0\,
      S(1) => \r_BCD_Num[21]_i_134_n_0\,
      S(0) => \r_BCD_Num[21]_i_135_n_0\
    );
\r_BCD_Num_reg[23]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[23]_i_22_n_0\,
      CO(2) => \r_BCD_Num_reg[23]_i_22_n_1\,
      CO(1) => \r_BCD_Num_reg[23]_i_22_n_2\,
      CO(0) => \r_BCD_Num_reg[23]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Minutes(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[23]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[23]_i_39_n_0\,
      S(2) => \r_BCD_Num[23]_i_40_n_0\,
      S(1) => \r_BCD_Num[23]_i_41_n_0\,
      S(0) => \r_BCD_Num[23]_i_42_n_0\
    );
\r_BCD_Num_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[23]_i_8_n_0\,
      CO(3) => \r_BCD_Num_reg[23]_i_6_n_0\,
      CO(2) => \r_BCD_Num_reg[23]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[23]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^r_bcd_num_reg[21]_0\(3 downto 0),
      S(3) => \r_BCD_Num[23]_i_18_n_0\,
      S(2) => \r_BCD_Num[23]_i_19_n_0\,
      S(1) => \r_BCD_Num[23]_i_20_n_0\,
      S(0) => \r_BCD_Num[23]_i_21_n_0\
    );
\r_BCD_Num_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[23]_i_22_n_0\,
      CO(3) => \r_BCD_Num_reg[23]_i_8_n_0\,
      CO(2) => \r_BCD_Num_reg[23]_i_8_n_1\,
      CO(1) => \r_BCD_Num_reg[23]_i_8_n_2\,
      CO(0) => \r_BCD_Num_reg[23]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Minutes(10 downto 7),
      O(3) => \^r_bcd_num_reg[22]\(0),
      O(2 downto 0) => \NLW_r_BCD_Num_reg[23]_i_8_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_BCD_Num[23]_i_23_n_0\,
      S(2) => \r_BCD_Num[23]_i_24_n_0\,
      S(1) => \r_BCD_Num[23]_i_25_n_0\,
      S(0) => \r_BCD_Num[23]_i_26_n_0\
    );
\r_BCD_Num_reg[27]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_130_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[27]_i_110_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[27]_14\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_110_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[27]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_131_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[27]_i_111_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[27]_12\(0),
      CO(1) => \NLW_r_BCD_Num_reg[27]_i_111_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[27]_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[27]_i_132_n_0\,
      DI(0) => \r_BCD_Num[27]_i_10_n_0\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[27]_i_111_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[27]_2\(0),
      O(0) => \r_BCD_Num_reg[27]_i_111_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[27]_i_133_n_0\,
      S(0) => \r_BCD_Num[27]_i_134_n_0\
    );
\r_BCD_Num_reg[27]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[27]_i_112_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[27]_8\(0),
      CO(1) => \NLW_r_BCD_Num_reg[27]_i_112_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[27]_i_112_n_3\,
      CYINIT => \^r_bcd_num_reg[27]_1\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[27]_i_135_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[27]_i_112_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[27]_9\(0),
      O(0) => \NLW_r_BCD_Num_reg[27]_i_112_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[27]_i_136_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[27]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_137_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[27]_i_113_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_reg[27]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_113_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[27]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[27]_i_115_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_115_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_115_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_115_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_139_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^r_bcd_num_reg[27]_10\(3 downto 0),
      S(3) => \r_BCD_Num[27]_i_140_n_0\,
      S(2) => \r_BCD_Num[27]_i_141_n_0\,
      S(1) => \r_BCD_Num[27]_i_142_n_0\,
      S(0) => \r_BCD_Num[27]_i_143_n_0\
    );
\r_BCD_Num_reg[27]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_144_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_116_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_116_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_116_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_38\(1 downto 0),
      DI(1) => \r_BCD_Num[27]_i_147_n_0\,
      DI(0) => \r_BCD_Num[27]_i_148_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_116_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_39\(1 downto 0),
      S(1) => \r_BCD_Num[27]_i_151_n_0\,
      S(0) => \r_BCD_Num[27]_i_152_n_0\
    );
\r_BCD_Num_reg[27]_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_153_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_130_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_130_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_130_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_130_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_154_n_0\,
      DI(2) => \r_BCD_Num[27]_i_10_n_0\,
      DI(1) => \r_BCD_Num[27]_i_155_n_0\,
      DI(0) => \r_BCD_Num[31]_i_115_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[27]_13\(3 downto 0),
      S(3) => \r_BCD_Num[27]_i_156_n_0\,
      S(2) => \r_BCD_Num[27]_i_157_n_0\,
      S(1) => \r_BCD_Num[27]_i_158_n_0\,
      S(0) => \r_BCD_Num[27]_i_159_n_0\
    );
\r_BCD_Num_reg[27]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_115_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_131_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_131_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_131_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_131_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_160_n_0\,
      DI(2) => \r_BCD_Num[31]_i_210_n_0\,
      DI(1) => \r_BCD_Num[27]_i_161_n_0\,
      DI(0) => \r_BCD_Num[27]_i_11_n_0\,
      O(3) => \r_BCD_Num_reg[27]_i_131_n_4\,
      O(2) => \r_BCD_Num_reg[27]_i_131_n_5\,
      O(1) => \r_BCD_Num_reg[27]_i_131_n_6\,
      O(0) => \r_BCD_Num_reg[27]_11\(0),
      S(3) => \r_BCD_Num[27]_i_162_n_0\,
      S(2) => \r_BCD_Num[27]_i_163_n_0\,
      S(1) => \r_BCD_Num[27]_i_164_n_0\,
      S(0) => \r_BCD_Num[27]_i_165_n_0\
    );
\r_BCD_Num_reg[27]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_159_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_137_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_137_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_137_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_137_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_166_n_0\,
      DI(2) => \r_BCD_Num[27]_i_10_n_0\,
      DI(1) => \r_BCD_Num[27]_i_167_n_0\,
      DI(0) => \r_BCD_Num[31]_i_115_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[27]_7\(2 downto 0),
      O(0) => \r_BCD_Num_reg[27]_i_137_n_7\,
      S(3) => \r_BCD_Num[27]_i_168_n_0\,
      S(2) => \r_BCD_Num[27]_i_169_n_0\,
      S(1) => \r_BCD_Num[27]_i_170_n_0\,
      S(0) => \r_BCD_Num[27]_i_171_n_0\
    );
\r_BCD_Num_reg[27]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[27]_i_138_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[27]_i_138_n_3\,
      CYINIT => \^r_bcd_num_reg[27]_8\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[27]_i_138_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[27]_26\(0),
      O(0) => \NLW_r_BCD_Num_reg[27]_i_138_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => w_Alarm_PM,
      S(0) => '1'
    );
\r_BCD_Num_reg[27]_i_144\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_173_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_144_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_144_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_144_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_144_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_174_n_0\,
      DI(2) => \r_BCD_Num[27]_i_175_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_36\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_144_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[27]_i_178_n_0\,
      S(2) => \r_BCD_Num[27]_i_179_n_0\,
      S(1) => \r_BCD_Num[27]_i_180_n_0\,
      S(0) => \r_Count_reg[23]_37\(0)
    );
\r_BCD_Num_reg[27]_i_153\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[27]_i_153_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_153_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_153_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_153_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_56_n_0\,
      DI(2) => \r_BCD_Num[27]_i_182_n_0\,
      DI(1) => \r_BCD_Num[30]_i_58_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_reg[27]_3\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[27]_i_153_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[27]_i_183_n_0\,
      S(2) => \r_BCD_Num[27]_i_184_n_0\,
      S(1) => \r_BCD_Num[27]_i_185_n_0\,
      S(0) => \r_BCD_Num[27]_i_186_n_0\
    );
\r_BCD_Num_reg[27]_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[27]_i_173_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_173_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_173_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_173_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_34\(1 downto 0),
      DI(1) => \r_BCD_Num[27]_i_189_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_173_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_35\(1 downto 0),
      S(1) => \r_BCD_Num[27]_i_192_n_0\,
      S(0) => \r_BCD_Num[27]_i_193_n_0\
    );
\r_BCD_Num_reg[27]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_27_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_21_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_21_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_21_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_53\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_reg[27]_24\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[27]_i_21_O_UNCONNECTED\(0),
      S(3 downto 0) => \r_Count_reg[23]_54\(3 downto 0)
    );
\r_BCD_Num_reg[27]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_37_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_27_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_27_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_27_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_51\(1 downto 0),
      DI(1) => \r_BCD_Num[27]_i_40_n_0\,
      DI(0) => \r_BCD_Num[27]_i_41_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_52\(1 downto 0),
      S(1) => \r_BCD_Num[27]_i_44_n_0\,
      S(0) => \r_BCD_Num[27]_i_45_n_0\
    );
\r_BCD_Num_reg[27]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_21_n_0\,
      CO(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_36_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[27]_i_36_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_BCD_Num_reg[27]_25\(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count_reg[23]_55\(0)
    );
\r_BCD_Num_reg[27]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_48\(0),
      CO(3) => \r_BCD_Num_reg[27]_i_37_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_37_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_37_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_53_n_0\,
      DI(2) => \r_BCD_Num[27]_i_54_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_49\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[27]_i_57_n_0\,
      S(2) => \r_BCD_Num[27]_i_58_n_0\,
      S(1) => \r_BCD_Num[27]_i_59_n_0\,
      S(0) => \r_Count_reg[23]_50\(0)
    );
\r_BCD_Num_reg[27]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_49_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_46_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_46_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_46_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_63_n_0\,
      DI(2) => \r_BCD_Num[27]_i_10_n_0\,
      DI(1) => \r_BCD_Num[27]_i_64_n_0\,
      DI(0) => \r_BCD_Num[31]_i_115_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[27]_18\(3 downto 0),
      S(3) => \r_BCD_Num[27]_i_65_n_0\,
      S(2) => \r_BCD_Num[27]_i_66_n_0\,
      S(1) => \r_BCD_Num[27]_i_67_n_0\,
      S(0) => \r_BCD_Num[27]_i_68_n_0\
    );
\r_BCD_Num_reg[27]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_62_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[27]_i_47_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[27]_17\(0),
      CO(1) => \NLW_r_BCD_Num_reg[27]_i_47_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[27]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[27]_i_69_n_0\,
      DI(0) => \r_BCD_Num[27]_i_10_n_0\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[27]_i_47_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[27]_5\(0),
      O(0) => \r_BCD_Num_reg[27]_i_47_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[27]_i_70_n_0\,
      S(0) => \r_BCD_Num[27]_i_71_n_0\
    );
\r_BCD_Num_reg[27]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_50_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_48_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_48_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_48_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_42\(2 downto 0),
      DI(0) => \r_Count_reg[23]_42\(0),
      O(3 downto 0) => \r_BCD_Num_reg[27]_22\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0)
    );
\r_BCD_Num_reg[27]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[27]_i_49_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_49_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_49_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_56_n_0\,
      DI(2) => \r_BCD_Num[27]_i_79_n_0\,
      DI(1) => \r_BCD_Num[30]_i_58_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_reg[27]_6\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[27]_i_49_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[27]_i_80_n_0\,
      S(2) => \r_BCD_Num[27]_i_81_n_0\,
      S(1) => \r_BCD_Num[27]_i_82_n_0\,
      S(0) => \r_BCD_Num[27]_i_83_n_0\
    );
\r_BCD_Num_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[27]_i_5_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_5_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => \r_BCD_Num[27]_i_10_n_0\,
      DI(2) => \r_BCD_Num[27]_i_11_n_0\,
      DI(1) => \r_BCD_Num[27]_i_12_n_0\,
      DI(0) => \r_BCD_Num[27]_i_13_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[27]\(2 downto 0),
      O(0) => w_Hours_2nd_Digit1(0),
      S(3) => \r_BCD_Num[27]_i_14_n_0\,
      S(2) => \r_BCD_Num[27]_i_15_n_0\,
      S(1) => \r_BCD_Num[27]_i_16_n_0\,
      S(0) => \r_BCD_Num[27]_i_17_n_0\
    );
\r_BCD_Num_reg[27]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_61_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_50_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_50_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_50_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_42\(0),
      DI(2) => \r_Count_reg[23]_42\(0),
      DI(1) => \r_Count_reg[23]_42\(0),
      DI(0) => \r_Count_reg[23]_42\(0),
      O(3 downto 1) => \^r_bcd_num_reg[27]_4\(2 downto 0),
      O(0) => \r_BCD_Num_reg[27]_i_50_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0)
    );
\r_BCD_Num_reg[27]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_5_n_0\,
      CO(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[27]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \^r_bcd_num_reg[27]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \r_BCD_Num[27]_i_18_n_0\
    );
\r_BCD_Num_reg[27]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_97_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_61_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_61_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_61_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_42\(0),
      DI(2) => \r_Count_reg[23]_42\(0),
      DI(1) => \r_Count_reg[23]_42\(0),
      DI(0) => \r_Count_reg[23]_43\(0),
      O(3) => \r_BCD_Num_reg[27]_i_61_n_4\,
      O(2) => \r_BCD_Num_reg[27]_i_61_n_5\,
      O(1) => \r_BCD_Num_reg[27]_i_61_n_6\,
      O(0) => \r_BCD_Num_reg[27]_21\(0),
      S(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0)
    );
\r_BCD_Num_reg[27]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_98_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_62_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_62_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_62_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_104_n_0\,
      DI(2) => \r_BCD_Num[31]_i_210_n_0\,
      DI(1) => \r_BCD_Num[27]_i_105_n_0\,
      DI(0) => \r_BCD_Num[27]_i_11_n_0\,
      O(3) => \r_BCD_Num_reg[27]_i_62_n_4\,
      O(2) => \r_BCD_Num_reg[27]_i_62_n_5\,
      O(1) => \r_BCD_Num_reg[27]_i_62_n_6\,
      O(0) => \r_BCD_Num_reg[27]_16\(0),
      S(3) => \r_BCD_Num[27]_i_106_n_0\,
      S(2) => \r_BCD_Num[27]_i_107_n_0\,
      S(1) => \r_BCD_Num[27]_i_108_n_0\,
      S(0) => \r_BCD_Num[27]_i_109_n_0\
    );
\r_BCD_Num_reg[27]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_48_n_0\,
      CO(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_88_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[27]_i_88_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_BCD_Num_reg[27]_23\(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count_reg[23]_47\(0)
    );
\r_BCD_Num_reg[27]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_46_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[27]_i_89_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[27]_19\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_89_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[27]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[27]_i_116_n_0\,
      CO(3) => \r_BCD_Num_reg[27]_i_97_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_97_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_97_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[27]_20\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0)
    );
\r_BCD_Num_reg[27]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[27]_i_98_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_98_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_98_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_98_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_125_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \r_BCD_Num_reg[27]_15\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[27]_i_98_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[27]_i_126_n_0\,
      S(2) => \r_BCD_Num[27]_i_127_n_0\,
      S(1) => \r_BCD_Num[27]_i_128_n_0\,
      S(0) => \r_BCD_Num[27]_i_129_n_0\
    );
\r_BCD_Num_reg[30]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_132_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_114_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_114_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_114_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_60\(2 downto 0),
      DI(0) => \r_BCD_Num[30]_i_136_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_114_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_61\(2 downto 0),
      S(0) => \r_BCD_Num[30]_i_140_n_0\
    );
\r_BCD_Num_reg[30]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_150_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_132_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_132_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_132_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_151_n_0\,
      DI(2) => \r_BCD_Num[30]_i_152_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_58\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_132_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[30]_i_155_n_0\,
      S(2) => \r_BCD_Num[30]_i_156_n_0\,
      S(1) => \r_BCD_Num[30]_i_157_n_0\,
      S(0) => \r_Count_reg[23]_59\(0)
    );
\r_BCD_Num_reg[30]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[30]_i_150_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_150_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_150_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_150_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_56\(1 downto 0),
      DI(1) => \r_BCD_Num[30]_i_172_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_150_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_57\(1 downto 0),
      S(1) => \r_BCD_Num[30]_i_175_n_0\,
      S(0) => \r_BCD_Num[30]_i_176_n_0\
    );
\r_BCD_Num_reg[30]_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[30]_i_159_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_159_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_159_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_159_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_56_n_0\,
      DI(2) => \r_BCD_Num[30]_i_177_n_0\,
      DI(1) => \r_BCD_Num[30]_i_58_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \NLW_r_BCD_Num_reg[30]_i_159_O_UNCONNECTED\(3 downto 1),
      O(0) => \^r_bcd_num_reg[30]_3\(0),
      S(3) => \r_BCD_Num[30]_i_178_n_0\,
      S(2) => \r_BCD_Num[30]_i_179_n_0\,
      S(1) => \r_BCD_Num[30]_i_180_n_0\,
      S(0) => \r_BCD_Num[30]_i_181_n_0\
    );
\r_BCD_Num_reg[30]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_46_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_24_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_24_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_24_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_47_n_0\,
      DI(2) => \r_BCD_Num[30]_i_48_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_82\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[30]_i_51_n_0\,
      S(2) => \r_BCD_Num[30]_i_52_n_0\,
      S(1) => \r_BCD_Num[30]_i_53_n_0\,
      S(0) => \r_Count_reg[23]_83\(0)
    );
\r_BCD_Num_reg[30]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[30]_i_33_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_33_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_33_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_56_n_0\,
      DI(2) => \r_BCD_Num[30]_i_57_n_0\,
      DI(1) => \r_BCD_Num[30]_i_58_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_reg[30]_6\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[30]_i_33_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[30]_i_59_n_0\,
      S(2) => \r_BCD_Num[30]_i_60_n_0\,
      S(1) => \r_BCD_Num[30]_i_61_n_0\,
      S(0) => \r_BCD_Num[30]_i_62_n_0\
    );
\r_BCD_Num_reg[30]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_55_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_34_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_34_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_34_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_64\(0),
      DI(2) => \r_Count_reg[23]_64\(0),
      DI(1) => \r_Count_reg[23]_64\(0),
      DI(0) => \r_Count_reg[23]_64\(0),
      O(3 downto 1) => \^r_bcd_num_reg[30]_4\(2 downto 0),
      O(0) => \r_BCD_Num_reg[30]_i_34_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_67\(3 downto 0)
    );
\r_BCD_Num_reg[30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_6_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_4_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_4_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_4_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_86\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_reg[30]\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[30]_i_4_O_UNCONNECTED\(0),
      S(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0)
    );
\r_BCD_Num_reg[30]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[30]_i_46_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_46_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_46_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_80\(1 downto 0),
      DI(1) => \r_BCD_Num[30]_i_90_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_81\(1 downto 0),
      S(1) => \r_BCD_Num[30]_i_93_n_0\,
      S(0) => \r_BCD_Num[30]_i_94_n_0\
    );
\r_BCD_Num_reg[30]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_95_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_55_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_55_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_55_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_64\(0),
      DI(2) => \r_Count_reg[23]_64\(0),
      DI(1) => \r_Count_reg[23]_64\(0),
      DI(0) => \r_Count_reg[23]_65\(0),
      O(3) => \r_BCD_Num_reg[30]_i_55_n_4\,
      O(2) => \r_BCD_Num_reg[30]_i_55_n_5\,
      O(1) => \r_BCD_Num_reg[30]_i_55_n_6\,
      O(0) => \r_BCD_Num_reg[30]_16\(0),
      S(3 downto 0) => \r_Count_reg[23]_66\(3 downto 0)
    );
\r_BCD_Num_reg[30]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_24_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_6_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_84\(1 downto 0),
      DI(1) => \r_BCD_Num[30]_i_27_n_0\,
      DI(0) => \r_BCD_Num[30]_i_28_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[30]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_85\(1 downto 0),
      S(1) => \r_BCD_Num[30]_i_31_n_0\,
      S(0) => \r_BCD_Num[30]_i_32_n_0\
    );
\r_BCD_Num_reg[30]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_114_n_0\,
      CO(3) => \r_BCD_Num_reg[30]_i_95_n_0\,
      CO(2) => \r_BCD_Num_reg[30]_i_95_n_1\,
      CO(1) => \r_BCD_Num_reg[30]_i_95_n_2\,
      CO(0) => \r_BCD_Num_reg[30]_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_62\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_reg[30]_15\(2 downto 0),
      O(0) => \r_BCD_Num_reg[30]_i_95_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_63\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_208_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_109_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_109_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_109_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_109_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_209_n_0\,
      DI(2) => \r_BCD_Num[31]_i_210_n_0\,
      DI(1) => \r_BCD_Num[31]_i_211_n_0\,
      DI(0) => \r_BCD_Num[27]_i_11_n_0\,
      O(3) => \r_BCD_Num_reg[31]_i_109_n_4\,
      O(2) => \r_BCD_Num_reg[31]_i_109_n_5\,
      O(1) => \r_BCD_Num_reg[31]_i_109_n_6\,
      O(0) => \r_BCD_Num_reg[30]_14\(0),
      S(3) => \r_BCD_Num[31]_i_212_n_0\,
      S(2) => \r_BCD_Num[31]_i_213_n_0\,
      S(1) => \r_BCD_Num[31]_i_214_n_0\,
      S(0) => \r_BCD_Num[31]_i_215_n_0\
    );
\r_BCD_Num_reg[31]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_218_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_127_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_127_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_127_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_223_n_0\,
      DI(2 downto 0) => \r_Count_reg[23]_31\(2 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_37\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_227_n_0\,
      S(2) => \r_BCD_Num[31]_i_228_n_0\,
      S(1 downto 0) => \r_Count_reg[23]_96\(1 downto 0)
    );
\r_BCD_Num_reg[31]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_238_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_143_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_143_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_143_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_143_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_239_n_0\,
      DI(2) => \r_BCD_Num[31]_i_240_n_0\,
      DI(1) => \r_BCD_Num[31]_i_241_n_0\,
      DI(0) => \r_BCD_Num[31]_i_242_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_143_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_243_n_0\,
      S(2) => \r_BCD_Num[31]_i_244_n_0\,
      S(1) => \r_BCD_Num[31]_i_245_n_0\,
      S(0) => \r_BCD_Num[31]_i_246_n_0\
    );
\r_BCD_Num_reg[31]_i_203\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_291_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_203_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_reg[30]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_203_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[31]_i_204\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_292_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_204_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[30]_10\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_204_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_204_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_293_n_0\,
      DI(0) => \r_BCD_Num[27]_i_10_n_0\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_204_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_bcd_num_reg[30]_2\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_294_n_0\,
      S(0) => \r_BCD_Num[31]_i_295_n_0\
    );
\r_BCD_Num_reg[31]_i_205\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_205_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_1\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_205_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_205_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_8\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_296_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_205_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_10\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_205_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_297_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_206_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_8\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_206_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_206_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_6\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_206_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_9\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_206_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_298_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_207_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_6\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_207_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_207_n_3\,
      CYINIT => \^r_bcd_num_reg[30]_1\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_299_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_207_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_7\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_207_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_300_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_208\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_208_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_208_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_208_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_208_n_3\,
      CYINIT => '0',
      DI(3) => w_Hours(1),
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_reg[30]_13\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_208_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[31]_i_302_n_0\,
      S(2) => \r_BCD_Num[31]_i_303_n_0\,
      S(1) => \r_BCD_Num[31]_i_304_n_0\,
      S(0) => \r_BCD_Num[31]_i_305_n_0\
    );
\r_BCD_Num_reg[31]_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_306_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_216_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_reg[30]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_216_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[31]_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_308_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_218_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_218_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_218_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_218_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_94\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_36\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_95\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_236_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_231_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_231_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_231_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_231_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_76\,
      DI(2) => \r_Count_reg[23]_76\,
      DI(1) => \r_Count_reg[23]_76\,
      DI(0) => \r_Count_reg[23]_76\,
      O(3 downto 0) => \^r_bcd_num_reg[31]_5\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_78\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_232_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_23\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_232_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_232_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_3\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_327_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_232_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_24\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_232_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_328_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_233\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_233_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_21\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_233_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_233_n_3\,
      CYINIT => \r_BCD_Num_reg[31]_i_237_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_329_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_233_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[31]_4\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_233_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_330_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_234\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_231_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_234_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[31]_i_234_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count_reg[23]_76\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_234_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_reg[31]_33\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0)
    );
\r_BCD_Num_reg[31]_i_235\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_235_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_25\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_235_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_235_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_23\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_235_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_26\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_235_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_333_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_236\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_321_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_236_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_236_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_236_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_236_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_76\,
      DI(2) => \r_Count_reg[23]_76\,
      DI(1) => \r_Count_reg[23]_76\,
      DI(0) => \r_Count_reg[23]_76\,
      O(3) => \r_BCD_Num_reg[31]_i_236_n_4\,
      O(2) => \r_BCD_Num_reg[31]_i_236_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[31]_32\(1 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_77\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_237_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[31]_i_237_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[31]_i_237_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_237_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_19\(0),
      DI(3) => '0',
      DI(2) => \r_BCD_Num[31]_i_338_n_0\,
      DI(1) => \r_BCD_Num[31]_i_339_n_0\,
      DI(0) => '0',
      O(3) => \NLW_r_BCD_Num_reg[31]_i_237_O_UNCONNECTED\(3),
      O(2 downto 1) => \r_BCD_Num_reg[31]_20\(1 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_237_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \r_BCD_Num[31]_i_340_n_0\,
      S(1) => \r_BCD_Num[31]_i_341_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_238\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_342_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_238_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_238_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_238_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_238_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_343_n_0\,
      DI(2) => \r_BCD_Num[31]_i_344_n_0\,
      DI(1) => \r_BCD_Num[31]_i_345_n_0\,
      DI(0) => \r_BCD_Num[31]_i_346_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_238_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_347_n_0\,
      S(2) => \r_BCD_Num[31]_i_348_n_0\,
      S(1) => \r_BCD_Num[31]_i_349_n_0\,
      S(0) => \r_BCD_Num[31]_i_350_n_0\
    );
\r_BCD_Num_reg[31]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_71_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_26_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_26_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_26_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_72_n_0\,
      DI(2) => \r_BCD_Num[31]_i_73_n_0\,
      DI(1) => \r_BCD_Num[31]_i_74_n_0\,
      DI(0) => \r_BCD_Num[31]_i_75_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_76_n_0\,
      S(2) => \r_BCD_Num[31]_i_77_n_0\,
      S(1) => \r_BCD_Num[31]_i_78_n_0\,
      S(0) => \r_BCD_Num[31]_i_79_n_0\
    );
\r_BCD_Num_reg[31]_i_291\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_411_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_291_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_291_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_291_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_291_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_412_n_0\,
      DI(2) => \r_BCD_Num[27]_i_10_n_0\,
      DI(1) => \r_BCD_Num[31]_i_413_n_0\,
      DI(0) => \r_BCD_Num[31]_i_115_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[30]_12\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_414_n_0\,
      S(2) => \r_BCD_Num[31]_i_415_n_0\,
      S(1) => \r_BCD_Num[31]_i_416_n_0\,
      S(0) => \r_BCD_Num[31]_i_417_n_0\
    );
\r_BCD_Num_reg[31]_i_292\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_418_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_292_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_292_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_292_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_292_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_419_n_0\,
      DI(2) => \r_BCD_Num[31]_i_210_n_0\,
      DI(1) => \r_BCD_Num[31]_i_420_n_0\,
      DI(0) => \r_BCD_Num[27]_i_11_n_0\,
      O(3) => \r_BCD_Num_reg[31]_i_292_n_4\,
      O(2) => \r_BCD_Num_reg[31]_i_292_n_5\,
      O(1) => \r_BCD_Num_reg[31]_i_292_n_6\,
      O(0) => \r_BCD_Num_reg[30]_9\(0),
      S(3) => \r_BCD_Num[31]_i_421_n_0\,
      S(2) => \r_BCD_Num[31]_i_422_n_0\,
      S(1) => \r_BCD_Num[31]_i_423_n_0\,
      S(0) => \r_BCD_Num[31]_i_424_n_0\
    );
\r_BCD_Num_reg[31]_i_306\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_425_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_306_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_306_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_306_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_306_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_426_n_0\,
      DI(2) => \r_BCD_Num[27]_i_10_n_0\,
      DI(1) => \r_BCD_Num[31]_i_427_n_0\,
      DI(0) => \r_BCD_Num[31]_i_115_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[30]_7\(2 downto 0),
      O(0) => \r_BCD_Num_reg[31]_i_306_n_7\,
      S(3) => \r_BCD_Num[31]_i_428_n_0\,
      S(2) => \r_BCD_Num[31]_i_429_n_0\,
      S(1) => \r_BCD_Num[31]_i_430_n_0\,
      S(0) => \r_BCD_Num[31]_i_431_n_0\
    );
\r_BCD_Num_reg[31]_i_308\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_433_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_308_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_308_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_308_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_308_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_35\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_321\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_446_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_321_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_321_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_321_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_321_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_72\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_31\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_75\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_342\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_457_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_342_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_342_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_342_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_342_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_458_n_0\,
      DI(2) => \r_BCD_Num[31]_i_459_n_0\,
      DI(1) => \r_BCD_Num[31]_i_460_n_0\,
      DI(0) => \r_BCD_Num[31]_i_461_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_342_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_462_n_0\,
      S(2) => \r_BCD_Num[31]_i_463_n_0\,
      S(1) => \r_BCD_Num[31]_i_464_n_0\,
      S(0) => \r_BCD_Num[31]_i_465_n_0\
    );
\r_BCD_Num_reg[31]_i_411\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_411_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_411_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_411_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_411_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_56_n_0\,
      DI(2) => \r_BCD_Num[31]_i_521_n_0\,
      DI(1) => \r_BCD_Num[30]_i_58_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \r_BCD_Num_reg[30]_11\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_411_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[31]_i_522_n_0\,
      S(2) => \r_BCD_Num[31]_i_523_n_0\,
      S(1) => \r_BCD_Num[31]_i_524_n_0\,
      S(0) => \r_BCD_Num[31]_i_525_n_0\
    );
\r_BCD_Num_reg[31]_i_418\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_418_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_418_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_418_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_418_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_526_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_reg[30]_8\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_418_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[31]_i_527_n_0\,
      S(2) => \r_BCD_Num[31]_i_528_n_0\,
      S(1) => \r_BCD_Num[31]_i_529_n_0\,
      S(0) => \r_BCD_Num[31]_i_530_n_0\
    );
\r_BCD_Num_reg[31]_i_425\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_425_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_425_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_425_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_425_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[30]_i_56_n_0\,
      DI(2) => \r_BCD_Num[31]_i_531_n_0\,
      DI(1) => \r_BCD_Num[30]_i_58_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_425_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_532_n_0\,
      S(2) => \r_BCD_Num[31]_i_533_n_0\,
      S(1) => \r_BCD_Num[31]_i_534_n_0\,
      S(0) => \r_BCD_Num[31]_i_535_n_0\
    );
\r_BCD_Num_reg[31]_i_433\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_7_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_433_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_433_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_433_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_433_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_34\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_91\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_446\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_549_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_446_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_446_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_446_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_446_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_72\(0),
      DI(2 downto 1) => \r_Count_reg[23]_73\(1 downto 0),
      DI(0) => \r_BCD_Num[31]_i_552_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[31]_30\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_74\(2 downto 0),
      S(0) => \r_BCD_Num[31]_i_556_n_0\
    );
\r_BCD_Num_reg[31]_i_455\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_455_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_12\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_455_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_455_n_3\,
      CYINIT => \r_BCD_Num_reg[31]_i_559_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_560_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_455_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[31]_2\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_455_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_561_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_456\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_456_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_17\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_456_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_456_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_15\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_562_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_456_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_18\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_456_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_563_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_457\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_564_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_457_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_457_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_457_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_457_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_565_n_0\,
      DI(2) => \r_BCD_Num[31]_i_566_n_0\,
      DI(1) => \r_BCD_Num[31]_i_567_n_0\,
      DI(0) => \r_BCD_Num[31]_i_568_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_457_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_569_n_0\,
      S(2) => \r_BCD_Num[31]_i_570_n_0\,
      S(1) => \r_BCD_Num[31]_i_571_n_0\,
      S(0) => \r_BCD_Num[31]_i_572_n_0\
    );
\r_BCD_Num_reg[31]_i_549\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_59_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_549_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_549_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_549_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_549_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_552_n_0\,
      DI(2 downto 0) => \r_Count_reg[23]_26\(2 downto 0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_29\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_632_n_0\,
      S(2) => \r_BCD_Num[31]_i_633_n_0\,
      S(1 downto 0) => \r_Count_reg[23]_71\(1 downto 0)
    );
\r_BCD_Num_reg[31]_i_557\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_557_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_15\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_557_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_557_n_3\,
      CYINIT => \^r_bcd_num_reg[31]_13\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_557_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_16\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_557_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_636_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_558\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_558_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_13\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_558_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_558_n_3\,
      CYINIT => \^r_bcd_num_reg[30]_0\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_637_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_558_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[31]_14\(0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_558_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_638_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_559\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_559_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[31]_i_559_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[31]_i_559_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_559_n_3\,
      CYINIT => \^r_bcd_num_reg[30]_10\(0),
      DI(3) => '0',
      DI(2) => \r_BCD_Num[31]_i_639_n_0\,
      DI(1) => \r_BCD_Num[31]_i_640_n_0\,
      DI(0) => '0',
      O(3) => \NLW_r_BCD_Num_reg[31]_i_559_O_UNCONNECTED\(3),
      O(2 downto 1) => \r_BCD_Num_reg[31]_11\(1 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[31]_i_559_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \r_BCD_Num[31]_i_641_n_0\,
      S(1) => \r_BCD_Num[31]_i_642_n_0\,
      S(0) => '1'
    );
\r_BCD_Num_reg[31]_i_564\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[31]_i_564_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_564_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_564_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_564_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_643_n_0\,
      DI(2) => \r_BCD_Num[31]_i_644_n_0\,
      DI(1) => \r_BCD_Num[31]_i_645_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_564_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_646_n_0\,
      S(2) => \r_BCD_Num[31]_i_647_n_0\,
      S(1) => \r_BCD_Num[31]_i_648_n_0\,
      S(0) => \r_BCD_Num[31]_i_649_n_0\
    );
\r_BCD_Num_reg[31]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_63_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_59_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_59_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_59_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_59_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_69\(2 downto 0),
      DI(0) => \r_Count_reg[23]_64\(2),
      O(3 downto 0) => \r_BCD_Num_reg[31]_28\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_70\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_109_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_60_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_reg[31]_19\(0),
      CO(1) => \NLW_r_BCD_Num_reg[31]_i_60_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[31]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[31]_i_110_n_0\,
      DI(0) => \r_BCD_Num[27]_i_10_n_0\,
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_60_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_reg[30]_5\(0),
      O(0) => \r_BCD_Num_reg[31]_i_60_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[31]_i_111_n_0\,
      S(0) => \r_BCD_Num[31]_i_112_n_0\
    );
\r_BCD_Num_reg[31]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_62_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_61_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_reg[31]_3\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_61_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_BCD_Num_reg[31]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_33_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_62_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_62_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_62_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_113_n_0\,
      DI(2) => \r_BCD_Num[27]_i_10_n_0\,
      DI(1) => \r_BCD_Num[31]_i_114_n_0\,
      DI(0) => \r_BCD_Num[31]_i_115_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[31]_22\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_116_n_0\,
      S(2) => \r_BCD_Num[31]_i_117_n_0\,
      S(1) => \r_BCD_Num[31]_i_118_n_0\,
      S(0) => \r_BCD_Num[31]_i_119_n_0\
    );
\r_BCD_Num_reg[31]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_34_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_63_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_63_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_63_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_63_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_64\(2 downto 0),
      DI(0) => \r_Count_reg[23]_64\(0),
      O(3 downto 0) => \r_BCD_Num_reg[31]_27\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_68\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_66_n_0\,
      CO(3 downto 1) => \NLW_r_BCD_Num_reg[31]_i_65_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_reg[31]_i_65_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count_reg[23]_99\(0),
      O(3 downto 2) => \NLW_r_BCD_Num_reg[31]_i_65_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_reg[31]_39\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[23]_100\(1 downto 0)
    );
\r_BCD_Num_reg[31]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_127_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_66_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_66_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_66_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_66_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_97\(2 downto 0),
      DI(0) => \r_BCD_Num[31]_i_138_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[31]_38\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_98\(2 downto 0),
      S(0) => \r_BCD_Num[31]_i_142_n_0\
    );
\r_BCD_Num_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[30]_i_4_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_7_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_7_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_7_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0),
      O(3 downto 0) => \^r_bcd_num_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0)
    );
\r_BCD_Num_reg[31]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_143_n_0\,
      CO(3) => \r_BCD_Num_reg[31]_i_71_n_0\,
      CO(2) => \r_BCD_Num_reg[31]_i_71_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_71_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[31]_i_144_n_0\,
      DI(2) => \r_BCD_Num[31]_i_145_n_0\,
      DI(1) => \r_BCD_Num[31]_i_146_n_0\,
      DI(0) => \r_BCD_Num[31]_i_147_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[31]_i_148_n_0\,
      S(2) => \r_BCD_Num[31]_i_149_n_0\,
      S(1) => \r_BCD_Num[31]_i_150_n_0\,
      S(0) => \r_BCD_Num[31]_i_151_n_0\
    );
\r_BCD_Num_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[31]_i_26_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[31]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[31]_i_9_n_1\,
      CO(1) => \r_BCD_Num_reg[31]_i_9_n_2\,
      CO(0) => \r_BCD_Num_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_BCD_Num[31]_i_27_n_0\,
      DI(1) => \r_BCD_Num[31]_i_28_n_0\,
      DI(0) => \r_BCD_Num[31]_i_29_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[31]_i_30_n_0\,
      S(1) => \r_BCD_Num[31]_i_31_n_0\,
      S(0) => \r_BCD_Num[31]_i_32_n_0\
    );
\r_BCD_Num_reg[5]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_64_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_116_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_116_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_116_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_151_n_0\,
      DI(2) => \r_BCD_Num[5]_i_152_n_0\,
      DI(1) => \r_BCD_Num[12]_i_40_n_0\,
      DI(0) => \r_BCD_Num[12]_i_41_n_0\,
      O(3) => \r_BCD_Num_reg[5]_i_116_n_4\,
      O(2) => \r_BCD_Num_reg[5]_i_116_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_116_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_116_n_7\,
      S(3) => \r_BCD_Num[5]_i_153_n_0\,
      S(2) => \r_BCD_Num[5]_i_154_n_0\,
      S(1) => \r_BCD_Num[5]_i_155_n_0\,
      S(0) => \r_BCD_Num[5]_i_156_n_0\
    );
\r_BCD_Num_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_28_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_12_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_12_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_12_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_29_n_0\,
      DI(2) => \r_BCD_Num[5]_i_30_n_0\,
      DI(1) => \r_BCD_Num[5]_i_31_n_0\,
      DI(0) => \r_BCD_Num[5]_i_32_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[5]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[5]_i_33_n_0\,
      S(2) => \r_BCD_Num[5]_i_34_n_0\,
      S(1) => \r_BCD_Num[5]_i_35_n_0\,
      S(0) => \r_BCD_Num[5]_i_36_n_0\
    );
\r_BCD_Num_reg[5]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[5]_i_138_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_138_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_138_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_138_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_157_n_0\,
      DI(2) => \r_BCD_Num[5]_i_158_n_0\,
      DI(1) => \r_BCD_Num[5]_i_159_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[5]_i_138_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[5]_i_160_n_0\,
      S(2) => \r_BCD_Num[5]_i_161_n_0\,
      S(1) => \r_BCD_Num[5]_i_162_n_0\,
      S(0) => \r_BCD_Num[5]_i_163_n_0\
    );
\r_BCD_Num_reg[5]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_46_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_26_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_26_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_26_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_47_n_0\,
      DI(2) => \r_BCD_Num[5]_i_48_n_0\,
      DI(1) => \r_BCD_Num[5]_i_49_n_0\,
      DI(0) => \r_BCD_Num[5]_i_50_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[5]_1\(3 downto 0),
      S(3) => \r_BCD_Num[5]_i_51_n_0\,
      S(2) => \r_BCD_Num[5]_i_52_n_0\,
      S(1) => \r_BCD_Num[5]_i_53_n_0\,
      S(0) => \r_BCD_Num[5]_i_54_n_0\
    );
\r_BCD_Num_reg[5]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_26_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[5]_i_27_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[5]_i_27_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[5]_i_55_n_0\,
      DI(0) => \r_BCD_Num[5]_i_56_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[5]_i_27_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_reg[5]_2\(2 downto 0),
      S(3) => '0',
      S(2) => \r_BCD_Num[5]_i_57_n_0\,
      S(1) => \r_BCD_Num[5]_i_58_n_0\,
      S(0) => \r_BCD_Num[5]_i_59_n_0\
    );
\r_BCD_Num_reg[5]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_60_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_28_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_28_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_28_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_61_n_0\,
      DI(2) => \r_BCD_Num[5]_i_62_n_0\,
      DI(1) => \r_BCD_Num[5]_i_63_n_0\,
      DI(0) => \r_BCD_Num[5]_i_64_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[5]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[5]_i_65_n_0\,
      S(2) => \r_BCD_Num[5]_i_66_n_0\,
      S(1) => \r_BCD_Num[5]_i_67_n_0\,
      S(0) => \r_BCD_Num[5]_i_68_n_0\
    );
\r_BCD_Num_reg[5]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_78_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_46_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_46_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_46_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_79_n_0\,
      DI(2) => \r_BCD_Num[5]_i_80_n_0\,
      DI(1) => \r_BCD_Num[5]_i_81_n_0\,
      DI(0) => \r_BCD_Num[5]_i_82_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[5]_0\(3 downto 0),
      S(3) => \r_BCD_Num[5]_i_83_n_0\,
      S(2) => \r_BCD_Num[5]_i_84_n_0\,
      S(1) => \r_BCD_Num[5]_i_85_n_0\,
      S(0) => \r_BCD_Num[5]_i_86_n_0\
    );
\r_BCD_Num_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_12_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[5]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[5]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[5]_i_13_n_0\,
      DI(0) => \r_BCD_Num[5]_i_14_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[5]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \r_BCD_Num[5]_i_15_n_0\,
      S(0) => \r_BCD_Num[5]_i_16_n_0\
    );
\r_BCD_Num_reg[5]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_92_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_60_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_60_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_60_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_93_n_0\,
      DI(2) => \r_BCD_Num[5]_i_94_n_0\,
      DI(1) => \r_BCD_Num[5]_i_95_n_0\,
      DI(0) => \r_BCD_Num[5]_i_96_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[5]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[5]_i_97_n_0\,
      S(2) => \r_BCD_Num[5]_i_98_n_0\,
      S(1) => \r_BCD_Num[5]_i_99_n_0\,
      S(0) => \r_BCD_Num[5]_i_100_n_0\
    );
\r_BCD_Num_reg[5]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_8_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_78_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_78_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_78_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_108_n_0\,
      DI(2) => \r_BCD_Num[5]_i_109_n_0\,
      DI(1) => \r_BCD_Num[5]_i_110_n_0\,
      DI(0) => \r_BCD_Num[5]_i_111_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[5]\(3 downto 0),
      S(3) => \r_BCD_Num[5]_i_112_n_0\,
      S(2) => \r_BCD_Num[5]_i_113_n_0\,
      S(1) => \r_BCD_Num[5]_i_114_n_0\,
      S(0) => \r_BCD_Num[5]_i_115_n_0\
    );
\r_BCD_Num_reg[5]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_89_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_87_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_87_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_87_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => w_Alarm_Time_Stamp(21),
      DI(2) => \r_BCD_Num[5]_i_121_n_0\,
      DI(1) => \r_BCD_Num[5]_i_122_n_0\,
      DI(0) => \r_BCD_Num[5]_i_123_n_0\,
      O(3) => \r_BCD_Num_reg[5]_i_87_n_4\,
      O(2) => \r_BCD_Num_reg[5]_i_87_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_87_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_87_n_7\,
      S(3) => \r_BCD_Num[5]_i_124_n_0\,
      S(2) => \r_BCD_Num[5]_i_125_n_0\,
      S(1) => \r_BCD_Num[5]_i_126_n_0\,
      S(0) => \r_BCD_Num[5]_i_127_n_0\
    );
\r_BCD_Num_reg[5]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_116_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_88_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[5]_i_88_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[5]_i_88_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_88_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => w_Alarm_Time_Stamp(23 downto 22),
      DI(0) => \r_BCD_Num[5]_i_128_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[5]_i_88_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[5]_i_88_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_88_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_88_n_7\,
      S(3) => '1',
      S(2) => \r_BCD_Num[5]_i_129_n_0\,
      S(1) => \r_BCD_Num[5]_i_130_n_0\,
      S(0) => \r_BCD_Num[5]_i_131_n_0\
    );
\r_BCD_Num_reg[5]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_154_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_89_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_89_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_89_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_89_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[21]_i_136_n_0\,
      DI(2) => \r_BCD_Num[21]_i_137_n_0\,
      DI(1) => \r_BCD_Num[21]_i_138_n_0\,
      DI(0) => \r_BCD_Num[21]_i_139_n_0\,
      O(3) => \r_BCD_Num_reg[5]_i_89_n_4\,
      O(2) => \r_BCD_Num_reg[5]_i_89_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_89_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_89_n_7\,
      S(3) => \r_BCD_Num[5]_i_132_n_0\,
      S(2) => \r_BCD_Num[5]_i_133_n_0\,
      S(1) => \r_BCD_Num[5]_i_134_n_0\,
      S(0) => \r_BCD_Num[5]_i_135_n_0\
    );
\r_BCD_Num_reg[5]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_87_n_0\,
      CO(3) => \NLW_r_BCD_Num_reg[5]_i_90_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_reg[5]_i_90_n_1\,
      CO(1) => \NLW_r_BCD_Num_reg[5]_i_90_CO_UNCONNECTED\(1),
      CO(0) => \r_BCD_Num_reg[5]_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => w_Alarm_Time_Stamp(23 downto 22),
      O(3 downto 2) => \NLW_r_BCD_Num_reg[5]_i_90_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_reg[5]_i_90_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_90_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_BCD_Num[5]_i_136_n_0\,
      S(0) => \r_BCD_Num[5]_i_137_n_0\
    );
\r_BCD_Num_reg[5]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_138_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_92_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_92_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_92_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_139_n_0\,
      DI(2) => \r_BCD_Num[5]_i_140_n_0\,
      DI(1) => \r_BCD_Num[5]_i_141_n_0\,
      DI(0) => \r_BCD_Num[5]_i_142_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[5]_i_92_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[5]_i_143_n_0\,
      S(2) => \r_BCD_Num[5]_i_144_n_0\,
      S(1) => \r_BCD_Num[5]_i_145_n_0\,
      S(0) => \r_BCD_Num[5]_i_146_n_0\
    );
\r_BCD_Num_reg[6]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_229_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_113_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_113_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_113_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_113_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[1]_1\(3 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_113_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[3]_9\(3 downto 0)
    );
\r_BCD_Num_reg[6]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_238_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_124_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_124_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_124_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_124_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_153_n_0\,
      DI(2) => \r_BCD_Num[9]_i_154_n_0\,
      DI(1) => \r_BCD_Num[9]_i_155_n_0\,
      DI(0) => \r_BCD_Num[9]_i_156_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_124_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_124_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_124_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_124_n_7\,
      S(3) => \r_BCD_Num[6]_i_239_n_0\,
      S(2) => \r_BCD_Num[6]_i_240_n_0\,
      S(1) => \r_BCD_Num[6]_i_241_n_0\,
      S(0) => \r_BCD_Num[6]_i_242_n_0\
    );
\r_BCD_Num_reg[6]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_243_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_127_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_127_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_127_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_162_n_0\,
      DI(2) => \r_BCD_Num[6]_i_244_n_0\,
      DI(1 downto 0) => \^axi_rdata_reg[5]\(1 downto 0),
      O(3) => \r_BCD_Num_reg[6]_i_127_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_127_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[6]_6\(1 downto 0),
      S(3) => \r_BCD_Num[6]_i_245_n_0\,
      S(2) => \r_BCD_Num[6]_i_246_n_0\,
      S(1) => \r_BCD_Num[6]_i_247_n_0\,
      S(0) => \r_BCD_Num[6]_i_248_n_0\
    );
\r_BCD_Num_reg[6]_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_249_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_128_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_128_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_128_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_128_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(12 downto 9),
      O(3) => \r_BCD_Num_reg[6]_i_128_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_128_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[6]_2\(1 downto 0),
      S(3) => \r_BCD_Num[6]_i_250_n_0\,
      S(2) => \r_BCD_Num[6]_i_251_n_0\,
      S(1) => \r_BCD_Num[6]_i_252_n_0\,
      S(0) => \r_BCD_Num[6]_i_253_n_0\
    );
\r_BCD_Num_reg[6]_i_153\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_63_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_153_n_0\,
      CO(2) => \NLW_r_BCD_Num_reg[6]_i_153_CO_UNCONNECTED\(2),
      CO(1) => \r_BCD_Num_reg[6]_i_153_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_153_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => w_Alarm_Time_Stamp(23 downto 21),
      O(3) => \NLW_r_BCD_Num_reg[6]_i_153_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[6]_i_153_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_153_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_153_n_7\,
      S(3) => '1',
      S(2) => \r_BCD_Num[6]_i_254_n_0\,
      S(1) => \r_BCD_Num[6]_i_255_n_0\,
      S(0) => \r_BCD_Num[6]_i_256_n_0\
    );
\r_BCD_Num_reg[6]_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_62_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_154_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_154_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_154_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_154_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[12]_i_30_n_0\,
      DI(2) => \r_BCD_Num[12]_i_31_n_0\,
      DI(1) => \r_BCD_Num[12]_i_32_n_0\,
      DI(0) => \r_BCD_Num[12]_i_33_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_154_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_154_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_154_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_154_n_7\,
      S(3) => \r_BCD_Num[6]_i_257_n_0\,
      S(2) => \r_BCD_Num[6]_i_258_n_0\,
      S(1) => \r_BCD_Num[6]_i_259_n_0\,
      S(0) => \r_BCD_Num[6]_i_260_n_0\
    );
\r_BCD_Num_reg[6]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_53_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_19_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_19_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_19_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_54_n_0\,
      DI(2) => \r_BCD_Num[6]_i_55_n_0\,
      DI(1) => \r_BCD_Num[6]_i_56_n_0\,
      DI(0) => \r_BCD_Num[6]_i_57_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_58_n_0\,
      S(2) => \r_BCD_Num[6]_i_59_n_0\,
      S(1) => \r_BCD_Num[6]_i_60_n_0\,
      S(0) => \r_BCD_Num[6]_i_61_n_0\
    );
\r_BCD_Num_reg[6]_i_229\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_229_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_229_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_229_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_229_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[4]_3\(0),
      DI(2) => \r_BCD_Num[6]_i_326_n_0\,
      DI(1) => \r_BCD_Num[6]_i_327_n_0\,
      DI(0) => \r_BCD_Num[6]_i_328_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_229_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count_reg[0]_1\(0),
      S(2) => \r_BCD_Num[6]_i_330_n_0\,
      S(1) => \r_BCD_Num[6]_i_331_n_0\,
      S(0) => \r_BCD_Num[6]_i_332_n_0\
    );
\r_BCD_Num_reg[6]_i_238\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_333_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_238_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_238_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_238_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_238_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_200_n_0\,
      DI(2) => \r_BCD_Num[9]_i_201_n_0\,
      DI(1) => \r_BCD_Num[9]_i_202_n_0\,
      DI(0) => \r_BCD_Num[9]_i_203_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[6]_4\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_335_n_0\,
      S(2) => \r_BCD_Num[6]_i_336_n_0\,
      S(1) => \r_BCD_Num[6]_i_337_n_0\,
      S(0) => \r_BCD_Num[6]_i_338_n_0\
    );
\r_BCD_Num_reg[6]_i_243\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_243_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_243_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_243_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_243_n_3\,
      CYINIT => '0',
      DI(3) => w_Alarm_Time_Stamp(1),
      DI(2) => \^axi_rdata_reg[0]\(0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \r_BCD_Num_reg[6]_5\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[6]_i_243_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[6]_i_339_n_0\,
      S(2) => \r_BCD_Num[6]_i_340_n_0\,
      S(1) => \r_BCD_Num[6]_i_341_n_0\,
      S(0) => \r_BCD_Num[6]_i_342_n_0\
    );
\r_BCD_Num_reg[6]_i_249\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_343_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_249_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_249_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_249_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_249_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Alarm_Time_Stamp(8 downto 6),
      DI(0) => \^axi_rdata_reg[5]\(3),
      O(3 downto 0) => \r_BCD_Num_reg[6]_1\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_344_n_0\,
      S(2) => \r_BCD_Num[6]_i_345_n_0\,
      S(1) => \r_BCD_Num[6]_i_346_n_0\,
      S(0) => \r_BCD_Num[6]_i_347_n_0\
    );
\r_BCD_Num_reg[6]_i_333\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_333_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_333_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_333_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_333_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_233_n_0\,
      DI(2) => \r_BCD_Num[9]_i_234_n_0\,
      DI(1) => \r_BCD_Num[6]_i_416_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_reg[6]_3\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[6]_i_333_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[6]_i_417_n_0\,
      S(2) => \r_BCD_Num[6]_i_418_n_0\,
      S(1) => \r_BCD_Num[6]_i_419_n_0\,
      S(0) => \r_BCD_Num[6]_i_420_n_0\
    );
\r_BCD_Num_reg[6]_i_334\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_334_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_334_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_334_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_334_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[0]\(0),
      DI(2 downto 0) => B"001",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[6]_i_334_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_BCD_Num_reg[6]\(0),
      S(3) => \r_BCD_Num[6]_i_421_n_0\,
      S(2) => \r_BCD_Num[6]_i_422_n_0\,
      S(1) => \r_BCD_Num[6]_i_423_n_0\,
      S(0) => \r_BCD_Num[6]_i_424_n_0\
    );
\r_BCD_Num_reg[6]_i_343\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_425_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_343_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_343_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_343_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_343_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^axi_rdata_reg[5]\(2 downto 0),
      DI(0) => w_Alarm_Time_Stamp(1),
      O(3) => \^r_bcd_num_reg[6]_0\(0),
      O(2) => \r_BCD_Num_reg[6]_i_343_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_343_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_343_n_7\,
      S(3) => \r_BCD_Num[6]_i_426_n_0\,
      S(2) => \r_BCD_Num[6]_i_427_n_0\,
      S(1) => \r_BCD_Num[6]_i_428_n_0\,
      S(0) => \r_BCD_Num[6]_i_429_n_0\
    );
\r_BCD_Num_reg[6]_i_425\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_425_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_425_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_425_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_425_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[0]\(0),
      DI(2 downto 0) => B"001",
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_425_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_457_n_0\,
      S(2) => \r_BCD_Num[6]_i_458_n_0\,
      S(1) => \r_BCD_Num[6]_i_459_n_0\,
      S(0) => \r_BCD_Num[6]_i_460_n_0\
    );
\r_BCD_Num_reg[6]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_113_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_53_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_53_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_53_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_114_n_0\,
      DI(2) => \r_BCD_Num[6]_i_115_n_0\,
      DI(1 downto 0) => \r_Count_reg[3]_6\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[6]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[6]_i_118_n_0\,
      S(2) => \r_BCD_Num[6]_i_119_n_0\,
      S(1) => \r_BCD_Num[6]_i_120_n_0\,
      S(0) => \r_Count_reg[3]_10\(0)
    );
\r_BCD_Num_reg[6]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_70_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_62_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_62_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_62_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_85_n_0\,
      DI(2) => \r_BCD_Num[9]_i_86_n_0\,
      DI(1) => \r_BCD_Num[9]_i_87_n_0\,
      DI(0) => \r_BCD_Num[9]_i_88_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_62_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_62_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_62_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_62_n_7\,
      S(3) => \r_BCD_Num[6]_i_129_n_0\,
      S(2) => \r_BCD_Num[6]_i_130_n_0\,
      S(1) => \r_BCD_Num[6]_i_131_n_0\,
      S(0) => \r_BCD_Num[6]_i_132_n_0\
    );
\r_BCD_Num_reg[6]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_71_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_63_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_63_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_63_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_63_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(20 downto 17),
      O(3) => \r_BCD_Num_reg[6]_i_63_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_63_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_63_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_63_n_7\,
      S(3) => \r_BCD_Num[6]_i_133_n_0\,
      S(2) => \r_BCD_Num[6]_i_134_n_0\,
      S(1) => \r_BCD_Num[6]_i_135_n_0\,
      S(0) => \r_BCD_Num[6]_i_136_n_0\
    );
\r_BCD_Num_reg[6]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_67_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_64_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_64_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_64_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_64_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_97_n_0\,
      DI(2) => \r_BCD_Num[9]_i_98_n_0\,
      DI(1) => \r_BCD_Num[9]_i_99_n_0\,
      DI(0) => \r_BCD_Num[9]_i_100_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_64_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_64_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_64_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_64_n_7\,
      S(3) => \r_BCD_Num[6]_i_137_n_0\,
      S(2) => \r_BCD_Num[6]_i_138_n_0\,
      S(1) => \r_BCD_Num[6]_i_139_n_0\,
      S(0) => \r_BCD_Num[6]_i_140_n_0\
    );
\r_BCD_Num_reg[6]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_124_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_67_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_67_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_67_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_105_n_0\,
      DI(2) => \r_BCD_Num[9]_i_106_n_0\,
      DI(1) => \r_BCD_Num[9]_i_107_n_0\,
      DI(0) => \r_BCD_Num[9]_i_108_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_67_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_67_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_67_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_67_n_7\,
      S(3) => \r_BCD_Num[6]_i_141_n_0\,
      S(2) => \r_BCD_Num[6]_i_142_n_0\,
      S(1) => \r_BCD_Num[6]_i_143_n_0\,
      S(0) => \r_BCD_Num[6]_i_144_n_0\
    );
\r_BCD_Num_reg[6]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_127_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_70_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_70_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_70_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_113_n_0\,
      DI(2) => \r_BCD_Num[9]_i_114_n_0\,
      DI(1) => \r_BCD_Num[9]_i_115_n_0\,
      DI(0) => \r_BCD_Num[9]_i_116_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_70_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_70_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_70_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_70_n_7\,
      S(3) => \r_BCD_Num[6]_i_145_n_0\,
      S(2) => \r_BCD_Num[6]_i_146_n_0\,
      S(1) => \r_BCD_Num[6]_i_147_n_0\,
      S(0) => \r_BCD_Num[6]_i_148_n_0\
    );
\r_BCD_Num_reg[6]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_128_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_71_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_71_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_71_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_71_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(16 downto 13),
      O(3) => \r_BCD_Num_reg[6]_i_71_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_71_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_71_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_71_n_7\,
      S(3) => \r_BCD_Num[6]_i_149_n_0\,
      S(2) => \r_BCD_Num[6]_i_150_n_0\,
      S(1) => \r_BCD_Num[6]_i_151_n_0\,
      S(0) => \r_BCD_Num[6]_i_152_n_0\
    );
\r_BCD_Num_reg[6]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_19_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_8_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_8_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_8_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_20_n_0\,
      DI(2) => \r_BCD_Num[6]_i_21_n_0\,
      DI(1) => \r_BCD_Num[6]_i_22_n_0\,
      DI(0) => \r_BCD_Num[6]_i_23_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[7]\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[6]_i_8_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[6]_i_24_n_0\,
      S(2) => \r_BCD_Num[6]_i_25_n_0\,
      S(1) => \r_BCD_Num[6]_i_26_n_0\,
      S(0) => \r_BCD_Num[6]_i_27_n_0\
    );
\r_BCD_Num_reg[9]_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_173_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_125_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_125_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_125_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_125_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_174_n_0\,
      DI(2) => \r_BCD_Num[9]_i_175_n_0\,
      DI(1) => \r_BCD_Num[9]_i_176_n_0\,
      DI(0) => \r_BCD_Num[9]_i_177_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_125_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_178_n_0\,
      S(2) => \r_BCD_Num[9]_i_179_n_0\,
      S(1) => \r_BCD_Num[9]_i_180_n_0\,
      S(0) => \r_BCD_Num[9]_i_181_n_0\
    );
\r_BCD_Num_reg[9]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[9]_i_143_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_143_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_143_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_143_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[4]_1\(0),
      DI(2) => \r_BCD_Num[9]_i_192_n_0\,
      DI(1) => \r_BCD_Num[9]_i_193_n_0\,
      DI(0) => \r_BCD_Num[9]_i_194_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_143_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_195_n_0\,
      S(2) => \r_Count_reg[4]_2\(0),
      S(1) => \r_BCD_Num[9]_i_197_n_0\,
      S(0) => \r_BCD_Num[9]_i_198_n_0\
    );
\r_BCD_Num_reg[9]_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_199_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_152_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_152_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_152_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_152_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_200_n_0\,
      DI(2) => \r_BCD_Num[9]_i_201_n_0\,
      DI(1) => \r_BCD_Num[9]_i_202_n_0\,
      DI(0) => \r_BCD_Num[9]_i_203_n_0\,
      O(3 downto 0) => \r_BCD_Num_reg[9]_5\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_204_n_0\,
      S(2) => \r_BCD_Num[9]_i_205_n_0\,
      S(1) => \r_BCD_Num[9]_i_206_n_0\,
      S(0) => \r_BCD_Num[9]_i_207_n_0\
    );
\r_BCD_Num_reg[9]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_51_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_16_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_16_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_16_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_52_n_0\,
      DI(2) => \r_BCD_Num[9]_i_53_n_0\,
      DI(1) => \r_BCD_Num[9]_i_54_n_0\,
      DI(0) => \r_BCD_Num[9]_i_55_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_56_n_0\,
      S(2) => \r_BCD_Num[9]_i_57_n_0\,
      S(1) => \r_BCD_Num[9]_i_58_n_0\,
      S(0) => \r_BCD_Num[9]_i_59_n_0\
    );
\r_BCD_Num_reg[9]_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[9]_i_161_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_161_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_161_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_161_n_3\,
      CYINIT => '0',
      DI(3) => w_Alarm_Time_Stamp(1),
      DI(2) => \^axi_rdata_reg[0]\(0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_reg[9]_2\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[9]_i_161_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[9]_i_208_n_0\,
      S(2) => \r_BCD_Num[9]_i_209_n_0\,
      S(1) => \r_BCD_Num[9]_i_210_n_0\,
      S(0) => \r_BCD_Num[9]_i_211_n_0\
    );
\r_BCD_Num_reg[9]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_212_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_168_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_168_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_168_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_168_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Alarm_Time_Stamp(8 downto 6),
      DI(0) => \^axi_rdata_reg[5]\(3),
      O(3 downto 1) => \^r_bcd_num_reg[9]_3\(2 downto 0),
      O(0) => \r_BCD_Num_reg[9]_i_168_n_7\,
      S(3) => \r_BCD_Num[9]_i_213_n_0\,
      S(2) => \r_BCD_Num[9]_i_214_n_0\,
      S(1) => \r_BCD_Num[9]_i_215_n_0\,
      S(0) => \r_BCD_Num[9]_i_216_n_0\
    );
\r_BCD_Num_reg[9]_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_217_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_173_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_173_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_173_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_173_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_218_n_0\,
      DI(2) => \r_BCD_Num[9]_i_219_n_0\,
      DI(1) => \r_BCD_Num[9]_i_220_n_0\,
      DI(0) => \r_BCD_Num[9]_i_221_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_173_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_222_n_0\,
      S(2) => \r_BCD_Num[9]_i_223_n_0\,
      S(1) => \r_BCD_Num[9]_i_224_n_0\,
      S(0) => \r_BCD_Num[9]_i_225_n_0\
    );
\r_BCD_Num_reg[9]_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[9]_i_199_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_199_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_199_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_199_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_233_n_0\,
      DI(2) => \r_BCD_Num[9]_i_234_n_0\,
      DI(1) => \r_BCD_Num[9]_i_235_n_0\,
      DI(0) => '0',
      O(3) => \^r_bcd_num_reg[9]_0\(2),
      O(2) => \r_BCD_Num_reg[9]_i_199_n_5\,
      O(1 downto 0) => \^r_bcd_num_reg[9]_0\(1 downto 0),
      S(3) => \r_BCD_Num[9]_i_236_n_0\,
      S(2) => \r_BCD_Num[9]_i_237_n_0\,
      S(1) => \r_BCD_Num[9]_i_238_n_0\,
      S(0) => \r_BCD_Num[9]_i_239_n_0\
    );
\r_BCD_Num_reg[9]_i_212\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_334_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_212_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_212_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_212_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_212_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^axi_rdata_reg[5]\(2 downto 0),
      DI(0) => w_Alarm_Time_Stamp(1),
      O(3 downto 2) => \^r_bcd_num_reg[9]_1\(1 downto 0),
      O(1) => \r_BCD_Num_reg[9]_i_212_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_212_n_7\,
      S(3) => \r_BCD_Num[9]_i_240_n_0\,
      S(2) => \r_BCD_Num[9]_i_241_n_0\,
      S(1) => \r_BCD_Num[9]_i_242_n_0\,
      S(0) => \r_BCD_Num[9]_i_243_n_0\
    );
\r_BCD_Num_reg[9]_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[9]_i_217_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_217_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_217_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_217_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_244_n_0\,
      DI(2) => \r_BCD_Num[9]_i_245_n_0\,
      DI(1) => \r_BCD_Num[9]_i_246_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_217_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_247_n_0\,
      S(2) => \r_BCD_Num[9]_i_248_n_0\,
      S(1) => \r_BCD_Num[9]_i_249_n_0\,
      S(0) => \r_BCD_Num[9]_i_250_n_0\
    );
\r_BCD_Num_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_7_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_3_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_3_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_3_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_8_n_0\,
      DI(2) => \r_BCD_Num[9]_i_9_n_0\,
      DI(1) => \r_BCD_Num[9]_i_10_n_0\,
      DI(0) => \r_BCD_Num[9]_i_11_n_0\,
      O(3 downto 1) => \^r_bcd_num_reg[12]\(2 downto 0),
      O(0) => \NLW_r_BCD_Num_reg[9]_i_3_O_UNCONNECTED\(0),
      S(3) => \r_BCD_Num[9]_i_12_n_0\,
      S(2) => \r_BCD_Num[9]_i_13_n_0\,
      S(1) => \r_BCD_Num[9]_i_14_n_0\,
      S(0) => \r_BCD_Num[9]_i_15_n_0\
    );
\r_BCD_Num_reg[9]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_69_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_31_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_31_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_31_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_70_n_0\,
      DI(2) => \r_BCD_Num[9]_i_71_n_0\,
      DI(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_74_n_0\,
      S(2) => \r_BCD_Num[9]_i_75_n_0\,
      S(1) => \r_BCD_Num[9]_i_76_n_0\,
      S(0) => \r_Count_reg[3]_8\(0)
    );
\r_BCD_Num_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_16_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[9]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[9]_i_4_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[9]_i_17_n_0\,
      DI(0) => \r_BCD_Num[9]_i_18_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \r_BCD_Num[9]_i_19_n_0\,
      S(0) => \r_BCD_Num[9]_i_20_n_0\
    );
\r_BCD_Num_reg[9]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_48_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_40_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_40_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_40_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_85_n_0\,
      DI(2) => \r_BCD_Num[9]_i_86_n_0\,
      DI(1) => \r_BCD_Num[9]_i_87_n_0\,
      DI(0) => \r_BCD_Num[9]_i_88_n_0\,
      O(3) => \r_BCD_Num_reg[9]_i_40_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_40_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_40_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_40_n_7\,
      S(3) => \r_BCD_Num[9]_i_89_n_0\,
      S(2) => \r_BCD_Num[9]_i_90_n_0\,
      S(1) => \r_BCD_Num[9]_i_91_n_0\,
      S(0) => \r_BCD_Num[9]_i_92_n_0\
    );
\r_BCD_Num_reg[9]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_49_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_41_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_41_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_41_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(20 downto 17),
      O(3) => \r_BCD_Num_reg[9]_i_41_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_41_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_41_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_41_n_7\,
      S(3) => \r_BCD_Num[9]_i_93_n_0\,
      S(2) => \r_BCD_Num[9]_i_94_n_0\,
      S(1) => \r_BCD_Num[9]_i_95_n_0\,
      S(0) => \r_BCD_Num[9]_i_96_n_0\
    );
\r_BCD_Num_reg[9]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_45_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_42_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_42_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_42_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_97_n_0\,
      DI(2) => \r_BCD_Num[9]_i_98_n_0\,
      DI(1) => \r_BCD_Num[9]_i_99_n_0\,
      DI(0) => \r_BCD_Num[9]_i_100_n_0\,
      O(3) => \r_BCD_Num_reg[9]_i_42_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_42_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_42_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_42_n_7\,
      S(3) => \r_BCD_Num[9]_i_101_n_0\,
      S(2) => \r_BCD_Num[9]_i_102_n_0\,
      S(1) => \r_BCD_Num[9]_i_103_n_0\,
      S(0) => \r_BCD_Num[9]_i_104_n_0\
    );
\r_BCD_Num_reg[9]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_80_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_45_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_45_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_45_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_105_n_0\,
      DI(2) => \r_BCD_Num[9]_i_106_n_0\,
      DI(1) => \r_BCD_Num[9]_i_107_n_0\,
      DI(0) => \r_BCD_Num[9]_i_108_n_0\,
      O(3) => \r_BCD_Num_reg[9]_i_45_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_45_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_45_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_45_n_7\,
      S(3) => \r_BCD_Num[9]_i_109_n_0\,
      S(2) => \r_BCD_Num[9]_i_110_n_0\,
      S(1) => \r_BCD_Num[9]_i_111_n_0\,
      S(0) => \r_BCD_Num[9]_i_112_n_0\
    );
\r_BCD_Num_reg[9]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_83_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_48_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_48_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_48_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_113_n_0\,
      DI(2) => \r_BCD_Num[9]_i_114_n_0\,
      DI(1) => \r_BCD_Num[9]_i_115_n_0\,
      DI(0) => \r_BCD_Num[9]_i_116_n_0\,
      O(3) => \r_BCD_Num_reg[9]_i_48_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_48_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_48_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_48_n_7\,
      S(3) => \r_BCD_Num[9]_i_117_n_0\,
      S(2) => \r_BCD_Num[9]_i_118_n_0\,
      S(1) => \r_BCD_Num[9]_i_119_n_0\,
      S(0) => \r_BCD_Num[9]_i_120_n_0\
    );
\r_BCD_Num_reg[9]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_84_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_49_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_49_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_49_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(16 downto 13),
      O(3) => \r_BCD_Num_reg[9]_i_49_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_49_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_49_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_49_n_7\,
      S(3) => \r_BCD_Num[9]_i_121_n_0\,
      S(2) => \r_BCD_Num[9]_i_122_n_0\,
      S(1) => \r_BCD_Num[9]_i_123_n_0\,
      S(0) => \r_BCD_Num[9]_i_124_n_0\
    );
\r_BCD_Num_reg[9]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_125_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_51_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_51_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_51_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_126_n_0\,
      DI(2) => \r_BCD_Num[9]_i_127_n_0\,
      DI(1) => \r_BCD_Num[9]_i_128_n_0\,
      DI(0) => \r_BCD_Num[9]_i_129_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_130_n_0\,
      S(2) => \r_BCD_Num[9]_i_131_n_0\,
      S(1) => \r_BCD_Num[9]_i_132_n_0\,
      S(0) => \r_BCD_Num[9]_i_133_n_0\
    );
\r_BCD_Num_reg[9]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_143_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_69_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_69_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_69_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_69_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[1]_0\(2 downto 0),
      DI(0) => \r_BCD_Num[9]_i_147_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[3]_7\(2 downto 0),
      S(0) => \r_BCD_Num[9]_i_151_n_0\
    );
\r_BCD_Num_reg[9]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_31_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_7_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_7_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_7_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_32_n_0\,
      DI(2) => \r_BCD_Num[9]_i_33_n_0\,
      DI(1) => \r_BCD_Num[9]_i_34_n_0\,
      DI(0) => \r_BCD_Num[9]_i_35_n_0\,
      O(3 downto 0) => \NLW_r_BCD_Num_reg[9]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[9]_i_36_n_0\,
      S(2) => \r_BCD_Num[9]_i_37_n_0\,
      S(1) => \r_BCD_Num[9]_i_38_n_0\,
      S(0) => \r_BCD_Num[9]_i_39_n_0\
    );
\r_BCD_Num_reg[9]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_152_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_80_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_80_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_80_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_153_n_0\,
      DI(2) => \r_BCD_Num[9]_i_154_n_0\,
      DI(1) => \r_BCD_Num[9]_i_155_n_0\,
      DI(0) => \r_BCD_Num[9]_i_156_n_0\,
      O(3) => \r_BCD_Num_reg[9]_i_80_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_80_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_80_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_80_n_7\,
      S(3) => \r_BCD_Num[9]_i_157_n_0\,
      S(2) => \r_BCD_Num[9]_i_158_n_0\,
      S(1) => \r_BCD_Num[9]_i_159_n_0\,
      S(0) => \r_BCD_Num[9]_i_160_n_0\
    );
\r_BCD_Num_reg[9]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_161_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_83_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_83_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_83_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_162_n_0\,
      DI(2) => \r_BCD_Num[9]_i_163_n_0\,
      DI(1 downto 0) => \^axi_rdata_reg[5]\(1 downto 0),
      O(3) => \r_BCD_Num_reg[9]_i_83_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_83_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[9]_6\(1 downto 0),
      S(3) => \r_BCD_Num[9]_i_164_n_0\,
      S(2) => \r_BCD_Num[9]_i_165_n_0\,
      S(1) => \r_BCD_Num[9]_i_166_n_0\,
      S(0) => \r_BCD_Num[9]_i_167_n_0\
    );
\r_BCD_Num_reg[9]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_168_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_84_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_84_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_84_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(12 downto 9),
      O(3) => \r_BCD_Num_reg[9]_i_84_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_84_n_5\,
      O(1 downto 0) => \r_BCD_Num_reg[9]_4\(1 downto 0),
      S(3) => \r_BCD_Num[9]_i_169_n_0\,
      S(2) => \r_BCD_Num[9]_i_170_n_0\,
      S(1) => \r_BCD_Num[9]_i_171_n_0\,
      S(0) => \r_BCD_Num[9]_i_172_n_0\
    );
\r_Count[11]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EAE"
    )
        port map (
      I0 => p_1_out0(7),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => w_Alarm_Time_Stamp(9),
      O => \r_Count[11]_i_10__0_n_0\
    );
\r_Count[11]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(11),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg(1),
      O => \r_Count[11]_i_14__0_n_0\
    );
\r_Count[11]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => r_Count2(9),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(3),
      O => p_3_in(9)
    );
\r_Count[11]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => r_Seconds_2nd_Digit_Inc_reg(3),
      O => \r_Count[11]_i_22__0_n_0\
    );
\r_Count[11]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(8),
      I1 => r_Seconds_2nd_Digit_Inc_reg(2),
      O => \r_Count[11]_i_23__0_n_0\
    );
\r_Count[11]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(7),
      I1 => r_Seconds_2nd_Digit_Inc_reg(1),
      O => \r_Count[11]_i_24__0_n_0\
    );
\r_Count[11]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(6),
      I1 => r_Seconds_2nd_Digit_Inc_reg(0),
      O => \r_Count[11]_i_25__0_n_0\
    );
\r_Count[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA0AC0CAFFCFFA"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg(0),
      I1 => r_Count2(10),
      I2 => \^r_count_reg[15]_0\,
      I3 => p_1_out0(8),
      I4 => w_Alarm_Time_Stamp(10),
      I5 => \r_Count[11]_i_10__0_n_0\,
      O => \r_Count[11]_i_2__0_n_0\
    );
\r_Count[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A96A5695A69"
    )
        port map (
      I0 => \r_Count[11]_i_10__0_n_0\,
      I1 => w_Alarm_Time_Stamp(10),
      I2 => p_1_out0(8),
      I3 => \^r_count_reg[15]_0\,
      I4 => r_Count2(10),
      I5 => r_Seconds_1st_Digit_Inc_reg(0),
      O => \r_Count[11]_i_3__0_n_0\
    );
\r_Count[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC33339633CCCC"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => p_1_out0(7),
      I2 => r_Seconds_2nd_Digit_Inc_reg(3),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \^co\(0),
      I5 => r_Count2(9),
      O => \r_Count[11]_i_4__0_n_0\
    );
\r_Count[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000EAEAEA2A"
    )
        port map (
      I0 => r_Count2(7),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(1),
      I4 => w_Alarm_Time_Stamp(7),
      I5 => p_1_out0(5),
      O => \r_Count[11]_i_5__0_n_0\
    );
\r_Count[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[11]_i_2__0_n_0\,
      I1 => \r_Count[15]_i_18__0_n_0\,
      I2 => \r_Count[11]_i_14__0_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => w_Alarm_Time_Stamp(10),
      I5 => p_1_out0(8),
      O => \r_Count[11]_i_6__0_n_0\
    );
\r_Count[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66A6A6AA66AA66A"
    )
        port map (
      I0 => \r_Count[11]_i_3__0_n_0\,
      I1 => p_3_in(9),
      I2 => p_1_out0(7),
      I3 => \^co\(0),
      I4 => w_Alarm_Time_Stamp(9),
      I5 => \r_Count_reg[22]_0\(0),
      O => \r_Count[11]_i_7__0_n_0\
    );
\r_Count[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A565A6AAAA65A6"
    )
        port map (
      I0 => \r_Count[11]_i_4__0_n_0\,
      I1 => w_Alarm_Time_Stamp(8),
      I2 => p_1_out0(6),
      I3 => r_Seconds_2nd_Digit_Inc_reg(2),
      I4 => \^r_count_reg[15]_0\,
      I5 => r_Count2(8),
      O => \r_Count[11]_i_8__0_n_0\
    );
\r_Count[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A65656A959A9A95"
    )
        port map (
      I0 => \r_Count[11]_i_5__0_n_0\,
      I1 => r_Count2(8),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Seconds_2nd_Digit_Inc_reg(2),
      I4 => w_Alarm_Time_Stamp(8),
      I5 => p_1_out0(6),
      O => \r_Count[11]_i_9__0_n_0\
    );
\r_Count[15]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => p_1_out0(11),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => w_Alarm_Time_Stamp(13),
      I3 => \^co\(0),
      O => \r_Count[15]_i_12__0_n_0\
    );
\r_Count[15]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => p_1_out0(11),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => w_Alarm_Time_Stamp(13),
      I3 => \^co\(0),
      O => \r_Count[15]_i_14__0_n_0\
    );
\r_Count[15]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => p_1_out0(9),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => w_Alarm_Time_Stamp(11),
      I3 => \^co\(0),
      O => \r_Count[15]_i_17__0_n_0\
    );
\r_Count[15]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => p_1_out0(9),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => w_Alarm_Time_Stamp(11),
      I3 => \^co\(0),
      O => \r_Count[15]_i_18__0_n_0\
    );
\r_Count[15]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => p_1_out0(13),
      I2 => \^co\(0),
      I3 => \r_Count_reg[22]_0\(0),
      O => \r_Count[15]_i_19__0_n_0\
    );
\r_Count[15]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCC93336CCC6333"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => p_1_out0(12),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      I4 => r_Count2(14),
      I5 => r_Seconds_1st_Digit_Inc_reg_0(0),
      O => \r_Count[15]_i_20__0_n_0\
    );
\r_Count[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(13),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg(3),
      O => \r_Count[15]_i_21_n_0\
    );
\r_Count[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCC93336CCC6333"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => p_1_out0(10),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      I4 => r_Count2(12),
      I5 => r_Seconds_1st_Digit_Inc_reg(2),
      O => \r_Count[15]_i_22_n_0\
    );
\r_Count[15]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(3),
      O => \r_Count[15]_i_28_n_0\
    );
\r_Count[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(2),
      O => \r_Count[15]_i_29_n_0\
    );
\r_Count[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFA00CA0AC0"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I1 => r_Count2(14),
      I2 => \^r_count_reg[15]_0\,
      I3 => p_1_out0(12),
      I4 => w_Alarm_Time_Stamp(14),
      I5 => \r_Count[15]_i_12__0_n_0\,
      O => \r_Count[15]_i_2__0_n_0\
    );
\r_Count[15]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(1),
      O => \r_Count[15]_i_30_n_0\
    );
\r_Count[15]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(14),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(0),
      O => \r_Count[15]_i_31__0_n_0\
    );
\r_Count[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF00EF45550045"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => w_Alarm_Time_Stamp(12),
      I2 => p_1_out0(10),
      I3 => \r_Count[15]_i_14__0_n_0\,
      I4 => r_Seconds_1st_Digit_Inc_reg(3),
      I5 => r_Count2(13),
      O => \r_Count[15]_i_3__0_n_0\
    );
\r_Count[15]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(13),
      I1 => r_Seconds_1st_Digit_Inc_reg(3),
      O => \r_Count[15]_i_43_n_0\
    );
\r_Count[15]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => r_Seconds_1st_Digit_Inc_reg(2),
      O => \r_Count[15]_i_44_n_0\
    );
\r_Count[15]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(11),
      I1 => r_Seconds_1st_Digit_Inc_reg(1),
      O => \r_Count[15]_i_45_n_0\
    );
\r_Count[15]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => r_Seconds_1st_Digit_Inc_reg(0),
      O => \r_Count[15]_i_46_n_0\
    );
\r_Count[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCFFA00CA0AC0"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg(2),
      I1 => r_Count2(12),
      I2 => \^r_count_reg[15]_0\,
      I3 => p_1_out0(10),
      I4 => w_Alarm_Time_Stamp(12),
      I5 => \r_Count[15]_i_17__0_n_0\,
      O => \r_Count[15]_i_4__0_n_0\
    );
\r_Count[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF00EF45550045"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => w_Alarm_Time_Stamp(10),
      I2 => p_1_out0(8),
      I3 => \r_Count[15]_i_18__0_n_0\,
      I4 => r_Seconds_1st_Digit_Inc_reg(1),
      I5 => r_Count2(11),
      O => \r_Count[15]_i_5__0_n_0\
    );
\r_Count[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[15]_i_2__0_n_0\,
      I1 => \r_Count[15]_i_19__0_n_0\,
      I2 => \r_Count[19]_i_16_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => w_Alarm_Time_Stamp(14),
      I5 => p_1_out0(12),
      O => \r_Count[15]_i_6__0_n_0\
    );
\r_Count[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966666669696969"
    )
        port map (
      I0 => \r_Count[15]_i_3__0_n_0\,
      I1 => \r_Count[15]_i_20__0_n_0\,
      I2 => p_1_out0(11),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => w_Alarm_Time_Stamp(13),
      I5 => \^co\(0),
      O => \r_Count[15]_i_7__0_n_0\
    );
\r_Count[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[15]_i_4__0_n_0\,
      I1 => \r_Count[15]_i_14__0_n_0\,
      I2 => \r_Count[15]_i_21_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => w_Alarm_Time_Stamp(12),
      I5 => p_1_out0(10),
      O => \r_Count[15]_i_8__0_n_0\
    );
\r_Count[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966666669696969"
    )
        port map (
      I0 => \r_Count[15]_i_5__0_n_0\,
      I1 => \r_Count[15]_i_22_n_0\,
      I2 => p_1_out0(9),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => w_Alarm_Time_Stamp(11),
      I5 => \^co\(0),
      O => \r_Count[15]_i_9__0_n_0\
    );
\r_Count[19]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CAAFFFF3C550000"
    )
        port map (
      I0 => p_1_out0(16),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => r_Seconds_1st_Digit_Inc_reg_1(0),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \^co\(0),
      I5 => r_Count2(18),
      O => \r_Count[19]_i_11__0_n_0\
    );
\r_Count[19]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^co\(0),
      I1 => \r_Count_reg[22]_0\(0),
      O => \^r_count_reg[15]_0\
    );
\r_Count[19]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(17),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(3),
      O => \r_Count[19]_i_14__0_n_0\
    );
\r_Count[19]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(16),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(2),
      O => \r_Count[19]_i_15__0_n_0\
    );
\r_Count[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(15),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(1),
      O => \r_Count[19]_i_16_n_0\
    );
\r_Count[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \r_Count_reg[22]_0\(0),
      I1 => \^co\(0),
      I2 => w_Alarm_Time_Stamp(17),
      I3 => p_1_out0(15),
      O => \r_Count[19]_i_17_n_0\
    );
\r_Count[19]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => p_1_out0(15),
      I2 => \^co\(0),
      I3 => \r_Count_reg[22]_0\(0),
      O => \r_Count[19]_i_18__0_n_0\
    );
\r_Count[19]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => p_1_out0(14),
      I2 => \^co\(0),
      I3 => \r_Count_reg[22]_0\(0),
      O => \r_Count[19]_i_19__0_n_0\
    );
\r_Count[19]_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => r_Count2(23),
      I1 => p_1_out0(20),
      I2 => r_Count2(22),
      O => \r_Count_reg[3]_3\(2)
    );
\r_Count[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_1_out0(19),
      I1 => r_Count2(21),
      I2 => p_1_out0(18),
      I3 => r_Count2(20),
      O => \r_Count_reg[3]_3\(1)
    );
\r_Count[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_1_out0(17),
      I1 => r_Count2(19),
      I2 => p_1_out0(16),
      I3 => r_Count2(18),
      O => \r_Count_reg[3]_3\(0)
    );
\r_Count[19]_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => r_Count2(23),
      I1 => r_Count2(22),
      I2 => p_1_out0(20),
      O => \r_Count_reg[3]_2\(2)
    );
\r_Count[19]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(21),
      I1 => p_1_out0(19),
      I2 => r_Count2(20),
      I3 => p_1_out0(18),
      O => \r_Count_reg[3]_2\(1)
    );
\r_Count[19]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(19),
      I1 => p_1_out0(17),
      I2 => r_Count2(18),
      I3 => p_1_out0(16),
      O => \r_Count_reg[3]_2\(0)
    );
\r_Count[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3BB888800008088"
    )
        port map (
      I0 => \r_Count_reg[22]_0\(0),
      I1 => \^co\(0),
      I2 => w_Alarm_Time_Stamp(17),
      I3 => p_1_out0(15),
      I4 => p_1_out0(16),
      I5 => \r_Count[19]_i_11__0_n_0\,
      O => \r_Count[19]_i_2__0_n_0\
    );
\r_Count[19]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_1_out0(15),
      I1 => r_Count2(17),
      I2 => p_1_out0(14),
      I3 => r_Count2(16),
      O => \r_Count_reg[3]_1\(3)
    );
\r_Count[19]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_1_out0(13),
      I1 => r_Count2(15),
      I2 => p_1_out0(12),
      I3 => r_Count2(14),
      O => \r_Count_reg[3]_1\(2)
    );
\r_Count[19]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_1_out0(11),
      I1 => r_Count2(13),
      I2 => p_1_out0(10),
      I3 => r_Count2(12),
      O => \r_Count_reg[3]_1\(1)
    );
\r_Count[19]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_1_out0(9),
      I1 => r_Count2(11),
      I2 => p_1_out0(8),
      I3 => r_Count2(10),
      O => \r_Count_reg[3]_1\(0)
    );
\r_Count[19]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(17),
      I1 => p_1_out0(15),
      I2 => r_Count2(16),
      I3 => p_1_out0(14),
      O => \r_Count_reg[3]_0\(3)
    );
\r_Count[19]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(15),
      I1 => p_1_out0(13),
      I2 => r_Count2(14),
      I3 => p_1_out0(12),
      O => \r_Count_reg[3]_0\(2)
    );
\r_Count[19]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(13),
      I1 => p_1_out0(11),
      I2 => r_Count2(12),
      I3 => p_1_out0(10),
      O => \r_Count_reg[3]_0\(1)
    );
\r_Count[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045450045FF55EF"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => w_Alarm_Time_Stamp(16),
      I2 => p_1_out0(14),
      I3 => p_1_out0(15),
      I4 => w_Alarm_Time_Stamp(17),
      I5 => \r_Count[19]_i_14__0_n_0\,
      O => \r_Count[19]_i_3__0_n_0\
    );
\r_Count[19]_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(11),
      I1 => p_1_out0(9),
      I2 => r_Count2(10),
      I3 => p_1_out0(8),
      O => \r_Count_reg[3]_0\(0)
    );
\r_Count[19]_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_1_out0(7),
      I1 => r_Count2(9),
      I2 => p_1_out0(6),
      I3 => r_Count2(8),
      O => DI(1)
    );
\r_Count[19]_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_1_out0(5),
      I1 => r_Count2(7),
      I2 => p_1_out0(4),
      I3 => r_Count2(6),
      O => DI(0)
    );
\r_Count[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045450045FF55EF"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => w_Alarm_Time_Stamp(15),
      I2 => p_1_out0(13),
      I3 => p_1_out0(14),
      I4 => w_Alarm_Time_Stamp(16),
      I5 => \r_Count[19]_i_15__0_n_0\,
      O => \r_Count[19]_i_4__0_n_0\
    );
\r_Count[19]_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(9),
      I1 => p_1_out0(7),
      I2 => r_Count2(8),
      I3 => p_1_out0(6),
      O => S(1)
    );
\r_Count[19]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Count2(7),
      I1 => p_1_out0(5),
      I2 => r_Count2(6),
      I3 => p_1_out0(4),
      O => S(0)
    );
\r_Count[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045450045FF55EF"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => w_Alarm_Time_Stamp(14),
      I2 => p_1_out0(12),
      I3 => p_1_out0(13),
      I4 => w_Alarm_Time_Stamp(15),
      I5 => \r_Count[19]_i_16_n_0\,
      O => \r_Count[19]_i_5__0_n_0\
    );
\r_Count[19]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \r_Count[19]_i_2__0_n_0\,
      I1 => \r_Count[23]_i_11__0_n_0\,
      I2 => p_1_out0(16),
      I3 => \^co\(0),
      O => \r_Count[19]_i_6__0_n_0\
    );
\r_Count[19]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A66659965999A66"
    )
        port map (
      I0 => \r_Count[19]_i_3__0_n_0\,
      I1 => p_1_out0(16),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      I4 => \r_Count[19]_i_11__0_n_0\,
      I5 => \r_Count[19]_i_17_n_0\,
      O => \r_Count[19]_i_7__0_n_0\
    );
\r_Count[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[19]_i_4__0_n_0\,
      I1 => \r_Count[19]_i_18__0_n_0\,
      I2 => \r_Count[19]_i_14__0_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => w_Alarm_Time_Stamp(16),
      I5 => p_1_out0(14),
      O => \r_Count[19]_i_8__0_n_0\
    );
\r_Count[19]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696699669"
    )
        port map (
      I0 => \r_Count[19]_i_5__0_n_0\,
      I1 => \r_Count[19]_i_19__0_n_0\,
      I2 => \r_Count[19]_i_15__0_n_0\,
      I3 => \^r_count_reg[15]_0\,
      I4 => w_Alarm_Time_Stamp(15),
      I5 => p_1_out0(13),
      O => \r_Count[19]_i_9__0_n_0\
    );
\r_Count[23]_i_100__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90F9F9F9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(15),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I2 => p_1_out0(13),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I4 => w_Alarm_Time_Stamp(14),
      O => \r_Count[23]_i_100__0_n_0\
    );
\r_Count[23]_i_101__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \r_Count[23]_i_97__0_n_0\,
      I1 => \r_Count[23]_i_142__0_n_0\,
      I2 => p_1_out0(16),
      I3 => w_Alarm_Time_Stamp(18),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(0),
      O => \r_Count[23]_i_101__0_n_0\
    );
\r_Count[23]_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \r_Count[23]_i_98_n_0\,
      I1 => r_Seconds_1st_Digit_Inc_reg_1(0),
      I2 => w_Alarm_Time_Stamp(18),
      I3 => p_1_out0(16),
      I4 => r_Seconds_1st_Digit_Inc_reg_0(3),
      I5 => w_Alarm_Time_Stamp(17),
      O => \r_Count[23]_i_102__0_n_0\
    );
\r_Count[23]_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_99_n_0\,
      I1 => p_1_out0(15),
      I2 => w_Alarm_Time_Stamp(17),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(3),
      I4 => r_Seconds_1st_Digit_Inc_reg_0(2),
      I5 => w_Alarm_Time_Stamp(16),
      O => \r_Count[23]_i_103__0_n_0\
    );
\r_Count[23]_i_104__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_100__0_n_0\,
      I1 => p_1_out0(14),
      I2 => w_Alarm_Time_Stamp(16),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(2),
      I4 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I5 => w_Alarm_Time_Stamp(15),
      O => \r_Count[23]_i_104__0_n_0\
    );
\r_Count[23]_i_105__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_2(0),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => p_1_out0(20),
      O => \r_Count[23]_i_105__0_n_0\
    );
\r_Count[23]_i_106__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(3),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => p_1_out0(19),
      O => \r_Count[23]_i_106__0_n_0\
    );
\r_Count[23]_i_107__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(2),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => p_1_out0(18),
      O => \r_Count[23]_i_107__0_n_0\
    );
\r_Count[23]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14F5B4FF00B4B4FF"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => w_Alarm_Time_Stamp(20),
      I2 => p_1_out0(18),
      I3 => \r_Count[23]_i_26_n_0\,
      I4 => p_1_out0(17),
      I5 => w_Alarm_Time_Stamp(19),
      O => \r_Count[23]_i_10__0_n_0\
    );
\r_Count[23]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC5A33A533A5CC5A"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(1),
      I1 => r_Count2(19),
      I2 => w_Alarm_Time_Stamp(19),
      I3 => \^r_count_reg[15]_0\,
      I4 => p_1_out0(17),
      I5 => \r_Count[23]_i_23__0_n_0\,
      O => \r_Count[23]_i_11__0_n_0\
    );
\r_Count[23]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282EB82EB82EBEB"
    )
        port map (
      I0 => p_1_out0(12),
      I1 => w_Alarm_Time_Stamp(14),
      I2 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I3 => p_1_out0(11),
      I4 => w_Alarm_Time_Stamp(13),
      I5 => r_Seconds_1st_Digit_Inc_reg(3),
      O => \r_Count[23]_i_134_n_0\
    );
\r_Count[23]_i_135__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E718E71718E"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg(3),
      I1 => w_Alarm_Time_Stamp(13),
      I2 => p_1_out0(11),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I4 => w_Alarm_Time_Stamp(14),
      I5 => p_1_out0(12),
      O => \r_Count[23]_i_135__0_n_0\
    );
\r_Count[23]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090F990F990F9F9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(12),
      I1 => r_Seconds_1st_Digit_Inc_reg(2),
      I2 => p_1_out0(10),
      I3 => p_1_out0(9),
      I4 => w_Alarm_Time_Stamp(11),
      I5 => r_Seconds_1st_Digit_Inc_reg(1),
      O => \r_Count[23]_i_136_n_0\
    );
\r_Count[23]_i_137__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E718E71718E"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg(1),
      I1 => w_Alarm_Time_Stamp(11),
      I2 => p_1_out0(9),
      I3 => r_Seconds_1st_Digit_Inc_reg(2),
      I4 => w_Alarm_Time_Stamp(12),
      I5 => p_1_out0(10),
      O => \r_Count[23]_i_137__0_n_0\
    );
\r_Count[23]_i_138__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_134_n_0\,
      I1 => p_1_out0(13),
      I2 => w_Alarm_Time_Stamp(15),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I4 => r_Seconds_1st_Digit_Inc_reg_0(0),
      I5 => w_Alarm_Time_Stamp(14),
      O => \r_Count[23]_i_138__0_n_0\
    );
\r_Count[23]_i_139__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_135__0_n_0\,
      I1 => p_1_out0(11),
      I2 => w_Alarm_Time_Stamp(13),
      I3 => r_Seconds_1st_Digit_Inc_reg(3),
      I4 => r_Seconds_1st_Digit_Inc_reg(2),
      I5 => w_Alarm_Time_Stamp(12),
      O => \r_Count[23]_i_139__0_n_0\
    );
\r_Count[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CC33CB44B4BB4"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => p_1_out0(17),
      I2 => \r_Count[23]_i_26_n_0\,
      I3 => p_1_out0(18),
      I4 => w_Alarm_Time_Stamp(20),
      I5 => \^r_count_reg[15]_0\,
      O => \r_Count[23]_i_14_n_0\
    );
\r_Count[23]_i_140__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \r_Count[23]_i_136_n_0\,
      I1 => p_1_out0(11),
      I2 => w_Alarm_Time_Stamp(13),
      I3 => r_Seconds_1st_Digit_Inc_reg(3),
      I4 => r_Seconds_1st_Digit_Inc_reg(2),
      I5 => w_Alarm_Time_Stamp(12),
      O => \r_Count[23]_i_140__0_n_0\
    );
\r_Count[23]_i_141__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_137__0_n_0\,
      I1 => p_1_out0(9),
      I2 => w_Alarm_Time_Stamp(11),
      I3 => r_Seconds_1st_Digit_Inc_reg(1),
      I4 => r_Seconds_1st_Digit_Inc_reg(0),
      I5 => w_Alarm_Time_Stamp(10),
      O => \r_Count[23]_i_141__0_n_0\
    );
\r_Count[23]_i_142__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(1),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => p_1_out0(17),
      O => \r_Count[23]_i_142__0_n_0\
    );
\r_Count[23]_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90F9F9F9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(10),
      I1 => r_Seconds_1st_Digit_Inc_reg(0),
      I2 => p_1_out0(8),
      I3 => r_Seconds_2nd_Digit_Inc_reg(3),
      I4 => w_Alarm_Time_Stamp(9),
      O => \r_Count[23]_i_150_n_0\
    );
\r_Count[23]_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => r_Seconds_2nd_Digit_Inc_reg(3),
      I2 => r_Seconds_1st_Digit_Inc_reg(0),
      I3 => w_Alarm_Time_Stamp(10),
      I4 => p_1_out0(8),
      O => \r_Count[23]_i_151_n_0\
    );
\r_Count[23]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(9),
      I1 => r_Seconds_2nd_Digit_Inc_reg(3),
      I2 => p_1_out0(7),
      O => \r_Count[23]_i_152_n_0\
    );
\r_Count[23]_i_153__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_1_out0(5),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => r_Seconds_2nd_Digit_Inc_reg(1),
      O => \r_Count[23]_i_153__0_n_0\
    );
\r_Count[23]_i_154__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \r_Count[23]_i_150_n_0\,
      I1 => p_1_out0(9),
      I2 => w_Alarm_Time_Stamp(11),
      I3 => r_Seconds_1st_Digit_Inc_reg(1),
      I4 => r_Seconds_1st_Digit_Inc_reg(0),
      I5 => w_Alarm_Time_Stamp(10),
      O => \r_Count[23]_i_154__0_n_0\
    );
\r_Count[23]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969969696"
    )
        port map (
      I0 => p_1_out0(8),
      I1 => w_Alarm_Time_Stamp(10),
      I2 => r_Seconds_1st_Digit_Inc_reg(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(3),
      I4 => w_Alarm_Time_Stamp(9),
      I5 => p_1_out0(7),
      O => \r_Count[23]_i_155_n_0\
    );
\r_Count[23]_i_156__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => p_1_out0(7),
      I1 => r_Seconds_2nd_Digit_Inc_reg(3),
      I2 => w_Alarm_Time_Stamp(9),
      I3 => w_Alarm_Time_Stamp(8),
      I4 => p_1_out0(6),
      I5 => r_Seconds_2nd_Digit_Inc_reg(2),
      O => \r_Count[23]_i_156__0_n_0\
    );
\r_Count[23]_i_157__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count[23]_i_153__0_n_0\,
      I1 => p_1_out0(6),
      I2 => w_Alarm_Time_Stamp(8),
      I3 => r_Seconds_2nd_Digit_Inc_reg(2),
      O => \r_Count[23]_i_157__0_n_0\
    );
\r_Count[23]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A4F4500EFFF5F4F"
    )
        port map (
      I0 => \^r_count_reg[15]_0\,
      I1 => w_Alarm_Time_Stamp(20),
      I2 => p_1_out0(18),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => p_1_out0(19),
      I5 => \r_Count[23]_i_24__0_n_0\,
      O => \r_Count[23]_i_15__0_n_0\
    );
\r_Count[23]_i_161__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Inc_reg(0),
      I1 => p_1_out0(4),
      I2 => w_Alarm_Time_Stamp(6),
      O => \r_Count[23]_i_161__0_n_0\
    );
\r_Count[23]_i_162__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_1_out0(3),
      I1 => \^axi_rdata_reg[5]\(3),
      I2 => \r_Time_State_reg[1]\(3),
      O => \r_Count[23]_i_162__0_n_0\
    );
\r_Count[23]_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => p_1_out0(2),
      I1 => \^axi_rdata_reg[5]\(2),
      I2 => \r_Time_State_reg[1]\(2),
      O => \r_Count[23]_i_163_n_0\
    );
\r_Count[23]_i_164__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \r_Time_State_reg[1]\(1),
      I1 => p_1_out0(1),
      I2 => \^axi_rdata_reg[5]\(1),
      O => \r_Count[23]_i_164__0_n_0\
    );
\r_Count[23]_i_165__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_out0(5),
      I1 => w_Alarm_Time_Stamp(7),
      I2 => r_Seconds_2nd_Digit_Inc_reg(1),
      I3 => \r_Count[23]_i_161__0_n_0\,
      O => \r_Count[23]_i_165__0_n_0\
    );
\r_Count[23]_i_166__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_Seconds_2nd_Digit_Inc_reg(0),
      I1 => p_1_out0(4),
      I2 => w_Alarm_Time_Stamp(6),
      I3 => \r_Count[23]_i_162__0_n_0\,
      O => \r_Count[23]_i_166__0_n_0\
    );
\r_Count[23]_i_167__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_out0(3),
      I1 => \^axi_rdata_reg[5]\(3),
      I2 => \r_Time_State_reg[1]\(3),
      I3 => \r_Count[23]_i_163_n_0\,
      O => \r_Count[23]_i_167__0_n_0\
    );
\r_Count[23]_i_168__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_out0(2),
      I1 => \^axi_rdata_reg[5]\(2),
      I2 => \r_Time_State_reg[1]\(2),
      I3 => \r_Count[23]_i_164__0_n_0\,
      O => \r_Count[23]_i_168__0_n_0\
    );
\r_Count[23]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"434CCC33B3BCCC33"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => p_1_out0(20),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Count2(23),
      I4 => \^co\(0),
      I5 => w_Alarm_Time_Stamp(23),
      O => \r_Count[23]_i_16__0_n_0\
    );
\r_Count[23]_i_170__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \r_Time_State_reg[1]\(0),
      I1 => p_1_out0(0),
      I2 => \^axi_rdata_reg[5]\(0),
      O => \r_Count[23]_i_170__0_n_0\
    );
\r_Count[23]_i_171__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      O => \r_Count[23]_i_171__0_n_0\
    );
\r_Count[23]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Time_State_reg[1]\(1),
      I1 => p_1_out0(1),
      I2 => \^axi_rdata_reg[5]\(1),
      I3 => \r_Count[23]_i_170__0_n_0\,
      O => \r_Count[23]_i_172_n_0\
    );
\r_Count[23]_i_173__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Time_State_reg[1]\(0),
      I1 => p_1_out0(0),
      I2 => \^axi_rdata_reg[5]\(0),
      I3 => \r_Count[23]_i_171__0_n_0\,
      O => \r_Count[23]_i_173__0_n_0\
    );
\r_Count[23]_i_174__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \^axi_rdata_reg[0]\(0),
      O => \r_Count[23]_i_174__0_n_0\
    );
\r_Count[23]_i_175__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_Count[23]_i_175__0_n_0\
    );
\r_Count[23]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^co\(0),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => p_1_out0(19),
      O => \r_Count[23]_i_17__0_n_0\
    );
\r_Count[23]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => p_1_out0(20),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^co\(0),
      O => \r_Count[23]_i_18__0_n_0\
    );
\r_Count[23]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(22),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_2(0),
      O => \r_Count[23]_i_19__0_n_0\
    );
\r_Count[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count[23]_i_9__0_n_0\,
      I1 => \r_Count[23]_i_10__0_n_0\,
      O => \r_Count[23]_i_2_n_0\
    );
\r_Count[23]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A522A5DD5ADD5A22"
    )
        port map (
      I0 => p_1_out0(19),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => r_Count2(22),
      I3 => \^r_count_reg[15]_0\,
      I4 => r_Seconds_1st_Digit_Inc_reg_2(0),
      I5 => \r_Count[23]_i_18__0_n_0\,
      O => \r_Count[23]_i_20__0_n_0\
    );
\r_Count[23]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(19),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_1(1),
      O => \r_Count[23]_i_21__0_n_0\
    );
\r_Count[23]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^co\(0),
      I3 => p_1_out0(17),
      O => \r_Count[23]_i_22__0_n_0\
    );
\r_Count[23]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FAAFFFF3FFFFFFF"
    )
        port map (
      I0 => p_1_out0(16),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => r_Seconds_1st_Digit_Inc_reg_1(0),
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \^co\(0),
      I5 => r_Count2(18),
      O => \r_Count[23]_i_23__0_n_0\
    );
\r_Count[23]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(21),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_1(3),
      O => \r_Count[23]_i_24__0_n_0\
    );
\r_Count[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => r_Count2(20),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_1st_Digit_Inc_reg_1(2),
      O => \r_Count[23]_i_26_n_0\
    );
\r_Count[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_Reset,
      I1 => Q(0),
      O => \^r_count_reg[0]_0\
    );
\r_Count[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0071"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_2(0),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => p_1_out0(20),
      I3 => w_Alarm_Time_Stamp(23),
      O => \r_Count[23]_i_36_n_0\
    );
\r_Count[23]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBA"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => p_1_out0(20),
      I2 => w_Alarm_Time_Stamp(22),
      I3 => r_Seconds_1st_Digit_Inc_reg_2(0),
      O => \r_Count[23]_i_37__0_n_0\
    );
\r_Count[23]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5100"
    )
        port map (
      I0 => \r_Count[23]_i_11__0_n_0\,
      I1 => p_1_out0(16),
      I2 => \^co\(0),
      I3 => \r_Count[23]_i_14_n_0\,
      O => \r_Count[23]_i_3__0_n_0\
    );
\r_Count[23]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => r_Seconds_1st_Digit_Inc_reg_1(3),
      O => \r_Count[23]_i_47_n_0\
    );
\r_Count[23]_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(20),
      I1 => r_Seconds_1st_Digit_Inc_reg_1(2),
      O => \r_Count[23]_i_48__0_n_0\
    );
\r_Count[23]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(19),
      I1 => r_Seconds_1st_Digit_Inc_reg_1(1),
      O => \r_Count[23]_i_49__0_n_0\
    );
\r_Count[23]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE51"
    )
        port map (
      I0 => \r_Count[23]_i_11__0_n_0\,
      I1 => p_1_out0(16),
      I2 => \^co\(0),
      I3 => \r_Count[23]_i_14_n_0\,
      O => \r_Count[23]_i_4__0_n_0\
    );
\r_Count[23]_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(18),
      I1 => r_Seconds_1st_Digit_Inc_reg_1(0),
      O => \r_Count[23]_i_50__0_n_0\
    );
\r_Count[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93C9C96C"
    )
        port map (
      I0 => \r_Count[23]_i_15__0_n_0\,
      I1 => \r_Count[23]_i_16__0_n_0\,
      I2 => \r_Count[23]_i_17__0_n_0\,
      I3 => \r_Count[23]_i_18__0_n_0\,
      I4 => \r_Count[23]_i_19__0_n_0\,
      O => \r_Count[23]_i_5__0_n_0\
    );
\r_Count[23]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7100007100717100"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(3),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => p_1_out0(19),
      I3 => p_1_out0(20),
      I4 => w_Alarm_Time_Stamp(22),
      I5 => r_Seconds_1st_Digit_Inc_reg_2(0),
      O => \r_Count[23]_i_64_n_0\
    );
\r_Count[23]_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7100007100717100"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(2),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => p_1_out0(18),
      I3 => p_1_out0(19),
      I4 => w_Alarm_Time_Stamp(21),
      I5 => r_Seconds_1st_Digit_Inc_reg_1(3),
      O => \r_Count[23]_i_65__0_n_0\
    );
\r_Count[23]_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7100007100717100"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(1),
      I1 => w_Alarm_Time_Stamp(19),
      I2 => p_1_out0(17),
      I3 => p_1_out0(18),
      I4 => w_Alarm_Time_Stamp(20),
      I5 => r_Seconds_1st_Digit_Inc_reg_1(2),
      O => \r_Count[23]_i_66__0_n_0\
    );
\r_Count[23]_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7100007100717100"
    )
        port map (
      I0 => r_Seconds_1st_Digit_Inc_reg_1(0),
      I1 => w_Alarm_Time_Stamp(18),
      I2 => p_1_out0(16),
      I3 => p_1_out0(17),
      I4 => w_Alarm_Time_Stamp(19),
      I5 => r_Seconds_1st_Digit_Inc_reg_1(1),
      O => \r_Count[23]_i_67__0_n_0\
    );
\r_Count[23]_i_68__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \r_Count[23]_i_64_n_0\,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => r_Seconds_1st_Digit_Inc_reg_2(0),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => p_1_out0(20),
      O => \r_Count[23]_i_68__0_n_0\
    );
\r_Count[23]_i_69__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \r_Count[23]_i_65__0_n_0\,
      I1 => \r_Count[23]_i_105__0_n_0\,
      I2 => p_1_out0(19),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(3),
      O => \r_Count[23]_i_69__0_n_0\
    );
\r_Count[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Count[23]_i_2_n_0\,
      I1 => \r_Count[23]_i_15__0_n_0\,
      I2 => \r_Count[23]_i_20__0_n_0\,
      O => \r_Count[23]_i_6__0_n_0\
    );
\r_Count[23]_i_70__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \r_Count[23]_i_66__0_n_0\,
      I1 => \r_Count[23]_i_106__0_n_0\,
      I2 => p_1_out0(18),
      I3 => w_Alarm_Time_Stamp(20),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(2),
      O => \r_Count[23]_i_70__0_n_0\
    );
\r_Count[23]_i_71__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \r_Count[23]_i_67__0_n_0\,
      I1 => \r_Count[23]_i_107__0_n_0\,
      I2 => p_1_out0(17),
      I3 => w_Alarm_Time_Stamp(19),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(1),
      O => \r_Count[23]_i_71__0_n_0\
    );
\r_Count[23]_i_72__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_Count[23]_i_72__0_n_0\
    );
\r_Count[23]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => r_Seconds_1st_Digit_Inc_reg_2(0),
      O => \r_Count[23]_i_73_n_0\
    );
\r_Count[23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Count[23]_i_9__0_n_0\,
      I1 => \r_Count[23]_i_10__0_n_0\,
      I2 => \r_Count[23]_i_3__0_n_0\,
      O => \r_Count[23]_i_7__0_n_0\
    );
\r_Count[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6565556555559A"
    )
        port map (
      I0 => \r_Count[23]_i_14_n_0\,
      I1 => \^co\(0),
      I2 => p_1_out0(16),
      I3 => \r_Count[23]_i_21__0_n_0\,
      I4 => \r_Count[23]_i_22__0_n_0\,
      I5 => \r_Count[23]_i_23__0_n_0\,
      O => \r_Count[23]_i_8__0_n_0\
    );
\r_Count[23]_i_97__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70070770"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(3),
      I2 => p_1_out0(16),
      I3 => w_Alarm_Time_Stamp(18),
      I4 => r_Seconds_1st_Digit_Inc_reg_1(0),
      O => \r_Count[23]_i_97__0_n_0\
    );
\r_Count[23]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90F9F9F9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(17),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(3),
      I2 => p_1_out0(15),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(2),
      I4 => w_Alarm_Time_Stamp(16),
      O => \r_Count[23]_i_98_n_0\
    );
\r_Count[23]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90F9F9F9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(16),
      I1 => r_Seconds_1st_Digit_Inc_reg_0(2),
      I2 => p_1_out0(14),
      I3 => r_Seconds_1st_Digit_Inc_reg_0(1),
      I4 => w_Alarm_Time_Stamp(15),
      O => \r_Count[23]_i_99_n_0\
    );
\r_Count[23]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55AA55AD22D2DD2"
    )
        port map (
      I0 => p_1_out0(18),
      I1 => w_Alarm_Time_Stamp(20),
      I2 => \r_Count[23]_i_24__0_n_0\,
      I3 => p_1_out0(19),
      I4 => w_Alarm_Time_Stamp(21),
      I5 => \^r_count_reg[15]_0\,
      O => \r_Count[23]_i_9__0_n_0\
    );
\r_Count[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \r_Count_reg[22]_0\(0),
      I2 => \^co\(0),
      O => \r_Count[3]_i_3__0_n_0\
    );
\r_Count[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      I1 => \^axi_rdata_reg[5]\(0),
      I2 => \r_Time_State_reg[1]\(0),
      I3 => p_1_out0(0),
      O => \r_Count[3]_i_5__0_n_0\
    );
\r_Count[3]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(1),
      O => \r_Count[3]_i_6__0_n_0\
    );
\r_Count[3]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_Count[3]_i_7__0_n_0\
    );
\r_Count[7]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(3),
      I1 => \r_Time_State_reg[1]\(3),
      O => \r_Count[7]_i_13__0_n_0\
    );
\r_Count[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(2),
      I1 => \r_Time_State_reg[1]\(2),
      O => \r_Count[7]_i_14_n_0\
    );
\r_Count[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(1),
      I1 => \r_Time_State_reg[1]\(1),
      O => \r_Count[7]_i_15_n_0\
    );
\r_Count[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[5]\(0),
      I1 => \r_Time_State_reg[1]\(0),
      O => \r_Count[7]_i_16_n_0\
    );
\r_Count[7]_i_22__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_reg3_reg[6]\(0),
      O => \r_Count_reg[7]_0\(0)
    );
\r_Count[7]_i_24__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_reg3_reg[5]\(0),
      O => \r_Count_reg[7]_1\(0)
    );
\r_Count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000EAEA0000EA2A"
    )
        port map (
      I0 => r_Count2(6),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => r_Seconds_2nd_Digit_Inc_reg(0),
      I4 => p_1_out0(4),
      I5 => w_Alarm_Time_Stamp(6),
      O => \r_Count[7]_i_2__0_n_0\
    );
\r_Count[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => p_1_out0(3),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \^axi_rdata_reg[5]\(3),
      I4 => \^o\(2),
      I5 => \r_Time_State_reg[1]\(3),
      O => \r_Count[7]_i_3__0_n_0\
    );
\r_Count[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000EAEA0000EA2A"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^co\(0),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \r_Time_State_reg[1]\(1),
      I4 => p_1_out0(1),
      I5 => \^axi_rdata_reg[5]\(1),
      O => \r_Count[7]_i_5__0_n_0\
    );
\r_Count[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A65959A656A9A95"
    )
        port map (
      I0 => \r_Count[7]_i_2__0_n_0\,
      I1 => r_Count2(7),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Seconds_2nd_Digit_Inc_reg(1),
      I4 => p_1_out0(5),
      I5 => w_Alarm_Time_Stamp(7),
      O => \r_Count[7]_i_6__0_n_0\
    );
\r_Count[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A65656A959A9A95"
    )
        port map (
      I0 => \r_Count[7]_i_3__0_n_0\,
      I1 => r_Count2(6),
      I2 => \^r_count_reg[15]_0\,
      I3 => r_Seconds_2nd_Digit_Inc_reg(0),
      I4 => w_Alarm_Time_Stamp(6),
      I5 => p_1_out0(4),
      O => \r_Count[7]_i_7__0_n_0\
    );
\r_Count[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A9669A5A59669"
    )
        port map (
      I0 => \r_Count[7]_i_5__0_n_0\,
      I1 => \^axi_rdata_reg[5]\(2),
      I2 => p_1_out0(2),
      I3 => \r_Time_State_reg[1]\(2),
      I4 => \^r_count_reg[15]_0\,
      I5 => \^o\(1),
      O => \r_Count[7]_i_9__0_n_0\
    );
\r_Count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(0),
      Q => \^axi_rdata_reg[0]\(0)
    );
\r_Count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(10),
      Q => w_Alarm_Time_Stamp(10)
    );
\r_Count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(11),
      Q => w_Alarm_Time_Stamp(11)
    );
\r_Count_reg[11]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_10__0_n_0\,
      CO(3) => \r_Count_reg[11]_i_12__0_n_0\,
      CO(2) => \r_Count_reg[11]_i_12__0_n_1\,
      CO(1) => \r_Count_reg[11]_i_12__0_n_2\,
      CO(0) => \r_Count_reg[11]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(9 downto 6),
      O(3 downto 0) => r_Count2(9 downto 6),
      S(3) => \r_Count[11]_i_22__0_n_0\,
      S(2) => \r_Count[11]_i_23__0_n_0\,
      S(1) => \r_Count[11]_i_24__0_n_0\,
      S(0) => \r_Count[11]_i_25__0_n_0\
    );
\r_Count_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_1__0_n_0\,
      CO(3) => \r_Count_reg[11]_i_1__0_n_0\,
      CO(2) => \r_Count_reg[11]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[11]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[11]_i_2__0_n_0\,
      DI(2) => \r_Count[11]_i_3__0_n_0\,
      DI(1) => \r_Count[11]_i_4__0_n_0\,
      DI(0) => \r_Count[11]_i_5__0_n_0\,
      O(3 downto 0) => r_Count(11 downto 8),
      S(3) => \r_Count[11]_i_6__0_n_0\,
      S(2) => \r_Count[11]_i_7__0_n_0\,
      S(1) => \r_Count[11]_i_8__0_n_0\,
      S(0) => \r_Count[11]_i_9__0_n_0\
    );
\r_Count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(12),
      Q => w_Alarm_Time_Stamp(12)
    );
\r_Count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(13),
      Q => w_Alarm_Time_Stamp(13)
    );
\r_Count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(14),
      Q => w_Alarm_Time_Stamp(14)
    );
\r_Count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(15),
      Q => w_Alarm_Time_Stamp(15)
    );
\r_Count_reg[15]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_16__0_n_0\,
      CO(3) => \r_Count_reg[15]_i_11__0_n_0\,
      CO(2) => \r_Count_reg[15]_i_11__0_n_1\,
      CO(1) => \r_Count_reg[15]_i_11__0_n_2\,
      CO(0) => \r_Count_reg[15]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(17 downto 14),
      O(3 downto 0) => r_Count2(17 downto 14),
      S(3) => \r_Count[15]_i_28_n_0\,
      S(2) => \r_Count[15]_i_29_n_0\,
      S(1) => \r_Count[15]_i_30_n_0\,
      S(0) => \r_Count[15]_i_31__0_n_0\
    );
\r_Count_reg[15]_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_12__0_n_0\,
      CO(3) => \r_Count_reg[15]_i_16__0_n_0\,
      CO(2) => \r_Count_reg[15]_i_16__0_n_1\,
      CO(1) => \r_Count_reg[15]_i_16__0_n_2\,
      CO(0) => \r_Count_reg[15]_i_16__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(13 downto 10),
      O(3 downto 0) => r_Count2(13 downto 10),
      S(3) => \r_Count[15]_i_43_n_0\,
      S(2) => \r_Count[15]_i_44_n_0\,
      S(1) => \r_Count[15]_i_45_n_0\,
      S(0) => \r_Count[15]_i_46_n_0\
    );
\r_Count_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_1__0_n_0\,
      CO(3) => \r_Count_reg[15]_i_1__0_n_0\,
      CO(2) => \r_Count_reg[15]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[15]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_2__0_n_0\,
      DI(2) => \r_Count[15]_i_3__0_n_0\,
      DI(1) => \r_Count[15]_i_4__0_n_0\,
      DI(0) => \r_Count[15]_i_5__0_n_0\,
      O(3 downto 0) => r_Count(15 downto 12),
      S(3) => \r_Count[15]_i_6__0_n_0\,
      S(2) => \r_Count[15]_i_7__0_n_0\,
      S(1) => \r_Count[15]_i_8__0_n_0\,
      S(0) => \r_Count[15]_i_9__0_n_0\
    );
\r_Count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(16),
      Q => w_Alarm_Time_Stamp(16)
    );
\r_Count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(17),
      Q => w_Alarm_Time_Stamp(17)
    );
\r_Count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(18),
      Q => w_Alarm_Time_Stamp(18)
    );
\r_Count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(19),
      Q => w_Alarm_Time_Stamp(19)
    );
\r_Count_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_1__0_n_0\,
      CO(3) => \r_Count_reg[19]_i_1__0_n_0\,
      CO(2) => \r_Count_reg[19]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[19]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[19]_i_2__0_n_0\,
      DI(2) => \r_Count[19]_i_3__0_n_0\,
      DI(1) => \r_Count[19]_i_4__0_n_0\,
      DI(0) => \r_Count[19]_i_5__0_n_0\,
      O(3 downto 0) => r_Count(19 downto 16),
      S(3) => \r_Count[19]_i_6__0_n_0\,
      S(2) => \r_Count[19]_i_7__0_n_0\,
      S(1) => \r_Count[19]_i_8__0_n_0\,
      S(0) => \r_Count[19]_i_9__0_n_0\
    );
\r_Count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(1),
      Q => w_Alarm_Time_Stamp(1)
    );
\r_Count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(20),
      Q => w_Alarm_Time_Stamp(20)
    );
\r_Count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(21),
      Q => w_Alarm_Time_Stamp(21)
    );
\r_Count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(22),
      Q => w_Alarm_Time_Stamp(22)
    );
\r_Count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(23),
      Q => w_Alarm_Time_Stamp(23)
    );
\r_Count_reg[23]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_149__0_n_0\,
      CO(3) => \r_Count_reg[23]_i_133_n_0\,
      CO(2) => \r_Count_reg[23]_i_133_n_1\,
      CO(1) => \r_Count_reg[23]_i_133_n_2\,
      CO(0) => \r_Count_reg[23]_i_133_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_150_n_0\,
      DI(2) => \r_Count[23]_i_151_n_0\,
      DI(1) => \r_Count[23]_i_152_n_0\,
      DI(0) => \r_Count[23]_i_153__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_133_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_154__0_n_0\,
      S(2) => \r_Count[23]_i_155_n_0\,
      S(1) => \r_Count[23]_i_156__0_n_0\,
      S(0) => \r_Count[23]_i_157__0_n_0\
    );
\r_Count_reg[23]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_35_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_13__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count[23]_i_36_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_13__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count[23]_i_37__0_n_0\
    );
\r_Count_reg[23]_i_149__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_160_n_0\,
      CO(3) => \r_Count_reg[23]_i_149__0_n_0\,
      CO(2) => \r_Count_reg[23]_i_149__0_n_1\,
      CO(1) => \r_Count_reg[23]_i_149__0_n_2\,
      CO(0) => \r_Count_reg[23]_i_149__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_161__0_n_0\,
      DI(2) => \r_Count[23]_i_162__0_n_0\,
      DI(1) => \r_Count[23]_i_163_n_0\,
      DI(0) => \r_Count[23]_i_164__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_149__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_165__0_n_0\,
      S(2) => \r_Count[23]_i_166__0_n_0\,
      S(1) => \r_Count[23]_i_167__0_n_0\,
      S(0) => \r_Count[23]_i_168__0_n_0\
    );
\r_Count_reg[23]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[23]_i_160_n_0\,
      CO(2) => \r_Count_reg[23]_i_160_n_1\,
      CO(1) => \r_Count_reg[23]_i_160_n_2\,
      CO(0) => \r_Count_reg[23]_i_160_n_3\,
      CYINIT => '1',
      DI(3) => \r_Count[23]_i_170__0_n_0\,
      DI(2) => \r_Count[23]_i_171__0_n_0\,
      DI(1) => w_Alarm_Time_Stamp(1),
      DI(0) => \^axi_rdata_reg[0]\(0),
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_160_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_172_n_0\,
      S(2) => \r_Count[23]_i_173__0_n_0\,
      S(1) => \r_Count[23]_i_174__0_n_0\,
      S(0) => \r_Count[23]_i_175__0_n_0\
    );
\r_Count_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_1__0_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[23]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[23]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Count[23]_i_2_n_0\,
      DI(1) => \r_Count[23]_i_3__0_n_0\,
      DI(0) => \r_Count[23]_i_4__0_n_0\,
      O(3 downto 0) => r_Count(23 downto 20),
      S(3) => \r_Count[23]_i_5__0_n_0\,
      S(2) => \r_Count[23]_i_6__0_n_0\,
      S(1) => \r_Count[23]_i_7__0_n_0\,
      S(0) => \r_Count[23]_i_8__0_n_0\
    );
\r_Count_reg[23]_i_28__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_11__0_n_0\,
      CO(3) => \r_Count_reg[23]_i_28__0_n_0\,
      CO(2) => \r_Count_reg[23]_i_28__0_n_1\,
      CO(1) => \r_Count_reg[23]_i_28__0_n_2\,
      CO(0) => \r_Count_reg[23]_i_28__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Alarm_Time_Stamp(21 downto 18),
      O(3 downto 0) => r_Count2(21 downto 18),
      S(3) => \r_Count[23]_i_47_n_0\,
      S(2) => \r_Count[23]_i_48__0_n_0\,
      S(1) => \r_Count[23]_i_49__0_n_0\,
      S(0) => \r_Count[23]_i_50__0_n_0\
    );
\r_Count_reg[23]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_63_n_0\,
      CO(3) => \r_Count_reg[23]_i_35_n_0\,
      CO(2) => \r_Count_reg[23]_i_35_n_1\,
      CO(1) => \r_Count_reg[23]_i_35_n_2\,
      CO(0) => \r_Count_reg[23]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_64_n_0\,
      DI(2) => \r_Count[23]_i_65__0_n_0\,
      DI(1) => \r_Count[23]_i_66__0_n_0\,
      DI(0) => \r_Count[23]_i_67__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_68__0_n_0\,
      S(2) => \r_Count[23]_i_69__0_n_0\,
      S(1) => \r_Count[23]_i_70__0_n_0\,
      S(0) => \r_Count[23]_i_71__0_n_0\
    );
\r_Count_reg[23]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_28__0_n_0\,
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_38_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => w_Alarm_Time_Stamp(22),
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_38_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => r_Count2(23 downto 22),
      S(3 downto 2) => B"00",
      S(1) => \r_Count[23]_i_72__0_n_0\,
      S(0) => \r_Count[23]_i_73_n_0\
    );
\r_Count_reg[23]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_96_n_0\,
      CO(3) => \r_Count_reg[23]_i_63_n_0\,
      CO(2) => \r_Count_reg[23]_i_63_n_1\,
      CO(1) => \r_Count_reg[23]_i_63_n_2\,
      CO(0) => \r_Count_reg[23]_i_63_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_97__0_n_0\,
      DI(2) => \r_Count[23]_i_98_n_0\,
      DI(1) => \r_Count[23]_i_99_n_0\,
      DI(0) => \r_Count[23]_i_100__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_101__0_n_0\,
      S(2) => \r_Count[23]_i_102__0_n_0\,
      S(1) => \r_Count[23]_i_103__0_n_0\,
      S(0) => \r_Count[23]_i_104__0_n_0\
    );
\r_Count_reg[23]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_133_n_0\,
      CO(3) => \r_Count_reg[23]_i_96_n_0\,
      CO(2) => \r_Count_reg[23]_i_96_n_1\,
      CO(1) => \r_Count_reg[23]_i_96_n_2\,
      CO(0) => \r_Count_reg[23]_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_134_n_0\,
      DI(2) => \r_Count[23]_i_135__0_n_0\,
      DI(1) => \r_Count[23]_i_136_n_0\,
      DI(0) => \r_Count[23]_i_137__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_96_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_138__0_n_0\,
      S(2) => \r_Count[23]_i_139__0_n_0\,
      S(1) => \r_Count[23]_i_140__0_n_0\,
      S(0) => \r_Count[23]_i_141__0_n_0\
    );
\r_Count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(2),
      Q => \^axi_rdata_reg[5]\(0)
    );
\r_Count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(3),
      Q => \^axi_rdata_reg[5]\(1)
    );
\r_Count_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[3]_i_1__0_n_0\,
      CO(2) => \r_Count_reg[3]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[3]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[2]_0\(0),
      DI(2) => w_Alarm_Time_Stamp(1),
      DI(1) => '1',
      DI(0) => \r_Count[3]_i_3__0_n_0\,
      O(3 downto 0) => r_Count(3 downto 0),
      S(3) => \r_Count_reg[3]_4\(0),
      S(2) => \r_Count[3]_i_5__0_n_0\,
      S(1) => \r_Count[3]_i_6__0_n_0\,
      S(0) => \r_Count[3]_i_7__0_n_0\
    );
\r_Count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(4),
      Q => \^axi_rdata_reg[5]\(2)
    );
\r_Count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(5),
      Q => \^axi_rdata_reg[5]\(3)
    );
\r_Count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(6),
      Q => w_Alarm_Time_Stamp(6)
    );
\r_Count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(7),
      Q => w_Alarm_Time_Stamp(7)
    );
\r_Count_reg[7]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[7]_i_10__0_n_0\,
      CO(2) => \r_Count_reg[7]_i_10__0_n_1\,
      CO(1) => \r_Count_reg[7]_i_10__0_n_2\,
      CO(0) => \r_Count_reg[7]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[5]\(3 downto 0),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_r_Count_reg[7]_i_10__0_O_UNCONNECTED\(0),
      S(3) => \r_Count[7]_i_13__0_n_0\,
      S(2) => \r_Count[7]_i_14_n_0\,
      S(1) => \r_Count[7]_i_15_n_0\,
      S(0) => \r_Count[7]_i_16_n_0\
    );
\r_Count_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[3]_i_1__0_n_0\,
      CO(3) => \r_Count_reg[7]_i_1__0_n_0\,
      CO(2) => \r_Count_reg[7]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[7]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[7]_i_2__0_n_0\,
      DI(2) => \r_Count[7]_i_3__0_n_0\,
      DI(1) => \r_Count_reg[4]_0\(0),
      DI(0) => \r_Count[7]_i_5__0_n_0\,
      O(3 downto 0) => r_Count(7 downto 4),
      S(3) => \r_Count[7]_i_6__0_n_0\,
      S(2) => \r_Count[7]_i_7__0_n_0\,
      S(1) => \r_Count_reg[5]_0\(0),
      S(0) => \r_Count[7]_i_9__0_n_0\
    );
\r_Count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(8),
      Q => w_Alarm_Time_Stamp(8)
    );
\r_Count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(9),
      Q => w_Alarm_Time_Stamp(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Tone_Select is
  port (
    o_AUD_PWM : out STD_LOGIC;
    r_Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    w_Turn_Alarm_On : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Tone_Select : entity is "Tone_Select";
end Alarm_Clock_Alarm_Clock_0_1_Tone_Select;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Tone_Select is
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \^o_aud_pwm\ : STD_LOGIC;
  signal r_AUD_PWM_i_1_n_0 : STD_LOGIC;
  signal r_Clock_Counter : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter[8]_i_5_n_0\ : STD_LOGIC;
  signal r_Clock_Counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r_Clock_Counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_Clock_Counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal r_Constant_Select : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal \r_Constant_Select[10]_i_1_n_0\ : STD_LOGIC;
  signal \r_Constant_Select[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_Constant_Select[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_Constant_Select[13]_i_1_n_0\ : STD_LOGIC;
  signal \r_Constant_Select[14]_i_1_n_0\ : STD_LOGIC;
  signal \r_Constant_Select[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_Constant_Select[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_Constant_Select[8]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_r_Clock_Counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Clock_Counter0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Clock_Counter0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Clock_Counter0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Clock_Counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Constant_Select[10]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_Constant_Select[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_Constant_Select[12]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \r_Constant_Select[13]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_Constant_Select[14]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \r_Constant_Select[15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_Constant_Select[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_Constant_Select[8]_i_1\ : label is "soft_lutpair1";
begin
  o_AUD_PWM <= \^o_aud_pwm\;
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => r_Constant_Select(15),
      I1 => r_Clock_Counter_reg(15),
      I2 => r_Clock_Counter_reg(14),
      I3 => r_Constant_Select(14),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r_Clock_Counter_reg(13),
      I1 => r_Constant_Select(13),
      I2 => r_Clock_Counter_reg(12),
      I3 => r_Constant_Select(12),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => r_Constant_Select(11),
      I1 => r_Clock_Counter_reg(11),
      I2 => r_Clock_Counter_reg(10),
      I3 => r_Constant_Select(10),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r_Clock_Counter_reg(9),
      I1 => r_Constant_Select(15),
      I2 => r_Clock_Counter_reg(8),
      I3 => r_Constant_Select(8),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Clock_Counter_reg(15),
      I1 => r_Constant_Select(15),
      I2 => r_Constant_Select(14),
      I3 => r_Clock_Counter_reg(14),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Constant_Select(13),
      I1 => r_Clock_Counter_reg(13),
      I2 => r_Constant_Select(12),
      I3 => r_Clock_Counter_reg(12),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Clock_Counter_reg(11),
      I1 => r_Constant_Select(11),
      I2 => r_Clock_Counter_reg(10),
      I3 => r_Constant_Select(10),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Constant_Select(15),
      I1 => r_Clock_Counter_reg(9),
      I2 => r_Clock_Counter_reg(8),
      I3 => r_Constant_Select(8),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_Clock_Counter_reg(23),
      I1 => r_Clock_Counter_reg(22),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_Clock_Counter_reg(21),
      I1 => r_Clock_Counter_reg(20),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_Clock_Counter_reg(19),
      I1 => r_Clock_Counter_reg(18),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Clock_Counter_reg(22),
      I1 => r_Clock_Counter_reg(23),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Clock_Counter_reg(20),
      I1 => r_Clock_Counter_reg(21),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Clock_Counter_reg(18),
      I1 => r_Clock_Counter_reg(19),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(16),
      I1 => r_Clock_Counter_reg(17),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_Clock_Counter_reg(31),
      I1 => r_Clock_Counter_reg(30),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_Clock_Counter_reg(29),
      I1 => r_Clock_Counter_reg(28),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_Clock_Counter_reg(27),
      I1 => r_Clock_Counter_reg(26),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_Clock_Counter_reg(25),
      I1 => r_Clock_Counter_reg(24),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Clock_Counter_reg(30),
      I1 => r_Clock_Counter_reg(31),
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Clock_Counter_reg(28),
      I1 => r_Clock_Counter_reg(29),
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Clock_Counter_reg(26),
      I1 => r_Clock_Counter_reg(27),
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Clock_Counter_reg(24),
      I1 => r_Clock_Counter_reg(25),
      O => \i__carry__2_i_8_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => r_Constant_Select(10),
      I1 => r_Clock_Counter_reg(7),
      I2 => r_Clock_Counter_reg(6),
      I3 => r_Constant_Select(6),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => r_Clock_Counter_reg(5),
      I1 => r_Clock_Counter_reg(4),
      I2 => r_Constant_Select(8),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => r_Constant_Select(10),
      I1 => r_Clock_Counter_reg(3),
      I2 => r_Clock_Counter_reg(2),
      I3 => r_Constant_Select(8),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => r_Clock_Counter_reg(1),
      I1 => r_Constant_Select(11),
      I2 => r_Clock_Counter_reg(0),
      I3 => r_Constant_Select(10),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Clock_Counter_reg(7),
      I1 => r_Constant_Select(10),
      I2 => r_Constant_Select(6),
      I3 => r_Clock_Counter_reg(6),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => r_Clock_Counter_reg(5),
      I1 => r_Clock_Counter_reg(4),
      I2 => r_Constant_Select(8),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Clock_Counter_reg(3),
      I1 => r_Constant_Select(10),
      I2 => r_Constant_Select(8),
      I3 => r_Clock_Counter_reg(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_Constant_Select(11),
      I1 => r_Clock_Counter_reg(1),
      I2 => r_Constant_Select(10),
      I3 => r_Clock_Counter_reg(0),
      O => \i__carry_i_8_n_0\
    );
r_AUD_PWM_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FE000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => w_Turn_Alarm_On,
      I4 => \^o_aud_pwm\,
      I5 => \r_Clock_Counter0_inferred__0/i__carry__2_n_0\,
      O => r_AUD_PWM_i_1_n_0
    );
r_AUD_PWM_reg: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => r_AUD_PWM_i_1_n_0,
      Q => \^o_aud_pwm\,
      R => '0'
    );
\r_Clock_Counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Clock_Counter0_inferred__0/i__carry_n_0\,
      CO(2) => \r_Clock_Counter0_inferred__0/i__carry_n_1\,
      CO(1) => \r_Clock_Counter0_inferred__0/i__carry_n_2\,
      CO(0) => \r_Clock_Counter0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_r_Clock_Counter0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\r_Clock_Counter0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter0_inferred__0/i__carry_n_0\,
      CO(3) => \r_Clock_Counter0_inferred__0/i__carry__0_n_0\,
      CO(2) => \r_Clock_Counter0_inferred__0/i__carry__0_n_1\,
      CO(1) => \r_Clock_Counter0_inferred__0/i__carry__0_n_2\,
      CO(0) => \r_Clock_Counter0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_r_Clock_Counter0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\r_Clock_Counter0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter0_inferred__0/i__carry__0_n_0\,
      CO(3) => \r_Clock_Counter0_inferred__0/i__carry__1_n_0\,
      CO(2) => \r_Clock_Counter0_inferred__0/i__carry__1_n_1\,
      CO(1) => \r_Clock_Counter0_inferred__0/i__carry__1_n_2\,
      CO(0) => \r_Clock_Counter0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => r_Clock_Counter_reg(17),
      O(3 downto 0) => \NLW_r_Clock_Counter0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_4_n_0\,
      S(2) => \i__carry__1_i_5_n_0\,
      S(1) => \i__carry__1_i_6_n_0\,
      S(0) => \i__carry__1_i_7_n_0\
    );
\r_Clock_Counter0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter0_inferred__0/i__carry__1_n_0\,
      CO(3) => \r_Clock_Counter0_inferred__0/i__carry__2_n_0\,
      CO(2) => \r_Clock_Counter0_inferred__0/i__carry__2_n_1\,
      CO(1) => \r_Clock_Counter0_inferred__0/i__carry__2_n_2\,
      CO(0) => \r_Clock_Counter0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1_n_0\,
      DI(2) => \i__carry__2_i_2_n_0\,
      DI(1) => \i__carry__2_i_3_n_0\,
      DI(0) => \i__carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_r_Clock_Counter0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5_n_0\,
      S(2) => \i__carry__2_i_6_n_0\,
      S(1) => \i__carry__2_i_7_n_0\,
      S(0) => \i__carry__2_i_8_n_0\
    );
\r_Clock_Counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \r_Clock_Counter0_inferred__0/i__carry__2_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => w_Turn_Alarm_On,
      O => r_Clock_Counter
    );
\r_Clock_Counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => w_Turn_Alarm_On,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      O => \r_Clock_Counter[0]_i_2_n_0\
    );
\r_Clock_Counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(3),
      O => \r_Clock_Counter[0]_i_4_n_0\
    );
\r_Clock_Counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(2),
      O => \r_Clock_Counter[0]_i_5_n_0\
    );
\r_Clock_Counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(1),
      O => \r_Clock_Counter[0]_i_6_n_0\
    );
\r_Clock_Counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Clock_Counter_reg(0),
      O => \r_Clock_Counter[0]_i_7_n_0\
    );
\r_Clock_Counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(15),
      O => \r_Clock_Counter[12]_i_2_n_0\
    );
\r_Clock_Counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(14),
      O => \r_Clock_Counter[12]_i_3_n_0\
    );
\r_Clock_Counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(13),
      O => \r_Clock_Counter[12]_i_4_n_0\
    );
\r_Clock_Counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(12),
      O => \r_Clock_Counter[12]_i_5_n_0\
    );
\r_Clock_Counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(19),
      O => \r_Clock_Counter[16]_i_2_n_0\
    );
\r_Clock_Counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(18),
      O => \r_Clock_Counter[16]_i_3_n_0\
    );
\r_Clock_Counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(17),
      O => \r_Clock_Counter[16]_i_4_n_0\
    );
\r_Clock_Counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(16),
      O => \r_Clock_Counter[16]_i_5_n_0\
    );
\r_Clock_Counter[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(23),
      O => \r_Clock_Counter[20]_i_2_n_0\
    );
\r_Clock_Counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(22),
      O => \r_Clock_Counter[20]_i_3_n_0\
    );
\r_Clock_Counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(21),
      O => \r_Clock_Counter[20]_i_4_n_0\
    );
\r_Clock_Counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(20),
      O => \r_Clock_Counter[20]_i_5_n_0\
    );
\r_Clock_Counter[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(27),
      O => \r_Clock_Counter[24]_i_2_n_0\
    );
\r_Clock_Counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(26),
      O => \r_Clock_Counter[24]_i_3_n_0\
    );
\r_Clock_Counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(25),
      O => \r_Clock_Counter[24]_i_4_n_0\
    );
\r_Clock_Counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(24),
      O => \r_Clock_Counter[24]_i_5_n_0\
    );
\r_Clock_Counter[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(31),
      O => \r_Clock_Counter[28]_i_2_n_0\
    );
\r_Clock_Counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(30),
      O => \r_Clock_Counter[28]_i_3_n_0\
    );
\r_Clock_Counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(29),
      O => \r_Clock_Counter[28]_i_4_n_0\
    );
\r_Clock_Counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(28),
      O => \r_Clock_Counter[28]_i_5_n_0\
    );
\r_Clock_Counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(7),
      O => \r_Clock_Counter[4]_i_2_n_0\
    );
\r_Clock_Counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(6),
      O => \r_Clock_Counter[4]_i_3_n_0\
    );
\r_Clock_Counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(5),
      O => \r_Clock_Counter[4]_i_4_n_0\
    );
\r_Clock_Counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(4),
      O => \r_Clock_Counter[4]_i_5_n_0\
    );
\r_Clock_Counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(11),
      O => \r_Clock_Counter[8]_i_2_n_0\
    );
\r_Clock_Counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(10),
      O => \r_Clock_Counter[8]_i_3_n_0\
    );
\r_Clock_Counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(9),
      O => \r_Clock_Counter[8]_i_4_n_0\
    );
\r_Clock_Counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Clock_Counter_reg(8),
      O => \r_Clock_Counter[8]_i_5_n_0\
    );
\r_Clock_Counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[0]_i_3_n_7\,
      Q => r_Clock_Counter_reg(0),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Clock_Counter_reg[0]_i_3_n_0\,
      CO(2) => \r_Clock_Counter_reg[0]_i_3_n_1\,
      CO(1) => \r_Clock_Counter_reg[0]_i_3_n_2\,
      CO(0) => \r_Clock_Counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \r_Clock_Counter_reg[0]_i_3_n_4\,
      O(2) => \r_Clock_Counter_reg[0]_i_3_n_5\,
      O(1) => \r_Clock_Counter_reg[0]_i_3_n_6\,
      O(0) => \r_Clock_Counter_reg[0]_i_3_n_7\,
      S(3) => \r_Clock_Counter[0]_i_4_n_0\,
      S(2) => \r_Clock_Counter[0]_i_5_n_0\,
      S(1) => \r_Clock_Counter[0]_i_6_n_0\,
      S(0) => \r_Clock_Counter[0]_i_7_n_0\
    );
\r_Clock_Counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[8]_i_1_n_5\,
      Q => r_Clock_Counter_reg(10),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[8]_i_1_n_4\,
      Q => r_Clock_Counter_reg(11),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[12]_i_1_n_7\,
      Q => r_Clock_Counter_reg(12),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter_reg[8]_i_1_n_0\,
      CO(3) => \r_Clock_Counter_reg[12]_i_1_n_0\,
      CO(2) => \r_Clock_Counter_reg[12]_i_1_n_1\,
      CO(1) => \r_Clock_Counter_reg[12]_i_1_n_2\,
      CO(0) => \r_Clock_Counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Clock_Counter_reg[12]_i_1_n_4\,
      O(2) => \r_Clock_Counter_reg[12]_i_1_n_5\,
      O(1) => \r_Clock_Counter_reg[12]_i_1_n_6\,
      O(0) => \r_Clock_Counter_reg[12]_i_1_n_7\,
      S(3) => \r_Clock_Counter[12]_i_2_n_0\,
      S(2) => \r_Clock_Counter[12]_i_3_n_0\,
      S(1) => \r_Clock_Counter[12]_i_4_n_0\,
      S(0) => \r_Clock_Counter[12]_i_5_n_0\
    );
\r_Clock_Counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[12]_i_1_n_6\,
      Q => r_Clock_Counter_reg(13),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[12]_i_1_n_5\,
      Q => r_Clock_Counter_reg(14),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[12]_i_1_n_4\,
      Q => r_Clock_Counter_reg(15),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[16]_i_1_n_7\,
      Q => r_Clock_Counter_reg(16),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter_reg[12]_i_1_n_0\,
      CO(3) => \r_Clock_Counter_reg[16]_i_1_n_0\,
      CO(2) => \r_Clock_Counter_reg[16]_i_1_n_1\,
      CO(1) => \r_Clock_Counter_reg[16]_i_1_n_2\,
      CO(0) => \r_Clock_Counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Clock_Counter_reg[16]_i_1_n_4\,
      O(2) => \r_Clock_Counter_reg[16]_i_1_n_5\,
      O(1) => \r_Clock_Counter_reg[16]_i_1_n_6\,
      O(0) => \r_Clock_Counter_reg[16]_i_1_n_7\,
      S(3) => \r_Clock_Counter[16]_i_2_n_0\,
      S(2) => \r_Clock_Counter[16]_i_3_n_0\,
      S(1) => \r_Clock_Counter[16]_i_4_n_0\,
      S(0) => \r_Clock_Counter[16]_i_5_n_0\
    );
\r_Clock_Counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[16]_i_1_n_6\,
      Q => r_Clock_Counter_reg(17),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[16]_i_1_n_5\,
      Q => r_Clock_Counter_reg(18),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[16]_i_1_n_4\,
      Q => r_Clock_Counter_reg(19),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[0]_i_3_n_6\,
      Q => r_Clock_Counter_reg(1),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[20]_i_1_n_7\,
      Q => r_Clock_Counter_reg(20),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter_reg[16]_i_1_n_0\,
      CO(3) => \r_Clock_Counter_reg[20]_i_1_n_0\,
      CO(2) => \r_Clock_Counter_reg[20]_i_1_n_1\,
      CO(1) => \r_Clock_Counter_reg[20]_i_1_n_2\,
      CO(0) => \r_Clock_Counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Clock_Counter_reg[20]_i_1_n_4\,
      O(2) => \r_Clock_Counter_reg[20]_i_1_n_5\,
      O(1) => \r_Clock_Counter_reg[20]_i_1_n_6\,
      O(0) => \r_Clock_Counter_reg[20]_i_1_n_7\,
      S(3) => \r_Clock_Counter[20]_i_2_n_0\,
      S(2) => \r_Clock_Counter[20]_i_3_n_0\,
      S(1) => \r_Clock_Counter[20]_i_4_n_0\,
      S(0) => \r_Clock_Counter[20]_i_5_n_0\
    );
\r_Clock_Counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[20]_i_1_n_6\,
      Q => r_Clock_Counter_reg(21),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[20]_i_1_n_5\,
      Q => r_Clock_Counter_reg(22),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[20]_i_1_n_4\,
      Q => r_Clock_Counter_reg(23),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[24]_i_1_n_7\,
      Q => r_Clock_Counter_reg(24),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter_reg[20]_i_1_n_0\,
      CO(3) => \r_Clock_Counter_reg[24]_i_1_n_0\,
      CO(2) => \r_Clock_Counter_reg[24]_i_1_n_1\,
      CO(1) => \r_Clock_Counter_reg[24]_i_1_n_2\,
      CO(0) => \r_Clock_Counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Clock_Counter_reg[24]_i_1_n_4\,
      O(2) => \r_Clock_Counter_reg[24]_i_1_n_5\,
      O(1) => \r_Clock_Counter_reg[24]_i_1_n_6\,
      O(0) => \r_Clock_Counter_reg[24]_i_1_n_7\,
      S(3) => \r_Clock_Counter[24]_i_2_n_0\,
      S(2) => \r_Clock_Counter[24]_i_3_n_0\,
      S(1) => \r_Clock_Counter[24]_i_4_n_0\,
      S(0) => \r_Clock_Counter[24]_i_5_n_0\
    );
\r_Clock_Counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[24]_i_1_n_6\,
      Q => r_Clock_Counter_reg(25),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[24]_i_1_n_5\,
      Q => r_Clock_Counter_reg(26),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[24]_i_1_n_4\,
      Q => r_Clock_Counter_reg(27),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[28]_i_1_n_7\,
      Q => r_Clock_Counter_reg(28),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_r_Clock_Counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_Clock_Counter_reg[28]_i_1_n_1\,
      CO(1) => \r_Clock_Counter_reg[28]_i_1_n_2\,
      CO(0) => \r_Clock_Counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Clock_Counter_reg[28]_i_1_n_4\,
      O(2) => \r_Clock_Counter_reg[28]_i_1_n_5\,
      O(1) => \r_Clock_Counter_reg[28]_i_1_n_6\,
      O(0) => \r_Clock_Counter_reg[28]_i_1_n_7\,
      S(3) => \r_Clock_Counter[28]_i_2_n_0\,
      S(2) => \r_Clock_Counter[28]_i_3_n_0\,
      S(1) => \r_Clock_Counter[28]_i_4_n_0\,
      S(0) => \r_Clock_Counter[28]_i_5_n_0\
    );
\r_Clock_Counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[28]_i_1_n_6\,
      Q => r_Clock_Counter_reg(29),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[0]_i_3_n_5\,
      Q => r_Clock_Counter_reg(2),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[28]_i_1_n_5\,
      Q => r_Clock_Counter_reg(30),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[28]_i_1_n_4\,
      Q => r_Clock_Counter_reg(31),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[0]_i_3_n_4\,
      Q => r_Clock_Counter_reg(3),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[4]_i_1_n_7\,
      Q => r_Clock_Counter_reg(4),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter_reg[0]_i_3_n_0\,
      CO(3) => \r_Clock_Counter_reg[4]_i_1_n_0\,
      CO(2) => \r_Clock_Counter_reg[4]_i_1_n_1\,
      CO(1) => \r_Clock_Counter_reg[4]_i_1_n_2\,
      CO(0) => \r_Clock_Counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Clock_Counter_reg[4]_i_1_n_4\,
      O(2) => \r_Clock_Counter_reg[4]_i_1_n_5\,
      O(1) => \r_Clock_Counter_reg[4]_i_1_n_6\,
      O(0) => \r_Clock_Counter_reg[4]_i_1_n_7\,
      S(3) => \r_Clock_Counter[4]_i_2_n_0\,
      S(2) => \r_Clock_Counter[4]_i_3_n_0\,
      S(1) => \r_Clock_Counter[4]_i_4_n_0\,
      S(0) => \r_Clock_Counter[4]_i_5_n_0\
    );
\r_Clock_Counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[4]_i_1_n_6\,
      Q => r_Clock_Counter_reg(5),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[4]_i_1_n_5\,
      Q => r_Clock_Counter_reg(6),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[4]_i_1_n_4\,
      Q => r_Clock_Counter_reg(7),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[8]_i_1_n_7\,
      Q => r_Clock_Counter_reg(8),
      R => r_Clock_Counter
    );
\r_Clock_Counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Clock_Counter_reg[4]_i_1_n_0\,
      CO(3) => \r_Clock_Counter_reg[8]_i_1_n_0\,
      CO(2) => \r_Clock_Counter_reg[8]_i_1_n_1\,
      CO(1) => \r_Clock_Counter_reg[8]_i_1_n_2\,
      CO(0) => \r_Clock_Counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Clock_Counter_reg[8]_i_1_n_4\,
      O(2) => \r_Clock_Counter_reg[8]_i_1_n_5\,
      O(1) => \r_Clock_Counter_reg[8]_i_1_n_6\,
      O(0) => \r_Clock_Counter_reg[8]_i_1_n_7\,
      S(3) => \r_Clock_Counter[8]_i_2_n_0\,
      S(2) => \r_Clock_Counter[8]_i_3_n_0\,
      S(1) => \r_Clock_Counter[8]_i_4_n_0\,
      S(0) => \r_Clock_Counter[8]_i_5_n_0\
    );
\r_Clock_Counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => \r_Clock_Counter[0]_i_2_n_0\,
      D => \r_Clock_Counter_reg[8]_i_1_n_6\,
      Q => r_Clock_Counter_reg(9),
      R => r_Clock_Counter
    );
\r_Constant_Select[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \r_Constant_Select[10]_i_1_n_0\
    );
\r_Constant_Select[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \r_Constant_Select[11]_i_1_n_0\
    );
\r_Constant_Select[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \r_Constant_Select[12]_i_1_n_0\
    );
\r_Constant_Select[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \r_Constant_Select[13]_i_1_n_0\
    );
\r_Constant_Select[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \r_Constant_Select[14]_i_1_n_0\
    );
\r_Constant_Select[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \r_Constant_Select[15]_i_1_n_0\
    );
\r_Constant_Select[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \r_Constant_Select[6]_i_1_n_0\
    );
\r_Constant_Select[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E3"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \r_Constant_Select[8]_i_1_n_0\
    );
\r_Constant_Select_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => \r_Constant_Select[10]_i_1_n_0\,
      Q => r_Constant_Select(10),
      R => '0'
    );
\r_Constant_Select_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => \r_Constant_Select[11]_i_1_n_0\,
      Q => r_Constant_Select(11),
      R => '0'
    );
\r_Constant_Select_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => \r_Constant_Select[12]_i_1_n_0\,
      Q => r_Constant_Select(12),
      R => '0'
    );
\r_Constant_Select_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => \r_Constant_Select[13]_i_1_n_0\,
      Q => r_Constant_Select(13),
      R => '0'
    );
\r_Constant_Select_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => \r_Constant_Select[14]_i_1_n_0\,
      Q => r_Constant_Select(14),
      R => '0'
    );
\r_Constant_Select_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => \r_Constant_Select[15]_i_1_n_0\,
      Q => r_Constant_Select(15),
      R => '0'
    );
\r_Constant_Select_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => \r_Constant_Select[6]_i_1_n_0\,
      Q => r_Constant_Select(6),
      R => '0'
    );
\r_Constant_Select_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => r_Clk,
      CE => '1',
      D => \r_Constant_Select[8]_i_1_n_0\,
      Q => r_Constant_Select(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_Sound is
  port (
    o_AUD_PWM : out STD_LOGIC;
    r_Clk : in STD_LOGIC;
    w_Turn_Alarm_On : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_Sound : entity is "Alarm_Sound";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_Sound;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_Sound is
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_Play_Sound[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_Play_Sound[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_Play_Sound_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_Select_Note[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_Select_Note[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_Select_Note[1]_i_3_n_0\ : STD_LOGIC;
  signal \r_Select_Note[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_Select_Note__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_Select_Note_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Select_Note_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Select_Note_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Play_Sound[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \r_Play_Sound[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \r_Play_Sound[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_Play_Sound[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_Play_Sound[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_Play_Sound[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_Play_Sound[7]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_Play_Sound[7]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_Select_Note[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_Select_Note[1]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_Select_Note[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_Select_Note[2]_i_2\ : label is "soft_lutpair8";
begin
U_Tone_Select: entity work.Alarm_Clock_Alarm_Clock_0_1_Tone_Select
     port map (
      Q(2) => \r_Select_Note_reg_n_0_[2]\,
      Q(1) => \r_Select_Note_reg_n_0_[1]\,
      Q(0) => \r_Select_Note_reg_n_0_[0]\,
      o_AUD_PWM => o_AUD_PWM,
      r_Clk => r_Clk,
      w_Turn_Alarm_On => w_Turn_Alarm_On
    );
\r_Play_Sound[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(0),
      O => p_0_in(0)
    );
\r_Play_Sound[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(0),
      I1 => \r_Play_Sound_reg__0\(1),
      O => p_0_in(1)
    );
\r_Play_Sound[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(2),
      I1 => \r_Play_Sound_reg__0\(0),
      I2 => \r_Play_Sound_reg__0\(1),
      O => p_0_in(2)
    );
\r_Play_Sound[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(3),
      I1 => \r_Play_Sound_reg__0\(1),
      I2 => \r_Play_Sound_reg__0\(0),
      I3 => \r_Play_Sound_reg__0\(2),
      O => p_0_in(3)
    );
\r_Play_Sound[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(2),
      I1 => \r_Play_Sound_reg__0\(0),
      I2 => \r_Play_Sound_reg__0\(1),
      I3 => \r_Play_Sound_reg__0\(3),
      I4 => \r_Play_Sound_reg__0\(4),
      O => p_0_in(4)
    );
\r_Play_Sound[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(5),
      I1 => \r_Play_Sound_reg__0\(2),
      I2 => \r_Play_Sound_reg__0\(0),
      I3 => \r_Play_Sound_reg__0\(1),
      I4 => \r_Play_Sound_reg__0\(3),
      I5 => \r_Play_Sound_reg__0\(4),
      O => p_0_in(5)
    );
\r_Play_Sound[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(6),
      I1 => \r_Play_Sound[7]_i_3_n_0\,
      I2 => \r_Play_Sound_reg__0\(5),
      O => p_0_in(6)
    );
\r_Play_Sound[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FFFF"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(6),
      I1 => \r_Play_Sound[7]_i_3_n_0\,
      I2 => \r_Play_Sound_reg__0\(5),
      I3 => \r_Play_Sound_reg__0\(7),
      I4 => w_Turn_Alarm_On,
      O => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Play_Sound[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(7),
      I1 => \r_Play_Sound_reg__0\(5),
      I2 => \r_Play_Sound[7]_i_3_n_0\,
      I3 => \r_Play_Sound_reg__0\(6),
      O => p_0_in(7)
    );
\r_Play_Sound[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(4),
      I1 => \r_Play_Sound_reg__0\(3),
      I2 => \r_Play_Sound_reg__0\(1),
      I3 => \r_Play_Sound_reg__0\(0),
      I4 => \r_Play_Sound_reg__0\(2),
      O => \r_Play_Sound[7]_i_3_n_0\
    );
\r_Play_Sound_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => \r_Play_Sound_reg__0\(0),
      R => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Play_Sound_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \r_Play_Sound_reg__0\(1),
      R => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Play_Sound_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => \r_Play_Sound_reg__0\(2),
      R => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Play_Sound_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => \r_Play_Sound_reg__0\(3),
      R => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Play_Sound_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => \r_Play_Sound_reg__0\(4),
      R => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Play_Sound_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(5),
      Q => \r_Play_Sound_reg__0\(5),
      R => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Play_Sound_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(6),
      Q => \r_Play_Sound_reg__0\(6),
      R => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Play_Sound_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(7),
      Q => \r_Play_Sound_reg__0\(7),
      R => \r_Play_Sound[7]_i_1_n_0\
    );
\r_Select_Note[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0F0E0F01000002"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(5),
      I1 => \r_Play_Sound_reg__0\(6),
      I2 => \r_Play_Sound_reg__0\(7),
      I3 => \r_Play_Sound_reg__0\(4),
      I4 => \r_Select_Note[0]_i_2_n_0\,
      I5 => \r_Play_Sound_reg__0\(0),
      O => \r_Select_Note__0\(0)
    );
\r_Select_Note[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(3),
      I1 => \r_Play_Sound_reg__0\(2),
      I2 => \r_Play_Sound_reg__0\(1),
      O => \r_Select_Note[0]_i_2_n_0\
    );
\r_Select_Note[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF1010BA"
    )
        port map (
      I0 => \r_Select_Note[1]_i_2_n_0\,
      I1 => \r_Play_Sound_reg__0\(6),
      I2 => \r_Select_Note[1]_i_3_n_0\,
      I3 => \r_Select_Note[2]_i_2_n_0\,
      I4 => \r_Play_Sound_reg__0\(1),
      I5 => \r_Play_Sound_reg__0\(7),
      O => \r_Select_Note__0\(1)
    );
\r_Select_Note[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(2),
      I1 => \r_Play_Sound_reg__0\(3),
      O => \r_Select_Note[1]_i_2_n_0\
    );
\r_Select_Note[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(4),
      I1 => \r_Play_Sound_reg__0\(5),
      I2 => \r_Play_Sound_reg__0\(0),
      O => \r_Select_Note[1]_i_3_n_0\
    );
\r_Select_Note[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(7),
      I1 => \r_Play_Sound_reg__0\(3),
      I2 => \r_Play_Sound_reg__0\(2),
      I3 => \r_Play_Sound_reg__0\(1),
      I4 => \r_Select_Note[2]_i_2_n_0\,
      O => \r_Select_Note__0\(2)
    );
\r_Select_Note[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \r_Play_Sound_reg__0\(4),
      I1 => \r_Play_Sound_reg__0\(5),
      I2 => \r_Play_Sound_reg__0\(6),
      I3 => \r_Play_Sound_reg__0\(0),
      O => \r_Select_Note[2]_i_2_n_0\
    );
\r_Select_Note_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \r_Select_Note__0\(0),
      Q => \r_Select_Note_reg_n_0_[0]\,
      R => '0'
    );
\r_Select_Note_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \r_Select_Note__0\(1),
      Q => \r_Select_Note_reg_n_0_[1]\,
      R => '0'
    );
\r_Select_Note_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \r_Select_Note__0\(2),
      Q => \r_Select_Note_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver is
  port (
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Segment_Count_reg[4]\ : out STD_LOGIC;
    \r_Segment_Count_reg[4]_0\ : out STD_LOGIC;
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    w_Clk_5MHz : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver : entity is "Seven_Segment_Display_Driver";
end Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver is
  signal U_Clock_Divider_Display_Refresh_n_0 : STD_LOGIC;
  signal U_Seven_Segment_Display_Refresh_n_12 : STD_LOGIC;
  signal U_Seven_Segment_Display_Refresh_n_13 : STD_LOGIC;
  signal U_Seven_Segment_Display_Refresh_n_14 : STD_LOGIC;
  signal U_Seven_Segment_Display_Refresh_n_15 : STD_LOGIC;
begin
U_BCD_To_7Segment: entity work.Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment
     port map (
      Q(3) => U_Seven_Segment_Display_Refresh_n_12,
      Q(2) => U_Seven_Segment_Display_Refresh_n_13,
      Q(1) => U_Seven_Segment_Display_Refresh_n_14,
      Q(0) => U_Seven_Segment_Display_Refresh_n_15,
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_Display_Refresh: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized5\
     port map (
      \r_BCD_Num_Sel_reg[3]\ => U_Clock_Divider_Display_Refresh_n_0,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Seven_Segment_Display_Refresh: entity work.Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(0) => Q(0),
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      \r_BCD_Num_Sel_reg[0]_0\(0) => \r_BCD_Num_Sel_reg[0]\(0),
      r_Clk_reg => U_Clock_Divider_Display_Refresh_n_0,
      \r_Hex_Encoding_reg[0]\(3) => U_Seven_Segment_Display_Refresh_n_12,
      \r_Hex_Encoding_reg[0]\(2) => U_Seven_Segment_Display_Refresh_n_13,
      \r_Hex_Encoding_reg[0]\(1) => U_Seven_Segment_Display_Refresh_n_14,
      \r_Hex_Encoding_reg[0]\(0) => U_Seven_Segment_Display_Refresh_n_15,
      \r_Segment_Count_reg[4]_0\ => \r_Segment_Count_reg[4]\,
      \r_Segment_Count_reg[4]_1\ => \r_Segment_Count_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Time is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \r_Count_reg[15]\ : out STD_LOGIC;
    \r_BCD_Num_reg[31]\ : out STD_LOGIC;
    \r_BCD_Num_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    w_Alarm_Time : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \r_BCD_Num_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[20]\ : out STD_LOGIC;
    \r_BCD_Num_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[27]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[9]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[17]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_28\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_29\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_30\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_31\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_32\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_33\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_34\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_35\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_36\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_37\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_38\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_39\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[13]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[13]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[21]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[17]_2\ : out STD_LOGIC;
    \r_BCD_Num_reg[5]_3\ : out STD_LOGIC;
    \r_Count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_Reset_Control : out STD_LOGIC;
    \axi_rdata_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_1_out0 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC;
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC;
    \r_Count_reg[23]_18\ : in STD_LOGIC;
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC;
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC;
    \r_Count_reg[23]_27\ : in STD_LOGIC;
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC;
    \r_Count_reg[23]_32\ : in STD_LOGIC;
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC;
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Digit_Sel_reg[1]\ : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    w_Time : in STD_LOGIC_VECTOR ( 4 downto 0 );
    w_Seconds : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Change_Alarm : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Digit_Sel_reg[1]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC;
    \r_Count_reg[23]_103\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Digit_Sel_reg[2]\ : in STD_LOGIC;
    \r_Count_reg[23]_104\ : in STD_LOGIC;
    \r_Digit_Sel_reg[2]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_105\ : in STD_LOGIC;
    \r_Count_reg[23]_106\ : in STD_LOGIC;
    \r_Digit_Sel_reg[2]_1\ : in STD_LOGIC;
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_107\ : in STD_LOGIC;
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Digit_Sel_reg[0]\ : in STD_LOGIC;
    w_Time_Stamp : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Digit_Sel_reg[0]_0\ : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Alarm_Enabled : in STD_LOGIC;
    o_Alarm_On : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Time : entity is "Time";
end Alarm_Clock_Alarm_Clock_0_1_Time;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Time is
begin
U_Time_Counter: entity work.Alarm_Clock_Alarm_Clock_0_1_Time_Counter_18
     port map (
      CO(0) => CO(0),
      D(9 downto 0) => D(9 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      O(2 downto 0) => O(2 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      S(1 downto 0) => S(1 downto 0),
      axi_araddr(1 downto 0) => axi_araddr(1 downto 0),
      \axi_rdata_reg[0]\(0) => \axi_rdata_reg[5]\(0),
      \axi_rdata_reg[23]\(23 downto 0) => \axi_rdata_reg[23]\(23 downto 0),
      \axi_rdata_reg[5]\(3 downto 0) => \axi_rdata_reg[5]\(4 downto 1),
      i_Change_Alarm => i_Change_Alarm,
      i_Reset => i_Reset,
      o_Alarm_Enabled => o_Alarm_Enabled,
      o_Alarm_On => o_Alarm_On,
      p_1_out0(20 downto 0) => p_1_out0(20 downto 0),
      r_Alarm_State_reg(0) => r_Alarm_State_reg(0),
      \r_BCD_Num_reg[12]\(2 downto 0) => \r_BCD_Num_reg[12]\(2 downto 0),
      \r_BCD_Num_reg[13]\(3 downto 0) => \r_BCD_Num_reg[13]\(3 downto 0),
      \r_BCD_Num_reg[13]_0\(0) => \r_BCD_Num_reg[13]_0\(0),
      \r_BCD_Num_reg[13]_1\(3 downto 0) => \r_BCD_Num_reg[13]_1\(3 downto 0),
      \r_BCD_Num_reg[13]_2\(3 downto 0) => \r_BCD_Num_reg[13]_2\(3 downto 0),
      \r_BCD_Num_reg[13]_3\(0) => \r_BCD_Num_reg[13]_3\(0),
      \r_BCD_Num_reg[13]_4\(1 downto 0) => \r_BCD_Num_reg[13]_4\(1 downto 0),
      \r_BCD_Num_reg[15]\(3 downto 0) => \r_BCD_Num_reg[15]\(3 downto 0),
      \r_BCD_Num_reg[16]\(0) => \r_BCD_Num_reg[16]\(0),
      \r_BCD_Num_reg[17]\(3 downto 0) => \r_BCD_Num_reg[17]\(3 downto 0),
      \r_BCD_Num_reg[17]_0\(3 downto 0) => \r_BCD_Num_reg[17]_0\(3 downto 0),
      \r_BCD_Num_reg[17]_1\(0) => \r_BCD_Num_reg[17]_1\(0),
      \r_BCD_Num_reg[17]_2\ => \r_BCD_Num_reg[17]_2\,
      \r_BCD_Num_reg[20]\ => \r_BCD_Num_reg[20]\,
      \r_BCD_Num_reg[21]\(3 downto 0) => \r_BCD_Num_reg[21]\(3 downto 0),
      \r_BCD_Num_reg[21]_0\(3 downto 0) => \r_BCD_Num_reg[21]_0\(3 downto 0),
      \r_BCD_Num_reg[21]_1\(1 downto 0) => \r_BCD_Num_reg[21]_1\(1 downto 0),
      \r_BCD_Num_reg[21]_2\(0) => \r_BCD_Num_reg[21]_2\(0),
      \r_BCD_Num_reg[22]\(0) => \r_BCD_Num_reg[22]\(0),
      \r_BCD_Num_reg[24]\(0) => \r_BCD_Num_reg[24]\(0),
      \r_BCD_Num_reg[24]_0\(0) => \r_BCD_Num_reg[24]_0\(0),
      \r_BCD_Num_reg[27]\(2 downto 0) => \r_BCD_Num_reg[27]\(2 downto 0),
      \r_BCD_Num_reg[27]_0\(0) => \r_BCD_Num_reg[27]_0\(0),
      \r_BCD_Num_reg[27]_1\(0) => \r_BCD_Num_reg[27]_1\(0),
      \r_BCD_Num_reg[27]_10\(3 downto 0) => \r_BCD_Num_reg[27]_10\(3 downto 0),
      \r_BCD_Num_reg[27]_11\(0) => \r_BCD_Num_reg[27]_11\(0),
      \r_BCD_Num_reg[27]_12\(0) => \r_BCD_Num_reg[27]_12\(0),
      \r_BCD_Num_reg[27]_13\(3 downto 0) => \r_BCD_Num_reg[27]_13\(3 downto 0),
      \r_BCD_Num_reg[27]_14\(0) => \r_BCD_Num_reg[27]_14\(0),
      \r_BCD_Num_reg[27]_15\(2 downto 0) => \r_BCD_Num_reg[27]_15\(2 downto 0),
      \r_BCD_Num_reg[27]_16\(0) => \r_BCD_Num_reg[27]_16\(0),
      \r_BCD_Num_reg[27]_17\(0) => \r_BCD_Num_reg[27]_17\(0),
      \r_BCD_Num_reg[27]_18\(3 downto 0) => \r_BCD_Num_reg[27]_18\(3 downto 0),
      \r_BCD_Num_reg[27]_19\(0) => \r_BCD_Num_reg[27]_19\(0),
      \r_BCD_Num_reg[27]_2\(0) => \r_BCD_Num_reg[27]_2\(0),
      \r_BCD_Num_reg[27]_20\(3 downto 0) => \r_BCD_Num_reg[27]_20\(3 downto 0),
      \r_BCD_Num_reg[27]_21\(0) => \r_BCD_Num_reg[27]_21\(0),
      \r_BCD_Num_reg[27]_22\(3 downto 0) => \r_BCD_Num_reg[27]_22\(3 downto 0),
      \r_BCD_Num_reg[27]_23\(0) => \r_BCD_Num_reg[27]_23\(0),
      \r_BCD_Num_reg[27]_24\(2 downto 0) => \r_BCD_Num_reg[27]_24\(2 downto 0),
      \r_BCD_Num_reg[27]_25\(0) => \r_BCD_Num_reg[27]_25\(0),
      \r_BCD_Num_reg[27]_26\(0) => \r_BCD_Num_reg[27]_26\(0),
      \r_BCD_Num_reg[27]_3\(2 downto 0) => \r_BCD_Num_reg[27]_3\(2 downto 0),
      \r_BCD_Num_reg[27]_4\(2 downto 0) => \r_BCD_Num_reg[27]_4\(2 downto 0),
      \r_BCD_Num_reg[27]_5\(0) => \r_BCD_Num_reg[27]_5\(0),
      \r_BCD_Num_reg[27]_6\(2 downto 0) => \r_BCD_Num_reg[27]_6\(2 downto 0),
      \r_BCD_Num_reg[27]_7\(2 downto 0) => \r_BCD_Num_reg[27]_7\(2 downto 0),
      \r_BCD_Num_reg[27]_8\(0) => \r_BCD_Num_reg[27]_8\(0),
      \r_BCD_Num_reg[27]_9\(0) => \r_BCD_Num_reg[27]_9\(0),
      \r_BCD_Num_reg[28]\(3 downto 0) => \r_BCD_Num_reg[28]\(3 downto 0),
      \r_BCD_Num_reg[30]\(2 downto 0) => \r_BCD_Num_reg[30]\(2 downto 0),
      \r_BCD_Num_reg[30]_0\(0) => \r_BCD_Num_reg[30]_0\(0),
      \r_BCD_Num_reg[30]_1\(0) => \r_BCD_Num_reg[30]_1\(0),
      \r_BCD_Num_reg[30]_10\(0) => \r_BCD_Num_reg[30]_10\(0),
      \r_BCD_Num_reg[30]_11\(2 downto 0) => \r_BCD_Num_reg[30]_11\(2 downto 0),
      \r_BCD_Num_reg[30]_12\(3 downto 0) => \r_BCD_Num_reg[30]_12\(3 downto 0),
      \r_BCD_Num_reg[30]_13\(2 downto 0) => \r_BCD_Num_reg[30]_13\(2 downto 0),
      \r_BCD_Num_reg[30]_14\(0) => \r_BCD_Num_reg[30]_14\(0),
      \r_BCD_Num_reg[30]_15\(2 downto 0) => \r_BCD_Num_reg[30]_15\(2 downto 0),
      \r_BCD_Num_reg[30]_16\(0) => \r_BCD_Num_reg[30]_16\(0),
      \r_BCD_Num_reg[30]_2\(1 downto 0) => \r_BCD_Num_reg[30]_2\(1 downto 0),
      \r_BCD_Num_reg[30]_3\(0) => \r_BCD_Num_reg[30]_3\(0),
      \r_BCD_Num_reg[30]_4\(2 downto 0) => \r_BCD_Num_reg[30]_4\(2 downto 0),
      \r_BCD_Num_reg[30]_5\(0) => \r_BCD_Num_reg[30]_5\(0),
      \r_BCD_Num_reg[30]_6\(2 downto 0) => \r_BCD_Num_reg[30]_6\(2 downto 0),
      \r_BCD_Num_reg[30]_7\(2 downto 0) => \r_BCD_Num_reg[30]_7\(2 downto 0),
      \r_BCD_Num_reg[30]_8\(2 downto 0) => \r_BCD_Num_reg[30]_8\(2 downto 0),
      \r_BCD_Num_reg[30]_9\(0) => \r_BCD_Num_reg[30]_9\(0),
      \r_BCD_Num_reg[31]\ => \r_BCD_Num_reg[31]\,
      \r_BCD_Num_reg[31]_0\(3 downto 0) => \r_BCD_Num_reg[31]_0\(3 downto 0),
      \r_BCD_Num_reg[31]_1\(0) => \r_BCD_Num_reg[31]_1\(0),
      \r_BCD_Num_reg[31]_10\(0) => \r_BCD_Num_reg[31]_10\(0),
      \r_BCD_Num_reg[31]_11\(1 downto 0) => \r_BCD_Num_reg[31]_11\(1 downto 0),
      \r_BCD_Num_reg[31]_12\(0) => \r_BCD_Num_reg[31]_12\(0),
      \r_BCD_Num_reg[31]_13\(0) => \r_BCD_Num_reg[31]_13\(0),
      \r_BCD_Num_reg[31]_14\(0) => \r_BCD_Num_reg[31]_14\(0),
      \r_BCD_Num_reg[31]_15\(0) => \r_BCD_Num_reg[31]_15\(0),
      \r_BCD_Num_reg[31]_16\(0) => \r_BCD_Num_reg[31]_16\(0),
      \r_BCD_Num_reg[31]_17\(0) => \r_BCD_Num_reg[31]_17\(0),
      \r_BCD_Num_reg[31]_18\(0) => \r_BCD_Num_reg[31]_18\(0),
      \r_BCD_Num_reg[31]_19\(0) => \r_BCD_Num_reg[31]_19\(0),
      \r_BCD_Num_reg[31]_2\(0) => \r_BCD_Num_reg[31]_2\(0),
      \r_BCD_Num_reg[31]_20\(1 downto 0) => \r_BCD_Num_reg[31]_20\(1 downto 0),
      \r_BCD_Num_reg[31]_21\(0) => \r_BCD_Num_reg[31]_21\(0),
      \r_BCD_Num_reg[31]_22\(3 downto 0) => \r_BCD_Num_reg[31]_22\(3 downto 0),
      \r_BCD_Num_reg[31]_23\(0) => \r_BCD_Num_reg[31]_23\(0),
      \r_BCD_Num_reg[31]_24\(0) => \r_BCD_Num_reg[31]_24\(0),
      \r_BCD_Num_reg[31]_25\(0) => \r_BCD_Num_reg[31]_25\(0),
      \r_BCD_Num_reg[31]_26\(0) => \r_BCD_Num_reg[31]_26\(0),
      \r_BCD_Num_reg[31]_27\(3 downto 0) => \r_BCD_Num_reg[31]_27\(3 downto 0),
      \r_BCD_Num_reg[31]_28\(3 downto 0) => \r_BCD_Num_reg[31]_28\(3 downto 0),
      \r_BCD_Num_reg[31]_29\(3 downto 0) => \r_BCD_Num_reg[31]_29\(3 downto 0),
      \r_BCD_Num_reg[31]_3\(0) => \r_BCD_Num_reg[31]_3\(0),
      \r_BCD_Num_reg[31]_30\(3 downto 0) => \r_BCD_Num_reg[31]_30\(3 downto 0),
      \r_BCD_Num_reg[31]_31\(3 downto 0) => \r_BCD_Num_reg[31]_31\(3 downto 0),
      \r_BCD_Num_reg[31]_32\(1 downto 0) => \r_BCD_Num_reg[31]_32\(1 downto 0),
      \r_BCD_Num_reg[31]_33\(1 downto 0) => \r_BCD_Num_reg[31]_33\(1 downto 0),
      \r_BCD_Num_reg[31]_34\(3 downto 0) => \r_BCD_Num_reg[31]_34\(3 downto 0),
      \r_BCD_Num_reg[31]_35\(3 downto 0) => \r_BCD_Num_reg[31]_35\(3 downto 0),
      \r_BCD_Num_reg[31]_36\(3 downto 0) => \r_BCD_Num_reg[31]_36\(3 downto 0),
      \r_BCD_Num_reg[31]_37\(3 downto 0) => \r_BCD_Num_reg[31]_37\(3 downto 0),
      \r_BCD_Num_reg[31]_38\(3 downto 0) => \r_BCD_Num_reg[31]_38\(3 downto 0),
      \r_BCD_Num_reg[31]_39\(1 downto 0) => \r_BCD_Num_reg[31]_39\(1 downto 0),
      \r_BCD_Num_reg[31]_4\(0) => \r_BCD_Num_reg[31]_4\(0),
      \r_BCD_Num_reg[31]_5\(3 downto 0) => \r_BCD_Num_reg[31]_5\(3 downto 0),
      \r_BCD_Num_reg[31]_6\(0) => \r_BCD_Num_reg[31]_6\(0),
      \r_BCD_Num_reg[31]_7\(0) => \r_BCD_Num_reg[31]_7\(0),
      \r_BCD_Num_reg[31]_8\(0) => \r_BCD_Num_reg[31]_8\(0),
      \r_BCD_Num_reg[31]_9\(0) => \r_BCD_Num_reg[31]_9\(0),
      \r_BCD_Num_reg[5]\(3 downto 0) => \r_BCD_Num_reg[5]\(3 downto 0),
      \r_BCD_Num_reg[5]_0\(3 downto 0) => \r_BCD_Num_reg[5]_0\(3 downto 0),
      \r_BCD_Num_reg[5]_1\(3 downto 0) => \r_BCD_Num_reg[5]_1\(3 downto 0),
      \r_BCD_Num_reg[5]_2\(2 downto 0) => \r_BCD_Num_reg[5]_2\(2 downto 0),
      \r_BCD_Num_reg[5]_3\ => \r_BCD_Num_reg[5]_3\,
      \r_BCD_Num_reg[6]\(0) => \r_BCD_Num_reg[6]\(0),
      \r_BCD_Num_reg[6]_0\(0) => \r_BCD_Num_reg[6]_0\(0),
      \r_BCD_Num_reg[6]_1\(3 downto 0) => \r_BCD_Num_reg[6]_1\(3 downto 0),
      \r_BCD_Num_reg[6]_2\(1 downto 0) => \r_BCD_Num_reg[6]_2\(1 downto 0),
      \r_BCD_Num_reg[6]_3\(2 downto 0) => \r_BCD_Num_reg[6]_3\(2 downto 0),
      \r_BCD_Num_reg[6]_4\(3 downto 0) => \r_BCD_Num_reg[6]_4\(3 downto 0),
      \r_BCD_Num_reg[6]_5\(2 downto 0) => \r_BCD_Num_reg[6]_5\(2 downto 0),
      \r_BCD_Num_reg[6]_6\(1 downto 0) => \r_BCD_Num_reg[6]_6\(1 downto 0),
      \r_BCD_Num_reg[7]\(2 downto 0) => \r_BCD_Num_reg[7]\(2 downto 0),
      \r_BCD_Num_reg[9]\(2 downto 0) => \r_BCD_Num_reg[9]\(2 downto 0),
      \r_BCD_Num_reg[9]_0\(2 downto 0) => \r_BCD_Num_reg[9]_0\(2 downto 0),
      \r_BCD_Num_reg[9]_1\(1 downto 0) => \r_BCD_Num_reg[9]_1\(1 downto 0),
      \r_BCD_Num_reg[9]_2\(2 downto 0) => \r_BCD_Num_reg[9]_2\(2 downto 0),
      \r_BCD_Num_reg[9]_3\(2 downto 0) => \r_BCD_Num_reg[9]_3\(2 downto 0),
      \r_BCD_Num_reg[9]_4\(1 downto 0) => \r_BCD_Num_reg[9]_4\(1 downto 0),
      \r_BCD_Num_reg[9]_5\(3 downto 0) => \r_BCD_Num_reg[9]_5\(3 downto 0),
      \r_BCD_Num_reg[9]_6\(1 downto 0) => \r_BCD_Num_reg[9]_6\(1 downto 0),
      \r_Count_reg[0]_0\ => w_Reset_Control,
      \r_Count_reg[0]_1\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_2\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[12]_3\(0) => \r_Count_reg[12]_2\(0),
      \r_Count_reg[15]_0\ => \r_Count_reg[15]\,
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_2\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[1]_0\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_1\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[20]_0\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_1\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_3\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_4\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[22]_0\(0) => \r_Count_reg[22]\(0),
      \r_Count_reg[22]_1\(0) => \r_Count_reg[22]_0\(0),
      \r_Count_reg[22]_2\(3 downto 0) => \r_Count_reg[22]_1\(3 downto 0),
      \r_Count_reg[23]_0\(3 downto 0) => \r_Count_reg[23]\(3 downto 0),
      \r_Count_reg[23]_1\(2 downto 0) => \r_Count_reg[23]_0\(2 downto 0),
      \r_Count_reg[23]_10\(3 downto 0) => \r_Count_reg[23]_9\(3 downto 0),
      \r_Count_reg[23]_100\(1 downto 0) => \r_Count_reg[23]_99\(1 downto 0),
      \r_Count_reg[23]_101\(2 downto 0) => \r_Count_reg[23]_100\(2 downto 0),
      \r_Count_reg[23]_102\(0) => \r_Count_reg[23]_101\(0),
      \r_Count_reg[23]_103\ => \r_Count_reg[23]_102\,
      \r_Count_reg[23]_104\(0) => \r_Count_reg[23]_103\(0),
      \r_Count_reg[23]_105\ => \r_Count_reg[23]_104\,
      \r_Count_reg[23]_106\ => \r_Count_reg[23]_105\,
      \r_Count_reg[23]_107\ => \r_Count_reg[23]_106\,
      \r_Count_reg[23]_108\ => \r_Count_reg[23]_107\,
      \r_Count_reg[23]_11\(1 downto 0) => \r_Count_reg[23]_10\(1 downto 0),
      \r_Count_reg[23]_12\(3 downto 0) => \r_Count_reg[23]_11\(3 downto 0),
      \r_Count_reg[23]_13\(3 downto 0) => \r_Count_reg[23]_12\(3 downto 0),
      \r_Count_reg[23]_14\(3 downto 0) => \r_Count_reg[23]_13\(3 downto 0),
      \r_Count_reg[23]_15\(3 downto 0) => \r_Count_reg[23]_14\(3 downto 0),
      \r_Count_reg[23]_16\(3 downto 0) => \r_Count_reg[23]_15\(3 downto 0),
      \r_Count_reg[23]_17\(3 downto 0) => \r_Count_reg[23]_16\(3 downto 0),
      \r_Count_reg[23]_18\ => \r_Count_reg[23]_17\,
      \r_Count_reg[23]_19\ => \r_Count_reg[23]_18\,
      \r_Count_reg[23]_2\(2 downto 0) => \r_Count_reg[23]_1\(2 downto 0),
      \r_Count_reg[23]_20\(3 downto 0) => \r_Count_reg[23]_19\(3 downto 0),
      \r_Count_reg[23]_21\(3 downto 0) => \r_Count_reg[23]_20\(3 downto 0),
      \r_Count_reg[23]_22\(3 downto 0) => \r_Count_reg[23]_21\(3 downto 0),
      \r_Count_reg[23]_23\(3 downto 0) => \r_Count_reg[23]_22\(3 downto 0),
      \r_Count_reg[23]_24\ => \r_Count_reg[23]_23\,
      \r_Count_reg[23]_25\ => \r_Count_reg[23]_24\,
      \r_Count_reg[23]_26\(2 downto 0) => \r_Count_reg[23]_25\(2 downto 0),
      \r_Count_reg[23]_27\ => \r_Count_reg[23]_26\,
      \r_Count_reg[23]_28\ => \r_Count_reg[23]_27\,
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_28\,
      \r_Count_reg[23]_3\(3 downto 0) => \r_Count_reg[23]_2\(3 downto 0),
      \r_Count_reg[23]_30\ => \r_Count_reg[23]_29\,
      \r_Count_reg[23]_31\(2 downto 0) => \r_Count_reg[23]_30\(2 downto 0),
      \r_Count_reg[23]_32\ => \r_Count_reg[23]_31\,
      \r_Count_reg[23]_33\ => \r_Count_reg[23]_32\,
      \r_Count_reg[23]_34\(1 downto 0) => \r_Count_reg[23]_33\(1 downto 0),
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_34\(1 downto 0),
      \r_Count_reg[23]_36\(1 downto 0) => \r_Count_reg[23]_35\(1 downto 0),
      \r_Count_reg[23]_37\(0) => \r_Count_reg[23]_36\(0),
      \r_Count_reg[23]_38\(1 downto 0) => \r_Count_reg[23]_37\(1 downto 0),
      \r_Count_reg[23]_39\(1 downto 0) => \r_Count_reg[23]_38\(1 downto 0),
      \r_Count_reg[23]_4\(3 downto 0) => \r_Count_reg[23]_3\(3 downto 0),
      \r_Count_reg[23]_40\(3 downto 0) => \r_Count_reg[23]_39\(3 downto 0),
      \r_Count_reg[23]_41\(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      \r_Count_reg[23]_42\(2 downto 0) => \r_Count_reg[23]_41\(2 downto 0),
      \r_Count_reg[23]_43\(0) => \r_Count_reg[23]_42\(0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_43\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0),
      \r_Count_reg[23]_47\(0) => \r_Count_reg[23]_46\(0),
      \r_Count_reg[23]_48\(0) => \r_Count_reg[23]_47\(0),
      \r_Count_reg[23]_49\(1 downto 0) => \r_Count_reg[23]_48\(1 downto 0),
      \r_Count_reg[23]_5\(3 downto 0) => \r_Count_reg[23]_4\(3 downto 0),
      \r_Count_reg[23]_50\(0) => \r_Count_reg[23]_49\(0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_50\(1 downto 0),
      \r_Count_reg[23]_52\(1 downto 0) => \r_Count_reg[23]_51\(1 downto 0),
      \r_Count_reg[23]_53\(3 downto 0) => \r_Count_reg[23]_52\(3 downto 0),
      \r_Count_reg[23]_54\(3 downto 0) => \r_Count_reg[23]_53\(3 downto 0),
      \r_Count_reg[23]_55\(0) => \r_Count_reg[23]_54\(0),
      \r_Count_reg[23]_56\(1 downto 0) => \r_Count_reg[23]_55\(1 downto 0),
      \r_Count_reg[23]_57\(1 downto 0) => \r_Count_reg[23]_56\(1 downto 0),
      \r_Count_reg[23]_58\(1 downto 0) => \r_Count_reg[23]_57\(1 downto 0),
      \r_Count_reg[23]_59\(0) => \r_Count_reg[23]_58\(0),
      \r_Count_reg[23]_6\(2 downto 0) => \r_Count_reg[23]_5\(2 downto 0),
      \r_Count_reg[23]_60\(2 downto 0) => \r_Count_reg[23]_59\(2 downto 0),
      \r_Count_reg[23]_61\(2 downto 0) => \r_Count_reg[23]_60\(2 downto 0),
      \r_Count_reg[23]_62\(3 downto 0) => \r_Count_reg[23]_61\(3 downto 0),
      \r_Count_reg[23]_63\(3 downto 0) => \r_Count_reg[23]_62\(3 downto 0),
      \r_Count_reg[23]_64\(2) => \r_Count_reg[23]_66\(0),
      \r_Count_reg[23]_64\(1) => \r_Count_reg[23]_67\(0),
      \r_Count_reg[23]_64\(0) => \r_Count_reg[23]_63\(1),
      \r_Count_reg[23]_65\(0) => \r_Count_reg[23]_63\(0),
      \r_Count_reg[23]_66\(3 downto 0) => \r_Count_reg[23]_64\(3 downto 0),
      \r_Count_reg[23]_67\(3 downto 0) => \r_Count_reg[23]_65\(3 downto 0),
      \r_Count_reg[23]_68\(3 downto 0) => \r_Count_reg[23]_68\(3 downto 0),
      \r_Count_reg[23]_69\(2 downto 0) => \r_Count_reg[23]_66\(3 downto 1),
      \r_Count_reg[23]_7\(3 downto 0) => \r_Count_reg[23]_6\(3 downto 0),
      \r_Count_reg[23]_70\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_71\(1 downto 0) => \r_Count_reg[23]_70\(1 downto 0),
      \r_Count_reg[23]_72\(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0),
      \r_Count_reg[23]_73\(1 downto 0) => \r_Count_reg[23]_72\(1 downto 0),
      \r_Count_reg[23]_74\(2 downto 0) => \r_Count_reg[23]_73\(2 downto 0),
      \r_Count_reg[23]_75\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_76\ => \r_Count_reg[23]_75\,
      \r_Count_reg[23]_77\(3 downto 0) => \r_Count_reg[23]_76\(3 downto 0),
      \r_Count_reg[23]_78\(3 downto 0) => \r_Count_reg[23]_77\(3 downto 0),
      \r_Count_reg[23]_79\(1 downto 0) => \r_Count_reg[23]_78\(1 downto 0),
      \r_Count_reg[23]_8\(2 downto 0) => \r_Count_reg[23]_7\(2 downto 0),
      \r_Count_reg[23]_80\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_81\(1 downto 0) => \r_Count_reg[23]_80\(1 downto 0),
      \r_Count_reg[23]_82\(1 downto 0) => \r_Count_reg[23]_81\(1 downto 0),
      \r_Count_reg[23]_83\(0) => \r_Count_reg[23]_82\(0),
      \r_Count_reg[23]_84\(1 downto 0) => \r_Count_reg[23]_83\(1 downto 0),
      \r_Count_reg[23]_85\(1 downto 0) => \r_Count_reg[23]_84\(1 downto 0),
      \r_Count_reg[23]_86\(3 downto 0) => \r_Count_reg[23]_85\(3 downto 0),
      \r_Count_reg[23]_87\(3 downto 0) => \r_Count_reg[23]_86\(3 downto 0),
      \r_Count_reg[23]_88\(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      \r_Count_reg[23]_89\(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0),
      \r_Count_reg[23]_9\ => \r_Count_reg[23]_8\,
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0),
      \r_Count_reg[23]_91\(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      \r_Count_reg[23]_92\(3 downto 0) => \r_Count_reg[23]_91\(3 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0),
      \r_Count_reg[23]_94\(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0),
      \r_Count_reg[23]_95\(3 downto 0) => \r_Count_reg[23]_94\(3 downto 0),
      \r_Count_reg[23]_96\(1 downto 0) => \r_Count_reg[23]_95\(1 downto 0),
      \r_Count_reg[23]_97\(2 downto 0) => \r_Count_reg[23]_96\(2 downto 0),
      \r_Count_reg[23]_98\(2 downto 0) => \r_Count_reg[23]_97\(2 downto 0),
      \r_Count_reg[23]_99\(0) => \r_Count_reg[23]_98\(0),
      \r_Count_reg[2]_0\(0) => \r_Count_reg[2]\(0),
      \r_Count_reg[3]_0\(3 downto 0) => \r_Count_reg[3]\(3 downto 0),
      \r_Count_reg[3]_1\(3 downto 0) => \r_Count_reg[3]_0\(3 downto 0),
      \r_Count_reg[3]_10\(0) => \r_Count_reg[3]_9\(0),
      \r_Count_reg[3]_2\(2 downto 0) => \r_Count_reg[3]_1\(2 downto 0),
      \r_Count_reg[3]_3\(2 downto 0) => \r_Count_reg[3]_2\(2 downto 0),
      \r_Count_reg[3]_4\(0) => \r_Count_reg[3]_3\(0),
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]_4\(1 downto 0),
      \r_Count_reg[3]_6\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_7\(2 downto 0) => \r_Count_reg[3]_6\(2 downto 0),
      \r_Count_reg[3]_8\(0) => \r_Count_reg[3]_7\(0),
      \r_Count_reg[3]_9\(3 downto 0) => \r_Count_reg[3]_8\(3 downto 0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[4]_3\(0) => \r_Count_reg[4]_2\(0),
      \r_Count_reg[5]_0\(0) => \r_Count_reg[5]\(0),
      \r_Count_reg[7]_0\(0) => \r_Count_reg[7]\(0),
      \r_Count_reg[7]_1\(0) => \r_Count_reg[7]_0\(0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_1\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_2\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Count_reg[8]_3\(0) => \r_Count_reg[8]_2\(0),
      \r_Digit_Sel_reg[0]\ => \r_Digit_Sel_reg[0]\,
      \r_Digit_Sel_reg[0]_0\ => \r_Digit_Sel_reg[0]_0\,
      \r_Digit_Sel_reg[1]\ => \r_Digit_Sel_reg[1]\,
      \r_Digit_Sel_reg[1]_0\ => \r_Digit_Sel_reg[1]_0\,
      \r_Digit_Sel_reg[2]\ => \r_Digit_Sel_reg[2]\,
      \r_Digit_Sel_reg[2]_0\ => \r_Digit_Sel_reg[2]_0\,
      \r_Digit_Sel_reg[2]_1\ => \r_Digit_Sel_reg[2]_1\,
      r_Seconds_1st_Digit_Inc_reg(3 downto 0) => r_Seconds_1st_Digit_Inc_reg(3 downto 0),
      r_Seconds_1st_Digit_Inc_reg_0(3 downto 0) => r_Seconds_1st_Digit_Inc_reg_0(3 downto 0),
      r_Seconds_1st_Digit_Inc_reg_1(3 downto 0) => r_Seconds_1st_Digit_Inc_reg_1(3 downto 0),
      r_Seconds_1st_Digit_Inc_reg_2(0) => r_Seconds_1st_Digit_Inc_reg_2(0),
      r_Seconds_2nd_Digit_Inc_reg(3 downto 0) => r_Seconds_2nd_Digit_Inc_reg(3 downto 0),
      \r_Time_State_reg[1]\(3 downto 0) => \r_Time_State_reg[1]\(3 downto 0),
      \slv_reg3_reg[1]\ => \slv_reg3_reg[1]\,
      \slv_reg3_reg[5]\(0) => \slv_reg3_reg[5]\(0),
      \slv_reg3_reg[6]\(0) => \slv_reg3_reg[6]\(0),
      w_Alarm_Time(27 downto 0) => w_Alarm_Time(27 downto 0),
      w_Clk_5MHz => w_Clk_5MHz,
      w_Seconds(0) => w_Seconds(0),
      w_Time(4 downto 0) => w_Time(4 downto 0),
      w_Time_Stamp(23 downto 0) => w_Time_Stamp(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Time_17 is
  port (
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_Time_Stamp : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Count_reg[15]\ : out STD_LOGIC;
    \r_Count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \r_BCD_Num_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]\ : out STD_LOGIC;
    \r_BCD_Num_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[16]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]\ : out STD_LOGIC;
    \r_BCD_Num_reg[20]\ : out STD_LOGIC;
    \r_BCD_Num_reg[16]_3\ : out STD_LOGIC;
    \r_BCD_Num_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[21]_1\ : out STD_LOGIC;
    \r_BCD_Num_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[27]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[30]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[8]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[16]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_28\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_29\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_30\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_31\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_32\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_33\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_34\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_35\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_36\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_37\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_38\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_39\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[13]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[13]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[21]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[17]\ : out STD_LOGIC;
    \r_BCD_Num_reg[5]\ : out STD_LOGIC;
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_27\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_PM : out STD_LOGIC;
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_2nd_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_2nd_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Seconds_1st_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Prev_Signal_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Prev_Signal_reg_0 : in STD_LOGIC;
    r_Prev_Signal : in STD_LOGIC;
    w_Clk_100Hz : in STD_LOGIC;
    \slv_reg3_reg[1]\ : in STD_LOGIC;
    \r_Count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC;
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC;
    \r_Count_reg[23]_19\ : in STD_LOGIC;
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC;
    \r_Count_reg[23]_26\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_27\ : in STD_LOGIC;
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC;
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC;
    \r_Count_reg[23]_36\ : in STD_LOGIC;
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC;
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Alarm_Time : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC;
    \r_Digit_Sel_reg[1]\ : in STD_LOGIC;
    \slv_reg3_reg[1]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_101\ : in STD_LOGIC;
    \r_Digit_Sel_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Change_Alarm : in STD_LOGIC;
    \r_Count_reg[23]_102\ : in STD_LOGIC;
    \r_Count_reg[23]_103\ : in STD_LOGIC;
    \r_Digit_Sel_reg[0]\ : in STD_LOGIC;
    \r_Count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    w_Reset_Control : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Time_17 : entity is "Time";
end Alarm_Clock_Alarm_Clock_0_1_Time_17;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Time_17 is
begin
U_Time_Counter: entity work.Alarm_Clock_Alarm_Clock_0_1_Time_Counter
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => w_Time_Stamp(7 downto 4),
      O(3 downto 0) => O(3 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      \axi_rdata_reg[11]\(3 downto 0) => w_Time_Stamp(11 downto 8),
      \axi_rdata_reg[15]\(3 downto 0) => w_Time_Stamp(15 downto 12),
      \axi_rdata_reg[19]\(3 downto 0) => w_Time_Stamp(19 downto 16),
      \axi_rdata_reg[22]\(2 downto 0) => w_Time_Stamp(22 downto 20),
      \axi_rdata_reg[23]\(0) => w_Time_Stamp(23),
      \axi_rdata_reg[3]\(3 downto 0) => w_Time_Stamp(3 downto 0),
      i_Change_Alarm => i_Change_Alarm,
      o_PM => o_PM,
      p_1_out0(3 downto 0) => p_1_out0(3 downto 0),
      r_Alarm_State_reg(3 downto 0) => r_Alarm_State_reg(3 downto 0),
      r_Alarm_State_reg_0(3 downto 0) => r_Alarm_State_reg_0(3 downto 0),
      r_Alarm_State_reg_1(1 downto 0) => r_Alarm_State_reg_1(1 downto 0),
      \r_BCD_Num_reg[10]\(2 downto 0) => \r_BCD_Num_reg[10]\(2 downto 0),
      \r_BCD_Num_reg[10]_0\ => \r_BCD_Num_reg[10]_0\(0),
      \r_BCD_Num_reg[10]_1\(2 downto 0) => \r_BCD_Num_reg[10]_1\(2 downto 0),
      \r_BCD_Num_reg[13]\(3 downto 0) => \r_BCD_Num_reg[13]\(3 downto 0),
      \r_BCD_Num_reg[13]_0\(0) => \r_BCD_Num_reg[13]_0\(0),
      \r_BCD_Num_reg[13]_1\(3 downto 0) => \r_BCD_Num_reg[13]_1\(3 downto 0),
      \r_BCD_Num_reg[13]_2\(0) => \r_BCD_Num_reg[13]_2\(0),
      \r_BCD_Num_reg[13]_3\(1 downto 0) => \r_BCD_Num_reg[13]_3\(1 downto 0),
      \r_BCD_Num_reg[16]\(3 downto 0) => \r_BCD_Num_reg[16]\(3 downto 0),
      \r_BCD_Num_reg[16]_0\(3 downto 0) => \r_BCD_Num_reg[16]_0\(3 downto 0),
      \r_BCD_Num_reg[16]_1\(3 downto 0) => \r_BCD_Num_reg[16]_1\(3 downto 0),
      \r_BCD_Num_reg[16]_2\(0) => \r_BCD_Num_reg[16]_2\(0),
      \r_BCD_Num_reg[16]_3\ => \r_BCD_Num_reg[16]_3\,
      \r_BCD_Num_reg[16]_4\(3 downto 0) => \r_BCD_Num_reg[16]_4\(3 downto 0),
      \r_BCD_Num_reg[16]_5\(0) => \r_BCD_Num_reg[16]_5\(0),
      \r_BCD_Num_reg[17]\ => \r_BCD_Num_reg[17]\,
      \r_BCD_Num_reg[20]\ => \r_BCD_Num_reg[20]\,
      \r_BCD_Num_reg[21]\ => \r_BCD_Num_reg[21]\,
      \r_BCD_Num_reg[21]_0\(3 downto 0) => \r_BCD_Num_reg[21]_0\(3 downto 0),
      \r_BCD_Num_reg[21]_1\ => \r_BCD_Num_reg[21]_1\,
      \r_BCD_Num_reg[21]_2\(3 downto 0) => \r_BCD_Num_reg[21]_2\(3 downto 0),
      \r_BCD_Num_reg[21]_3\(1 downto 0) => \r_BCD_Num_reg[21]_3\(1 downto 0),
      \r_BCD_Num_reg[21]_4\(0) => \r_BCD_Num_reg[21]_4\(0),
      \r_BCD_Num_reg[22]\(0) => \r_BCD_Num_reg[22]\(0),
      \r_BCD_Num_reg[24]\(0) => \r_BCD_Num_reg[24]\(0),
      \r_BCD_Num_reg[24]_0\(2 downto 0) => \r_BCD_Num_reg[24]_0\(2 downto 0),
      \r_BCD_Num_reg[24]_1\(3 downto 0) => \r_BCD_Num_reg[24]_1\(3 downto 0),
      \r_BCD_Num_reg[24]_10\(0) => \r_BCD_Num_reg[24]_10\(0),
      \r_BCD_Num_reg[24]_11\(0) => \r_BCD_Num_reg[24]_11\(0),
      \r_BCD_Num_reg[24]_12\(0) => \r_BCD_Num_reg[24]_12\(0),
      \r_BCD_Num_reg[24]_13\(3 downto 0) => \r_BCD_Num_reg[24]_13\(3 downto 0),
      \r_BCD_Num_reg[24]_14\(0) => \r_BCD_Num_reg[24]_14\(0),
      \r_BCD_Num_reg[24]_15\(2 downto 0) => \r_BCD_Num_reg[24]_15\(2 downto 0),
      \r_BCD_Num_reg[24]_16\(0) => \r_BCD_Num_reg[24]_16\(0),
      \r_BCD_Num_reg[24]_17\(0) => \r_BCD_Num_reg[24]_17\(0),
      \r_BCD_Num_reg[24]_18\(3 downto 0) => \r_BCD_Num_reg[24]_18\(3 downto 0),
      \r_BCD_Num_reg[24]_19\(0) => \r_BCD_Num_reg[24]_19\(0),
      \r_BCD_Num_reg[24]_2\(0) => \r_BCD_Num_reg[24]_2\(0),
      \r_BCD_Num_reg[24]_20\(3 downto 0) => \r_BCD_Num_reg[24]_20\(3 downto 0),
      \r_BCD_Num_reg[24]_21\(0) => \r_BCD_Num_reg[24]_21\(0),
      \r_BCD_Num_reg[24]_22\(3 downto 0) => \r_BCD_Num_reg[24]_22\(3 downto 0),
      \r_BCD_Num_reg[24]_23\(0) => \r_BCD_Num_reg[24]_23\(0),
      \r_BCD_Num_reg[24]_24\(2 downto 0) => \r_BCD_Num_reg[24]_24\(2 downto 0),
      \r_BCD_Num_reg[24]_25\(0) => \r_BCD_Num_reg[24]_25\(0),
      \r_BCD_Num_reg[24]_26\(0) => \r_BCD_Num_reg[24]_26\(0),
      \r_BCD_Num_reg[24]_27\(2 downto 0) => \r_BCD_Num_reg[24]_27\(2 downto 0),
      \r_BCD_Num_reg[24]_3\(0) => \r_BCD_Num_reg[24]_3\(0),
      \r_BCD_Num_reg[24]_4\(2 downto 0) => \r_BCD_Num_reg[24]_4\(2 downto 0),
      \r_BCD_Num_reg[24]_5\(2 downto 0) => \r_BCD_Num_reg[24]_5\(2 downto 0),
      \r_BCD_Num_reg[24]_6\(0) => \r_BCD_Num_reg[24]_6\(0),
      \r_BCD_Num_reg[24]_7\(2 downto 0) => \r_BCD_Num_reg[24]_7\(2 downto 0),
      \r_BCD_Num_reg[24]_8\(0) => \r_BCD_Num_reg[24]_8\(0),
      \r_BCD_Num_reg[24]_9\(0) => \r_BCD_Num_reg[24]_9\(0),
      \r_BCD_Num_reg[27]\(2 downto 0) => \r_BCD_Num_reg[27]\(2 downto 0),
      \r_BCD_Num_reg[27]_0\(0) => \r_BCD_Num_reg[27]_0\(0),
      \r_BCD_Num_reg[28]\(3 downto 0) => \r_BCD_Num_reg[28]\(3 downto 0),
      \r_BCD_Num_reg[30]\(2 downto 0) => \r_BCD_Num_reg[30]\(2 downto 0),
      \r_BCD_Num_reg[30]_0\(2 downto 0) => \r_BCD_Num_reg[30]_0\(2 downto 0),
      \r_BCD_Num_reg[30]_1\(2 downto 0) => \r_BCD_Num_reg[30]_1\(2 downto 0),
      \r_BCD_Num_reg[30]_10\(2 downto 0) => \r_BCD_Num_reg[30]_10\(2 downto 0),
      \r_BCD_Num_reg[30]_11\(0) => \r_BCD_Num_reg[30]_11\(0),
      \r_BCD_Num_reg[30]_12\(0) => \r_BCD_Num_reg[30]_12\(0),
      \r_BCD_Num_reg[30]_13\(2 downto 0) => \r_BCD_Num_reg[30]_13\(2 downto 0),
      \r_BCD_Num_reg[30]_14\(3 downto 0) => \r_BCD_Num_reg[30]_14\(3 downto 0),
      \r_BCD_Num_reg[30]_15\(0) => \r_BCD_Num_reg[30]_15\(0),
      \r_BCD_Num_reg[30]_16\(0) => \r_BCD_Num_reg[30]_16\(0),
      \r_BCD_Num_reg[30]_2\(0) => \r_BCD_Num_reg[30]_2\(0),
      \r_BCD_Num_reg[30]_3\(2 downto 0) => \r_BCD_Num_reg[30]_3\(2 downto 0),
      \r_BCD_Num_reg[30]_4\(2 downto 0) => \r_BCD_Num_reg[30]_4\(2 downto 0),
      \r_BCD_Num_reg[30]_5\(0) => \r_BCD_Num_reg[30]_5\(0),
      \r_BCD_Num_reg[30]_6\(1 downto 0) => \r_BCD_Num_reg[30]_6\(1 downto 0),
      \r_BCD_Num_reg[30]_7\(0) => \r_BCD_Num_reg[30]_7\(0),
      \r_BCD_Num_reg[30]_8\(2 downto 0) => \r_BCD_Num_reg[30]_8\(2 downto 0),
      \r_BCD_Num_reg[30]_9\(0) => \r_BCD_Num_reg[30]_9\(0),
      \r_BCD_Num_reg[31]\(19 downto 0) => \r_BCD_Num_reg[31]\(19 downto 0),
      \r_BCD_Num_reg[31]_0\(3 downto 0) => \r_BCD_Num_reg[31]_0\(3 downto 0),
      \r_BCD_Num_reg[31]_1\(0) => \r_BCD_Num_reg[31]_1\(0),
      \r_BCD_Num_reg[31]_10\(0) => \r_BCD_Num_reg[31]_10\(0),
      \r_BCD_Num_reg[31]_11\(1 downto 0) => \r_BCD_Num_reg[31]_11\(1 downto 0),
      \r_BCD_Num_reg[31]_12\(0) => \r_BCD_Num_reg[31]_12\(0),
      \r_BCD_Num_reg[31]_13\(0) => \r_BCD_Num_reg[31]_13\(0),
      \r_BCD_Num_reg[31]_14\(0) => \r_BCD_Num_reg[31]_14\(0),
      \r_BCD_Num_reg[31]_15\(0) => \r_BCD_Num_reg[31]_15\(0),
      \r_BCD_Num_reg[31]_16\(0) => \r_BCD_Num_reg[31]_16\(0),
      \r_BCD_Num_reg[31]_17\(0) => \r_BCD_Num_reg[31]_17\(0),
      \r_BCD_Num_reg[31]_18\(0) => \r_BCD_Num_reg[31]_18\(0),
      \r_BCD_Num_reg[31]_19\(0) => \r_BCD_Num_reg[31]_19\(0),
      \r_BCD_Num_reg[31]_2\(0) => \r_BCD_Num_reg[31]_2\(0),
      \r_BCD_Num_reg[31]_20\(1 downto 0) => \r_BCD_Num_reg[31]_20\(1 downto 0),
      \r_BCD_Num_reg[31]_21\(0) => \r_BCD_Num_reg[31]_21\(0),
      \r_BCD_Num_reg[31]_22\(3 downto 0) => \r_BCD_Num_reg[31]_22\(3 downto 0),
      \r_BCD_Num_reg[31]_23\(0) => \r_BCD_Num_reg[31]_23\(0),
      \r_BCD_Num_reg[31]_24\(0) => \r_BCD_Num_reg[31]_24\(0),
      \r_BCD_Num_reg[31]_25\(0) => \r_BCD_Num_reg[31]_25\(0),
      \r_BCD_Num_reg[31]_26\(0) => \r_BCD_Num_reg[31]_26\(0),
      \r_BCD_Num_reg[31]_27\(3 downto 0) => \r_BCD_Num_reg[31]_27\(3 downto 0),
      \r_BCD_Num_reg[31]_28\(3 downto 0) => \r_BCD_Num_reg[31]_28\(3 downto 0),
      \r_BCD_Num_reg[31]_29\(3 downto 0) => \r_BCD_Num_reg[31]_29\(3 downto 0),
      \r_BCD_Num_reg[31]_3\(0) => \r_BCD_Num_reg[31]_3\(0),
      \r_BCD_Num_reg[31]_30\(3 downto 0) => \r_BCD_Num_reg[31]_30\(3 downto 0),
      \r_BCD_Num_reg[31]_31\(3 downto 0) => \r_BCD_Num_reg[31]_31\(3 downto 0),
      \r_BCD_Num_reg[31]_32\(1 downto 0) => \r_BCD_Num_reg[31]_32\(1 downto 0),
      \r_BCD_Num_reg[31]_33\(1 downto 0) => \r_BCD_Num_reg[31]_33\(1 downto 0),
      \r_BCD_Num_reg[31]_34\(3 downto 0) => \r_BCD_Num_reg[31]_34\(3 downto 0),
      \r_BCD_Num_reg[31]_35\(3 downto 0) => \r_BCD_Num_reg[31]_35\(3 downto 0),
      \r_BCD_Num_reg[31]_36\(3 downto 0) => \r_BCD_Num_reg[31]_36\(3 downto 0),
      \r_BCD_Num_reg[31]_37\(3 downto 0) => \r_BCD_Num_reg[31]_37\(3 downto 0),
      \r_BCD_Num_reg[31]_38\(3 downto 0) => \r_BCD_Num_reg[31]_38\(3 downto 0),
      \r_BCD_Num_reg[31]_39\(1 downto 0) => \r_BCD_Num_reg[31]_39\(1 downto 0),
      \r_BCD_Num_reg[31]_4\(0) => \r_BCD_Num_reg[31]_4\(0),
      \r_BCD_Num_reg[31]_5\(3 downto 0) => \r_BCD_Num_reg[31]_5\(3 downto 0),
      \r_BCD_Num_reg[31]_6\(0) => \r_BCD_Num_reg[31]_6\(0),
      \r_BCD_Num_reg[31]_7\(0) => \r_BCD_Num_reg[31]_7\(0),
      \r_BCD_Num_reg[31]_8\(0) => \r_BCD_Num_reg[31]_8\(0),
      \r_BCD_Num_reg[31]_9\(0) => \r_BCD_Num_reg[31]_9\(0),
      \r_BCD_Num_reg[5]\ => \r_BCD_Num_reg[5]\,
      \r_BCD_Num_reg[6]\(0) => \r_BCD_Num_reg[6]\(0),
      \r_BCD_Num_reg[6]_0\(0) => \r_BCD_Num_reg[6]_0\(0),
      \r_BCD_Num_reg[6]_1\(3 downto 0) => \r_BCD_Num_reg[6]_1\(3 downto 0),
      \r_BCD_Num_reg[6]_10\(2 downto 0) => \r_BCD_Num_reg[6]_10\(2 downto 0),
      \r_BCD_Num_reg[6]_2\(1 downto 0) => \r_BCD_Num_reg[6]_2\(1 downto 0),
      \r_BCD_Num_reg[6]_3\(2 downto 0) => \r_BCD_Num_reg[6]_3\(2 downto 0),
      \r_BCD_Num_reg[6]_4\(3 downto 0) => \r_BCD_Num_reg[6]_4\(3 downto 0),
      \r_BCD_Num_reg[6]_5\(2 downto 0) => \r_BCD_Num_reg[6]_5\(2 downto 0),
      \r_BCD_Num_reg[6]_6\(1 downto 0) => \r_BCD_Num_reg[6]_6\(1 downto 0),
      \r_BCD_Num_reg[6]_7\(3 downto 0) => \r_BCD_Num_reg[6]_7\(3 downto 0),
      \r_BCD_Num_reg[6]_8\(3 downto 0) => \r_BCD_Num_reg[6]_8\(3 downto 0),
      \r_BCD_Num_reg[6]_9\(3 downto 0) => \r_BCD_Num_reg[6]_9\(3 downto 0),
      \r_BCD_Num_reg[7]\(2 downto 0) => \r_BCD_Num_reg[7]\(2 downto 0),
      \r_BCD_Num_reg[8]\ => \r_BCD_Num_reg[8]\,
      \r_BCD_Num_reg[8]_0\(2 downto 0) => \r_BCD_Num_reg[8]_0\(2 downto 0),
      \r_BCD_Num_reg[8]_1\(1 downto 0) => \r_BCD_Num_reg[8]_1\(1 downto 0),
      \r_BCD_Num_reg[8]_2\(2 downto 0) => \r_BCD_Num_reg[8]_2\(2 downto 0),
      \r_BCD_Num_reg[8]_3\(2 downto 0) => \r_BCD_Num_reg[8]_3\(2 downto 0),
      \r_BCD_Num_reg[8]_4\(1 downto 0) => \r_BCD_Num_reg[8]_4\(1 downto 0),
      \r_BCD_Num_reg[8]_5\(3 downto 0) => \r_BCD_Num_reg[8]_5\(3 downto 0),
      \r_BCD_Num_reg[8]_6\(1 downto 0) => \r_BCD_Num_reg[8]_6\(1 downto 0),
      \r_Count_reg[0]_0\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[0]_1\(0) => \r_Count_reg[0]_0\(0),
      \r_Count_reg[0]_2\(0) => \r_Count_reg[0]_1\(0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_2\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[15]_0\ => \r_Count_reg[15]\,
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_2\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[1]_0\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_1\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[20]_0\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_1\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_3\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_4\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[22]_0\(0) => \r_Count_reg[22]\(0),
      \r_Count_reg[22]_1\(0) => \r_Count_reg[22]_0\(0),
      \r_Count_reg[22]_2\(3 downto 0) => \r_Count_reg[22]_1\(3 downto 0),
      \r_Count_reg[23]_0\(17 downto 0) => \r_Count_reg[23]\(17 downto 0),
      \r_Count_reg[23]_1\(3 downto 0) => \r_Count_reg[23]_0\(3 downto 0),
      \r_Count_reg[23]_10\ => \r_Count_reg[23]_9\,
      \r_Count_reg[23]_100\(1 downto 0) => \r_Count_reg[23]_98\(1 downto 0),
      \r_Count_reg[23]_101\(2 downto 0) => \r_Count_reg[23]_99\(2 downto 0),
      \r_Count_reg[23]_102\ => \r_Count_reg[23]_100\,
      \r_Count_reg[23]_103\ => \r_Count_reg[23]_101\,
      \r_Count_reg[23]_104\ => \r_Count_reg[23]_102\,
      \r_Count_reg[23]_105\ => \r_Count_reg[23]_103\,
      \r_Count_reg[23]_11\(3 downto 0) => \r_Count_reg[23]_10\(3 downto 0),
      \r_Count_reg[23]_12\(1 downto 0) => \r_Count_reg[23]_11\(1 downto 0),
      \r_Count_reg[23]_13\(3 downto 0) => \r_Count_reg[23]_12\(3 downto 0),
      \r_Count_reg[23]_14\(3 downto 0) => \r_Count_reg[23]_13\(3 downto 0),
      \r_Count_reg[23]_15\(3 downto 0) => \r_Count_reg[23]_14\(3 downto 0),
      \r_Count_reg[23]_16\(3 downto 0) => \r_Count_reg[23]_15\(3 downto 0),
      \r_Count_reg[23]_17\(3 downto 0) => \r_Count_reg[23]_16\(3 downto 0),
      \r_Count_reg[23]_18\(3 downto 0) => \r_Count_reg[23]_17\(3 downto 0),
      \r_Count_reg[23]_19\ => \r_Count_reg[23]_18\,
      \r_Count_reg[23]_2\(2 downto 0) => \r_Count_reg[23]_1\(2 downto 0),
      \r_Count_reg[23]_20\ => \r_Count_reg[23]_19\,
      \r_Count_reg[23]_21\(3 downto 0) => \r_Count_reg[23]_20\(3 downto 0),
      \r_Count_reg[23]_22\(3 downto 0) => \r_Count_reg[23]_21\(3 downto 0),
      \r_Count_reg[23]_23\(3 downto 0) => \r_Count_reg[23]_22\(3 downto 0),
      \r_Count_reg[23]_24\(3 downto 0) => \r_Count_reg[23]_23\(3 downto 0),
      \r_Count_reg[23]_25\ => \r_Count_reg[23]_24\,
      \r_Count_reg[23]_26\ => \r_Count_reg[23]_25\,
      \r_Count_reg[23]_27\(2 downto 0) => \r_Count_reg[23]_26\(2 downto 0),
      \r_Count_reg[23]_28\ => \r_Count_reg[23]_27\,
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_28\,
      \r_Count_reg[23]_3\(2 downto 0) => \r_Count_reg[23]_2\(2 downto 0),
      \r_Count_reg[23]_30\ => \r_Count_reg[23]_29\,
      \r_Count_reg[23]_31\ => \r_Count_reg[23]_30\,
      \r_Count_reg[23]_32\(1 downto 0) => \r_Count_reg[23]_31\(1 downto 0),
      \r_Count_reg[23]_33\(1 downto 0) => \r_Count_reg[23]_32\(1 downto 0),
      \r_Count_reg[23]_34\(1 downto 0) => DI(1 downto 0),
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_33\(1 downto 0),
      \r_Count_reg[23]_36\(2 downto 0) => \r_Count_reg[23]_34\(2 downto 0),
      \r_Count_reg[23]_37\ => \r_Count_reg[23]_35\,
      \r_Count_reg[23]_38\ => \r_Count_reg[23]_36\,
      \r_Count_reg[23]_39\(1 downto 0) => \r_Count_reg[23]_37\(1 downto 0),
      \r_Count_reg[23]_4\(3 downto 0) => \r_Count_reg[23]_3\(3 downto 0),
      \r_Count_reg[23]_40\(1 downto 0) => \r_Count_reg[23]_38\(1 downto 0),
      \r_Count_reg[23]_41\(0) => \r_Count_reg[23]_39\(0),
      \r_Count_reg[23]_42\(1 downto 0) => \r_Count_reg[23]_40\(1 downto 0),
      \r_Count_reg[23]_43\(1 downto 0) => \r_Count_reg[23]_41\(1 downto 0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_42\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_43\(3 downto 0),
      \r_Count_reg[23]_46\(2 downto 0) => \r_Count_reg[23]_44\(2 downto 0),
      \r_Count_reg[23]_47\(0) => \r_Count_reg[23]_45\(0),
      \r_Count_reg[23]_48\(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0),
      \r_Count_reg[23]_49\(3 downto 0) => \r_Count_reg[23]_47\(3 downto 0),
      \r_Count_reg[23]_5\(3 downto 0) => \r_Count_reg[23]_4\(3 downto 0),
      \r_Count_reg[23]_50\(3 downto 0) => \r_Count_reg[23]_48\(3 downto 0),
      \r_Count_reg[23]_51\(0) => \r_Count_reg[23]_49\(0),
      \r_Count_reg[23]_52\(0) => \r_Count_reg[23]_50\(0),
      \r_Count_reg[23]_53\(0) => \r_Count_reg[23]_51\(0),
      \r_Count_reg[23]_54\(1 downto 0) => \r_Count_reg[23]_52\(1 downto 0),
      \r_Count_reg[23]_55\(1 downto 0) => \r_Count_reg[23]_53\(1 downto 0),
      \r_Count_reg[23]_56\(3 downto 0) => \r_Count_reg[23]_54\(3 downto 0),
      \r_Count_reg[23]_57\(3 downto 0) => \r_Count_reg[23]_55\(3 downto 0),
      \r_Count_reg[23]_58\(0) => \r_Count_reg[23]_56\(0),
      \r_Count_reg[23]_59\(1 downto 0) => \r_Count_reg[23]_57\(1 downto 0),
      \r_Count_reg[23]_6\(3 downto 0) => \r_Count_reg[23]_5\(3 downto 0),
      \r_Count_reg[23]_60\(0) => \r_Count_reg[23]_58\(0),
      \r_Count_reg[23]_61\(2 downto 0) => \r_Count_reg[23]_59\(2 downto 0),
      \r_Count_reg[23]_62\(2 downto 0) => \r_Count_reg[23]_60\(2 downto 0),
      \r_Count_reg[23]_63\(3 downto 0) => \r_Count_reg[23]_61\(3 downto 0),
      \r_Count_reg[23]_64\(3 downto 0) => \r_Count_reg[23]_62\(3 downto 0),
      \r_Count_reg[23]_65\(2) => \r_Count_reg[23]_66\(0),
      \r_Count_reg[23]_65\(1) => \r_Count_reg[23]_67\(0),
      \r_Count_reg[23]_65\(0) => \r_Count_reg[23]_63\(1),
      \r_Count_reg[23]_66\(0) => \r_Count_reg[23]_63\(0),
      \r_Count_reg[23]_67\(3 downto 0) => \r_Count_reg[23]_64\(3 downto 0),
      \r_Count_reg[23]_68\(3 downto 0) => \r_Count_reg[23]_65\(3 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_68\(3 downto 0),
      \r_Count_reg[23]_7\(2 downto 0) => \r_Count_reg[23]_6\(2 downto 0),
      \r_Count_reg[23]_70\(2 downto 0) => \r_Count_reg[23]_66\(3 downto 1),
      \r_Count_reg[23]_71\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_72\(1 downto 0) => \r_Count_reg[23]_70\(1 downto 0),
      \r_Count_reg[23]_73\(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0),
      \r_Count_reg[23]_74\(1 downto 0) => \r_Count_reg[23]_72\(1 downto 0),
      \r_Count_reg[23]_75\(2 downto 0) => \r_Count_reg[23]_73\(2 downto 0),
      \r_Count_reg[23]_76\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_77\ => \r_Count_reg[23]_75\,
      \r_Count_reg[23]_78\(3 downto 0) => \r_Count_reg[23]_76\(3 downto 0),
      \r_Count_reg[23]_79\(3 downto 0) => \r_Count_reg[23]_77\(3 downto 0),
      \r_Count_reg[23]_8\(3 downto 0) => \r_Count_reg[23]_7\(3 downto 0),
      \r_Count_reg[23]_80\(1 downto 0) => \r_Count_reg[23]_78\(1 downto 0),
      \r_Count_reg[23]_81\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_82\(1 downto 0) => \r_Count_reg[23]_80\(1 downto 0),
      \r_Count_reg[23]_83\(0) => \r_Count_reg[23]_81\(0),
      \r_Count_reg[23]_84\(1 downto 0) => \r_Count_reg[23]_82\(1 downto 0),
      \r_Count_reg[23]_85\(1 downto 0) => \r_Count_reg[23]_83\(1 downto 0),
      \r_Count_reg[23]_86\(3 downto 0) => \r_Count_reg[23]_84\(3 downto 0),
      \r_Count_reg[23]_87\(3 downto 0) => \r_Count_reg[23]_85\(3 downto 0),
      \r_Count_reg[23]_88\(3 downto 0) => \r_Count_reg[23]_86\(3 downto 0),
      \r_Count_reg[23]_89\(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      \r_Count_reg[23]_9\(2 downto 0) => \r_Count_reg[23]_8\(2 downto 0),
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0),
      \r_Count_reg[23]_91\(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0),
      \r_Count_reg[23]_92\(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_91\(3 downto 0),
      \r_Count_reg[23]_94\(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0),
      \r_Count_reg[23]_95\(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0),
      \r_Count_reg[23]_96\(1 downto 0) => \r_Count_reg[23]_94\(1 downto 0),
      \r_Count_reg[23]_97\(2 downto 0) => \r_Count_reg[23]_95\(2 downto 0),
      \r_Count_reg[23]_98\(2 downto 0) => \r_Count_reg[23]_96\(2 downto 0),
      \r_Count_reg[23]_99\(0) => \r_Count_reg[23]_97\(0),
      \r_Count_reg[2]_0\(0) => \r_Count_reg[2]\(0),
      \r_Count_reg[3]_0\(0) => \r_Count_reg[3]\(0),
      \r_Count_reg[3]_1\(1 downto 0) => \r_Count_reg[3]_0\(1 downto 0),
      \r_Count_reg[3]_2\(1 downto 0) => \r_Count_reg[3]_1\(1 downto 0),
      \r_Count_reg[3]_3\(2 downto 0) => \r_Count_reg[3]_2\(2 downto 0),
      \r_Count_reg[3]_4\(0) => \r_Count_reg[3]_3\(0),
      \r_Count_reg[3]_5\(3 downto 0) => \r_Count_reg[3]_4\(3 downto 0),
      \r_Count_reg[3]_6\(0) => \r_Count_reg[3]_5\(0),
      \r_Count_reg[4]_0\(1 downto 0) => \r_Count_reg[4]\(1 downto 0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[4]_3\(0) => \r_Count_reg[4]_2\(0),
      \r_Count_reg[5]_0\(1 downto 0) => \r_Count_reg[5]\(1 downto 0),
      \r_Count_reg[7]_0\(3 downto 0) => \r_Count_reg[7]\(3 downto 0),
      \r_Count_reg[7]_1\(0) => \r_Count_reg[7]_0\(0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_1\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_2\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Digit_Sel_reg[0]\ => \r_Digit_Sel_reg[0]\,
      \r_Digit_Sel_reg[1]\ => \r_Digit_Sel_reg[1]\,
      \r_Digit_Sel_reg[2]\ => \r_Digit_Sel_reg[2]\,
      r_Minutes_1st_Digit_Dec_reg(3 downto 0) => r_Minutes_1st_Digit_Dec_reg(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_0(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_0(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_1(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_1(1 downto 0),
      r_Prev_Signal => r_Prev_Signal,
      r_Prev_Signal_reg(0) => r_Prev_Signal_reg(0),
      r_Prev_Signal_reg_0 => r_Prev_Signal_reg_0,
      r_Seconds_1st_Digit_Inc_reg(3 downto 0) => r_Seconds_1st_Digit_Inc_reg(3 downto 0),
      r_Seconds_1st_Digit_Inc_reg_0(3 downto 0) => r_Seconds_1st_Digit_Inc_reg_0(3 downto 0),
      r_Seconds_1st_Digit_Inc_reg_1(3 downto 0) => r_Seconds_1st_Digit_Inc_reg_1(3 downto 0),
      r_Seconds_1st_Digit_Inc_reg_2(0) => r_Seconds_1st_Digit_Inc_reg_2(0),
      r_Seconds_2nd_Digit_Dec_reg(2 downto 0) => r_Seconds_2nd_Digit_Dec_reg(2 downto 0),
      r_Seconds_2nd_Digit_Dec_reg_0(3 downto 0) => r_Seconds_2nd_Digit_Dec_reg_0(3 downto 0),
      r_Seconds_2nd_Digit_Inc_reg(3 downto 0) => r_Seconds_2nd_Digit_Inc_reg(3 downto 0),
      \slv_reg3_reg[1]\ => \slv_reg3_reg[1]\,
      \slv_reg3_reg[1]_0\ => \slv_reg3_reg[1]_0\,
      \slv_reg3_reg[5]\(0) => \slv_reg3_reg[5]\(0),
      w_Alarm_Time(25 downto 0) => w_Alarm_Time(25 downto 0),
      w_Clk_100Hz => w_Clk_100Hz,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Reset_Control => w_Reset_Control
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock is
  port (
    o_AUD_PWM : out STD_LOGIC;
    o_Alarm_On : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_7\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[19]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_12\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[23]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_2\ : out STD_LOGIC;
    \r_BCD_Num_reg[8]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[8]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[24]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_25\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_28\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_14\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_19\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_Count_reg[19]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[19]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_20\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_21\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[23]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_6\ : out STD_LOGIC;
    \r_BCD_Num_reg[9]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_36\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[9]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[24]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_38\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_42\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_43\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_47\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_48\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_49\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_50\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_51\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_52\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_53\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_54\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_55\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_56\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_57\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_58\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_59\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_60\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_17\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[21]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_PM : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    i_Clk_100MHz : in STD_LOGIC;
    \r_Time_State_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Time_State_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Time_State_reg[0]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC;
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC;
    \r_Count_reg[23]_27\ : in STD_LOGIC;
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC;
    \r_Count_reg[23]_34\ : in STD_LOGIC;
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC;
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Inc_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[15]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC;
    \r_Count_reg[23]_81\ : in STD_LOGIC;
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC;
    \r_Count_reg[23]_84\ : in STD_LOGIC;
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC;
    \r_Count_reg[23]_86\ : in STD_LOGIC;
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC;
    \r_Count_reg[23]_89\ : in STD_LOGIC;
    \r_Count_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_104\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_105\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_106\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_107\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_108\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_109\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_110\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_111\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_112\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_113\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_114\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_115\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_116\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_117\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_118\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_119\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_120\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_121\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_122\ : in STD_LOGIC;
    \r_Count_reg[23]_123\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_124\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_125\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_126\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_127\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_128\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_129\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_130\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_131\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_132\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_133\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_134\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_135\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_136\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Encoder_Change_Mode : in STD_LOGIC;
    i_Encoder_A : in STD_LOGIC;
    i_Encoder_B : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    i_Alarm_Enable : in STD_LOGIC;
    i_Encoder_Enable : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Alarm_Enabled : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock : entity is "Alarm_Clock";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal U_Alarm_Time_n_0 : STD_LOGIC;
  signal U_Alarm_Time_n_1 : STD_LOGIC;
  signal U_Alarm_Time_n_10 : STD_LOGIC;
  signal U_Alarm_Time_n_100 : STD_LOGIC;
  signal U_Alarm_Time_n_101 : STD_LOGIC;
  signal U_Alarm_Time_n_102 : STD_LOGIC;
  signal U_Alarm_Time_n_103 : STD_LOGIC;
  signal U_Alarm_Time_n_104 : STD_LOGIC;
  signal U_Alarm_Time_n_105 : STD_LOGIC;
  signal U_Alarm_Time_n_106 : STD_LOGIC;
  signal U_Alarm_Time_n_107 : STD_LOGIC;
  signal U_Alarm_Time_n_108 : STD_LOGIC;
  signal U_Alarm_Time_n_109 : STD_LOGIC;
  signal U_Alarm_Time_n_11 : STD_LOGIC;
  signal U_Alarm_Time_n_110 : STD_LOGIC;
  signal U_Alarm_Time_n_111 : STD_LOGIC;
  signal U_Alarm_Time_n_112 : STD_LOGIC;
  signal U_Alarm_Time_n_12 : STD_LOGIC;
  signal U_Alarm_Time_n_13 : STD_LOGIC;
  signal U_Alarm_Time_n_14 : STD_LOGIC;
  signal U_Alarm_Time_n_142 : STD_LOGIC;
  signal U_Alarm_Time_n_143 : STD_LOGIC;
  signal U_Alarm_Time_n_144 : STD_LOGIC;
  signal U_Alarm_Time_n_146 : STD_LOGIC;
  signal U_Alarm_Time_n_147 : STD_LOGIC;
  signal U_Alarm_Time_n_148 : STD_LOGIC;
  signal U_Alarm_Time_n_149 : STD_LOGIC;
  signal U_Alarm_Time_n_15 : STD_LOGIC;
  signal U_Alarm_Time_n_150 : STD_LOGIC;
  signal U_Alarm_Time_n_151 : STD_LOGIC;
  signal U_Alarm_Time_n_152 : STD_LOGIC;
  signal U_Alarm_Time_n_16 : STD_LOGIC;
  signal U_Alarm_Time_n_168 : STD_LOGIC;
  signal U_Alarm_Time_n_17 : STD_LOGIC;
  signal U_Alarm_Time_n_18 : STD_LOGIC;
  signal U_Alarm_Time_n_19 : STD_LOGIC;
  signal U_Alarm_Time_n_20 : STD_LOGIC;
  signal U_Alarm_Time_n_206 : STD_LOGIC;
  signal U_Alarm_Time_n_207 : STD_LOGIC;
  signal U_Alarm_Time_n_208 : STD_LOGIC;
  signal U_Alarm_Time_n_209 : STD_LOGIC;
  signal U_Alarm_Time_n_21 : STD_LOGIC;
  signal U_Alarm_Time_n_210 : STD_LOGIC;
  signal U_Alarm_Time_n_211 : STD_LOGIC;
  signal U_Alarm_Time_n_212 : STD_LOGIC;
  signal U_Alarm_Time_n_218 : STD_LOGIC;
  signal U_Alarm_Time_n_219 : STD_LOGIC;
  signal U_Alarm_Time_n_220 : STD_LOGIC;
  signal U_Alarm_Time_n_221 : STD_LOGIC;
  signal U_Alarm_Time_n_226 : STD_LOGIC;
  signal U_Alarm_Time_n_227 : STD_LOGIC;
  signal U_Alarm_Time_n_228 : STD_LOGIC;
  signal U_Alarm_Time_n_229 : STD_LOGIC;
  signal U_Alarm_Time_n_230 : STD_LOGIC;
  signal U_Alarm_Time_n_231 : STD_LOGIC;
  signal U_Alarm_Time_n_232 : STD_LOGIC;
  signal U_Alarm_Time_n_239 : STD_LOGIC;
  signal U_Alarm_Time_n_240 : STD_LOGIC;
  signal U_Alarm_Time_n_241 : STD_LOGIC;
  signal U_Alarm_Time_n_242 : STD_LOGIC;
  signal U_Alarm_Time_n_247 : STD_LOGIC;
  signal U_Alarm_Time_n_248 : STD_LOGIC;
  signal U_Alarm_Time_n_249 : STD_LOGIC;
  signal U_Alarm_Time_n_250 : STD_LOGIC;
  signal U_Alarm_Time_n_255 : STD_LOGIC;
  signal U_Alarm_Time_n_256 : STD_LOGIC;
  signal U_Alarm_Time_n_257 : STD_LOGIC;
  signal U_Alarm_Time_n_258 : STD_LOGIC;
  signal U_Alarm_Time_n_259 : STD_LOGIC;
  signal U_Alarm_Time_n_260 : STD_LOGIC;
  signal U_Alarm_Time_n_261 : STD_LOGIC;
  signal U_Alarm_Time_n_262 : STD_LOGIC;
  signal U_Alarm_Time_n_264 : STD_LOGIC;
  signal U_Alarm_Time_n_265 : STD_LOGIC;
  signal U_Alarm_Time_n_266 : STD_LOGIC;
  signal U_Alarm_Time_n_27 : STD_LOGIC;
  signal U_Alarm_Time_n_28 : STD_LOGIC;
  signal U_Alarm_Time_n_283 : STD_LOGIC;
  signal U_Alarm_Time_n_284 : STD_LOGIC;
  signal U_Alarm_Time_n_285 : STD_LOGIC;
  signal U_Alarm_Time_n_286 : STD_LOGIC;
  signal U_Alarm_Time_n_287 : STD_LOGIC;
  signal U_Alarm_Time_n_288 : STD_LOGIC;
  signal U_Alarm_Time_n_289 : STD_LOGIC;
  signal U_Alarm_Time_n_290 : STD_LOGIC;
  signal U_Alarm_Time_n_291 : STD_LOGIC;
  signal U_Alarm_Time_n_292 : STD_LOGIC;
  signal U_Alarm_Time_n_293 : STD_LOGIC;
  signal U_Alarm_Time_n_294 : STD_LOGIC;
  signal U_Alarm_Time_n_295 : STD_LOGIC;
  signal U_Alarm_Time_n_296 : STD_LOGIC;
  signal U_Alarm_Time_n_297 : STD_LOGIC;
  signal U_Alarm_Time_n_298 : STD_LOGIC;
  signal U_Alarm_Time_n_299 : STD_LOGIC;
  signal U_Alarm_Time_n_300 : STD_LOGIC;
  signal U_Alarm_Time_n_301 : STD_LOGIC;
  signal U_Alarm_Time_n_302 : STD_LOGIC;
  signal U_Alarm_Time_n_303 : STD_LOGIC;
  signal U_Alarm_Time_n_304 : STD_LOGIC;
  signal U_Alarm_Time_n_339 : STD_LOGIC;
  signal U_Alarm_Time_n_340 : STD_LOGIC;
  signal U_Alarm_Time_n_341 : STD_LOGIC;
  signal U_Alarm_Time_n_342 : STD_LOGIC;
  signal U_Alarm_Time_n_343 : STD_LOGIC;
  signal U_Alarm_Time_n_344 : STD_LOGIC;
  signal U_Alarm_Time_n_345 : STD_LOGIC;
  signal U_Alarm_Time_n_348 : STD_LOGIC;
  signal U_Alarm_Time_n_349 : STD_LOGIC;
  signal U_Alarm_Time_n_350 : STD_LOGIC;
  signal U_Alarm_Time_n_351 : STD_LOGIC;
  signal U_Alarm_Time_n_352 : STD_LOGIC;
  signal U_Alarm_Time_n_353 : STD_LOGIC;
  signal U_Alarm_Time_n_354 : STD_LOGIC;
  signal U_Alarm_Time_n_355 : STD_LOGIC;
  signal U_Alarm_Time_n_356 : STD_LOGIC;
  signal U_Alarm_Time_n_357 : STD_LOGIC;
  signal U_Alarm_Time_n_358 : STD_LOGIC;
  signal U_Alarm_Time_n_359 : STD_LOGIC;
  signal U_Alarm_Time_n_360 : STD_LOGIC;
  signal U_Alarm_Time_n_361 : STD_LOGIC;
  signal U_Alarm_Time_n_362 : STD_LOGIC;
  signal U_Alarm_Time_n_5 : STD_LOGIC;
  signal U_Alarm_Time_n_6 : STD_LOGIC;
  signal U_Alarm_Time_n_60 : STD_LOGIC;
  signal U_Alarm_Time_n_61 : STD_LOGIC;
  signal U_Alarm_Time_n_62 : STD_LOGIC;
  signal U_Alarm_Time_n_63 : STD_LOGIC;
  signal U_Alarm_Time_n_64 : STD_LOGIC;
  signal U_Alarm_Time_n_7 : STD_LOGIC;
  signal U_Alarm_Time_n_8 : STD_LOGIC;
  signal U_Alarm_Time_n_80 : STD_LOGIC;
  signal U_Alarm_Time_n_81 : STD_LOGIC;
  signal U_Alarm_Time_n_82 : STD_LOGIC;
  signal U_Alarm_Time_n_83 : STD_LOGIC;
  signal U_Alarm_Time_n_84 : STD_LOGIC;
  signal U_Alarm_Time_n_85 : STD_LOGIC;
  signal U_Alarm_Time_n_9 : STD_LOGIC;
  signal U_Alarm_Time_n_91 : STD_LOGIC;
  signal U_Alarm_Time_n_92 : STD_LOGIC;
  signal U_Alarm_Time_n_93 : STD_LOGIC;
  signal U_Alarm_Time_n_94 : STD_LOGIC;
  signal U_Clock_Divider_5MHz_To_10Hz_n_0 : STD_LOGIC;
  signal U_Clock_Divider_5MHz_To_1KHz_n_1 : STD_LOGIC;
  signal U_Hours_1st_Digit_Dec_Pulse_Generator_n_1 : STD_LOGIC;
  signal U_Hours_2nd_Digit_Dec_Pulse_Generator_n_1 : STD_LOGIC;
  signal U_Master_Controller_n_1 : STD_LOGIC;
  signal U_Master_Controller_n_11 : STD_LOGIC;
  signal U_Master_Controller_n_12 : STD_LOGIC;
  signal U_Master_Controller_n_13 : STD_LOGIC;
  signal U_Master_Controller_n_134 : STD_LOGIC;
  signal U_Master_Controller_n_135 : STD_LOGIC;
  signal U_Master_Controller_n_136 : STD_LOGIC;
  signal U_Master_Controller_n_137 : STD_LOGIC;
  signal U_Master_Controller_n_138 : STD_LOGIC;
  signal U_Master_Controller_n_139 : STD_LOGIC;
  signal U_Master_Controller_n_14 : STD_LOGIC;
  signal U_Master_Controller_n_140 : STD_LOGIC;
  signal U_Master_Controller_n_141 : STD_LOGIC;
  signal U_Master_Controller_n_142 : STD_LOGIC;
  signal U_Master_Controller_n_143 : STD_LOGIC;
  signal U_Master_Controller_n_144 : STD_LOGIC;
  signal U_Master_Controller_n_146 : STD_LOGIC;
  signal U_Master_Controller_n_147 : STD_LOGIC;
  signal U_Master_Controller_n_148 : STD_LOGIC;
  signal U_Master_Controller_n_149 : STD_LOGIC;
  signal U_Master_Controller_n_15 : STD_LOGIC;
  signal U_Master_Controller_n_16 : STD_LOGIC;
  signal U_Master_Controller_n_17 : STD_LOGIC;
  signal U_Master_Controller_n_171 : STD_LOGIC;
  signal U_Master_Controller_n_172 : STD_LOGIC;
  signal U_Master_Controller_n_173 : STD_LOGIC;
  signal U_Master_Controller_n_174 : STD_LOGIC;
  signal U_Master_Controller_n_175 : STD_LOGIC;
  signal U_Master_Controller_n_176 : STD_LOGIC;
  signal U_Master_Controller_n_177 : STD_LOGIC;
  signal U_Master_Controller_n_178 : STD_LOGIC;
  signal U_Master_Controller_n_179 : STD_LOGIC;
  signal U_Master_Controller_n_18 : STD_LOGIC;
  signal U_Master_Controller_n_180 : STD_LOGIC;
  signal U_Master_Controller_n_184 : STD_LOGIC;
  signal U_Master_Controller_n_185 : STD_LOGIC;
  signal U_Master_Controller_n_188 : STD_LOGIC;
  signal U_Master_Controller_n_19 : STD_LOGIC;
  signal U_Master_Controller_n_195 : STD_LOGIC;
  signal U_Master_Controller_n_20 : STD_LOGIC;
  signal U_Master_Controller_n_201 : STD_LOGIC;
  signal U_Master_Controller_n_202 : STD_LOGIC;
  signal U_Master_Controller_n_203 : STD_LOGIC;
  signal U_Master_Controller_n_204 : STD_LOGIC;
  signal U_Master_Controller_n_205 : STD_LOGIC;
  signal U_Master_Controller_n_206 : STD_LOGIC;
  signal U_Master_Controller_n_207 : STD_LOGIC;
  signal U_Master_Controller_n_208 : STD_LOGIC;
  signal U_Master_Controller_n_209 : STD_LOGIC;
  signal U_Master_Controller_n_210 : STD_LOGIC;
  signal U_Master_Controller_n_213 : STD_LOGIC;
  signal U_Master_Controller_n_214 : STD_LOGIC;
  signal U_Master_Controller_n_215 : STD_LOGIC;
  signal U_Master_Controller_n_219 : STD_LOGIC;
  signal U_Master_Controller_n_220 : STD_LOGIC;
  signal U_Master_Controller_n_225 : STD_LOGIC;
  signal U_Master_Controller_n_227 : STD_LOGIC;
  signal U_Master_Controller_n_229 : STD_LOGIC;
  signal U_Master_Controller_n_244 : STD_LOGIC;
  signal U_Master_Controller_n_245 : STD_LOGIC;
  signal U_Master_Controller_n_246 : STD_LOGIC;
  signal U_Master_Controller_n_247 : STD_LOGIC;
  signal U_Master_Controller_n_248 : STD_LOGIC;
  signal U_Master_Controller_n_249 : STD_LOGIC;
  signal U_Master_Controller_n_250 : STD_LOGIC;
  signal U_Master_Controller_n_251 : STD_LOGIC;
  signal U_Master_Controller_n_252 : STD_LOGIC;
  signal U_Master_Controller_n_253 : STD_LOGIC;
  signal U_Master_Controller_n_254 : STD_LOGIC;
  signal U_Master_Controller_n_255 : STD_LOGIC;
  signal U_Master_Controller_n_256 : STD_LOGIC;
  signal U_Master_Controller_n_257 : STD_LOGIC;
  signal U_Master_Controller_n_258 : STD_LOGIC;
  signal U_Master_Controller_n_259 : STD_LOGIC;
  signal U_Master_Controller_n_26 : STD_LOGIC;
  signal U_Master_Controller_n_260 : STD_LOGIC;
  signal U_Master_Controller_n_262 : STD_LOGIC;
  signal U_Master_Controller_n_263 : STD_LOGIC;
  signal U_Master_Controller_n_271 : STD_LOGIC;
  signal U_Master_Controller_n_273 : STD_LOGIC;
  signal U_Master_Controller_n_274 : STD_LOGIC;
  signal U_Master_Controller_n_275 : STD_LOGIC;
  signal U_Master_Controller_n_276 : STD_LOGIC;
  signal U_Master_Controller_n_277 : STD_LOGIC;
  signal U_Master_Controller_n_278 : STD_LOGIC;
  signal U_Master_Controller_n_41 : STD_LOGIC;
  signal U_Master_Controller_n_60 : STD_LOGIC;
  signal U_Master_Controller_n_61 : STD_LOGIC;
  signal U_Master_Controller_n_62 : STD_LOGIC;
  signal U_Master_Controller_n_63 : STD_LOGIC;
  signal U_Master_Controller_n_64 : STD_LOGIC;
  signal U_Master_Controller_n_65 : STD_LOGIC;
  signal U_Master_Controller_n_66 : STD_LOGIC;
  signal U_Master_Controller_n_67 : STD_LOGIC;
  signal U_Master_Controller_n_68 : STD_LOGIC;
  signal U_Master_Controller_n_69 : STD_LOGIC;
  signal U_Master_Controller_n_70 : STD_LOGIC;
  signal U_Master_Controller_n_71 : STD_LOGIC;
  signal U_Master_Controller_n_72 : STD_LOGIC;
  signal U_Master_Controller_n_73 : STD_LOGIC;
  signal U_Master_Controller_n_74 : STD_LOGIC;
  signal U_Master_Controller_n_75 : STD_LOGIC;
  signal U_Master_Controller_n_76 : STD_LOGIC;
  signal U_Master_Controller_n_77 : STD_LOGIC;
  signal U_Master_Controller_n_8 : STD_LOGIC;
  signal U_Master_Controller_n_86 : STD_LOGIC;
  signal U_Master_Controller_n_87 : STD_LOGIC;
  signal U_Master_Controller_n_88 : STD_LOGIC;
  signal U_Master_Controller_n_89 : STD_LOGIC;
  signal U_Master_Controller_n_9 : STD_LOGIC;
  signal U_Master_Controller_n_90 : STD_LOGIC;
  signal U_Master_Controller_n_91 : STD_LOGIC;
  signal U_Master_Controller_n_94 : STD_LOGIC;
  signal U_Master_Controller_n_98 : STD_LOGIC;
  signal U_Minutes_1st_Digit_Dec_Pulse_Generator_n_15 : STD_LOGIC;
  signal U_Minutes_1st_Digit_Dec_Pulse_Generator_n_16 : STD_LOGIC;
  signal U_Minutes_1st_Digit_Dec_Pulse_Generator_n_17 : STD_LOGIC;
  signal U_Minutes_1st_Digit_Inc_Pulse_Generator_n_14 : STD_LOGIC;
  signal U_Minutes_1st_Digit_Inc_Pulse_Generator_n_15 : STD_LOGIC;
  signal U_Minutes_1st_Digit_Inc_Pulse_Generator_n_16 : STD_LOGIC;
  signal U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_1 : STD_LOGIC;
  signal U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_2 : STD_LOGIC;
  signal U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_3 : STD_LOGIC;
  signal U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_4 : STD_LOGIC;
  signal U_Rotary_Encoder_n_12 : STD_LOGIC;
  signal U_Rotary_Encoder_n_13 : STD_LOGIC;
  signal U_Rotary_Encoder_n_14 : STD_LOGIC;
  signal U_Rotary_Encoder_n_15 : STD_LOGIC;
  signal U_Rotary_Encoder_n_19 : STD_LOGIC;
  signal U_Rotary_Encoder_n_20 : STD_LOGIC;
  signal U_Rotary_Encoder_n_21 : STD_LOGIC;
  signal U_Rotary_Encoder_n_22 : STD_LOGIC;
  signal U_Rotary_Encoder_n_23 : STD_LOGIC;
  signal U_Rotary_Encoder_n_24 : STD_LOGIC;
  signal U_Rotary_Encoder_n_25 : STD_LOGIC;
  signal U_Rotary_Encoder_n_26 : STD_LOGIC;
  signal U_Rotary_Encoder_n_31 : STD_LOGIC;
  signal U_Rotary_Encoder_n_32 : STD_LOGIC;
  signal U_Rotary_Encoder_n_33 : STD_LOGIC;
  signal U_Rotary_Encoder_n_34 : STD_LOGIC;
  signal U_Rotary_Encoder_n_35 : STD_LOGIC;
  signal U_Rotary_Encoder_n_36 : STD_LOGIC;
  signal U_Rotary_Encoder_n_37 : STD_LOGIC;
  signal U_Rotary_Encoder_n_38 : STD_LOGIC;
  signal U_Rotary_Encoder_n_39 : STD_LOGIC;
  signal U_Rotary_Encoder_n_40 : STD_LOGIC;
  signal U_Rotary_Encoder_n_41 : STD_LOGIC;
  signal U_Rotary_Encoder_n_42 : STD_LOGIC;
  signal U_Rotary_Encoder_n_43 : STD_LOGIC;
  signal U_Rotary_Encoder_n_44 : STD_LOGIC;
  signal U_Rotary_Encoder_n_45 : STD_LOGIC;
  signal U_Rotary_Encoder_n_46 : STD_LOGIC;
  signal U_Rotary_Encoder_n_47 : STD_LOGIC;
  signal U_Rotary_Encoder_n_48 : STD_LOGIC;
  signal U_Rotary_Encoder_n_49 : STD_LOGIC;
  signal U_Rotary_Encoder_n_50 : STD_LOGIC;
  signal U_Rotary_Encoder_n_51 : STD_LOGIC;
  signal U_Rotary_Encoder_n_52 : STD_LOGIC;
  signal U_Rotary_Encoder_n_53 : STD_LOGIC;
  signal U_Rotary_Encoder_n_54 : STD_LOGIC;
  signal U_Rotary_Encoder_n_55 : STD_LOGIC;
  signal U_Rotary_Encoder_n_56 : STD_LOGIC;
  signal U_Rotary_Encoder_n_57 : STD_LOGIC;
  signal U_Rotary_Encoder_n_58 : STD_LOGIC;
  signal U_Rotary_Encoder_n_59 : STD_LOGIC;
  signal U_Rotary_Encoder_n_60 : STD_LOGIC;
  signal U_Rotary_Encoder_n_61 : STD_LOGIC;
  signal U_Rotary_Encoder_n_62 : STD_LOGIC;
  signal U_Rotary_Encoder_n_63 : STD_LOGIC;
  signal U_Seconds_1st_Digit_Inc_Pulse_Generator_n_1 : STD_LOGIC;
  signal U_Seconds_1st_Digit_Inc_Pulse_Generator_n_2 : STD_LOGIC;
  signal U_Seconds_2nd_Digit_Dec_Pulse_Generator_n_1 : STD_LOGIC;
  signal U_Seconds_2nd_Digit_Dec_Pulse_Generator_n_2 : STD_LOGIC;
  signal U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_1 : STD_LOGIC;
  signal U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_2 : STD_LOGIC;
  signal U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_3 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_0 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_1 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_10 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_100 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_101 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_102 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_103 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_104 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_105 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_106 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_107 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_108 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_109 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_11 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_110 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_111 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_112 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_113 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_114 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_115 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_116 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_117 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_118 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_119 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_12 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_120 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_121 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_122 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_123 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_124 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_125 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_126 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_127 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_128 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_129 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_13 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_130 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_131 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_132 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_133 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_134 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_135 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_136 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_137 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_138 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_139 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_14 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_140 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_141 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_142 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_143 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_144 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_145 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_146 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_147 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_148 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_149 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_150 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_152 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_153 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_154 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_155 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_156 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_157 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_158 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_159 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_16 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_160 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_161 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_162 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_163 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_164 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_165 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_166 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_167 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_168 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_169 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_17 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_170 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_171 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_172 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_173 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_174 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_175 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_176 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_177 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_178 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_179 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_18 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_180 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_181 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_182 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_183 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_184 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_185 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_186 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_187 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_188 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_189 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_19 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_190 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_191 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_192 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_193 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_194 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_195 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_196 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_197 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_198 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_199 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_2 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_20 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_200 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_201 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_202 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_203 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_204 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_205 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_206 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_207 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_208 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_209 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_21 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_210 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_211 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_212 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_213 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_214 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_215 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_216 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_217 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_218 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_219 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_22 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_220 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_221 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_222 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_223 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_224 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_225 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_226 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_227 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_228 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_229 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_23 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_230 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_231 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_232 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_233 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_234 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_235 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_236 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_237 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_238 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_239 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_24 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_240 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_241 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_242 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_243 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_244 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_245 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_246 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_247 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_248 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_249 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_25 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_250 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_251 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_252 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_253 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_254 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_255 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_256 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_257 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_258 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_259 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_26 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_260 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_261 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_262 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_263 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_264 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_265 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_266 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_267 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_268 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_269 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_27 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_270 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_271 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_272 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_273 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_274 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_275 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_276 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_277 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_278 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_279 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_28 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_280 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_29 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_3 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_30 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_31 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_32 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_33 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_34 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_35 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_36 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_37 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_38 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_39 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_4 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_40 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_41 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_42 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_43 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_44 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_45 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_46 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_47 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_48 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_49 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_5 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_50 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_51 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_52 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_53 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_54 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_55 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_56 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_57 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_58 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_59 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_6 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_60 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_61 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_62 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_63 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_64 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_65 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_66 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_67 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_68 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_69 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_7 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_70 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_71 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_72 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_73 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_74 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_75 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_76 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_77 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_78 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_79 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_8 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_80 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_81 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_82 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_83 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_84 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_85 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_86 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_87 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_88 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_89 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_9 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_90 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_91 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_92 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_93 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_94 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_95 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_96 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_97 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_98 : STD_LOGIC;
  signal U_Seven_Segment_Digit_Blinker_n_99 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_0 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_1 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_2 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_3 : STD_LOGIC;
  signal \U_Time_Counter/C\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \U_Time_Counter/C_7\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \U_Time_Counter/C__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \U_Time_Counter/C__0_14\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \U_Time_Counter/p_1_out0\ : STD_LOGIC_VECTOR ( 22 downto 2 );
  signal \U_Time_Counter/p_1_out0_9\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \U_Time_Counter/r_Count1\ : STD_LOGIC;
  signal \U_Time_Counter/r_Count1_8\ : STD_LOGIC;
  signal \U_Time_Counter/r_Count2\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \U_Time_Counter/r_Count2_19\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal U_Time_n_100 : STD_LOGIC;
  signal U_Time_n_101 : STD_LOGIC;
  signal U_Time_n_107 : STD_LOGIC;
  signal U_Time_n_108 : STD_LOGIC;
  signal U_Time_n_109 : STD_LOGIC;
  signal U_Time_n_110 : STD_LOGIC;
  signal U_Time_n_116 : STD_LOGIC;
  signal U_Time_n_117 : STD_LOGIC;
  signal U_Time_n_118 : STD_LOGIC;
  signal U_Time_n_119 : STD_LOGIC;
  signal U_Time_n_120 : STD_LOGIC;
  signal U_Time_n_121 : STD_LOGIC;
  signal U_Time_n_122 : STD_LOGIC;
  signal U_Time_n_123 : STD_LOGIC;
  signal U_Time_n_124 : STD_LOGIC;
  signal U_Time_n_125 : STD_LOGIC;
  signal U_Time_n_126 : STD_LOGIC;
  signal U_Time_n_127 : STD_LOGIC;
  signal U_Time_n_128 : STD_LOGIC;
  signal U_Time_n_144 : STD_LOGIC;
  signal U_Time_n_145 : STD_LOGIC;
  signal U_Time_n_146 : STD_LOGIC;
  signal U_Time_n_147 : STD_LOGIC;
  signal U_Time_n_148 : STD_LOGIC;
  signal U_Time_n_149 : STD_LOGIC;
  signal U_Time_n_152 : STD_LOGIC;
  signal U_Time_n_153 : STD_LOGIC;
  signal U_Time_n_154 : STD_LOGIC;
  signal U_Time_n_155 : STD_LOGIC;
  signal U_Time_n_156 : STD_LOGIC;
  signal U_Time_n_157 : STD_LOGIC;
  signal U_Time_n_177 : STD_LOGIC;
  signal U_Time_n_178 : STD_LOGIC;
  signal U_Time_n_179 : STD_LOGIC;
  signal U_Time_n_18 : STD_LOGIC;
  signal U_Time_n_181 : STD_LOGIC;
  signal U_Time_n_182 : STD_LOGIC;
  signal U_Time_n_183 : STD_LOGIC;
  signal U_Time_n_184 : STD_LOGIC;
  signal U_Time_n_185 : STD_LOGIC;
  signal U_Time_n_186 : STD_LOGIC;
  signal U_Time_n_187 : STD_LOGIC;
  signal U_Time_n_203 : STD_LOGIC;
  signal U_Time_n_234 : STD_LOGIC;
  signal U_Time_n_235 : STD_LOGIC;
  signal U_Time_n_236 : STD_LOGIC;
  signal U_Time_n_237 : STD_LOGIC;
  signal U_Time_n_243 : STD_LOGIC;
  signal U_Time_n_248 : STD_LOGIC;
  signal U_Time_n_249 : STD_LOGIC;
  signal U_Time_n_250 : STD_LOGIC;
  signal U_Time_n_251 : STD_LOGIC;
  signal U_Time_n_252 : STD_LOGIC;
  signal U_Time_n_253 : STD_LOGIC;
  signal U_Time_n_254 : STD_LOGIC;
  signal U_Time_n_261 : STD_LOGIC;
  signal U_Time_n_266 : STD_LOGIC;
  signal U_Time_n_267 : STD_LOGIC;
  signal U_Time_n_268 : STD_LOGIC;
  signal U_Time_n_269 : STD_LOGIC;
  signal U_Time_n_274 : STD_LOGIC;
  signal U_Time_n_275 : STD_LOGIC;
  signal U_Time_n_276 : STD_LOGIC;
  signal U_Time_n_277 : STD_LOGIC;
  signal U_Time_n_278 : STD_LOGIC;
  signal U_Time_n_280 : STD_LOGIC;
  signal U_Time_n_281 : STD_LOGIC;
  signal U_Time_n_282 : STD_LOGIC;
  signal U_Time_n_299 : STD_LOGIC;
  signal U_Time_n_300 : STD_LOGIC;
  signal U_Time_n_301 : STD_LOGIC;
  signal U_Time_n_302 : STD_LOGIC;
  signal U_Time_n_303 : STD_LOGIC;
  signal U_Time_n_304 : STD_LOGIC;
  signal U_Time_n_305 : STD_LOGIC;
  signal U_Time_n_306 : STD_LOGIC;
  signal U_Time_n_307 : STD_LOGIC;
  signal U_Time_n_308 : STD_LOGIC;
  signal U_Time_n_309 : STD_LOGIC;
  signal U_Time_n_310 : STD_LOGIC;
  signal U_Time_n_311 : STD_LOGIC;
  signal U_Time_n_312 : STD_LOGIC;
  signal U_Time_n_313 : STD_LOGIC;
  signal U_Time_n_314 : STD_LOGIC;
  signal U_Time_n_315 : STD_LOGIC;
  signal U_Time_n_316 : STD_LOGIC;
  signal U_Time_n_317 : STD_LOGIC;
  signal U_Time_n_318 : STD_LOGIC;
  signal U_Time_n_319 : STD_LOGIC;
  signal U_Time_n_320 : STD_LOGIC;
  signal U_Time_n_355 : STD_LOGIC;
  signal U_Time_n_356 : STD_LOGIC;
  signal U_Time_n_357 : STD_LOGIC;
  signal U_Time_n_358 : STD_LOGIC;
  signal U_Time_n_359 : STD_LOGIC;
  signal U_Time_n_360 : STD_LOGIC;
  signal U_Time_n_361 : STD_LOGIC;
  signal U_Time_n_364 : STD_LOGIC;
  signal U_Time_n_365 : STD_LOGIC;
  signal U_Time_n_366 : STD_LOGIC;
  signal U_Time_n_367 : STD_LOGIC;
  signal U_Time_n_368 : STD_LOGIC;
  signal U_Time_n_369 : STD_LOGIC;
  signal U_Time_n_370 : STD_LOGIC;
  signal U_Time_n_371 : STD_LOGIC;
  signal U_Time_n_372 : STD_LOGIC;
  signal U_Time_n_373 : STD_LOGIC;
  signal U_Time_n_374 : STD_LOGIC;
  signal U_Time_n_375 : STD_LOGIC;
  signal U_Time_n_376 : STD_LOGIC;
  signal U_Time_n_377 : STD_LOGIC;
  signal U_Time_n_378 : STD_LOGIC;
  signal U_Time_n_379 : STD_LOGIC;
  signal U_Time_n_43 : STD_LOGIC;
  signal U_Time_n_71 : STD_LOGIC;
  signal U_Time_n_72 : STD_LOGIC;
  signal U_Time_n_73 : STD_LOGIC;
  signal U_Time_n_74 : STD_LOGIC;
  signal U_Time_n_76 : STD_LOGIC;
  signal U_Time_n_81 : STD_LOGIC;
  signal U_Time_n_93 : STD_LOGIC;
  signal U_Time_n_94 : STD_LOGIC;
  signal U_Time_n_95 : STD_LOGIC;
  signal U_Time_n_96 : STD_LOGIC;
  signal U_Time_n_97 : STD_LOGIC;
  signal U_Time_n_98 : STD_LOGIC;
  signal U_Time_n_99 : STD_LOGIC;
  signal \^o_alarm_on\ : STD_LOGIC;
  signal \^r_bcd_num_reg[10]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_reg[21]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[21]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[21]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[21]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[22]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[22]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[24]_25\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[24]_26\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[24]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[28]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[28]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_2\ : STD_LOGIC;
  signal \^r_bcd_num_reg[30]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[30]_6\ : STD_LOGIC;
  signal \^r_bcd_num_reg[31]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_32\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_33\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_reg[31]_34\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_Clk : STD_LOGIC;
  signal \^r_count_reg[11]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[11]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[15]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[15]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[15]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[19]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[19]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[19]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[19]_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[19]_8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[23]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[23]_12\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^r_count_reg[23]_14\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[23]_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_count_reg[23]_17\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[23]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^r_count_reg[23]_20\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_count_reg[23]_21\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_Prev_Signal : STD_LOGIC;
  signal r_Prev_Signal_0 : STD_LOGIC;
  signal r_Prev_Signal_1 : STD_LOGIC;
  signal r_Prev_Signal_10 : STD_LOGIC;
  signal r_Prev_Signal_11 : STD_LOGIC;
  signal r_Prev_Signal_12 : STD_LOGIC;
  signal r_Prev_Signal_13 : STD_LOGIC;
  signal r_Prev_Signal_15 : STD_LOGIC;
  signal r_Prev_Signal_16 : STD_LOGIC;
  signal r_Prev_Signal_17 : STD_LOGIC;
  signal r_Prev_Signal_18 : STD_LOGIC;
  signal r_Prev_Signal_2 : STD_LOGIC;
  signal r_Prev_Signal_3 : STD_LOGIC;
  signal r_Prev_Signal_4 : STD_LOGIC;
  signal r_Prev_Signal_5 : STD_LOGIC;
  signal r_Prev_Signal_6 : STD_LOGIC;
  signal w_Alarm_Time : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal w_Alarm_Time_Stamp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal w_Clk_100Hz : STD_LOGIC;
  signal w_Clk_1Hz : STD_LOGIC;
  signal w_Clk_1KHz : STD_LOGIC;
  signal w_Clk_5MHz : STD_LOGIC;
  signal w_Encoder_A_Debounced : STD_LOGIC;
  signal w_Encoder_B_Debounced : STD_LOGIC;
  signal w_Encoder_Change_Mode_Debounced : STD_LOGIC;
  signal w_Hours_1st_Digit_Dec : STD_LOGIC;
  signal w_Hours_1st_Digit_Inc : STD_LOGIC;
  signal w_Hours_2nd_Digit_Dec : STD_LOGIC;
  signal w_Hours_2nd_Digit_Inc : STD_LOGIC;
  signal w_Minutes_1st_Digit_Dec : STD_LOGIC;
  signal w_Minutes_1st_Digit_Inc : STD_LOGIC;
  signal w_Minutes_2nd_Digit_Dec : STD_LOGIC;
  signal w_Minutes_2nd_Digit_Inc : STD_LOGIC;
  signal w_Reset_Control : STD_LOGIC;
  signal w_Seconds : STD_LOGIC_VECTOR ( 1 to 1 );
  signal w_Seconds_1st_Digit_Dec : STD_LOGIC;
  signal w_Seconds_1st_Digit_Inc : STD_LOGIC;
  signal w_Seconds_2nd_Digit_Dec : STD_LOGIC;
  signal w_Seconds_2nd_Digit_Inc : STD_LOGIC;
  signal w_Time : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal w_Time_Stamp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal w_Turn_Alarm_On : STD_LOGIC;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  o_Alarm_On <= \^o_alarm_on\;
  \r_BCD_Num_reg[10]\(2 downto 0) <= \^r_bcd_num_reg[10]\(2 downto 0);
  \r_BCD_Num_reg[21]\(3 downto 0) <= \^r_bcd_num_reg[21]\(3 downto 0);
  \r_BCD_Num_reg[21]_0\(0) <= \^r_bcd_num_reg[21]_0\(0);
  \r_BCD_Num_reg[21]_1\(3 downto 0) <= \^r_bcd_num_reg[21]_1\(3 downto 0);
  \r_BCD_Num_reg[21]_2\(0) <= \^r_bcd_num_reg[21]_2\(0);
  \r_BCD_Num_reg[22]\(0) <= \^r_bcd_num_reg[22]\(0);
  \r_BCD_Num_reg[22]_0\(0) <= \^r_bcd_num_reg[22]_0\(0);
  \r_BCD_Num_reg[24]\(0) <= \^r_bcd_num_reg[24]\(0);
  \r_BCD_Num_reg[24]_25\(0) <= \^r_bcd_num_reg[24]_25\(0);
  \r_BCD_Num_reg[24]_26\(0) <= \^r_bcd_num_reg[24]_26\(0);
  \r_BCD_Num_reg[24]_8\(0) <= \^r_bcd_num_reg[24]_8\(0);
  \r_BCD_Num_reg[28]\(3 downto 0) <= \^r_bcd_num_reg[28]\(3 downto 0);
  \r_BCD_Num_reg[28]_0\(3 downto 0) <= \^r_bcd_num_reg[28]_0\(3 downto 0);
  \r_BCD_Num_reg[30]\(0) <= \^r_bcd_num_reg[30]\(0);
  \r_BCD_Num_reg[30]_0\(0) <= \^r_bcd_num_reg[30]_0\(0);
  \r_BCD_Num_reg[30]_1\(0) <= \^r_bcd_num_reg[30]_1\(0);
  \r_BCD_Num_reg[30]_2\ <= \^r_bcd_num_reg[30]_2\;
  \r_BCD_Num_reg[30]_3\(0) <= \^r_bcd_num_reg[30]_3\(0);
  \r_BCD_Num_reg[30]_4\(0) <= \^r_bcd_num_reg[30]_4\(0);
  \r_BCD_Num_reg[30]_5\(0) <= \^r_bcd_num_reg[30]_5\(0);
  \r_BCD_Num_reg[30]_6\ <= \^r_bcd_num_reg[30]_6\;
  \r_BCD_Num_reg[31]_1\(0) <= \^r_bcd_num_reg[31]_1\(0);
  \r_BCD_Num_reg[31]_2\(0) <= \^r_bcd_num_reg[31]_2\(0);
  \r_BCD_Num_reg[31]_3\(0) <= \^r_bcd_num_reg[31]_3\(0);
  \r_BCD_Num_reg[31]_32\(0) <= \^r_bcd_num_reg[31]_32\(0);
  \r_BCD_Num_reg[31]_33\(0) <= \^r_bcd_num_reg[31]_33\(0);
  \r_BCD_Num_reg[31]_34\(0) <= \^r_bcd_num_reg[31]_34\(0);
  \r_Count_reg[11]\(1 downto 0) <= \^r_count_reg[11]\(1 downto 0);
  \r_Count_reg[11]_0\(1 downto 0) <= \^r_count_reg[11]_0\(1 downto 0);
  \r_Count_reg[15]\(3 downto 0) <= \^r_count_reg[15]\(3 downto 0);
  \r_Count_reg[15]_0\(3 downto 0) <= \^r_count_reg[15]_0\(3 downto 0);
  \r_Count_reg[15]_1\(1 downto 0) <= \^r_count_reg[15]_1\(1 downto 0);
  \r_Count_reg[15]_2\(3 downto 0) <= \^r_count_reg[15]_2\(3 downto 0);
  \r_Count_reg[15]_3\(3 downto 0) <= \^r_count_reg[15]_3\(3 downto 0);
  \r_Count_reg[19]\(3 downto 0) <= \^r_count_reg[19]\(3 downto 0);
  \r_Count_reg[19]_4\(2 downto 0) <= \^r_count_reg[19]_4\(2 downto 0);
  \r_Count_reg[19]_5\(0) <= \^r_count_reg[19]_5\(0);
  \r_Count_reg[19]_7\(1 downto 0) <= \^r_count_reg[19]_7\(1 downto 0);
  \r_Count_reg[19]_8\(2 downto 0) <= \^r_count_reg[19]_8\(2 downto 0);
  \r_Count_reg[23]_0\(3 downto 0) <= \^r_count_reg[23]_0\(3 downto 0);
  \r_Count_reg[23]_1\(1 downto 0) <= \^r_count_reg[23]_1\(1 downto 0);
  \r_Count_reg[23]_12\(16 downto 0) <= \^r_count_reg[23]_12\(16 downto 0);
  \r_Count_reg[23]_14\(2 downto 0) <= \^r_count_reg[23]_14\(2 downto 0);
  \r_Count_reg[23]_16\(3 downto 0) <= \^r_count_reg[23]_16\(3 downto 0);
  \r_Count_reg[23]_17\(0) <= \^r_count_reg[23]_17\(0);
  \r_Count_reg[23]_19\(15 downto 0) <= \^r_count_reg[23]_19\(15 downto 0);
  \r_Count_reg[23]_20\(2 downto 0) <= \^r_count_reg[23]_20\(2 downto 0);
  \r_Count_reg[23]_21\(16 downto 0) <= \^r_count_reg[23]_21\(16 downto 0);
U_100Hz_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator
     port map (
      r_Prev_Signal => r_Prev_Signal,
      w_Clk_100Hz => w_Clk_100Hz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_1KHz_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0
     port map (
      r_Prev_Signal => r_Prev_Signal_0,
      w_Clk_1KHz => w_Clk_1KHz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Alarm_On: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_On
     port map (
      o_Alarm_On => \^o_alarm_on\,
      r_Alarm_State_reg => U_Master_Controller_n_277,
      w_Clk_1Hz => w_Clk_1Hz
    );
U_Alarm_Sound: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_Sound
     port map (
      CLK => U_Clock_Divider_5MHz_To_10Hz_n_0,
      o_AUD_PWM => o_AUD_PWM,
      r_Clk => r_Clk,
      w_Turn_Alarm_On => w_Turn_Alarm_On
    );
U_Alarm_Time: entity work.Alarm_Clock_Alarm_Clock_0_1_Time
     port map (
      CO(0) => U_Alarm_Time_n_21,
      D(9) => U_Alarm_Time_n_352,
      D(8) => U_Alarm_Time_n_353,
      D(7) => U_Alarm_Time_n_354,
      D(6) => U_Alarm_Time_n_355,
      D(5) => U_Alarm_Time_n_356,
      D(4) => U_Alarm_Time_n_357,
      D(3) => U_Alarm_Time_n_358,
      D(2) => U_Alarm_Time_n_359,
      D(1) => U_Alarm_Time_n_360,
      D(0) => U_Alarm_Time_n_361,
      DI(1) => U_Alarm_Time_n_5,
      DI(0) => U_Alarm_Time_n_6,
      O(2 downto 0) => \U_Time_Counter/r_Count2\(5 downto 3),
      Q(23 downto 0) => Q(23 downto 0),
      S(1) => U_Alarm_Time_n_0,
      S(0) => U_Alarm_Time_n_1,
      axi_araddr(1 downto 0) => axi_araddr(1 downto 0),
      \axi_rdata_reg[23]\(23 downto 0) => D(23 downto 0),
      \axi_rdata_reg[5]\(4 downto 1) => w_Alarm_Time_Stamp(5 downto 2),
      \axi_rdata_reg[5]\(0) => w_Alarm_Time_Stamp(0),
      i_Change_Alarm => i_Change_Alarm,
      i_Reset => i_Reset,
      o_Alarm_Enabled => o_Alarm_Enabled,
      o_Alarm_On => \^o_alarm_on\,
      p_1_out0(20 downto 0) => \U_Time_Counter/p_1_out0\(22 downto 2),
      r_Alarm_State_reg(0) => U_Alarm_Time_n_362,
      \r_BCD_Num_reg[12]\(2 downto 0) => \r_BCD_Num_reg[12]\(2 downto 0),
      \r_BCD_Num_reg[13]\(3) => U_Alarm_Time_n_60,
      \r_BCD_Num_reg[13]\(2) => U_Alarm_Time_n_61,
      \r_BCD_Num_reg[13]\(1) => U_Alarm_Time_n_62,
      \r_BCD_Num_reg[13]\(0) => U_Alarm_Time_n_63,
      \r_BCD_Num_reg[13]_0\(0) => U_Alarm_Time_n_64,
      \r_BCD_Num_reg[13]_1\(3 downto 0) => \r_BCD_Num_reg[13]\(3 downto 0),
      \r_BCD_Num_reg[13]_2\(3) => U_Alarm_Time_n_339,
      \r_BCD_Num_reg[13]_2\(2) => U_Alarm_Time_n_340,
      \r_BCD_Num_reg[13]_2\(1) => U_Alarm_Time_n_341,
      \r_BCD_Num_reg[13]_2\(0) => U_Alarm_Time_n_342,
      \r_BCD_Num_reg[13]_3\(0) => U_Alarm_Time_n_343,
      \r_BCD_Num_reg[13]_4\(1) => U_Alarm_Time_n_344,
      \r_BCD_Num_reg[13]_4\(0) => U_Alarm_Time_n_345,
      \r_BCD_Num_reg[15]\(3 downto 0) => \r_BCD_Num_reg[15]\(3 downto 0),
      \r_BCD_Num_reg[16]\(0) => U_Alarm_Time_n_80,
      \r_BCD_Num_reg[17]\(3 downto 0) => \r_BCD_Num_reg[17]\(3 downto 0),
      \r_BCD_Num_reg[17]_0\(3) => U_Alarm_Time_n_91,
      \r_BCD_Num_reg[17]_0\(2) => U_Alarm_Time_n_92,
      \r_BCD_Num_reg[17]_0\(1) => U_Alarm_Time_n_93,
      \r_BCD_Num_reg[17]_0\(0) => U_Alarm_Time_n_94,
      \r_BCD_Num_reg[17]_1\(0) => U_Alarm_Time_n_168,
      \r_BCD_Num_reg[17]_2\ => U_Alarm_Time_n_348,
      \r_BCD_Num_reg[20]\ => U_Alarm_Time_n_81,
      \r_BCD_Num_reg[21]\(3) => U_Alarm_Time_n_82,
      \r_BCD_Num_reg[21]\(2) => U_Alarm_Time_n_83,
      \r_BCD_Num_reg[21]\(1) => U_Alarm_Time_n_84,
      \r_BCD_Num_reg[21]\(0) => U_Alarm_Time_n_85,
      \r_BCD_Num_reg[21]_0\(3 downto 0) => \^r_bcd_num_reg[21]_1\(3 downto 0),
      \r_BCD_Num_reg[21]_1\(1) => U_Alarm_Time_n_100,
      \r_BCD_Num_reg[21]_1\(0) => U_Alarm_Time_n_101,
      \r_BCD_Num_reg[21]_2\(0) => \^r_bcd_num_reg[21]_2\(0),
      \r_BCD_Num_reg[22]\(0) => \^r_bcd_num_reg[22]_0\(0),
      \r_BCD_Num_reg[24]\(0) => \^r_bcd_num_reg[24]_25\(0),
      \r_BCD_Num_reg[24]_0\(0) => \^r_bcd_num_reg[24]_26\(0),
      \r_BCD_Num_reg[27]\(2) => U_Alarm_Time_n_102,
      \r_BCD_Num_reg[27]\(1) => U_Alarm_Time_n_103,
      \r_BCD_Num_reg[27]\(0) => U_Alarm_Time_n_104,
      \r_BCD_Num_reg[27]_0\(0) => U_Alarm_Time_n_108,
      \r_BCD_Num_reg[27]_1\(0) => \r_BCD_Num_reg[27]\(0),
      \r_BCD_Num_reg[27]_10\(3 downto 0) => \r_BCD_Num_reg[27]_8\(3 downto 0),
      \r_BCD_Num_reg[27]_11\(0) => \r_BCD_Num_reg[27]_9\(0),
      \r_BCD_Num_reg[27]_12\(0) => \r_BCD_Num_reg[27]_10\(0),
      \r_BCD_Num_reg[27]_13\(3 downto 0) => \r_BCD_Num_reg[27]_11\(3 downto 0),
      \r_BCD_Num_reg[27]_14\(0) => \r_BCD_Num_reg[27]_12\(0),
      \r_BCD_Num_reg[27]_15\(2 downto 0) => \r_BCD_Num_reg[27]_13\(2 downto 0),
      \r_BCD_Num_reg[27]_16\(0) => \r_BCD_Num_reg[27]_14\(0),
      \r_BCD_Num_reg[27]_17\(0) => \r_BCD_Num_reg[27]_15\(0),
      \r_BCD_Num_reg[27]_18\(3 downto 0) => \r_BCD_Num_reg[27]_16\(3 downto 0),
      \r_BCD_Num_reg[27]_19\(0) => \r_BCD_Num_reg[27]_17\(0),
      \r_BCD_Num_reg[27]_2\(0) => \r_BCD_Num_reg[27]_0\(0),
      \r_BCD_Num_reg[27]_20\(3 downto 0) => \r_BCD_Num_reg[27]_18\(3 downto 0),
      \r_BCD_Num_reg[27]_21\(0) => \r_BCD_Num_reg[27]_19\(0),
      \r_BCD_Num_reg[27]_22\(3 downto 0) => \r_BCD_Num_reg[27]_20\(3 downto 0),
      \r_BCD_Num_reg[27]_23\(0) => \r_BCD_Num_reg[27]_21\(0),
      \r_BCD_Num_reg[27]_24\(2) => U_Alarm_Time_n_206,
      \r_BCD_Num_reg[27]_24\(1) => U_Alarm_Time_n_207,
      \r_BCD_Num_reg[27]_24\(0) => U_Alarm_Time_n_208,
      \r_BCD_Num_reg[27]_25\(0) => U_Alarm_Time_n_209,
      \r_BCD_Num_reg[27]_26\(0) => \r_BCD_Num_reg[27]_22\(0),
      \r_BCD_Num_reg[27]_3\(2 downto 0) => \r_BCD_Num_reg[27]_1\(2 downto 0),
      \r_BCD_Num_reg[27]_4\(2 downto 0) => \r_BCD_Num_reg[27]_2\(2 downto 0),
      \r_BCD_Num_reg[27]_5\(0) => \r_BCD_Num_reg[27]_3\(0),
      \r_BCD_Num_reg[27]_6\(2 downto 0) => \r_BCD_Num_reg[27]_4\(2 downto 0),
      \r_BCD_Num_reg[27]_7\(2 downto 0) => \r_BCD_Num_reg[27]_5\(2 downto 0),
      \r_BCD_Num_reg[27]_8\(0) => \r_BCD_Num_reg[27]_6\(0),
      \r_BCD_Num_reg[27]_9\(0) => \r_BCD_Num_reg[27]_7\(0),
      \r_BCD_Num_reg[28]\(3 downto 0) => \^r_bcd_num_reg[28]_0\(3 downto 0),
      \r_BCD_Num_reg[30]\(2) => U_Alarm_Time_n_105,
      \r_BCD_Num_reg[30]\(1) => U_Alarm_Time_n_106,
      \r_BCD_Num_reg[30]\(0) => U_Alarm_Time_n_107,
      \r_BCD_Num_reg[30]_0\(0) => \^r_bcd_num_reg[30]_3\(0),
      \r_BCD_Num_reg[30]_1\(0) => \^r_bcd_num_reg[30]_5\(0),
      \r_BCD_Num_reg[30]_10\(0) => \^r_bcd_num_reg[30]_4\(0),
      \r_BCD_Num_reg[30]_11\(2) => U_Alarm_Time_n_226,
      \r_BCD_Num_reg[30]_11\(1) => U_Alarm_Time_n_227,
      \r_BCD_Num_reg[30]_11\(0) => U_Alarm_Time_n_228,
      \r_BCD_Num_reg[30]_12\(3) => U_Alarm_Time_n_229,
      \r_BCD_Num_reg[30]_12\(2) => U_Alarm_Time_n_230,
      \r_BCD_Num_reg[30]_12\(1) => U_Alarm_Time_n_231,
      \r_BCD_Num_reg[30]_12\(0) => U_Alarm_Time_n_232,
      \r_BCD_Num_reg[30]_13\(2) => U_Alarm_Time_n_239,
      \r_BCD_Num_reg[30]_13\(1) => U_Alarm_Time_n_240,
      \r_BCD_Num_reg[30]_13\(0) => U_Alarm_Time_n_241,
      \r_BCD_Num_reg[30]_14\(0) => U_Alarm_Time_n_242,
      \r_BCD_Num_reg[30]_15\(2) => U_Alarm_Time_n_255,
      \r_BCD_Num_reg[30]_15\(1) => U_Alarm_Time_n_256,
      \r_BCD_Num_reg[30]_15\(0) => U_Alarm_Time_n_257,
      \r_BCD_Num_reg[30]_16\(0) => U_Alarm_Time_n_258,
      \r_BCD_Num_reg[30]_2\(1) => U_Alarm_Time_n_142,
      \r_BCD_Num_reg[30]_2\(0) => U_Alarm_Time_n_143,
      \r_BCD_Num_reg[30]_3\(0) => U_Alarm_Time_n_144,
      \r_BCD_Num_reg[30]_4\(2) => U_Alarm_Time_n_146,
      \r_BCD_Num_reg[30]_4\(1) => U_Alarm_Time_n_147,
      \r_BCD_Num_reg[30]_4\(0) => U_Alarm_Time_n_148,
      \r_BCD_Num_reg[30]_5\(0) => U_Alarm_Time_n_149,
      \r_BCD_Num_reg[30]_6\(2) => U_Alarm_Time_n_150,
      \r_BCD_Num_reg[30]_6\(1) => U_Alarm_Time_n_151,
      \r_BCD_Num_reg[30]_6\(0) => U_Alarm_Time_n_152,
      \r_BCD_Num_reg[30]_7\(2) => U_Alarm_Time_n_210,
      \r_BCD_Num_reg[30]_7\(1) => U_Alarm_Time_n_211,
      \r_BCD_Num_reg[30]_7\(0) => U_Alarm_Time_n_212,
      \r_BCD_Num_reg[30]_8\(2) => U_Alarm_Time_n_218,
      \r_BCD_Num_reg[30]_8\(1) => U_Alarm_Time_n_219,
      \r_BCD_Num_reg[30]_8\(0) => U_Alarm_Time_n_220,
      \r_BCD_Num_reg[30]_9\(0) => U_Alarm_Time_n_221,
      \r_BCD_Num_reg[31]\ => U_Alarm_Time_n_28,
      \r_BCD_Num_reg[31]_0\(3) => U_Alarm_Time_n_109,
      \r_BCD_Num_reg[31]_0\(2) => U_Alarm_Time_n_110,
      \r_BCD_Num_reg[31]_0\(1) => U_Alarm_Time_n_111,
      \r_BCD_Num_reg[31]_0\(0) => U_Alarm_Time_n_112,
      \r_BCD_Num_reg[31]_1\(0) => \r_BCD_Num_reg[31]_30\(0),
      \r_BCD_Num_reg[31]_10\(0) => \r_BCD_Num_reg[31]_41\(0),
      \r_BCD_Num_reg[31]_11\(1 downto 0) => \r_BCD_Num_reg[31]_42\(1 downto 0),
      \r_BCD_Num_reg[31]_12\(0) => \r_BCD_Num_reg[31]_43\(0),
      \r_BCD_Num_reg[31]_13\(0) => \r_BCD_Num_reg[31]_44\(0),
      \r_BCD_Num_reg[31]_14\(0) => \r_BCD_Num_reg[31]_45\(0),
      \r_BCD_Num_reg[31]_15\(0) => \r_BCD_Num_reg[31]_46\(0),
      \r_BCD_Num_reg[31]_16\(0) => \r_BCD_Num_reg[31]_47\(0),
      \r_BCD_Num_reg[31]_17\(0) => \r_BCD_Num_reg[31]_48\(0),
      \r_BCD_Num_reg[31]_18\(0) => \r_BCD_Num_reg[31]_49\(0),
      \r_BCD_Num_reg[31]_19\(0) => \^r_bcd_num_reg[31]_32\(0),
      \r_BCD_Num_reg[31]_2\(0) => \r_BCD_Num_reg[31]_31\(0),
      \r_BCD_Num_reg[31]_20\(1 downto 0) => \r_BCD_Num_reg[31]_50\(1 downto 0),
      \r_BCD_Num_reg[31]_21\(0) => \r_BCD_Num_reg[31]_51\(0),
      \r_BCD_Num_reg[31]_22\(3) => U_Alarm_Time_n_247,
      \r_BCD_Num_reg[31]_22\(2) => U_Alarm_Time_n_248,
      \r_BCD_Num_reg[31]_22\(1) => U_Alarm_Time_n_249,
      \r_BCD_Num_reg[31]_22\(0) => U_Alarm_Time_n_250,
      \r_BCD_Num_reg[31]_23\(0) => \r_BCD_Num_reg[31]_52\(0),
      \r_BCD_Num_reg[31]_24\(0) => \r_BCD_Num_reg[31]_53\(0),
      \r_BCD_Num_reg[31]_25\(0) => \r_BCD_Num_reg[31]_54\(0),
      \r_BCD_Num_reg[31]_26\(0) => \r_BCD_Num_reg[31]_55\(0),
      \r_BCD_Num_reg[31]_27\(3) => U_Alarm_Time_n_259,
      \r_BCD_Num_reg[31]_27\(2) => U_Alarm_Time_n_260,
      \r_BCD_Num_reg[31]_27\(1) => U_Alarm_Time_n_261,
      \r_BCD_Num_reg[31]_27\(0) => U_Alarm_Time_n_262,
      \r_BCD_Num_reg[31]_28\(3) => \^r_bcd_num_reg[31]_34\(0),
      \r_BCD_Num_reg[31]_28\(2) => U_Alarm_Time_n_264,
      \r_BCD_Num_reg[31]_28\(1) => U_Alarm_Time_n_265,
      \r_BCD_Num_reg[31]_28\(0) => U_Alarm_Time_n_266,
      \r_BCD_Num_reg[31]_29\(3 downto 0) => \r_BCD_Num_reg[31]_56\(3 downto 0),
      \r_BCD_Num_reg[31]_3\(0) => \^r_bcd_num_reg[31]_33\(0),
      \r_BCD_Num_reg[31]_30\(3 downto 0) => \r_BCD_Num_reg[31]_57\(3 downto 0),
      \r_BCD_Num_reg[31]_31\(3 downto 0) => \r_BCD_Num_reg[31]_58\(3 downto 0),
      \r_BCD_Num_reg[31]_32\(1 downto 0) => \r_BCD_Num_reg[31]_59\(1 downto 0),
      \r_BCD_Num_reg[31]_33\(1 downto 0) => \r_BCD_Num_reg[31]_60\(1 downto 0),
      \r_BCD_Num_reg[31]_34\(3) => U_Alarm_Time_n_283,
      \r_BCD_Num_reg[31]_34\(2) => U_Alarm_Time_n_284,
      \r_BCD_Num_reg[31]_34\(1) => U_Alarm_Time_n_285,
      \r_BCD_Num_reg[31]_34\(0) => U_Alarm_Time_n_286,
      \r_BCD_Num_reg[31]_35\(3) => U_Alarm_Time_n_287,
      \r_BCD_Num_reg[31]_35\(2) => U_Alarm_Time_n_288,
      \r_BCD_Num_reg[31]_35\(1) => U_Alarm_Time_n_289,
      \r_BCD_Num_reg[31]_35\(0) => U_Alarm_Time_n_290,
      \r_BCD_Num_reg[31]_36\(3) => U_Alarm_Time_n_291,
      \r_BCD_Num_reg[31]_36\(2) => U_Alarm_Time_n_292,
      \r_BCD_Num_reg[31]_36\(1) => U_Alarm_Time_n_293,
      \r_BCD_Num_reg[31]_36\(0) => U_Alarm_Time_n_294,
      \r_BCD_Num_reg[31]_37\(3) => U_Alarm_Time_n_295,
      \r_BCD_Num_reg[31]_37\(2) => U_Alarm_Time_n_296,
      \r_BCD_Num_reg[31]_37\(1) => U_Alarm_Time_n_297,
      \r_BCD_Num_reg[31]_37\(0) => U_Alarm_Time_n_298,
      \r_BCD_Num_reg[31]_38\(3) => U_Alarm_Time_n_299,
      \r_BCD_Num_reg[31]_38\(2) => U_Alarm_Time_n_300,
      \r_BCD_Num_reg[31]_38\(1) => U_Alarm_Time_n_301,
      \r_BCD_Num_reg[31]_38\(0) => U_Alarm_Time_n_302,
      \r_BCD_Num_reg[31]_39\(1) => U_Alarm_Time_n_303,
      \r_BCD_Num_reg[31]_39\(0) => U_Alarm_Time_n_304,
      \r_BCD_Num_reg[31]_4\(0) => \r_BCD_Num_reg[31]_35\(0),
      \r_BCD_Num_reg[31]_5\(3 downto 0) => \r_BCD_Num_reg[31]_36\(3 downto 0),
      \r_BCD_Num_reg[31]_6\(0) => \r_BCD_Num_reg[31]_37\(0),
      \r_BCD_Num_reg[31]_7\(0) => \r_BCD_Num_reg[31]_38\(0),
      \r_BCD_Num_reg[31]_8\(0) => \r_BCD_Num_reg[31]_39\(0),
      \r_BCD_Num_reg[31]_9\(0) => \r_BCD_Num_reg[31]_40\(0),
      \r_BCD_Num_reg[5]\(3 downto 0) => \r_BCD_Num_reg[5]\(3 downto 0),
      \r_BCD_Num_reg[5]_0\(3 downto 0) => \r_BCD_Num_reg[5]_0\(3 downto 0),
      \r_BCD_Num_reg[5]_1\(3 downto 0) => \r_BCD_Num_reg[5]_1\(3 downto 0),
      \r_BCD_Num_reg[5]_2\(2 downto 0) => \r_BCD_Num_reg[5]_2\(2 downto 0),
      \r_BCD_Num_reg[5]_3\ => U_Alarm_Time_n_349,
      \r_BCD_Num_reg[6]\(0) => \r_BCD_Num_reg[6]_11\(0),
      \r_BCD_Num_reg[6]_0\(0) => \r_BCD_Num_reg[6]_12\(0),
      \r_BCD_Num_reg[6]_1\(3 downto 0) => \r_BCD_Num_reg[6]_13\(3 downto 0),
      \r_BCD_Num_reg[6]_2\(1 downto 0) => \r_BCD_Num_reg[6]_14\(1 downto 0),
      \r_BCD_Num_reg[6]_3\(2 downto 0) => \r_BCD_Num_reg[6]_15\(2 downto 0),
      \r_BCD_Num_reg[6]_4\(3 downto 0) => \r_BCD_Num_reg[6]_16\(3 downto 0),
      \r_BCD_Num_reg[6]_5\(2 downto 0) => \r_BCD_Num_reg[6]_17\(2 downto 0),
      \r_BCD_Num_reg[6]_6\(1 downto 0) => \r_BCD_Num_reg[6]_18\(1 downto 0),
      \r_BCD_Num_reg[7]\(2 downto 0) => \r_BCD_Num_reg[7]_0\(2 downto 0),
      \r_BCD_Num_reg[9]\(2 downto 0) => \r_BCD_Num_reg[9]\(2 downto 0),
      \r_BCD_Num_reg[9]_0\(2 downto 0) => \r_BCD_Num_reg[9]_0\(2 downto 0),
      \r_BCD_Num_reg[9]_1\(1 downto 0) => \r_BCD_Num_reg[9]_1\(1 downto 0),
      \r_BCD_Num_reg[9]_2\(2 downto 0) => \r_BCD_Num_reg[9]_2\(2 downto 0),
      \r_BCD_Num_reg[9]_3\(2 downto 0) => \r_BCD_Num_reg[9]_3\(2 downto 0),
      \r_BCD_Num_reg[9]_4\(1 downto 0) => \r_BCD_Num_reg[9]_4\(1 downto 0),
      \r_BCD_Num_reg[9]_5\(3 downto 0) => \r_BCD_Num_reg[9]_5\(3 downto 0),
      \r_BCD_Num_reg[9]_6\(1 downto 0) => \r_BCD_Num_reg[9]_6\(1 downto 0),
      \r_Count_reg[0]\(0) => \r_Count_reg[0]_0\(0),
      \r_Count_reg[12]\(3 downto 0) => \r_Count_reg[12]_2\(3 downto 0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]_3\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_4\(3 downto 0),
      \r_Count_reg[12]_2\(0) => \r_Count_reg[12]_0\(0),
      \r_Count_reg[15]\ => U_Alarm_Time_n_27,
      \r_Count_reg[16]\(3 downto 0) => \r_Count_reg[16]_2\(3 downto 0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]_3\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_4\(3 downto 0),
      \r_Count_reg[1]\(2 downto 0) => \r_Count_reg[1]_1\(2 downto 0),
      \r_Count_reg[1]_0\(3 downto 0) => \r_Count_reg[1]_2\(3 downto 0),
      \r_Count_reg[20]\(3 downto 0) => \r_Count_reg[20]_4\(3 downto 0),
      \r_Count_reg[20]_0\(2 downto 0) => \r_Count_reg[20]_5\(2 downto 0),
      \r_Count_reg[20]_1\(3 downto 0) => \r_Count_reg[20]_6\(3 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_7\(3 downto 0),
      \r_Count_reg[20]_3\(2 downto 0) => \r_Count_reg[20]_8\(2 downto 0),
      \r_Count_reg[22]\(0) => \U_Time_Counter/r_Count1\,
      \r_Count_reg[22]_0\(0) => \r_Count_reg[22]_3\(0),
      \r_Count_reg[22]_1\(3 downto 0) => \r_Count_reg[22]_4\(3 downto 0),
      \r_Count_reg[23]\(3) => U_Seven_Segment_Digit_Blinker_n_220,
      \r_Count_reg[23]\(2) => U_Seven_Segment_Digit_Blinker_n_221,
      \r_Count_reg[23]\(1) => U_Seven_Segment_Digit_Blinker_n_222,
      \r_Count_reg[23]\(0) => U_Seven_Segment_Digit_Blinker_n_223,
      \r_Count_reg[23]_0\(2) => U_Seven_Segment_Digit_Blinker_n_269,
      \r_Count_reg[23]_0\(1) => U_Seven_Segment_Digit_Blinker_n_270,
      \r_Count_reg[23]_0\(0) => U_Seven_Segment_Digit_Blinker_n_271,
      \r_Count_reg[23]_1\(2) => U_Seven_Segment_Digit_Blinker_n_266,
      \r_Count_reg[23]_1\(1) => U_Seven_Segment_Digit_Blinker_n_267,
      \r_Count_reg[23]_1\(0) => U_Seven_Segment_Digit_Blinker_n_268,
      \r_Count_reg[23]_10\(1) => U_Seven_Segment_Digit_Blinker_n_248,
      \r_Count_reg[23]_10\(0) => U_Seven_Segment_Digit_Blinker_n_249,
      \r_Count_reg[23]_100\(2) => U_Seven_Segment_Digit_Blinker_n_217,
      \r_Count_reg[23]_100\(1) => U_Seven_Segment_Digit_Blinker_n_218,
      \r_Count_reg[23]_100\(0) => U_Seven_Segment_Digit_Blinker_n_219,
      \r_Count_reg[23]_101\(0) => U_Time_n_93,
      \r_Count_reg[23]_102\ => U_Time_n_96,
      \r_Count_reg[23]_103\(0) => U_Seven_Segment_Digit_Blinker_n_73,
      \r_Count_reg[23]_104\ => U_Time_n_95,
      \r_Count_reg[23]_105\ => U_Time_n_101,
      \r_Count_reg[23]_106\ => U_Time_n_94,
      \r_Count_reg[23]_107\ => U_Time_n_81,
      \r_Count_reg[23]_11\(3) => U_Seven_Segment_Digit_Blinker_n_224,
      \r_Count_reg[23]_11\(2) => U_Seven_Segment_Digit_Blinker_n_225,
      \r_Count_reg[23]_11\(1) => U_Seven_Segment_Digit_Blinker_n_226,
      \r_Count_reg[23]_11\(0) => U_Seven_Segment_Digit_Blinker_n_227,
      \r_Count_reg[23]_12\(3) => U_Seven_Segment_Digit_Blinker_n_228,
      \r_Count_reg[23]_12\(2) => U_Seven_Segment_Digit_Blinker_n_229,
      \r_Count_reg[23]_12\(1) => U_Seven_Segment_Digit_Blinker_n_230,
      \r_Count_reg[23]_12\(0) => U_Seven_Segment_Digit_Blinker_n_231,
      \r_Count_reg[23]_13\(3) => U_Seven_Segment_Digit_Blinker_n_232,
      \r_Count_reg[23]_13\(2) => U_Seven_Segment_Digit_Blinker_n_233,
      \r_Count_reg[23]_13\(1) => U_Seven_Segment_Digit_Blinker_n_234,
      \r_Count_reg[23]_13\(0) => U_Seven_Segment_Digit_Blinker_n_235,
      \r_Count_reg[23]_14\(3) => U_Seven_Segment_Digit_Blinker_n_236,
      \r_Count_reg[23]_14\(2) => U_Seven_Segment_Digit_Blinker_n_237,
      \r_Count_reg[23]_14\(1) => U_Seven_Segment_Digit_Blinker_n_238,
      \r_Count_reg[23]_14\(0) => U_Seven_Segment_Digit_Blinker_n_239,
      \r_Count_reg[23]_15\(3) => U_Seven_Segment_Digit_Blinker_n_240,
      \r_Count_reg[23]_15\(2) => U_Seven_Segment_Digit_Blinker_n_241,
      \r_Count_reg[23]_15\(1) => U_Seven_Segment_Digit_Blinker_n_242,
      \r_Count_reg[23]_15\(0) => U_Seven_Segment_Digit_Blinker_n_243,
      \r_Count_reg[23]_16\(3) => U_Seven_Segment_Digit_Blinker_n_244,
      \r_Count_reg[23]_16\(2) => U_Seven_Segment_Digit_Blinker_n_245,
      \r_Count_reg[23]_16\(1) => U_Seven_Segment_Digit_Blinker_n_246,
      \r_Count_reg[23]_16\(0) => U_Seven_Segment_Digit_Blinker_n_247,
      \r_Count_reg[23]_17\ => U_Seven_Segment_Digit_Blinker_n_274,
      \r_Count_reg[23]_18\ => U_Seven_Segment_Digit_Blinker_n_275,
      \r_Count_reg[23]_19\(3) => U_Seven_Segment_Digit_Blinker_n_195,
      \r_Count_reg[23]_19\(2) => U_Seven_Segment_Digit_Blinker_n_196,
      \r_Count_reg[23]_19\(1) => U_Seven_Segment_Digit_Blinker_n_197,
      \r_Count_reg[23]_19\(0) => U_Seven_Segment_Digit_Blinker_n_198,
      \r_Count_reg[23]_2\(3) => U_Seven_Segment_Digit_Blinker_n_262,
      \r_Count_reg[23]_2\(2) => U_Seven_Segment_Digit_Blinker_n_263,
      \r_Count_reg[23]_2\(1) => U_Seven_Segment_Digit_Blinker_n_264,
      \r_Count_reg[23]_2\(0) => U_Seven_Segment_Digit_Blinker_n_265,
      \r_Count_reg[23]_20\(3) => U_Seven_Segment_Digit_Blinker_n_258,
      \r_Count_reg[23]_20\(2) => U_Seven_Segment_Digit_Blinker_n_259,
      \r_Count_reg[23]_20\(1) => U_Seven_Segment_Digit_Blinker_n_260,
      \r_Count_reg[23]_20\(0) => U_Seven_Segment_Digit_Blinker_n_261,
      \r_Count_reg[23]_21\(3) => U_Seven_Segment_Digit_Blinker_n_191,
      \r_Count_reg[23]_21\(2) => U_Seven_Segment_Digit_Blinker_n_192,
      \r_Count_reg[23]_21\(1) => U_Seven_Segment_Digit_Blinker_n_193,
      \r_Count_reg[23]_21\(0) => U_Seven_Segment_Digit_Blinker_n_194,
      \r_Count_reg[23]_22\(3) => U_Seven_Segment_Digit_Blinker_n_254,
      \r_Count_reg[23]_22\(2) => U_Seven_Segment_Digit_Blinker_n_255,
      \r_Count_reg[23]_22\(1) => U_Seven_Segment_Digit_Blinker_n_256,
      \r_Count_reg[23]_22\(0) => U_Seven_Segment_Digit_Blinker_n_257,
      \r_Count_reg[23]_23\ => \r_Count_reg[23]_80\,
      \r_Count_reg[23]_24\ => \r_Count_reg[23]_81\,
      \r_Count_reg[23]_25\(2 downto 0) => \r_Count_reg[23]_82\(2 downto 0),
      \r_Count_reg[23]_26\ => \r_Count_reg[23]_83\,
      \r_Count_reg[23]_27\ => \r_Count_reg[23]_84\,
      \r_Count_reg[23]_28\ => \r_Count_reg[23]_85\,
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_86\,
      \r_Count_reg[23]_3\(3) => U_Seven_Segment_Digit_Blinker_n_199,
      \r_Count_reg[23]_3\(2) => U_Seven_Segment_Digit_Blinker_n_200,
      \r_Count_reg[23]_3\(1) => U_Seven_Segment_Digit_Blinker_n_201,
      \r_Count_reg[23]_3\(0) => U_Seven_Segment_Digit_Blinker_n_202,
      \r_Count_reg[23]_30\(2 downto 0) => \r_Count_reg[23]_87\(2 downto 0),
      \r_Count_reg[23]_31\ => \r_Count_reg[23]_88\,
      \r_Count_reg[23]_32\ => \r_Count_reg[23]_89\,
      \r_Count_reg[23]_33\(1 downto 0) => \r_Count_reg[23]_90\(1 downto 0),
      \r_Count_reg[23]_34\(1 downto 0) => \r_Count_reg[23]_91\(1 downto 0),
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_92\(1 downto 0),
      \r_Count_reg[23]_36\(0) => \r_Count_reg[23]_93\(0),
      \r_Count_reg[23]_37\(1 downto 0) => \r_Count_reg[23]_94\(1 downto 0),
      \r_Count_reg[23]_38\(1 downto 0) => \r_Count_reg[23]_95\(1 downto 0),
      \r_Count_reg[23]_39\(3 downto 0) => \r_Count_reg[23]_96\(3 downto 0),
      \r_Count_reg[23]_4\(3) => U_Seven_Segment_Digit_Blinker_n_206,
      \r_Count_reg[23]_4\(2) => U_Seven_Segment_Digit_Blinker_n_207,
      \r_Count_reg[23]_4\(1) => U_Seven_Segment_Digit_Blinker_n_208,
      \r_Count_reg[23]_4\(0) => U_Seven_Segment_Digit_Blinker_n_209,
      \r_Count_reg[23]_40\(3 downto 0) => \r_Count_reg[23]_97\(3 downto 0),
      \r_Count_reg[23]_41\(2 downto 0) => \r_Count_reg[23]_98\(2 downto 0),
      \r_Count_reg[23]_42\(0) => \r_Count_reg[23]_99\(0),
      \r_Count_reg[23]_43\(3 downto 0) => \r_Count_reg[23]_100\(3 downto 0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_101\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_102\(3 downto 0),
      \r_Count_reg[23]_46\(0) => \r_Count_reg[23]_103\(0),
      \r_Count_reg[23]_47\(0) => \r_Count_reg[23]_104\(0),
      \r_Count_reg[23]_48\(1 downto 0) => \r_Count_reg[23]_105\(1 downto 0),
      \r_Count_reg[23]_49\(0) => \r_Count_reg[23]_106\(0),
      \r_Count_reg[23]_5\(2) => U_Seven_Segment_Digit_Blinker_n_203,
      \r_Count_reg[23]_5\(1) => U_Seven_Segment_Digit_Blinker_n_204,
      \r_Count_reg[23]_5\(0) => U_Seven_Segment_Digit_Blinker_n_205,
      \r_Count_reg[23]_50\(1 downto 0) => \r_Count_reg[23]_107\(1 downto 0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_108\(1 downto 0),
      \r_Count_reg[23]_52\(3 downto 0) => \r_Count_reg[23]_109\(3 downto 0),
      \r_Count_reg[23]_53\(3 downto 0) => \r_Count_reg[23]_110\(3 downto 0),
      \r_Count_reg[23]_54\(0) => \r_Count_reg[23]_111\(0),
      \r_Count_reg[23]_55\(1) => U_Seven_Segment_Digit_Blinker_n_138,
      \r_Count_reg[23]_55\(0) => U_Seven_Segment_Digit_Blinker_n_139,
      \r_Count_reg[23]_56\(1) => U_Seven_Segment_Digit_Blinker_n_145,
      \r_Count_reg[23]_56\(0) => U_Seven_Segment_Digit_Blinker_n_146,
      \r_Count_reg[23]_57\(1) => U_Seven_Segment_Digit_Blinker_n_136,
      \r_Count_reg[23]_57\(0) => U_Seven_Segment_Digit_Blinker_n_137,
      \r_Count_reg[23]_58\(0) => U_Seven_Segment_Digit_Blinker_n_155,
      \r_Count_reg[23]_59\(2) => U_Seven_Segment_Digit_Blinker_n_156,
      \r_Count_reg[23]_59\(1) => U_Seven_Segment_Digit_Blinker_n_157,
      \r_Count_reg[23]_59\(0) => U_Seven_Segment_Digit_Blinker_n_158,
      \r_Count_reg[23]_6\(3) => U_Seven_Segment_Digit_Blinker_n_210,
      \r_Count_reg[23]_6\(2) => U_Seven_Segment_Digit_Blinker_n_211,
      \r_Count_reg[23]_6\(1) => U_Seven_Segment_Digit_Blinker_n_212,
      \r_Count_reg[23]_6\(0) => U_Seven_Segment_Digit_Blinker_n_213,
      \r_Count_reg[23]_60\(2) => U_Seven_Segment_Digit_Blinker_n_159,
      \r_Count_reg[23]_60\(1) => U_Seven_Segment_Digit_Blinker_n_160,
      \r_Count_reg[23]_60\(0) => U_Seven_Segment_Digit_Blinker_n_161,
      \r_Count_reg[23]_61\(3) => U_Seven_Segment_Digit_Blinker_n_162,
      \r_Count_reg[23]_61\(2) => U_Seven_Segment_Digit_Blinker_n_163,
      \r_Count_reg[23]_61\(1) => U_Seven_Segment_Digit_Blinker_n_164,
      \r_Count_reg[23]_61\(0) => U_Seven_Segment_Digit_Blinker_n_165,
      \r_Count_reg[23]_62\(3) => U_Seven_Segment_Digit_Blinker_n_166,
      \r_Count_reg[23]_62\(2) => U_Seven_Segment_Digit_Blinker_n_167,
      \r_Count_reg[23]_62\(1) => U_Seven_Segment_Digit_Blinker_n_168,
      \r_Count_reg[23]_62\(0) => U_Seven_Segment_Digit_Blinker_n_169,
      \r_Count_reg[23]_63\(1) => \^r_bcd_num_reg[30]_6\,
      \r_Count_reg[23]_63\(0) => U_Seven_Segment_Digit_Blinker_n_152,
      \r_Count_reg[23]_64\(3) => U_Seven_Segment_Digit_Blinker_n_147,
      \r_Count_reg[23]_64\(2) => U_Seven_Segment_Digit_Blinker_n_148,
      \r_Count_reg[23]_64\(1) => U_Seven_Segment_Digit_Blinker_n_149,
      \r_Count_reg[23]_64\(0) => U_Seven_Segment_Digit_Blinker_n_150,
      \r_Count_reg[23]_65\(3 downto 0) => \r_Count_reg[23]_112\(3 downto 0),
      \r_Count_reg[23]_66\(3 downto 0) => \r_Count_reg[23]_113\(3 downto 0),
      \r_Count_reg[23]_67\(0) => \r_Count_reg[23]_114\(0),
      \r_Count_reg[23]_68\(3 downto 0) => \r_Count_reg[23]_115\(3 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_116\(3 downto 0),
      \r_Count_reg[23]_7\(2) => U_Seven_Segment_Digit_Blinker_n_214,
      \r_Count_reg[23]_7\(1) => U_Seven_Segment_Digit_Blinker_n_215,
      \r_Count_reg[23]_7\(0) => U_Seven_Segment_Digit_Blinker_n_216,
      \r_Count_reg[23]_70\(1 downto 0) => \r_Count_reg[23]_117\(1 downto 0),
      \r_Count_reg[23]_71\(3 downto 0) => \r_Count_reg[23]_118\(3 downto 0),
      \r_Count_reg[23]_72\(1 downto 0) => \r_Count_reg[23]_119\(1 downto 0),
      \r_Count_reg[23]_73\(2 downto 0) => \r_Count_reg[23]_120\(2 downto 0),
      \r_Count_reg[23]_74\(3 downto 0) => \r_Count_reg[23]_121\(3 downto 0),
      \r_Count_reg[23]_75\ => \r_Count_reg[23]_122\,
      \r_Count_reg[23]_76\(3 downto 0) => \r_Count_reg[23]_123\(3 downto 0),
      \r_Count_reg[23]_77\(3 downto 0) => \r_Count_reg[23]_124\(3 downto 0),
      \r_Count_reg[23]_78\(1 downto 0) => \r_Count_reg[23]_125\(1 downto 0),
      \r_Count_reg[23]_79\(1) => U_Seven_Segment_Digit_Blinker_n_142,
      \r_Count_reg[23]_79\(0) => U_Seven_Segment_Digit_Blinker_n_143,
      \r_Count_reg[23]_8\ => U_Seven_Segment_Digit_Blinker_n_144,
      \r_Count_reg[23]_80\(1) => U_Seven_Segment_Digit_Blinker_n_153,
      \r_Count_reg[23]_80\(0) => U_Seven_Segment_Digit_Blinker_n_154,
      \r_Count_reg[23]_81\(1) => U_Seven_Segment_Digit_Blinker_n_140,
      \r_Count_reg[23]_81\(0) => U_Seven_Segment_Digit_Blinker_n_141,
      \r_Count_reg[23]_82\(0) => U_Seven_Segment_Digit_Blinker_n_170,
      \r_Count_reg[23]_83\(1) => U_Seven_Segment_Digit_Blinker_n_171,
      \r_Count_reg[23]_83\(0) => U_Seven_Segment_Digit_Blinker_n_172,
      \r_Count_reg[23]_84\(1) => U_Seven_Segment_Digit_Blinker_n_173,
      \r_Count_reg[23]_84\(0) => U_Seven_Segment_Digit_Blinker_n_174,
      \r_Count_reg[23]_85\(3) => U_Seven_Segment_Digit_Blinker_n_175,
      \r_Count_reg[23]_85\(2) => U_Seven_Segment_Digit_Blinker_n_176,
      \r_Count_reg[23]_85\(1) => U_Seven_Segment_Digit_Blinker_n_177,
      \r_Count_reg[23]_85\(0) => U_Seven_Segment_Digit_Blinker_n_178,
      \r_Count_reg[23]_86\(3) => U_Seven_Segment_Digit_Blinker_n_179,
      \r_Count_reg[23]_86\(2) => U_Seven_Segment_Digit_Blinker_n_180,
      \r_Count_reg[23]_86\(1) => U_Seven_Segment_Digit_Blinker_n_181,
      \r_Count_reg[23]_86\(0) => U_Seven_Segment_Digit_Blinker_n_182,
      \r_Count_reg[23]_87\(3) => U_Seven_Segment_Digit_Blinker_n_183,
      \r_Count_reg[23]_87\(2) => U_Seven_Segment_Digit_Blinker_n_184,
      \r_Count_reg[23]_87\(1) => U_Seven_Segment_Digit_Blinker_n_185,
      \r_Count_reg[23]_87\(0) => U_Seven_Segment_Digit_Blinker_n_186,
      \r_Count_reg[23]_88\(3) => U_Seven_Segment_Digit_Blinker_n_187,
      \r_Count_reg[23]_88\(2) => U_Seven_Segment_Digit_Blinker_n_188,
      \r_Count_reg[23]_88\(1) => U_Seven_Segment_Digit_Blinker_n_189,
      \r_Count_reg[23]_88\(0) => U_Seven_Segment_Digit_Blinker_n_190,
      \r_Count_reg[23]_89\(3 downto 0) => \r_Count_reg[23]_126\(3 downto 0),
      \r_Count_reg[23]_9\(3) => U_Seven_Segment_Digit_Blinker_n_250,
      \r_Count_reg[23]_9\(2) => U_Seven_Segment_Digit_Blinker_n_251,
      \r_Count_reg[23]_9\(1) => U_Seven_Segment_Digit_Blinker_n_252,
      \r_Count_reg[23]_9\(0) => U_Seven_Segment_Digit_Blinker_n_253,
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_127\(3 downto 0),
      \r_Count_reg[23]_91\(3 downto 0) => \r_Count_reg[23]_128\(3 downto 0),
      \r_Count_reg[23]_92\(3 downto 0) => \r_Count_reg[23]_129\(3 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_130\(3 downto 0),
      \r_Count_reg[23]_94\(3 downto 0) => \r_Count_reg[23]_131\(3 downto 0),
      \r_Count_reg[23]_95\(1 downto 0) => \r_Count_reg[23]_132\(1 downto 0),
      \r_Count_reg[23]_96\(2 downto 0) => \r_Count_reg[23]_133\(2 downto 0),
      \r_Count_reg[23]_97\(2 downto 0) => \r_Count_reg[23]_134\(2 downto 0),
      \r_Count_reg[23]_98\(0) => \r_Count_reg[23]_135\(0),
      \r_Count_reg[23]_99\(1 downto 0) => \r_Count_reg[23]_136\(1 downto 0),
      \r_Count_reg[2]\(0) => U_Master_Controller_n_144,
      \r_Count_reg[3]\(3) => U_Alarm_Time_n_7,
      \r_Count_reg[3]\(2) => U_Alarm_Time_n_8,
      \r_Count_reg[3]\(1) => U_Alarm_Time_n_9,
      \r_Count_reg[3]\(0) => U_Alarm_Time_n_10,
      \r_Count_reg[3]_0\(3) => U_Alarm_Time_n_11,
      \r_Count_reg[3]_0\(2) => U_Alarm_Time_n_12,
      \r_Count_reg[3]_0\(1) => U_Alarm_Time_n_13,
      \r_Count_reg[3]_0\(0) => U_Alarm_Time_n_14,
      \r_Count_reg[3]_1\(2) => U_Alarm_Time_n_15,
      \r_Count_reg[3]_1\(1) => U_Alarm_Time_n_16,
      \r_Count_reg[3]_1\(0) => U_Alarm_Time_n_17,
      \r_Count_reg[3]_2\(2) => U_Alarm_Time_n_18,
      \r_Count_reg[3]_2\(1) => U_Alarm_Time_n_19,
      \r_Count_reg[3]_2\(0) => U_Alarm_Time_n_20,
      \r_Count_reg[3]_3\(0) => U_Master_Controller_n_273,
      \r_Count_reg[3]_4\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]_6\(1 downto 0),
      \r_Count_reg[3]_6\(2 downto 0) => \r_Count_reg[3]_7\(2 downto 0),
      \r_Count_reg[3]_7\(0) => \r_Count_reg[3]_8\(0),
      \r_Count_reg[3]_8\(3 downto 0) => \r_Count_reg[3]_9\(3 downto 0),
      \r_Count_reg[3]_9\(0) => \r_Count_reg[3]_10\(0),
      \r_Count_reg[4]\(0) => U_Master_Controller_n_225,
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]_2\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_3\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_4\(0),
      \r_Count_reg[5]\(0) => U_Master_Controller_n_274,
      \r_Count_reg[7]\(0) => U_Alarm_Time_n_350,
      \r_Count_reg[7]_0\(0) => U_Alarm_Time_n_351,
      \r_Count_reg[8]\(3 downto 0) => \r_Count_reg[8]_2\(3 downto 0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]_3\(3 downto 0),
      \r_Count_reg[8]_1\(2 downto 0) => \r_Count_reg[8]_4\(2 downto 0),
      \r_Count_reg[8]_2\(0) => \^r_bcd_num_reg[10]\(0),
      \r_Digit_Sel_reg[0]\ => U_Rotary_Encoder_n_62,
      \r_Digit_Sel_reg[0]_0\ => U_Rotary_Encoder_n_63,
      \r_Digit_Sel_reg[1]\ => U_Rotary_Encoder_n_57,
      \r_Digit_Sel_reg[1]_0\ => U_Rotary_Encoder_n_56,
      \r_Digit_Sel_reg[2]\ => U_Rotary_Encoder_n_58,
      \r_Digit_Sel_reg[2]_0\ => U_Rotary_Encoder_n_59,
      \r_Digit_Sel_reg[2]_1\ => U_Rotary_Encoder_n_61,
      r_Seconds_1st_Digit_Inc_reg(3) => U_Master_Controller_n_248,
      r_Seconds_1st_Digit_Inc_reg(2) => U_Master_Controller_n_249,
      r_Seconds_1st_Digit_Inc_reg(1) => U_Master_Controller_n_250,
      r_Seconds_1st_Digit_Inc_reg(0) => U_Master_Controller_n_251,
      r_Seconds_1st_Digit_Inc_reg_0(3) => U_Master_Controller_n_252,
      r_Seconds_1st_Digit_Inc_reg_0(2) => U_Master_Controller_n_253,
      r_Seconds_1st_Digit_Inc_reg_0(1) => U_Master_Controller_n_254,
      r_Seconds_1st_Digit_Inc_reg_0(0) => U_Master_Controller_n_255,
      r_Seconds_1st_Digit_Inc_reg_1(3) => U_Master_Controller_n_256,
      r_Seconds_1st_Digit_Inc_reg_1(2) => U_Master_Controller_n_257,
      r_Seconds_1st_Digit_Inc_reg_1(1) => U_Master_Controller_n_258,
      r_Seconds_1st_Digit_Inc_reg_1(0) => U_Master_Controller_n_259,
      r_Seconds_1st_Digit_Inc_reg_2(0) => U_Master_Controller_n_260,
      r_Seconds_2nd_Digit_Inc_reg(3) => U_Master_Controller_n_244,
      r_Seconds_2nd_Digit_Inc_reg(2) => U_Master_Controller_n_245,
      r_Seconds_2nd_Digit_Inc_reg(1) => U_Master_Controller_n_246,
      r_Seconds_2nd_Digit_Inc_reg(0) => U_Master_Controller_n_247,
      \r_Time_State_reg[1]\(3) => U_Master_Controller_n_146,
      \r_Time_State_reg[1]\(2) => U_Master_Controller_n_147,
      \r_Time_State_reg[1]\(1) => U_Master_Controller_n_148,
      \r_Time_State_reg[1]\(0) => U_Master_Controller_n_149,
      \slv_reg3_reg[1]\ => U_Seven_Segment_Digit_Blinker_n_280,
      \slv_reg3_reg[5]\(0) => U_Master_Controller_n_204,
      \slv_reg3_reg[6]\(0) => \U_Time_Counter/C\(2),
      w_Alarm_Time(27 downto 17) => w_Alarm_Time(31 downto 21),
      w_Alarm_Time(16 downto 15) => w_Alarm_Time(19 downto 18),
      w_Alarm_Time(14 downto 4) => w_Alarm_Time(16 downto 6),
      w_Alarm_Time(3 downto 0) => w_Alarm_Time(4 downto 1),
      w_Clk_5MHz => w_Clk_5MHz,
      w_Reset_Control => w_Reset_Control,
      w_Seconds(0) => w_Seconds(1),
      w_Time(4 downto 3) => w_Time(31 downto 30),
      w_Time(2) => w_Time(28),
      w_Time(1) => w_Time(12),
      w_Time(0) => w_Time(4),
      w_Time_Stamp(23 downto 0) => w_Time_Stamp(23 downto 0)
    );
U_Clock_Divider_100MHz_To_25MHz: entity work.Alarm_Clock_Alarm_Clock_0_1_Clock_Divider
     port map (
      i_Clk_100MHz => i_Clk_100MHz,
      r_Clk => r_Clk
    );
U_Clock_Divider_100MHz_To_5MHz: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\
     port map (
      i_Clk_100MHz => i_Clk_100MHz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_5MHz_To_100Hz: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\
     port map (
      w_Clk_100Hz => w_Clk_100Hz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_5MHz_To_10Hz: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\
     port map (
      CLK => U_Clock_Divider_5MHz_To_10Hz_n_0,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_5MHz_To_1Hz: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized4\
     port map (
      w_Clk_1Hz => w_Clk_1Hz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_5MHz_To_1KHz: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      r_Prev_Signal => r_Prev_Signal_0,
      w_Clk_1KHz => w_Clk_1KHz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Debounce_Encoder_A: entity work.Alarm_Clock_Alarm_Clock_0_1_Debounce
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      i_Encoder_A => i_Encoder_A,
      w_Encoder_A_Debounced => w_Encoder_A_Debounced
    );
U_Debounce_Encoder_B: entity work.Alarm_Clock_Alarm_Clock_0_1_Debounce_1
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      i_Encoder_B => i_Encoder_B,
      w_Encoder_B_Debounced => w_Encoder_B_Debounced
    );
U_Debounce_Encoder_Change_Mode: entity work.Alarm_Clock_Alarm_Clock_0_1_Debounce_2
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      i_Encoder_Change_Mode => i_Encoder_Change_Mode,
      w_Encoder_Change_Mode_Debounced => w_Encoder_Change_Mode_Debounced
    );
U_Encoder_A_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_3
     port map (
      r_Prev_Signal => r_Prev_Signal_1,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Encoder_A_Debounced => w_Encoder_A_Debounced
    );
U_Encoder_Change_Mode_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4
     port map (
      r_Prev_Signal => r_Prev_Signal_2,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Encoder_Change_Mode_Debounced => w_Encoder_Change_Mode_Debounced
    );
U_Hours_1st_Digit_Dec_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5
     port map (
      Q(0) => Q(13),
      S(0) => U_Hours_1st_Digit_Dec_Pulse_Generator_n_1,
      r_Prev_Signal => r_Prev_Signal_3,
      \slv_reg3_reg[1]\ => U_Master_Controller_n_143,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Hours_1st_Digit_Dec => w_Hours_1st_Digit_Dec
    );
U_Hours_1st_Digit_Inc_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6
     port map (
      Q(0) => Q(12),
      r_Prev_Signal => r_Prev_Signal_4,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Hours_2nd_Digit_Dec_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7
     port map (
      Q(0) => Q(15),
      S(0) => U_Hours_2nd_Digit_Dec_Pulse_Generator_n_1,
      r_Prev_Signal => r_Prev_Signal_5,
      \slv_reg3_reg[1]\ => U_Master_Controller_n_143,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Hours_2nd_Digit_Dec => w_Hours_2nd_Digit_Dec
    );
U_Hours_2nd_Digit_Inc_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_8
     port map (
      Q(0) => Q(14),
      r_Prev_Signal => r_Prev_Signal_6,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Master_Controller: entity work.Alarm_Clock_Alarm_Clock_0_1_Master_Controller
     port map (
      CO(0) => U_Time_n_18,
      DI(1 downto 0) => DI(1 downto 0),
      O(3) => U_Master_Controller_n_11,
      O(2) => U_Master_Controller_n_12,
      O(1) => U_Master_Controller_n_13,
      O(0) => U_Master_Controller_n_14,
      Q(15 downto 0) => Q(15 downto 0),
      S(3) => U_Time_n_371,
      S(2) => U_Time_n_372,
      S(1) => U_Time_n_373,
      S(0) => U_Time_n_374,
      i_Alarm_Enable => i_Alarm_Enable,
      i_Change_Alarm => i_Change_Alarm,
      i_Encoder_Enable => i_Encoder_Enable,
      i_Reset => i_Reset,
      o_Alarm_On => \^o_alarm_on\,
      p_1_out0(3 downto 0) => \U_Time_Counter/p_1_out0_9\(5 downto 2),
      p_1_out0_0(20 downto 0) => \U_Time_Counter/p_1_out0\(22 downto 2),
      r_Alarm_On_reg => U_Master_Controller_n_277,
      r_Count2(3 downto 0) => \U_Time_Counter/r_Count2_19\(5 downto 2),
      \r_Count_reg[11]\(3) => U_Master_Controller_n_60,
      \r_Count_reg[11]\(2) => U_Master_Controller_n_61,
      \r_Count_reg[11]\(1) => U_Master_Controller_n_62,
      \r_Count_reg[11]\(0) => U_Master_Controller_n_63,
      \r_Count_reg[11]_0\(2 downto 0) => \^o\(2 downto 0),
      \r_Count_reg[11]_1\(3) => U_Master_Controller_n_244,
      \r_Count_reg[11]_1\(2) => U_Master_Controller_n_245,
      \r_Count_reg[11]_1\(1) => U_Master_Controller_n_246,
      \r_Count_reg[11]_1\(0) => U_Master_Controller_n_247,
      \r_Count_reg[11]_2\(1 downto 0) => \r_Count_reg[11]_1\(1 downto 0),
      \r_Count_reg[11]_3\(1 downto 0) => \r_Count_reg[11]_2\(1 downto 0),
      \r_Count_reg[15]\ => U_Master_Controller_n_1,
      \r_Count_reg[15]_0\(2) => U_Master_Controller_n_16,
      \r_Count_reg[15]_0\(1) => U_Master_Controller_n_17,
      \r_Count_reg[15]_0\(0) => U_Master_Controller_n_18,
      \r_Count_reg[15]_1\(2 downto 0) => \^r_count_reg[15]_0\(3 downto 1),
      \r_Count_reg[15]_10\(2) => U_Master_Controller_n_178,
      \r_Count_reg[15]_10\(1) => U_Master_Controller_n_179,
      \r_Count_reg[15]_10\(0) => U_Master_Controller_n_180,
      \r_Count_reg[15]_11\(1) => U_Master_Controller_n_185,
      \r_Count_reg[15]_11\(0) => \^r_count_reg[15]_1\(1),
      \r_Count_reg[15]_12\(3) => \^r_count_reg[15]_2\(0),
      \r_Count_reg[15]_12\(2) => U_Master_Controller_n_188,
      \r_Count_reg[15]_12\(1 downto 0) => \^r_count_reg[11]_0\(1 downto 0),
      \r_Count_reg[15]_13\(3 downto 2) => \^r_count_reg[23]_19\(5 downto 4),
      \r_Count_reg[15]_13\(1) => \U_Time_Counter/C\(10),
      \r_Count_reg[15]_13\(0) => \^r_count_reg[23]_19\(3),
      \r_Count_reg[15]_14\(3) => U_Master_Controller_n_201,
      \r_Count_reg[15]_14\(2) => U_Master_Controller_n_202,
      \r_Count_reg[15]_14\(1) => U_Master_Controller_n_203,
      \r_Count_reg[15]_14\(0) => U_Master_Controller_n_204,
      \r_Count_reg[15]_15\(3) => \^r_count_reg[23]_21\(2),
      \r_Count_reg[15]_15\(2) => \U_Time_Counter/C__0\(7),
      \r_Count_reg[15]_15\(1 downto 0) => \^r_count_reg[23]_21\(1 downto 0),
      \r_Count_reg[15]_16\(0) => \^r_count_reg[15]_1\(0),
      \r_Count_reg[15]_17\(0) => U_Master_Controller_n_227,
      \r_Count_reg[15]_18\(0) => U_Master_Controller_n_229,
      \r_Count_reg[15]_19\(3) => U_Master_Controller_n_248,
      \r_Count_reg[15]_19\(2) => U_Master_Controller_n_249,
      \r_Count_reg[15]_19\(1) => U_Master_Controller_n_250,
      \r_Count_reg[15]_19\(0) => U_Master_Controller_n_251,
      \r_Count_reg[15]_2\(0) => \U_Time_Counter/C_7\(10),
      \r_Count_reg[15]_3\(3) => U_Master_Controller_n_64,
      \r_Count_reg[15]_3\(2) => U_Master_Controller_n_65,
      \r_Count_reg[15]_3\(1) => U_Master_Controller_n_66,
      \r_Count_reg[15]_3\(0) => U_Master_Controller_n_67,
      \r_Count_reg[15]_4\(3) => U_Master_Controller_n_86,
      \r_Count_reg[15]_4\(2) => U_Master_Controller_n_87,
      \r_Count_reg[15]_4\(1) => U_Master_Controller_n_88,
      \r_Count_reg[15]_4\(0) => U_Master_Controller_n_89,
      \r_Count_reg[15]_5\(3 downto 0) => \^r_count_reg[15]\(3 downto 0),
      \r_Count_reg[15]_6\(2) => U_Master_Controller_n_134,
      \r_Count_reg[15]_6\(1) => U_Master_Controller_n_135,
      \r_Count_reg[15]_6\(0) => U_Master_Controller_n_136,
      \r_Count_reg[15]_7\(2) => U_Master_Controller_n_137,
      \r_Count_reg[15]_7\(1) => U_Master_Controller_n_138,
      \r_Count_reg[15]_7\(0) => U_Master_Controller_n_139,
      \r_Count_reg[15]_8\(3) => U_Master_Controller_n_171,
      \r_Count_reg[15]_8\(2) => U_Master_Controller_n_172,
      \r_Count_reg[15]_8\(1) => U_Master_Controller_n_173,
      \r_Count_reg[15]_8\(0) => U_Master_Controller_n_174,
      \r_Count_reg[15]_9\(2) => U_Master_Controller_n_175,
      \r_Count_reg[15]_9\(1) => U_Master_Controller_n_176,
      \r_Count_reg[15]_9\(0) => U_Master_Controller_n_177,
      \r_Count_reg[17]\(3) => U_Alarm_Time_n_11,
      \r_Count_reg[17]\(2) => U_Alarm_Time_n_12,
      \r_Count_reg[17]\(1) => U_Alarm_Time_n_13,
      \r_Count_reg[17]\(0) => U_Alarm_Time_n_14,
      \r_Count_reg[17]_0\(3) => U_Alarm_Time_n_7,
      \r_Count_reg[17]_0\(2) => U_Alarm_Time_n_8,
      \r_Count_reg[17]_0\(1) => U_Alarm_Time_n_9,
      \r_Count_reg[17]_0\(0) => U_Alarm_Time_n_10,
      \r_Count_reg[19]\(1) => U_Master_Controller_n_19,
      \r_Count_reg[19]\(0) => U_Master_Controller_n_20,
      \r_Count_reg[19]_0\(1 downto 0) => \r_Count_reg[19]_0\(1 downto 0),
      \r_Count_reg[19]_1\(0) => U_Master_Controller_n_26,
      \r_Count_reg[19]_10\(1) => U_Master_Controller_n_209,
      \r_Count_reg[19]_10\(0) => U_Master_Controller_n_210,
      \r_Count_reg[19]_11\(3 downto 2) => \^r_count_reg[19]_7\(1 downto 0),
      \r_Count_reg[19]_11\(1) => U_Master_Controller_n_213,
      \r_Count_reg[19]_11\(0) => U_Master_Controller_n_214,
      \r_Count_reg[19]_12\(0) => U_Master_Controller_n_215,
      \r_Count_reg[19]_13\(3 downto 1) => \^r_count_reg[19]_8\(2 downto 0),
      \r_Count_reg[19]_13\(0) => U_Master_Controller_n_219,
      \r_Count_reg[19]_14\(0) => U_Master_Controller_n_220,
      \r_Count_reg[19]_15\(3) => U_Master_Controller_n_252,
      \r_Count_reg[19]_15\(2) => U_Master_Controller_n_253,
      \r_Count_reg[19]_15\(1) => U_Master_Controller_n_254,
      \r_Count_reg[19]_15\(0) => U_Master_Controller_n_255,
      \r_Count_reg[19]_16\(1) => \^r_count_reg[19]_5\(0),
      \r_Count_reg[19]_16\(0) => U_Master_Controller_n_262,
      \r_Count_reg[19]_17\(0) => U_Master_Controller_n_263,
      \r_Count_reg[19]_18\(3 downto 0) => \r_Count_reg[19]_6\(3 downto 0),
      \r_Count_reg[19]_19\(0) => U_Master_Controller_n_271,
      \r_Count_reg[19]_2\(3 downto 0) => \r_Count_reg[19]_1\(3 downto 0),
      \r_Count_reg[19]_20\(3 downto 0) => \r_Count_reg[19]_9\(3 downto 0),
      \r_Count_reg[19]_21\(3 downto 0) => \r_Count_reg[19]_10\(3 downto 0),
      \r_Count_reg[19]_3\(3) => U_Master_Controller_n_68,
      \r_Count_reg[19]_3\(2) => U_Master_Controller_n_69,
      \r_Count_reg[19]_3\(1) => U_Master_Controller_n_70,
      \r_Count_reg[19]_3\(0) => U_Master_Controller_n_71,
      \r_Count_reg[19]_4\(3) => U_Master_Controller_n_77,
      \r_Count_reg[19]_4\(2 downto 0) => \r_Count_reg[19]_2\(2 downto 0),
      \r_Count_reg[19]_5\(1) => U_Master_Controller_n_90,
      \r_Count_reg[19]_5\(0) => U_Master_Controller_n_91,
      \r_Count_reg[19]_6\(3 downto 0) => \^r_count_reg[19]\(3 downto 0),
      \r_Count_reg[19]_7\(3) => U_Master_Controller_n_195,
      \r_Count_reg[19]_7\(2 downto 0) => \^r_count_reg[19]_4\(2 downto 0),
      \r_Count_reg[19]_8\(1 downto 0) => \r_Count_reg[19]_3\(1 downto 0),
      \r_Count_reg[19]_9\(3) => U_Master_Controller_n_205,
      \r_Count_reg[19]_9\(2) => U_Master_Controller_n_206,
      \r_Count_reg[19]_9\(1) => U_Master_Controller_n_207,
      \r_Count_reg[19]_9\(0) => U_Master_Controller_n_208,
      \r_Count_reg[22]\(2 downto 0) => \r_Count_reg[22]\(2 downto 0),
      \r_Count_reg[22]_0\(2 downto 0) => \r_Count_reg[22]_0\(2 downto 0),
      \r_Count_reg[22]_1\ => U_Time_n_43,
      \r_Count_reg[22]_2\(0) => U_Alarm_Time_n_21,
      \r_Count_reg[22]_3\(2) => U_Alarm_Time_n_18,
      \r_Count_reg[22]_3\(1) => U_Alarm_Time_n_19,
      \r_Count_reg[22]_3\(0) => U_Alarm_Time_n_20,
      \r_Count_reg[22]_4\(2) => U_Alarm_Time_n_15,
      \r_Count_reg[22]_4\(1) => U_Alarm_Time_n_16,
      \r_Count_reg[22]_4\(0) => U_Alarm_Time_n_17,
      \r_Count_reg[22]_5\ => U_Alarm_Time_n_27,
      \r_Count_reg[23]\(2 downto 0) => \r_Count_reg[23]_2\(2 downto 0),
      \r_Count_reg[23]_0\(0) => \r_Count_reg[23]_3\(0),
      \r_Count_reg[23]_1\(3 downto 0) => \r_Count_reg[23]_4\(3 downto 0),
      \r_Count_reg[23]_10\(3 downto 1) => \r_Count_reg[23]_10\(2 downto 0),
      \r_Count_reg[23]_10\(0) => U_Master_Controller_n_98,
      \r_Count_reg[23]_11\(2 downto 0) => \r_Count_reg[23]_11\(2 downto 0),
      \r_Count_reg[23]_12\(13 downto 0) => \^r_count_reg[23]_12\(16 downto 3),
      \r_Count_reg[23]_13\(3 downto 0) => \^r_count_reg[23]_0\(3 downto 0),
      \r_Count_reg[23]_14\(1 downto 0) => \^r_count_reg[23]_1\(1 downto 0),
      \r_Count_reg[23]_15\(0) => \r_Count_reg[23]_13\(0),
      \r_Count_reg[23]_16\(3 downto 1) => \^r_count_reg[23]_14\(2 downto 0),
      \r_Count_reg[23]_16\(0) => U_Master_Controller_n_184,
      \r_Count_reg[23]_17\(0) => \r_Count_reg[23]_15\(0),
      \r_Count_reg[23]_18\(12 downto 3) => \^r_count_reg[23]_19\(15 downto 6),
      \r_Count_reg[23]_18\(2 downto 0) => \^r_count_reg[23]_19\(2 downto 0),
      \r_Count_reg[23]_19\(3) => U_Master_Controller_n_256,
      \r_Count_reg[23]_19\(2) => U_Master_Controller_n_257,
      \r_Count_reg[23]_19\(1) => U_Master_Controller_n_258,
      \r_Count_reg[23]_19\(0) => U_Master_Controller_n_259,
      \r_Count_reg[23]_2\(0) => \r_Count_reg[23]_5\(0),
      \r_Count_reg[23]_20\(0) => U_Master_Controller_n_260,
      \r_Count_reg[23]_21\(2 downto 0) => \^r_count_reg[23]_20\(2 downto 0),
      \r_Count_reg[23]_22\(0) => \r_Count_reg[23]_22\(0),
      \r_Count_reg[23]_23\(3) => U_Time_n_367,
      \r_Count_reg[23]_23\(2) => U_Time_n_368,
      \r_Count_reg[23]_23\(1) => U_Time_n_369,
      \r_Count_reg[23]_23\(0) => U_Time_n_370,
      \r_Count_reg[23]_24\(2) => U_Alarm_Time_n_362,
      \r_Count_reg[23]_24\(1) => U_Time_n_378,
      \r_Count_reg[23]_24\(0) => U_Time_n_379,
      \r_Count_reg[23]_3\(0) => \r_Count_reg[23]_6\(0),
      \r_Count_reg[23]_4\(16 downto 0) => \r_Count_reg[23]_7\(16 downto 0),
      \r_Count_reg[23]_5\(3) => U_Master_Controller_n_72,
      \r_Count_reg[23]_5\(2) => U_Master_Controller_n_73,
      \r_Count_reg[23]_5\(1) => U_Master_Controller_n_74,
      \r_Count_reg[23]_5\(0) => U_Master_Controller_n_75,
      \r_Count_reg[23]_6\(0) => U_Master_Controller_n_76,
      \r_Count_reg[23]_7\(0) => CO(0),
      \r_Count_reg[23]_8\(3 downto 0) => \r_Count_reg[23]_8\(3 downto 0),
      \r_Count_reg[23]_9\(2 downto 1) => \r_Count_reg[23]_9\(1 downto 0),
      \r_Count_reg[23]_9\(0) => U_Master_Controller_n_94,
      \r_Count_reg[3]\(0) => U_Master_Controller_n_15,
      \r_Count_reg[3]_0\(0) => U_Master_Controller_n_140,
      \r_Count_reg[3]_1\(0) => U_Master_Controller_n_144,
      \r_Count_reg[3]_2\(0) => \U_Time_Counter/r_Count1\,
      \r_Count_reg[3]_3\(0) => U_Master_Controller_n_273,
      \r_Count_reg[3]_4\(0) => U_Master_Controller_n_275,
      \r_Count_reg[3]_5\ => U_Master_Controller_n_276,
      \r_Count_reg[3]_6\(0) => U_Master_Controller_n_278,
      \r_Count_reg[5]\(3 downto 0) => w_Alarm_Time_Stamp(5 downto 2),
      \r_Count_reg[5]_0\(2 downto 0) => \U_Time_Counter/r_Count2\(5 downto 3),
      \r_Count_reg[7]\(1) => U_Master_Controller_n_8,
      \r_Count_reg[7]\(0) => U_Master_Controller_n_9,
      \r_Count_reg[7]_0\(0) => \U_Time_Counter/r_Count1_8\,
      \r_Count_reg[7]_1\(0) => U_Master_Controller_n_41,
      \r_Count_reg[7]_2\(1) => U_Master_Controller_n_141,
      \r_Count_reg[7]_2\(0) => U_Master_Controller_n_142,
      \r_Count_reg[7]_3\ => U_Master_Controller_n_143,
      \r_Count_reg[7]_4\(3) => U_Master_Controller_n_146,
      \r_Count_reg[7]_4\(2) => U_Master_Controller_n_147,
      \r_Count_reg[7]_4\(1) => U_Master_Controller_n_148,
      \r_Count_reg[7]_4\(0) => U_Master_Controller_n_149,
      \r_Count_reg[7]_5\(0) => U_Master_Controller_n_225,
      \r_Count_reg[7]_6\(0) => \U_Time_Counter/C\(2),
      \r_Count_reg[7]_7\(0) => U_Master_Controller_n_274,
      \r_Count_reg[9]\(1) => U_Alarm_Time_n_5,
      \r_Count_reg[9]\(0) => U_Alarm_Time_n_6,
      \r_Count_reg[9]_0\(1) => U_Alarm_Time_n_0,
      \r_Count_reg[9]_0\(0) => U_Alarm_Time_n_1,
      r_Hours_1st_Digit_Dec_reg(1 downto 0) => r_Hours_1st_Digit_Dec_reg(1 downto 0),
      r_Hours_1st_Digit_Dec_reg_0(1) => r_Hours_1st_Digit_Dec_reg_0(0),
      r_Hours_1st_Digit_Dec_reg_0(0) => U_Rotary_Encoder_n_21,
      r_Hours_1st_Digit_Dec_reg_1(0) => r_Hours_1st_Digit_Dec_reg_1(0),
      r_Hours_1st_Digit_Dec_reg_2(0) => r_Hours_1st_Digit_Dec_reg_3(0),
      r_Hours_1st_Digit_Dec_reg_3(3) => r_Hours_1st_Digit_Dec_reg_4(0),
      r_Hours_1st_Digit_Dec_reg_3(2) => U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_2,
      r_Hours_1st_Digit_Dec_reg_3(1) => U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_3,
      r_Hours_1st_Digit_Dec_reg_3(0) => U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_4,
      r_Minutes_1st_Digit_Dec_reg(0) => U_Rotary_Encoder_n_32,
      r_Minutes_1st_Digit_Dec_reg_0(1) => U_Rotary_Encoder_n_22,
      r_Minutes_1st_Digit_Dec_reg_0(0) => U_Rotary_Encoder_n_23,
      r_Minutes_1st_Digit_Dec_reg_1(0) => U_Rotary_Encoder_n_24,
      r_Minutes_1st_Digit_Dec_reg_10(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_5(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_11(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_6(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_12(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_7(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_13(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_8(1 downto 0),
      r_Minutes_1st_Digit_Dec_reg_2(0) => U_Rotary_Encoder_n_25,
      r_Minutes_1st_Digit_Dec_reg_3(1) => r_Minutes_1st_Digit_Dec_reg(0),
      r_Minutes_1st_Digit_Dec_reg_3(0) => U_Rotary_Encoder_n_34,
      r_Minutes_1st_Digit_Dec_reg_4(1) => \^r_count_reg[23]_12\(2),
      r_Minutes_1st_Digit_Dec_reg_4(0) => \U_Time_Counter/C__0_14\(7),
      r_Minutes_1st_Digit_Dec_reg_5(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_0(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_6(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_1(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_7(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_2(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_8(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_3(1 downto 0),
      r_Minutes_1st_Digit_Dec_reg_9(11 downto 0) => \^r_count_reg[23]_21\(14 downto 3),
      r_Minutes_1st_Digit_Inc_reg(0) => U_Rotary_Encoder_n_31,
      r_Minutes_1st_Digit_Inc_reg_0(1) => U_Rotary_Encoder_n_12,
      r_Minutes_1st_Digit_Inc_reg_0(0) => U_Rotary_Encoder_n_13,
      r_Minutes_1st_Digit_Inc_reg_1(0) => U_Rotary_Encoder_n_14,
      r_Minutes_1st_Digit_Inc_reg_10(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_6(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_11(3) => \^r_count_reg[23]_17\(0),
      r_Minutes_1st_Digit_Inc_reg_11(2 downto 0) => \^r_count_reg[23]_16\(3 downto 1),
      r_Minutes_1st_Digit_Inc_reg_12(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_7(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_13(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_8(1 downto 0),
      r_Minutes_1st_Digit_Inc_reg_14(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_9(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_15(0) => r_Minutes_1st_Digit_Inc_reg_10(0),
      r_Minutes_1st_Digit_Inc_reg_2(1) => r_Minutes_1st_Digit_Inc_reg(0),
      r_Minutes_1st_Digit_Inc_reg_2(0) => U_Rotary_Encoder_n_36,
      r_Minutes_1st_Digit_Inc_reg_3(1) => \^r_count_reg[15]_0\(0),
      r_Minutes_1st_Digit_Inc_reg_3(0) => U_Rotary_Encoder_n_19,
      r_Minutes_1st_Digit_Inc_reg_4(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_0(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_5(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_1(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_6(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_2(1 downto 0),
      r_Minutes_1st_Digit_Inc_reg_7(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_3(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_8(0) => r_Minutes_1st_Digit_Inc_reg_4(0),
      r_Minutes_1st_Digit_Inc_reg_9(3) => \^r_count_reg[15]_3\(0),
      r_Minutes_1st_Digit_Inc_reg_9(2 downto 0) => \^r_count_reg[15]_2\(3 downto 1),
      r_Minutes_2nd_Digit_Dec_reg(0) => r_Minutes_2nd_Digit_Dec_reg(0),
      r_Minutes_2nd_Digit_Dec_reg_0(2 downto 0) => r_Minutes_2nd_Digit_Dec_reg_0(2 downto 0),
      r_Prev_Signal => r_Prev_Signal_4,
      r_Prev_Signal_1 => r_Prev_Signal_6,
      r_Prev_Signal_10 => r_Prev_Signal_11,
      r_Prev_Signal_11 => r_Prev_Signal_10,
      r_Prev_Signal_12 => r_Prev_Signal,
      r_Prev_Signal_2 => r_Prev_Signal_13,
      r_Prev_Signal_3 => r_Prev_Signal_18,
      r_Prev_Signal_4 => r_Prev_Signal_16,
      r_Prev_Signal_5 => r_Prev_Signal_15,
      r_Prev_Signal_6 => r_Prev_Signal_3,
      r_Prev_Signal_7 => r_Prev_Signal_5,
      r_Prev_Signal_8 => r_Prev_Signal_12,
      r_Prev_Signal_9 => r_Prev_Signal_17,
      r_Seconds_1st_Digit_Inc_reg(1) => U_Rotary_Encoder_n_33,
      r_Seconds_1st_Digit_Inc_reg(0) => \r_Time_State_reg[0]_1\(0),
      r_Seconds_1st_Digit_Inc_reg_0(0) => U_Rotary_Encoder_n_20,
      r_Seconds_2nd_Digit_Dec_reg(2) => U_Rotary_Encoder_n_26,
      r_Seconds_2nd_Digit_Dec_reg(1 downto 0) => \^r_count_reg[23]_12\(1 downto 0),
      r_Seconds_2nd_Digit_Inc_reg(2) => U_Rotary_Encoder_n_15,
      r_Seconds_2nd_Digit_Inc_reg(1 downto 0) => \^r_count_reg[11]\(1 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_0(0) => U_Rotary_Encoder_n_35,
      r_Seconds_2nd_Digit_Inc_reg_1(2 downto 0) => r_Seconds_2nd_Digit_Inc_reg(2 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_2(1 downto 0) => r_Seconds_2nd_Digit_Inc_reg_0(1 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_3(3 downto 1) => r_Seconds_2nd_Digit_Inc_reg_1(2 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_3(0) => U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_3,
      r_Seconds_2nd_Digit_Inc_reg_4(3 downto 2) => r_Seconds_2nd_Digit_Inc_reg_2(1 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_4(1) => U_Seconds_1st_Digit_Inc_Pulse_Generator_n_1,
      r_Seconds_2nd_Digit_Inc_reg_4(0) => U_Seconds_1st_Digit_Inc_Pulse_Generator_n_2,
      \r_Time_State_reg[0]_0\(0) => \r_Time_State_reg[0]\(0),
      \r_Time_State_reg[0]_1\(0) => S(0),
      \r_Time_State_reg[0]_2\(2 downto 0) => \r_Time_State_reg[0]_0\(2 downto 0),
      \r_Time_State_reg[0]_3\(3 downto 0) => \r_Time_State_reg[0]_2\(3 downto 0),
      \r_Time_State_reg[0]_4\(0) => \r_Time_State_reg[0]_3\(0),
      \r_Time_State_reg[0]_5\(1 downto 0) => \r_Time_State_reg[0]_4\(1 downto 0),
      \slv_reg3_reg[11]\(2) => U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_1,
      \slv_reg3_reg[11]\(1 downto 0) => r_Hours_1st_Digit_Dec_reg_2(1 downto 0),
      \slv_reg3_reg[13]\(0) => U_Hours_1st_Digit_Dec_Pulse_Generator_n_1,
      \slv_reg3_reg[15]\(0) => U_Hours_2nd_Digit_Dec_Pulse_Generator_n_1,
      \slv_reg3_reg[15]_0\(3 downto 0) => \slv_reg3_reg[15]\(3 downto 0),
      \slv_reg3_reg[15]_1\(0) => \slv_reg3_reg[15]_0\(0),
      \slv_reg3_reg[1]\ => U_Seven_Segment_Digit_Blinker_n_280,
      \slv_reg3_reg[5]\(0) => U_Time_n_366,
      \slv_reg3_reg[5]_0\(0) => U_Alarm_Time_n_351,
      \slv_reg3_reg[6]\(2) => U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_1,
      \slv_reg3_reg[6]\(1) => U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_2,
      \slv_reg3_reg[6]\(0) => r_Minutes_1st_Digit_Inc_reg_5(0),
      \slv_reg3_reg[6]_0\(0) => U_Alarm_Time_n_350,
      \slv_reg3_reg[7]\(2) => U_Seconds_2nd_Digit_Dec_Pulse_Generator_n_1,
      \slv_reg3_reg[7]\(1) => U_Seconds_2nd_Digit_Dec_Pulse_Generator_n_2,
      \slv_reg3_reg[7]\(0) => r_Minutes_1st_Digit_Dec_reg_4(0),
      \slv_reg3_reg[8]\(3 downto 0) => \slv_reg3_reg[8]\(3 downto 0),
      \slv_reg3_reg[8]_0\(3 downto 0) => \slv_reg3_reg[8]_0\(3 downto 0),
      \slv_reg3_reg[8]_1\(2) => U_Minutes_1st_Digit_Inc_Pulse_Generator_n_14,
      \slv_reg3_reg[8]_1\(1) => U_Minutes_1st_Digit_Inc_Pulse_Generator_n_15,
      \slv_reg3_reg[8]_1\(0) => U_Minutes_1st_Digit_Inc_Pulse_Generator_n_16,
      \slv_reg3_reg[8]_2\(3) => \^r_count_reg[23]_16\(0),
      \slv_reg3_reg[8]_2\(2 downto 0) => \^r_count_reg[15]_3\(3 downto 1),
      \slv_reg3_reg[8]_3\(3 downto 0) => \slv_reg3_reg[8]_1\(3 downto 0),
      \slv_reg3_reg[8]_4\(3 downto 0) => \slv_reg3_reg[8]_2\(3 downto 0),
      \slv_reg3_reg[9]\(2) => U_Minutes_1st_Digit_Dec_Pulse_Generator_n_15,
      \slv_reg3_reg[9]\(1) => U_Minutes_1st_Digit_Dec_Pulse_Generator_n_16,
      \slv_reg3_reg[9]\(0) => U_Minutes_1st_Digit_Dec_Pulse_Generator_n_17,
      w_Clk_100Hz => w_Clk_100Hz,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Hours_1st_Digit_Dec => w_Hours_1st_Digit_Dec,
      w_Hours_1st_Digit_Inc => w_Hours_1st_Digit_Inc,
      w_Hours_2nd_Digit_Dec => w_Hours_2nd_Digit_Dec,
      w_Hours_2nd_Digit_Inc => w_Hours_2nd_Digit_Inc,
      w_Minutes_1st_Digit_Dec => w_Minutes_1st_Digit_Dec,
      w_Minutes_1st_Digit_Inc => w_Minutes_1st_Digit_Inc,
      w_Minutes_2nd_Digit_Dec => w_Minutes_2nd_Digit_Dec,
      w_Minutes_2nd_Digit_Inc => w_Minutes_2nd_Digit_Inc,
      w_Reset_Control => w_Reset_Control,
      w_Seconds_1st_Digit_Dec => w_Seconds_1st_Digit_Dec,
      w_Seconds_1st_Digit_Inc => w_Seconds_1st_Digit_Inc,
      w_Seconds_2nd_Digit_Dec => w_Seconds_2nd_Digit_Dec,
      w_Seconds_2nd_Digit_Inc => w_Seconds_2nd_Digit_Inc,
      w_Time_Stamp(4 downto 1) => w_Time_Stamp(5 downto 2),
      w_Time_Stamp(0) => w_Time_Stamp(0),
      w_Turn_Alarm_On => w_Turn_Alarm_On
    );
U_Minutes_1st_Digit_Dec_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_9
     port map (
      Q(0) => Q(9),
      \r_Count_reg[15]\(2) => U_Minutes_1st_Digit_Dec_Pulse_Generator_n_15,
      \r_Count_reg[15]\(1) => U_Minutes_1st_Digit_Dec_Pulse_Generator_n_16,
      \r_Count_reg[15]\(0) => U_Minutes_1st_Digit_Dec_Pulse_Generator_n_17,
      \r_Count_reg[23]\(13 downto 0) => \^r_count_reg[23]_21\(16 downto 3),
      r_Minutes_1st_Digit_Dec_reg(0) => U_Master_Controller_n_271,
      r_Minutes_1st_Digit_Dec_reg_0(3) => U_Master_Controller_n_205,
      r_Minutes_1st_Digit_Dec_reg_0(2) => U_Master_Controller_n_206,
      r_Minutes_1st_Digit_Dec_reg_0(1) => U_Master_Controller_n_207,
      r_Minutes_1st_Digit_Dec_reg_0(0) => U_Master_Controller_n_208,
      r_Minutes_2nd_Digit_Dec_reg(3 downto 2) => \^r_count_reg[19]_7\(1 downto 0),
      r_Minutes_2nd_Digit_Dec_reg(1) => U_Master_Controller_n_213,
      r_Minutes_2nd_Digit_Dec_reg(0) => U_Master_Controller_n_214,
      r_Minutes_2nd_Digit_Dec_reg_0(0) => r_Minutes_2nd_Digit_Dec_reg_1(0),
      r_Minutes_2nd_Digit_Dec_reg_1(3 downto 1) => \^r_count_reg[19]_8\(2 downto 0),
      r_Minutes_2nd_Digit_Dec_reg_1(0) => U_Master_Controller_n_219,
      r_Minutes_2nd_Digit_Dec_reg_2(2 downto 0) => r_Minutes_2nd_Digit_Dec_reg_2(2 downto 0),
      r_Minutes_2nd_Digit_Dec_reg_3(0) => U_Master_Controller_n_215,
      r_Minutes_2nd_Digit_Dec_reg_4(0) => U_Master_Controller_n_220,
      r_Prev_Signal => r_Prev_Signal_10,
      \slv_reg3_reg[15]\(0) => \^r_count_reg[23]_20\(0),
      \slv_reg3_reg[15]_0\(1 downto 0) => \slv_reg3_reg[15]_1\(1 downto 0),
      \slv_reg3_reg[1]\ => U_Master_Controller_n_143,
      \slv_reg3_reg[5]\(2) => U_Master_Controller_n_201,
      \slv_reg3_reg[5]\(1) => U_Master_Controller_n_202,
      \slv_reg3_reg[5]\(0) => U_Master_Controller_n_203,
      \slv_reg3_reg[5]_0\(1) => U_Master_Controller_n_209,
      \slv_reg3_reg[5]_0\(0) => U_Master_Controller_n_210,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Minutes_1st_Digit_Dec => w_Minutes_1st_Digit_Dec
    );
U_Minutes_1st_Digit_Inc_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_10
     port map (
      DI(3) => U_Master_Controller_n_175,
      DI(2) => U_Master_Controller_n_176,
      DI(1) => U_Master_Controller_n_177,
      DI(0) => U_Master_Controller_n_171,
      Q(0) => Q(8),
      \r_Count_reg[15]\(3 downto 0) => \^r_count_reg[15]_3\(3 downto 0),
      \r_Count_reg[15]_0\(2 downto 0) => \^r_count_reg[15]_2\(3 downto 1),
      \r_Count_reg[15]_1\(2) => U_Minutes_1st_Digit_Inc_Pulse_Generator_n_14,
      \r_Count_reg[15]_1\(1) => U_Minutes_1st_Digit_Inc_Pulse_Generator_n_15,
      \r_Count_reg[15]_1\(0) => U_Minutes_1st_Digit_Inc_Pulse_Generator_n_16,
      \r_Count_reg[23]\(3 downto 0) => \^r_count_reg[23]_16\(3 downto 0),
      \r_Count_reg[23]_0\(0) => \^r_count_reg[23]_17\(0),
      \r_Count_reg[23]_1\(0) => \r_Count_reg[23]_18\(0),
      r_Hours_1st_Digit_Inc_reg(3) => \^r_count_reg[15]_1\(1),
      r_Hours_1st_Digit_Inc_reg(2) => \slv_reg3_reg[10]\(0),
      r_Hours_1st_Digit_Inc_reg(1) => \^r_count_reg[15]_1\(0),
      r_Hours_1st_Digit_Inc_reg(0) => U_Master_Controller_n_178,
      r_Hours_1st_Digit_Inc_reg_0(0) => U_Master_Controller_n_185,
      r_Minutes_1st_Digit_Inc_reg(0) => U_Master_Controller_n_229,
      r_Prev_Signal => r_Prev_Signal_11,
      \slv_reg3_reg[10]\(0) => \slv_reg3_reg[10]_0\(0),
      \slv_reg3_reg[10]_0\(0) => U_Master_Controller_n_227,
      \slv_reg3_reg[12]\(2) => U_Master_Controller_n_172,
      \slv_reg3_reg[12]\(1) => U_Master_Controller_n_173,
      \slv_reg3_reg[12]\(0) => U_Master_Controller_n_174,
      \slv_reg3_reg[12]_0\(1) => U_Master_Controller_n_179,
      \slv_reg3_reg[12]_0\(0) => U_Master_Controller_n_180,
      \slv_reg3_reg[14]\(3 downto 1) => \^r_count_reg[23]_14\(2 downto 0),
      \slv_reg3_reg[14]\(0) => U_Master_Controller_n_184,
      \slv_reg3_reg[14]_0\(2 downto 0) => \slv_reg3_reg[14]\(2 downto 0),
      \slv_reg3_reg[1]\ => U_Master_Controller_n_143,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Minutes_1st_Digit_Inc => w_Minutes_1st_Digit_Inc
    );
U_Minutes_2nd_Digit_Dec_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_11
     port map (
      Q(0) => Q(11),
      \r_Count_reg[19]\(0) => U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_1,
      \r_Count_reg[19]_0\(2) => U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_2,
      \r_Count_reg[19]_0\(1) => U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_3,
      \r_Count_reg[19]_0\(0) => U_Minutes_2nd_Digit_Dec_Pulse_Generator_n_4,
      r_Hours_1st_Digit_Dec_reg(1) => U_Master_Controller_n_195,
      r_Hours_1st_Digit_Dec_reg(0) => \^r_count_reg[19]_4\(2),
      r_Hours_1st_Digit_Dec_reg_0(0) => U_Master_Controller_n_263,
      r_Hours_1st_Digit_Dec_reg_1(1) => \^r_count_reg[19]_5\(0),
      r_Hours_1st_Digit_Dec_reg_1(0) => U_Master_Controller_n_262,
      r_Prev_Signal => r_Prev_Signal_12,
      \slv_reg3_reg[1]\ => U_Master_Controller_n_143,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Minutes_2nd_Digit_Dec => w_Minutes_2nd_Digit_Dec
    );
U_Minutes_2nd_Digit_Inc_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_12
     port map (
      Q(0) => Q(10),
      r_Prev_Signal => r_Prev_Signal_13,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Rotary_Encoder: entity work.Alarm_Clock_Alarm_Clock_0_1_Rotary_Encoder
     port map (
      D(18) => U_Rotary_Encoder_n_37,
      D(17) => U_Rotary_Encoder_n_38,
      D(16) => U_Rotary_Encoder_n_39,
      D(15) => U_Rotary_Encoder_n_40,
      D(14) => U_Rotary_Encoder_n_41,
      D(13) => U_Rotary_Encoder_n_42,
      D(12) => U_Rotary_Encoder_n_43,
      D(11) => U_Rotary_Encoder_n_44,
      D(10) => U_Rotary_Encoder_n_45,
      D(9) => U_Rotary_Encoder_n_46,
      D(8) => U_Rotary_Encoder_n_47,
      D(7) => U_Rotary_Encoder_n_48,
      D(6) => U_Rotary_Encoder_n_49,
      D(5) => U_Rotary_Encoder_n_50,
      D(4) => U_Rotary_Encoder_n_51,
      D(3) => U_Rotary_Encoder_n_52,
      D(2) => U_Rotary_Encoder_n_53,
      D(1) => U_Rotary_Encoder_n_54,
      D(0) => U_Rotary_Encoder_n_55,
      Q(7) => Q(11),
      Q(6 downto 3) => Q(9 downto 6),
      Q(2) => Q(4),
      Q(1 downto 0) => Q(2 downto 1),
      i_Change_Alarm => i_Change_Alarm,
      i_Encoder_Enable => i_Encoder_Enable,
      \r_BCD_Num_reg[11]\ => U_Rotary_Encoder_n_57,
      \r_BCD_Num_reg[15]\ => U_Rotary_Encoder_n_56,
      \r_BCD_Num_reg[18]\ => U_Rotary_Encoder_n_58,
      \r_BCD_Num_reg[22]\ => U_Rotary_Encoder_n_59,
      \r_BCD_Num_reg[25]\ => U_Rotary_Encoder_n_60,
      \r_BCD_Num_reg[29]\ => U_Rotary_Encoder_n_61,
      \r_BCD_Num_reg[3]\ => U_Rotary_Encoder_n_62,
      \r_BCD_Num_reg[7]\ => U_Rotary_Encoder_n_63,
      \r_Count_reg[11]\(2) => U_Rotary_Encoder_n_15,
      \r_Count_reg[11]\(1 downto 0) => \^r_count_reg[11]\(1 downto 0),
      \r_Count_reg[11]_0\(2) => U_Rotary_Encoder_n_26,
      \r_Count_reg[11]_0\(1 downto 0) => \^r_count_reg[23]_12\(1 downto 0),
      \r_Count_reg[11]_1\(0) => U_Rotary_Encoder_n_34,
      \r_Count_reg[11]_2\(0) => U_Rotary_Encoder_n_35,
      \r_Count_reg[11]_3\(0) => U_Rotary_Encoder_n_36,
      \r_Count_reg[15]\(1) => \^r_count_reg[15]_0\(0),
      \r_Count_reg[15]\(0) => U_Rotary_Encoder_n_19,
      \r_Count_reg[15]_0\(0) => U_Rotary_Encoder_n_20,
      \r_Count_reg[15]_1\(1) => \^r_count_reg[23]_12\(2),
      \r_Count_reg[15]_1\(0) => \U_Time_Counter/C__0_14\(7),
      \r_Count_reg[19]\(1) => U_Rotary_Encoder_n_12,
      \r_Count_reg[19]\(0) => U_Rotary_Encoder_n_13,
      \r_Count_reg[19]_0\(1) => U_Rotary_Encoder_n_22,
      \r_Count_reg[19]_0\(0) => U_Rotary_Encoder_n_23,
      \r_Count_reg[19]_1\(0) => U_Rotary_Encoder_n_31,
      \r_Count_reg[19]_2\(0) => U_Rotary_Encoder_n_32,
      \r_Count_reg[23]\(0) => U_Rotary_Encoder_n_14,
      \r_Count_reg[23]_0\(0) => U_Rotary_Encoder_n_21,
      \r_Count_reg[23]_1\(0) => U_Rotary_Encoder_n_24,
      \r_Count_reg[23]_2\(0) => U_Rotary_Encoder_n_25,
      \r_Count_reg[23]_3\ => U_Alarm_Time_n_348,
      \r_Count_reg[23]_4\ => U_Time_n_364,
      \r_Count_reg[23]_5\ => U_Alarm_Time_n_349,
      \r_Count_reg[23]_6\ => U_Time_n_365,
      \r_Count_reg[7]\(0) => U_Rotary_Encoder_n_33,
      r_Hours_1st_Digit_Dec_reg_0(0) => U_Master_Controller_n_77,
      r_Hours_1st_Digit_Inc_reg_0(0) => U_Master_Controller_n_26,
      r_Minutes_2nd_Digit_Dec_reg_0(0) => U_Master_Controller_n_94,
      r_Minutes_2nd_Digit_Dec_reg_1(0) => U_Master_Controller_n_98,
      r_Prev_Signal => r_Prev_Signal_11,
      r_Prev_Signal_0 => r_Prev_Signal_18,
      r_Prev_Signal_1 => r_Prev_Signal_16,
      r_Prev_Signal_2 => r_Prev_Signal_12,
      r_Prev_Signal_3 => r_Prev_Signal_10,
      r_Prev_Signal_4 => r_Prev_Signal_17,
      r_Prev_Signal_5 => r_Prev_Signal_1,
      r_Prev_Signal_6 => r_Prev_Signal_2,
      r_Seconds_2nd_Digit_Inc_reg_0(0) => \U_Time_Counter/C_7\(10),
      \r_Time_State_reg[0]\(2) => U_Master_Controller_n_16,
      \r_Time_State_reg[0]\(1) => U_Master_Controller_n_17,
      \r_Time_State_reg[0]\(0) => U_Master_Controller_n_18,
      \r_Time_State_reg[0]_0\(0) => U_Master_Controller_n_41,
      \slv_reg3_reg[12]\(1) => U_Master_Controller_n_19,
      \slv_reg3_reg[12]\(0) => U_Master_Controller_n_20,
      \slv_reg3_reg[1]\ => U_Master_Controller_n_1,
      \slv_reg3_reg[5]\(2) => U_Master_Controller_n_86,
      \slv_reg3_reg[5]\(1) => U_Master_Controller_n_87,
      \slv_reg3_reg[5]\(0) => U_Master_Controller_n_88,
      \slv_reg3_reg[5]_0\(1) => U_Master_Controller_n_90,
      \slv_reg3_reg[5]_0\(0) => U_Master_Controller_n_91,
      \slv_reg3_reg[8]\(2) => U_Master_Controller_n_134,
      \slv_reg3_reg[8]\(1) => U_Master_Controller_n_135,
      \slv_reg3_reg[8]\(0) => U_Master_Controller_n_136,
      \slv_reg3_reg[9]\(2) => U_Master_Controller_n_137,
      \slv_reg3_reg[9]\(1) => U_Master_Controller_n_138,
      \slv_reg3_reg[9]\(0) => U_Master_Controller_n_139,
      w_Alarm_Time(16 downto 14) => w_Alarm_Time(31 downto 29),
      w_Alarm_Time(13 downto 11) => w_Alarm_Time(27 downto 25),
      w_Alarm_Time(10 downto 9) => w_Alarm_Time(23 downto 22),
      w_Alarm_Time(8 downto 7) => w_Alarm_Time(19 downto 18),
      w_Alarm_Time(6 downto 4) => w_Alarm_Time(15 downto 13),
      w_Alarm_Time(3) => w_Alarm_Time(11),
      w_Alarm_Time(2) => w_Alarm_Time(7),
      w_Alarm_Time(1 downto 0) => w_Alarm_Time(3 downto 2),
      w_Clk_1Hz => w_Clk_1Hz,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Encoder_A_Debounced => w_Encoder_A_Debounced,
      w_Encoder_B_Debounced => w_Encoder_B_Debounced,
      w_Encoder_Change_Mode_Debounced => w_Encoder_Change_Mode_Debounced,
      w_Hours_1st_Digit_Dec => w_Hours_1st_Digit_Dec,
      w_Hours_1st_Digit_Inc => w_Hours_1st_Digit_Inc,
      w_Hours_2nd_Digit_Dec => w_Hours_2nd_Digit_Dec,
      w_Hours_2nd_Digit_Inc => w_Hours_2nd_Digit_Inc,
      w_Minutes_1st_Digit_Dec => w_Minutes_1st_Digit_Dec,
      w_Minutes_1st_Digit_Inc => w_Minutes_1st_Digit_Inc,
      w_Minutes_2nd_Digit_Dec => w_Minutes_2nd_Digit_Dec,
      w_Minutes_2nd_Digit_Inc => w_Minutes_2nd_Digit_Inc,
      w_Reset_Control => w_Reset_Control,
      w_Seconds_1st_Digit_Dec => w_Seconds_1st_Digit_Dec,
      w_Seconds_1st_Digit_Inc => w_Seconds_1st_Digit_Inc,
      w_Seconds_2nd_Digit_Dec => w_Seconds_2nd_Digit_Dec,
      w_Seconds_2nd_Digit_Inc => w_Seconds_2nd_Digit_Inc,
      w_Time(16 downto 14) => w_Time(31 downto 29),
      w_Time(13 downto 11) => w_Time(27 downto 25),
      w_Time(10 downto 9) => w_Time(23 downto 22),
      w_Time(8 downto 7) => w_Time(19 downto 18),
      w_Time(6 downto 4) => w_Time(15 downto 13),
      w_Time(3) => w_Time(11),
      w_Time(2) => w_Time(7),
      w_Time(1 downto 0) => w_Time(3 downto 2)
    );
U_Seconds_1st_Digit_Dec_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_13
     port map (
      Q(0) => Q(5),
      r_Prev_Signal => r_Prev_Signal_15,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Seconds_1st_Digit_Inc_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_14
     port map (
      Q(0) => Q(4),
      \r_Count_reg[15]\(1) => U_Seconds_1st_Digit_Inc_Pulse_Generator_n_1,
      \r_Count_reg[15]\(0) => U_Seconds_1st_Digit_Inc_Pulse_Generator_n_2,
      r_Prev_Signal => r_Prev_Signal_16,
      r_Seconds_2nd_Digit_Inc_reg(2) => \^r_count_reg[23]_19\(4),
      r_Seconds_2nd_Digit_Inc_reg(1) => \U_Time_Counter/C\(10),
      r_Seconds_2nd_Digit_Inc_reg(0) => \^r_count_reg[23]_19\(3),
      \slv_reg3_reg[1]\ => U_Master_Controller_n_143,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Seconds_1st_Digit_Inc => w_Seconds_1st_Digit_Inc
    );
U_Seconds_2nd_Digit_Dec_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_15
     port map (
      Q(0) => Q(7),
      \r_Count_reg[11]\(1) => U_Seconds_2nd_Digit_Dec_Pulse_Generator_n_1,
      \r_Count_reg[11]\(0) => U_Seconds_2nd_Digit_Dec_Pulse_Generator_n_2,
      r_Minutes_1st_Digit_Dec_reg(2) => \^r_count_reg[23]_21\(2),
      r_Minutes_1st_Digit_Dec_reg(1) => \U_Time_Counter/C__0\(7),
      r_Minutes_1st_Digit_Dec_reg(0) => \^r_count_reg[23]_21\(1),
      r_Prev_Signal => r_Prev_Signal_17,
      \slv_reg3_reg[1]\ => U_Master_Controller_n_143,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Seconds_2nd_Digit_Dec => w_Seconds_2nd_Digit_Dec
    );
U_Seconds_2nd_Digit_Inc_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_16
     port map (
      Q(0) => Q(6),
      \r_Count_reg[11]\(1) => U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_1,
      \r_Count_reg[11]\(0) => U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_2,
      \r_Count_reg[11]_0\(0) => U_Seconds_2nd_Digit_Inc_Pulse_Generator_n_3,
      r_Minutes_1st_Digit_Inc_reg(3) => \^r_count_reg[15]_2\(0),
      r_Minutes_1st_Digit_Inc_reg(2) => U_Master_Controller_n_188,
      r_Minutes_1st_Digit_Inc_reg(1 downto 0) => \^r_count_reg[11]_0\(1 downto 0),
      r_Prev_Signal => r_Prev_Signal_18,
      r_Seconds_2nd_Digit_Inc_reg(0) => \^r_count_reg[23]_19\(0),
      \slv_reg3_reg[1]\ => U_Master_Controller_n_143,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Seconds_2nd_Digit_Inc => w_Seconds_2nd_Digit_Inc
    );
U_Seven_Segment_Digit_Blinker: entity work.Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Digit_Blinker
     port map (
      CO(0) => \^r_bcd_num_reg[30]\(0),
      D(3) => U_Seven_Segment_Digit_Blinker_n_276,
      D(2) => U_Seven_Segment_Digit_Blinker_n_277,
      D(1) => U_Seven_Segment_Digit_Blinker_n_278,
      D(0) => U_Seven_Segment_Digit_Blinker_n_279,
      DI(1) => U_Seven_Segment_Digit_Blinker_n_0,
      DI(0) => U_Seven_Segment_Digit_Blinker_n_1,
      O(3) => U_Time_n_97,
      O(2) => U_Time_n_98,
      O(1) => U_Time_n_99,
      O(0) => U_Time_n_100,
      Q(0) => U_Seven_Segment_Display_Driver_n_1,
      S(1) => U_Seven_Segment_Digit_Blinker_n_9,
      S(0) => U_Seven_Segment_Digit_Blinker_n_10,
      i_Change_Alarm => i_Change_Alarm,
      i_Reset => i_Reset,
      \r_BCD_Num_reg[13]_0\(3) => U_Seven_Segment_Digit_Blinker_n_118,
      \r_BCD_Num_reg[13]_0\(2) => U_Seven_Segment_Digit_Blinker_n_119,
      \r_BCD_Num_reg[13]_0\(1) => U_Seven_Segment_Digit_Blinker_n_120,
      \r_BCD_Num_reg[13]_0\(0) => U_Seven_Segment_Digit_Blinker_n_121,
      \r_BCD_Num_reg[13]_1\(3) => U_Seven_Segment_Digit_Blinker_n_122,
      \r_BCD_Num_reg[13]_1\(2) => U_Seven_Segment_Digit_Blinker_n_123,
      \r_BCD_Num_reg[13]_1\(1) => U_Seven_Segment_Digit_Blinker_n_124,
      \r_BCD_Num_reg[13]_1\(0) => U_Seven_Segment_Digit_Blinker_n_125,
      \r_BCD_Num_reg[13]_2\(3) => U_Seven_Segment_Digit_Blinker_n_126,
      \r_BCD_Num_reg[13]_2\(2) => U_Seven_Segment_Digit_Blinker_n_127,
      \r_BCD_Num_reg[13]_2\(1) => U_Seven_Segment_Digit_Blinker_n_128,
      \r_BCD_Num_reg[13]_2\(0) => U_Seven_Segment_Digit_Blinker_n_129,
      \r_BCD_Num_reg[13]_3\(2) => U_Seven_Segment_Digit_Blinker_n_130,
      \r_BCD_Num_reg[13]_3\(1) => U_Seven_Segment_Digit_Blinker_n_131,
      \r_BCD_Num_reg[13]_3\(0) => U_Seven_Segment_Digit_Blinker_n_132,
      \r_BCD_Num_reg[13]_4\(3) => U_Seven_Segment_Digit_Blinker_n_254,
      \r_BCD_Num_reg[13]_4\(2) => U_Seven_Segment_Digit_Blinker_n_255,
      \r_BCD_Num_reg[13]_4\(1) => U_Seven_Segment_Digit_Blinker_n_256,
      \r_BCD_Num_reg[13]_4\(0) => U_Seven_Segment_Digit_Blinker_n_257,
      \r_BCD_Num_reg[13]_5\(3) => U_Seven_Segment_Digit_Blinker_n_258,
      \r_BCD_Num_reg[13]_5\(2) => U_Seven_Segment_Digit_Blinker_n_259,
      \r_BCD_Num_reg[13]_5\(1) => U_Seven_Segment_Digit_Blinker_n_260,
      \r_BCD_Num_reg[13]_5\(0) => U_Seven_Segment_Digit_Blinker_n_261,
      \r_BCD_Num_reg[13]_6\(3) => U_Seven_Segment_Digit_Blinker_n_262,
      \r_BCD_Num_reg[13]_6\(2) => U_Seven_Segment_Digit_Blinker_n_263,
      \r_BCD_Num_reg[13]_6\(1) => U_Seven_Segment_Digit_Blinker_n_264,
      \r_BCD_Num_reg[13]_6\(0) => U_Seven_Segment_Digit_Blinker_n_265,
      \r_BCD_Num_reg[13]_7\(2) => U_Seven_Segment_Digit_Blinker_n_266,
      \r_BCD_Num_reg[13]_7\(1) => U_Seven_Segment_Digit_Blinker_n_267,
      \r_BCD_Num_reg[13]_7\(0) => U_Seven_Segment_Digit_Blinker_n_268,
      \r_BCD_Num_reg[15]_0\(2) => U_Seven_Segment_Digit_Blinker_n_133,
      \r_BCD_Num_reg[15]_0\(1) => U_Seven_Segment_Digit_Blinker_n_134,
      \r_BCD_Num_reg[15]_0\(0) => U_Seven_Segment_Digit_Blinker_n_135,
      \r_BCD_Num_reg[15]_1\(2) => U_Seven_Segment_Digit_Blinker_n_269,
      \r_BCD_Num_reg[15]_1\(1) => U_Seven_Segment_Digit_Blinker_n_270,
      \r_BCD_Num_reg[15]_1\(0) => U_Seven_Segment_Digit_Blinker_n_271,
      \r_BCD_Num_reg[16]_0\(3) => U_Seven_Segment_Digit_Blinker_n_55,
      \r_BCD_Num_reg[16]_0\(2) => U_Seven_Segment_Digit_Blinker_n_56,
      \r_BCD_Num_reg[16]_0\(1) => U_Seven_Segment_Digit_Blinker_n_57,
      \r_BCD_Num_reg[16]_0\(0) => U_Seven_Segment_Digit_Blinker_n_58,
      \r_BCD_Num_reg[16]_1\(3) => U_Seven_Segment_Digit_Blinker_n_59,
      \r_BCD_Num_reg[16]_1\(2) => U_Seven_Segment_Digit_Blinker_n_60,
      \r_BCD_Num_reg[16]_1\(1) => U_Seven_Segment_Digit_Blinker_n_61,
      \r_BCD_Num_reg[16]_1\(0) => U_Seven_Segment_Digit_Blinker_n_62,
      \r_BCD_Num_reg[16]_2\(3) => U_Seven_Segment_Digit_Blinker_n_63,
      \r_BCD_Num_reg[16]_2\(2) => U_Seven_Segment_Digit_Blinker_n_64,
      \r_BCD_Num_reg[16]_2\(1) => U_Seven_Segment_Digit_Blinker_n_65,
      \r_BCD_Num_reg[16]_2\(0) => U_Seven_Segment_Digit_Blinker_n_66,
      \r_BCD_Num_reg[16]_3\(2) => U_Seven_Segment_Digit_Blinker_n_67,
      \r_BCD_Num_reg[16]_3\(1) => U_Seven_Segment_Digit_Blinker_n_68,
      \r_BCD_Num_reg[16]_3\(0) => U_Seven_Segment_Digit_Blinker_n_69,
      \r_BCD_Num_reg[17]_0\(3) => U_Seven_Segment_Digit_Blinker_n_191,
      \r_BCD_Num_reg[17]_0\(2) => U_Seven_Segment_Digit_Blinker_n_192,
      \r_BCD_Num_reg[17]_0\(1) => U_Seven_Segment_Digit_Blinker_n_193,
      \r_BCD_Num_reg[17]_0\(0) => U_Seven_Segment_Digit_Blinker_n_194,
      \r_BCD_Num_reg[17]_1\(3) => U_Seven_Segment_Digit_Blinker_n_195,
      \r_BCD_Num_reg[17]_1\(2) => U_Seven_Segment_Digit_Blinker_n_196,
      \r_BCD_Num_reg[17]_1\(1) => U_Seven_Segment_Digit_Blinker_n_197,
      \r_BCD_Num_reg[17]_1\(0) => U_Seven_Segment_Digit_Blinker_n_198,
      \r_BCD_Num_reg[17]_2\(3) => U_Seven_Segment_Digit_Blinker_n_199,
      \r_BCD_Num_reg[17]_2\(2) => U_Seven_Segment_Digit_Blinker_n_200,
      \r_BCD_Num_reg[17]_2\(1) => U_Seven_Segment_Digit_Blinker_n_201,
      \r_BCD_Num_reg[17]_2\(0) => U_Seven_Segment_Digit_Blinker_n_202,
      \r_BCD_Num_reg[17]_3\(2) => U_Seven_Segment_Digit_Blinker_n_203,
      \r_BCD_Num_reg[17]_3\(1) => U_Seven_Segment_Digit_Blinker_n_204,
      \r_BCD_Num_reg[17]_3\(0) => U_Seven_Segment_Digit_Blinker_n_205,
      \r_BCD_Num_reg[21]_0\(3) => U_Seven_Segment_Digit_Blinker_n_70,
      \r_BCD_Num_reg[21]_0\(2) => U_Seven_Segment_Digit_Blinker_n_71,
      \r_BCD_Num_reg[21]_0\(1) => U_Seven_Segment_Digit_Blinker_n_72,
      \r_BCD_Num_reg[21]_0\(0) => U_Seven_Segment_Digit_Blinker_n_73,
      \r_BCD_Num_reg[21]_1\(2) => U_Seven_Segment_Digit_Blinker_n_78,
      \r_BCD_Num_reg[21]_1\(1) => U_Seven_Segment_Digit_Blinker_n_79,
      \r_BCD_Num_reg[21]_1\(0) => U_Seven_Segment_Digit_Blinker_n_80,
      \r_BCD_Num_reg[21]_2\(3) => U_Seven_Segment_Digit_Blinker_n_206,
      \r_BCD_Num_reg[21]_2\(2) => U_Seven_Segment_Digit_Blinker_n_207,
      \r_BCD_Num_reg[21]_2\(1) => U_Seven_Segment_Digit_Blinker_n_208,
      \r_BCD_Num_reg[21]_2\(0) => U_Seven_Segment_Digit_Blinker_n_209,
      \r_BCD_Num_reg[21]_3\(2) => U_Seven_Segment_Digit_Blinker_n_214,
      \r_BCD_Num_reg[21]_3\(1) => U_Seven_Segment_Digit_Blinker_n_215,
      \r_BCD_Num_reg[21]_3\(0) => U_Seven_Segment_Digit_Blinker_n_216,
      \r_BCD_Num_reg[21]_4\ => U_Seven_Segment_Digit_Blinker_n_273,
      \r_BCD_Num_reg[21]_5\ => U_Seven_Segment_Digit_Blinker_n_275,
      \r_BCD_Num_reg[22]_0\(3) => U_Seven_Segment_Digit_Blinker_n_74,
      \r_BCD_Num_reg[22]_0\(2) => U_Seven_Segment_Digit_Blinker_n_75,
      \r_BCD_Num_reg[22]_0\(1) => U_Seven_Segment_Digit_Blinker_n_76,
      \r_BCD_Num_reg[22]_0\(0) => U_Seven_Segment_Digit_Blinker_n_77,
      \r_BCD_Num_reg[22]_1\(3) => U_Seven_Segment_Digit_Blinker_n_210,
      \r_BCD_Num_reg[22]_1\(2) => U_Seven_Segment_Digit_Blinker_n_211,
      \r_BCD_Num_reg[22]_1\(1) => U_Seven_Segment_Digit_Blinker_n_212,
      \r_BCD_Num_reg[22]_1\(0) => U_Seven_Segment_Digit_Blinker_n_213,
      \r_BCD_Num_reg[24]_0\ => U_Seven_Segment_Digit_Blinker_n_272,
      \r_BCD_Num_reg[24]_1\ => U_Seven_Segment_Digit_Blinker_n_274,
      \r_BCD_Num_reg[25]_0\ => U_Seven_Segment_Digit_Blinker_n_8,
      \r_BCD_Num_reg[25]_1\ => U_Seven_Segment_Digit_Blinker_n_144,
      \r_BCD_Num_reg[27]_0\(2) => U_Seven_Segment_Digit_Blinker_n_81,
      \r_BCD_Num_reg[27]_0\(1) => U_Seven_Segment_Digit_Blinker_n_82,
      \r_BCD_Num_reg[27]_0\(0) => U_Seven_Segment_Digit_Blinker_n_83,
      \r_BCD_Num_reg[27]_1\(2) => U_Seven_Segment_Digit_Blinker_n_217,
      \r_BCD_Num_reg[27]_1\(1) => U_Seven_Segment_Digit_Blinker_n_218,
      \r_BCD_Num_reg[27]_1\(0) => U_Seven_Segment_Digit_Blinker_n_219,
      \r_BCD_Num_reg[30]_0\(1) => U_Seven_Segment_Digit_Blinker_n_2,
      \r_BCD_Num_reg[30]_0\(0) => U_Seven_Segment_Digit_Blinker_n_3,
      \r_BCD_Num_reg[30]_1\(1) => U_Seven_Segment_Digit_Blinker_n_4,
      \r_BCD_Num_reg[30]_1\(0) => U_Seven_Segment_Digit_Blinker_n_5,
      \r_BCD_Num_reg[30]_10\(3) => U_Seven_Segment_Digit_Blinker_n_30,
      \r_BCD_Num_reg[30]_10\(2) => U_Seven_Segment_Digit_Blinker_n_31,
      \r_BCD_Num_reg[30]_10\(1) => U_Seven_Segment_Digit_Blinker_n_32,
      \r_BCD_Num_reg[30]_10\(0) => U_Seven_Segment_Digit_Blinker_n_33,
      \r_BCD_Num_reg[30]_11\(0) => U_Seven_Segment_Digit_Blinker_n_34,
      \r_BCD_Num_reg[30]_12\(1) => U_Seven_Segment_Digit_Blinker_n_35,
      \r_BCD_Num_reg[30]_12\(0) => U_Seven_Segment_Digit_Blinker_n_36,
      \r_BCD_Num_reg[30]_13\(1) => U_Seven_Segment_Digit_Blinker_n_37,
      \r_BCD_Num_reg[30]_13\(0) => U_Seven_Segment_Digit_Blinker_n_38,
      \r_BCD_Num_reg[30]_14\(3) => U_Seven_Segment_Digit_Blinker_n_39,
      \r_BCD_Num_reg[30]_14\(2) => U_Seven_Segment_Digit_Blinker_n_40,
      \r_BCD_Num_reg[30]_14\(1) => U_Seven_Segment_Digit_Blinker_n_41,
      \r_BCD_Num_reg[30]_14\(0) => U_Seven_Segment_Digit_Blinker_n_42,
      \r_BCD_Num_reg[30]_15\(3) => U_Seven_Segment_Digit_Blinker_n_43,
      \r_BCD_Num_reg[30]_15\(2) => U_Seven_Segment_Digit_Blinker_n_44,
      \r_BCD_Num_reg[30]_15\(1) => U_Seven_Segment_Digit_Blinker_n_45,
      \r_BCD_Num_reg[30]_15\(0) => U_Seven_Segment_Digit_Blinker_n_46,
      \r_BCD_Num_reg[30]_16\(1) => U_Seven_Segment_Digit_Blinker_n_136,
      \r_BCD_Num_reg[30]_16\(0) => U_Seven_Segment_Digit_Blinker_n_137,
      \r_BCD_Num_reg[30]_17\(1) => U_Seven_Segment_Digit_Blinker_n_138,
      \r_BCD_Num_reg[30]_17\(0) => U_Seven_Segment_Digit_Blinker_n_139,
      \r_BCD_Num_reg[30]_18\(1) => U_Seven_Segment_Digit_Blinker_n_140,
      \r_BCD_Num_reg[30]_18\(0) => U_Seven_Segment_Digit_Blinker_n_141,
      \r_BCD_Num_reg[30]_19\(1) => U_Seven_Segment_Digit_Blinker_n_142,
      \r_BCD_Num_reg[30]_19\(0) => U_Seven_Segment_Digit_Blinker_n_143,
      \r_BCD_Num_reg[30]_2\(1) => U_Seven_Segment_Digit_Blinker_n_6,
      \r_BCD_Num_reg[30]_2\(0) => U_Seven_Segment_Digit_Blinker_n_7,
      \r_BCD_Num_reg[30]_20\(1) => U_Seven_Segment_Digit_Blinker_n_145,
      \r_BCD_Num_reg[30]_20\(0) => U_Seven_Segment_Digit_Blinker_n_146,
      \r_BCD_Num_reg[30]_21\(3) => U_Seven_Segment_Digit_Blinker_n_147,
      \r_BCD_Num_reg[30]_21\(2) => U_Seven_Segment_Digit_Blinker_n_148,
      \r_BCD_Num_reg[30]_21\(1) => U_Seven_Segment_Digit_Blinker_n_149,
      \r_BCD_Num_reg[30]_21\(0) => U_Seven_Segment_Digit_Blinker_n_150,
      \r_BCD_Num_reg[30]_22\(1) => \^r_bcd_num_reg[30]_6\,
      \r_BCD_Num_reg[30]_22\(0) => U_Seven_Segment_Digit_Blinker_n_152,
      \r_BCD_Num_reg[30]_23\(1) => U_Seven_Segment_Digit_Blinker_n_153,
      \r_BCD_Num_reg[30]_23\(0) => U_Seven_Segment_Digit_Blinker_n_154,
      \r_BCD_Num_reg[30]_24\(0) => U_Seven_Segment_Digit_Blinker_n_155,
      \r_BCD_Num_reg[30]_25\(2) => U_Seven_Segment_Digit_Blinker_n_156,
      \r_BCD_Num_reg[30]_25\(1) => U_Seven_Segment_Digit_Blinker_n_157,
      \r_BCD_Num_reg[30]_25\(0) => U_Seven_Segment_Digit_Blinker_n_158,
      \r_BCD_Num_reg[30]_26\(2) => U_Seven_Segment_Digit_Blinker_n_159,
      \r_BCD_Num_reg[30]_26\(1) => U_Seven_Segment_Digit_Blinker_n_160,
      \r_BCD_Num_reg[30]_26\(0) => U_Seven_Segment_Digit_Blinker_n_161,
      \r_BCD_Num_reg[30]_27\(3) => U_Seven_Segment_Digit_Blinker_n_162,
      \r_BCD_Num_reg[30]_27\(2) => U_Seven_Segment_Digit_Blinker_n_163,
      \r_BCD_Num_reg[30]_27\(1) => U_Seven_Segment_Digit_Blinker_n_164,
      \r_BCD_Num_reg[30]_27\(0) => U_Seven_Segment_Digit_Blinker_n_165,
      \r_BCD_Num_reg[30]_28\(3) => U_Seven_Segment_Digit_Blinker_n_166,
      \r_BCD_Num_reg[30]_28\(2) => U_Seven_Segment_Digit_Blinker_n_167,
      \r_BCD_Num_reg[30]_28\(1) => U_Seven_Segment_Digit_Blinker_n_168,
      \r_BCD_Num_reg[30]_28\(0) => U_Seven_Segment_Digit_Blinker_n_169,
      \r_BCD_Num_reg[30]_29\(0) => U_Seven_Segment_Digit_Blinker_n_170,
      \r_BCD_Num_reg[30]_3\(3) => U_Seven_Segment_Digit_Blinker_n_11,
      \r_BCD_Num_reg[30]_3\(2) => U_Seven_Segment_Digit_Blinker_n_12,
      \r_BCD_Num_reg[30]_3\(1) => U_Seven_Segment_Digit_Blinker_n_13,
      \r_BCD_Num_reg[30]_3\(0) => U_Seven_Segment_Digit_Blinker_n_14,
      \r_BCD_Num_reg[30]_30\(1) => U_Seven_Segment_Digit_Blinker_n_171,
      \r_BCD_Num_reg[30]_30\(0) => U_Seven_Segment_Digit_Blinker_n_172,
      \r_BCD_Num_reg[30]_31\(1) => U_Seven_Segment_Digit_Blinker_n_173,
      \r_BCD_Num_reg[30]_31\(0) => U_Seven_Segment_Digit_Blinker_n_174,
      \r_BCD_Num_reg[30]_32\(3) => U_Seven_Segment_Digit_Blinker_n_175,
      \r_BCD_Num_reg[30]_32\(2) => U_Seven_Segment_Digit_Blinker_n_176,
      \r_BCD_Num_reg[30]_32\(1) => U_Seven_Segment_Digit_Blinker_n_177,
      \r_BCD_Num_reg[30]_32\(0) => U_Seven_Segment_Digit_Blinker_n_178,
      \r_BCD_Num_reg[30]_33\(3) => U_Seven_Segment_Digit_Blinker_n_179,
      \r_BCD_Num_reg[30]_33\(2) => U_Seven_Segment_Digit_Blinker_n_180,
      \r_BCD_Num_reg[30]_33\(1) => U_Seven_Segment_Digit_Blinker_n_181,
      \r_BCD_Num_reg[30]_33\(0) => U_Seven_Segment_Digit_Blinker_n_182,
      \r_BCD_Num_reg[30]_4\(1) => \^r_bcd_num_reg[30]_2\,
      \r_BCD_Num_reg[30]_4\(0) => U_Seven_Segment_Digit_Blinker_n_16,
      \r_BCD_Num_reg[30]_5\(1) => U_Seven_Segment_Digit_Blinker_n_17,
      \r_BCD_Num_reg[30]_5\(0) => U_Seven_Segment_Digit_Blinker_n_18,
      \r_BCD_Num_reg[30]_6\(0) => U_Seven_Segment_Digit_Blinker_n_19,
      \r_BCD_Num_reg[30]_7\(2) => U_Seven_Segment_Digit_Blinker_n_20,
      \r_BCD_Num_reg[30]_7\(1) => U_Seven_Segment_Digit_Blinker_n_21,
      \r_BCD_Num_reg[30]_7\(0) => U_Seven_Segment_Digit_Blinker_n_22,
      \r_BCD_Num_reg[30]_8\(2) => U_Seven_Segment_Digit_Blinker_n_23,
      \r_BCD_Num_reg[30]_8\(1) => U_Seven_Segment_Digit_Blinker_n_24,
      \r_BCD_Num_reg[30]_8\(0) => U_Seven_Segment_Digit_Blinker_n_25,
      \r_BCD_Num_reg[30]_9\(3) => U_Seven_Segment_Digit_Blinker_n_26,
      \r_BCD_Num_reg[30]_9\(2) => U_Seven_Segment_Digit_Blinker_n_27,
      \r_BCD_Num_reg[30]_9\(1) => U_Seven_Segment_Digit_Blinker_n_28,
      \r_BCD_Num_reg[30]_9\(0) => U_Seven_Segment_Digit_Blinker_n_29,
      \r_BCD_Num_reg[31]_0\(3) => U_Seven_Segment_Digit_Blinker_n_47,
      \r_BCD_Num_reg[31]_0\(2) => U_Seven_Segment_Digit_Blinker_n_48,
      \r_BCD_Num_reg[31]_0\(1) => U_Seven_Segment_Digit_Blinker_n_49,
      \r_BCD_Num_reg[31]_0\(0) => U_Seven_Segment_Digit_Blinker_n_50,
      \r_BCD_Num_reg[31]_1\(3) => U_Seven_Segment_Digit_Blinker_n_51,
      \r_BCD_Num_reg[31]_1\(2) => U_Seven_Segment_Digit_Blinker_n_52,
      \r_BCD_Num_reg[31]_1\(1) => U_Seven_Segment_Digit_Blinker_n_53,
      \r_BCD_Num_reg[31]_1\(0) => U_Seven_Segment_Digit_Blinker_n_54,
      \r_BCD_Num_reg[31]_10\(3) => U_Seven_Segment_Digit_Blinker_n_114,
      \r_BCD_Num_reg[31]_10\(2) => U_Seven_Segment_Digit_Blinker_n_115,
      \r_BCD_Num_reg[31]_10\(1) => U_Seven_Segment_Digit_Blinker_n_116,
      \r_BCD_Num_reg[31]_10\(0) => U_Seven_Segment_Digit_Blinker_n_117,
      \r_BCD_Num_reg[31]_11\(3) => U_Seven_Segment_Digit_Blinker_n_183,
      \r_BCD_Num_reg[31]_11\(2) => U_Seven_Segment_Digit_Blinker_n_184,
      \r_BCD_Num_reg[31]_11\(1) => U_Seven_Segment_Digit_Blinker_n_185,
      \r_BCD_Num_reg[31]_11\(0) => U_Seven_Segment_Digit_Blinker_n_186,
      \r_BCD_Num_reg[31]_12\(3) => U_Seven_Segment_Digit_Blinker_n_187,
      \r_BCD_Num_reg[31]_12\(2) => U_Seven_Segment_Digit_Blinker_n_188,
      \r_BCD_Num_reg[31]_12\(1) => U_Seven_Segment_Digit_Blinker_n_189,
      \r_BCD_Num_reg[31]_12\(0) => U_Seven_Segment_Digit_Blinker_n_190,
      \r_BCD_Num_reg[31]_13\(3) => U_Seven_Segment_Digit_Blinker_n_220,
      \r_BCD_Num_reg[31]_13\(2) => U_Seven_Segment_Digit_Blinker_n_221,
      \r_BCD_Num_reg[31]_13\(1) => U_Seven_Segment_Digit_Blinker_n_222,
      \r_BCD_Num_reg[31]_13\(0) => U_Seven_Segment_Digit_Blinker_n_223,
      \r_BCD_Num_reg[31]_14\(3) => U_Seven_Segment_Digit_Blinker_n_224,
      \r_BCD_Num_reg[31]_14\(2) => U_Seven_Segment_Digit_Blinker_n_225,
      \r_BCD_Num_reg[31]_14\(1) => U_Seven_Segment_Digit_Blinker_n_226,
      \r_BCD_Num_reg[31]_14\(0) => U_Seven_Segment_Digit_Blinker_n_227,
      \r_BCD_Num_reg[31]_15\(3) => U_Seven_Segment_Digit_Blinker_n_228,
      \r_BCD_Num_reg[31]_15\(2) => U_Seven_Segment_Digit_Blinker_n_229,
      \r_BCD_Num_reg[31]_15\(1) => U_Seven_Segment_Digit_Blinker_n_230,
      \r_BCD_Num_reg[31]_15\(0) => U_Seven_Segment_Digit_Blinker_n_231,
      \r_BCD_Num_reg[31]_16\(3) => U_Seven_Segment_Digit_Blinker_n_232,
      \r_BCD_Num_reg[31]_16\(2) => U_Seven_Segment_Digit_Blinker_n_233,
      \r_BCD_Num_reg[31]_16\(1) => U_Seven_Segment_Digit_Blinker_n_234,
      \r_BCD_Num_reg[31]_16\(0) => U_Seven_Segment_Digit_Blinker_n_235,
      \r_BCD_Num_reg[31]_17\(3) => U_Seven_Segment_Digit_Blinker_n_236,
      \r_BCD_Num_reg[31]_17\(2) => U_Seven_Segment_Digit_Blinker_n_237,
      \r_BCD_Num_reg[31]_17\(1) => U_Seven_Segment_Digit_Blinker_n_238,
      \r_BCD_Num_reg[31]_17\(0) => U_Seven_Segment_Digit_Blinker_n_239,
      \r_BCD_Num_reg[31]_18\(3) => U_Seven_Segment_Digit_Blinker_n_240,
      \r_BCD_Num_reg[31]_18\(2) => U_Seven_Segment_Digit_Blinker_n_241,
      \r_BCD_Num_reg[31]_18\(1) => U_Seven_Segment_Digit_Blinker_n_242,
      \r_BCD_Num_reg[31]_18\(0) => U_Seven_Segment_Digit_Blinker_n_243,
      \r_BCD_Num_reg[31]_19\(3) => U_Seven_Segment_Digit_Blinker_n_244,
      \r_BCD_Num_reg[31]_19\(2) => U_Seven_Segment_Digit_Blinker_n_245,
      \r_BCD_Num_reg[31]_19\(1) => U_Seven_Segment_Digit_Blinker_n_246,
      \r_BCD_Num_reg[31]_19\(0) => U_Seven_Segment_Digit_Blinker_n_247,
      \r_BCD_Num_reg[31]_2\(3) => U_Seven_Segment_Digit_Blinker_n_84,
      \r_BCD_Num_reg[31]_2\(2) => U_Seven_Segment_Digit_Blinker_n_85,
      \r_BCD_Num_reg[31]_2\(1) => U_Seven_Segment_Digit_Blinker_n_86,
      \r_BCD_Num_reg[31]_2\(0) => U_Seven_Segment_Digit_Blinker_n_87,
      \r_BCD_Num_reg[31]_20\(1) => U_Seven_Segment_Digit_Blinker_n_248,
      \r_BCD_Num_reg[31]_20\(0) => U_Seven_Segment_Digit_Blinker_n_249,
      \r_BCD_Num_reg[31]_21\(3) => U_Seven_Segment_Digit_Blinker_n_250,
      \r_BCD_Num_reg[31]_21\(2) => U_Seven_Segment_Digit_Blinker_n_251,
      \r_BCD_Num_reg[31]_21\(1) => U_Seven_Segment_Digit_Blinker_n_252,
      \r_BCD_Num_reg[31]_21\(0) => U_Seven_Segment_Digit_Blinker_n_253,
      \r_BCD_Num_reg[31]_3\(3) => U_Seven_Segment_Digit_Blinker_n_88,
      \r_BCD_Num_reg[31]_3\(2) => U_Seven_Segment_Digit_Blinker_n_89,
      \r_BCD_Num_reg[31]_3\(1) => U_Seven_Segment_Digit_Blinker_n_90,
      \r_BCD_Num_reg[31]_3\(0) => U_Seven_Segment_Digit_Blinker_n_91,
      \r_BCD_Num_reg[31]_4\(3) => U_Seven_Segment_Digit_Blinker_n_92,
      \r_BCD_Num_reg[31]_4\(2) => U_Seven_Segment_Digit_Blinker_n_93,
      \r_BCD_Num_reg[31]_4\(1) => U_Seven_Segment_Digit_Blinker_n_94,
      \r_BCD_Num_reg[31]_4\(0) => U_Seven_Segment_Digit_Blinker_n_95,
      \r_BCD_Num_reg[31]_5\(3) => U_Seven_Segment_Digit_Blinker_n_96,
      \r_BCD_Num_reg[31]_5\(2) => U_Seven_Segment_Digit_Blinker_n_97,
      \r_BCD_Num_reg[31]_5\(1) => U_Seven_Segment_Digit_Blinker_n_98,
      \r_BCD_Num_reg[31]_5\(0) => U_Seven_Segment_Digit_Blinker_n_99,
      \r_BCD_Num_reg[31]_6\(3) => U_Seven_Segment_Digit_Blinker_n_100,
      \r_BCD_Num_reg[31]_6\(2) => U_Seven_Segment_Digit_Blinker_n_101,
      \r_BCD_Num_reg[31]_6\(1) => U_Seven_Segment_Digit_Blinker_n_102,
      \r_BCD_Num_reg[31]_6\(0) => U_Seven_Segment_Digit_Blinker_n_103,
      \r_BCD_Num_reg[31]_7\(3) => U_Seven_Segment_Digit_Blinker_n_104,
      \r_BCD_Num_reg[31]_7\(2) => U_Seven_Segment_Digit_Blinker_n_105,
      \r_BCD_Num_reg[31]_7\(1) => U_Seven_Segment_Digit_Blinker_n_106,
      \r_BCD_Num_reg[31]_7\(0) => U_Seven_Segment_Digit_Blinker_n_107,
      \r_BCD_Num_reg[31]_8\(3) => U_Seven_Segment_Digit_Blinker_n_108,
      \r_BCD_Num_reg[31]_8\(2) => U_Seven_Segment_Digit_Blinker_n_109,
      \r_BCD_Num_reg[31]_8\(1) => U_Seven_Segment_Digit_Blinker_n_110,
      \r_BCD_Num_reg[31]_8\(0) => U_Seven_Segment_Digit_Blinker_n_111,
      \r_BCD_Num_reg[31]_9\(1) => U_Seven_Segment_Digit_Blinker_n_112,
      \r_BCD_Num_reg[31]_9\(0) => U_Seven_Segment_Digit_Blinker_n_113,
      \r_BCD_Num_reg[6]_0\ => U_Seven_Segment_Digit_Blinker_n_280,
      \r_Count_reg[23]\(0) => U_Time_n_93,
      \r_Count_reg[23]_0\(1) => U_Time_n_116,
      \r_Count_reg[23]_0\(0) => U_Time_n_117,
      \r_Count_reg[23]_1\(3) => U_Time_n_107,
      \r_Count_reg[23]_1\(2) => U_Time_n_108,
      \r_Count_reg[23]_1\(1) => U_Time_n_109,
      \r_Count_reg[23]_1\(0) => U_Time_n_110,
      \r_Count_reg[23]_10\(3) => U_Time_n_71,
      \r_Count_reg[23]_10\(2) => U_Time_n_72,
      \r_Count_reg[23]_10\(1) => U_Time_n_73,
      \r_Count_reg[23]_10\(0) => U_Time_n_74,
      \r_Count_reg[23]_11\(1) => U_Time_n_360,
      \r_Count_reg[23]_11\(0) => U_Time_n_361,
      \r_Count_reg[23]_12\(3) => U_Time_n_355,
      \r_Count_reg[23]_12\(2) => U_Time_n_356,
      \r_Count_reg[23]_12\(1) => U_Time_n_357,
      \r_Count_reg[23]_12\(0) => U_Time_n_358,
      \r_Count_reg[23]_13\(0) => U_Time_n_124,
      \r_Count_reg[23]_14\(2) => U_Time_n_118,
      \r_Count_reg[23]_14\(1) => U_Time_n_119,
      \r_Count_reg[23]_14\(0) => U_Time_n_120,
      \r_Count_reg[23]_15\(0) => \^r_bcd_num_reg[30]_0\(0),
      \r_Count_reg[23]_16\(0) => \^r_bcd_num_reg[30]_1\(0),
      \r_Count_reg[23]_17\(3) => U_Time_n_125,
      \r_Count_reg[23]_17\(2) => U_Time_n_126,
      \r_Count_reg[23]_17\(1) => U_Time_n_127,
      \r_Count_reg[23]_17\(0) => U_Time_n_128,
      \r_Count_reg[23]_18\(3) => U_Time_n_299,
      \r_Count_reg[23]_18\(2) => U_Time_n_300,
      \r_Count_reg[23]_18\(1) => U_Time_n_301,
      \r_Count_reg[23]_18\(0) => U_Time_n_302,
      \r_Count_reg[23]_19\(3) => U_Time_n_303,
      \r_Count_reg[23]_19\(2) => U_Time_n_304,
      \r_Count_reg[23]_19\(1) => U_Time_n_305,
      \r_Count_reg[23]_19\(0) => U_Time_n_306,
      \r_Count_reg[23]_2\(2) => U_Time_n_234,
      \r_Count_reg[23]_2\(1) => U_Time_n_235,
      \r_Count_reg[23]_2\(0) => U_Time_n_236,
      \r_Count_reg[23]_20\(3) => U_Time_n_307,
      \r_Count_reg[23]_20\(2) => U_Time_n_308,
      \r_Count_reg[23]_20\(1) => U_Time_n_309,
      \r_Count_reg[23]_20\(0) => U_Time_n_310,
      \r_Count_reg[23]_21\(3) => U_Time_n_311,
      \r_Count_reg[23]_21\(2) => U_Time_n_312,
      \r_Count_reg[23]_21\(1) => U_Time_n_313,
      \r_Count_reg[23]_21\(0) => U_Time_n_314,
      \r_Count_reg[23]_22\(3) => U_Time_n_315,
      \r_Count_reg[23]_22\(2) => U_Time_n_316,
      \r_Count_reg[23]_22\(1) => U_Time_n_317,
      \r_Count_reg[23]_22\(0) => U_Time_n_318,
      \r_Count_reg[23]_23\(1) => U_Time_n_319,
      \r_Count_reg[23]_23\(0) => U_Time_n_320,
      \r_Count_reg[23]_24\(0) => U_Time_n_243,
      \r_Count_reg[23]_25\(1) => U_Time_n_177,
      \r_Count_reg[23]_25\(0) => U_Time_n_178,
      \r_Count_reg[23]_26\(0) => U_Time_n_179,
      \r_Count_reg[23]_27\(2) => U_Time_n_248,
      \r_Count_reg[23]_27\(1) => U_Time_n_249,
      \r_Count_reg[23]_27\(0) => U_Time_n_250,
      \r_Count_reg[23]_28\(3) => U_Time_n_251,
      \r_Count_reg[23]_28\(2) => U_Time_n_252,
      \r_Count_reg[23]_28\(1) => U_Time_n_253,
      \r_Count_reg[23]_28\(0) => U_Time_n_254,
      \r_Count_reg[23]_29\(0) => U_Time_n_274,
      \r_Count_reg[23]_3\(0) => U_Time_n_237,
      \r_Count_reg[23]_30\(0) => U_Time_n_261,
      \r_Count_reg[23]_31\(2) => U_Time_n_181,
      \r_Count_reg[23]_31\(1) => U_Time_n_182,
      \r_Count_reg[23]_31\(0) => U_Time_n_183,
      \r_Count_reg[23]_32\(0) => U_Time_n_184,
      \r_Count_reg[23]_33\(2) => U_Time_n_185,
      \r_Count_reg[23]_33\(1) => U_Time_n_186,
      \r_Count_reg[23]_33\(0) => U_Time_n_187,
      \r_Count_reg[23]_34\(0) => \^r_bcd_num_reg[31]_1\(0),
      \r_Count_reg[23]_35\(3) => U_Time_n_266,
      \r_Count_reg[23]_35\(2) => U_Time_n_267,
      \r_Count_reg[23]_35\(1) => U_Time_n_268,
      \r_Count_reg[23]_35\(0) => U_Time_n_269,
      \r_Count_reg[23]_36\(3) => U_Time_n_275,
      \r_Count_reg[23]_36\(2) => U_Time_n_276,
      \r_Count_reg[23]_36\(1) => U_Time_n_277,
      \r_Count_reg[23]_36\(0) => U_Time_n_278,
      \r_Count_reg[23]_37\(3) => \^r_bcd_num_reg[31]_3\(0),
      \r_Count_reg[23]_37\(2) => U_Time_n_280,
      \r_Count_reg[23]_37\(1) => U_Time_n_281,
      \r_Count_reg[23]_37\(0) => U_Time_n_282,
      \r_Count_reg[23]_38\(0) => \^r_bcd_num_reg[31]_2\(0),
      \r_Count_reg[23]_39\(0) => U_Alarm_Time_n_80,
      \r_Count_reg[23]_4\(2) => U_Time_n_121,
      \r_Count_reg[23]_4\(1) => U_Time_n_122,
      \r_Count_reg[23]_4\(0) => U_Time_n_123,
      \r_Count_reg[23]_40\(3) => U_Alarm_Time_n_82,
      \r_Count_reg[23]_40\(2) => U_Alarm_Time_n_83,
      \r_Count_reg[23]_40\(1) => U_Alarm_Time_n_84,
      \r_Count_reg[23]_40\(0) => U_Alarm_Time_n_85,
      \r_Count_reg[23]_41\(1) => U_Alarm_Time_n_100,
      \r_Count_reg[23]_41\(0) => U_Alarm_Time_n_101,
      \r_Count_reg[23]_42\(3) => U_Alarm_Time_n_91,
      \r_Count_reg[23]_42\(2) => U_Alarm_Time_n_92,
      \r_Count_reg[23]_42\(1) => U_Alarm_Time_n_93,
      \r_Count_reg[23]_42\(0) => U_Alarm_Time_n_94,
      \r_Count_reg[23]_43\(2) => U_Alarm_Time_n_206,
      \r_Count_reg[23]_43\(1) => U_Alarm_Time_n_207,
      \r_Count_reg[23]_43\(0) => U_Alarm_Time_n_208,
      \r_Count_reg[23]_44\(0) => U_Alarm_Time_n_209,
      \r_Count_reg[23]_45\(2) => U_Alarm_Time_n_105,
      \r_Count_reg[23]_45\(1) => U_Alarm_Time_n_106,
      \r_Count_reg[23]_45\(0) => U_Alarm_Time_n_107,
      \r_Count_reg[23]_46\(2) => U_Alarm_Time_n_218,
      \r_Count_reg[23]_46\(1) => U_Alarm_Time_n_219,
      \r_Count_reg[23]_46\(0) => U_Alarm_Time_n_220,
      \r_Count_reg[23]_47\(2) => U_Alarm_Time_n_210,
      \r_Count_reg[23]_47\(1) => U_Alarm_Time_n_211,
      \r_Count_reg[23]_47\(0) => U_Alarm_Time_n_212,
      \r_Count_reg[23]_48\(2) => U_Alarm_Time_n_255,
      \r_Count_reg[23]_48\(1) => U_Alarm_Time_n_256,
      \r_Count_reg[23]_48\(0) => U_Alarm_Time_n_257,
      \r_Count_reg[23]_49\(2) => U_Alarm_Time_n_239,
      \r_Count_reg[23]_49\(1) => U_Alarm_Time_n_240,
      \r_Count_reg[23]_49\(0) => U_Alarm_Time_n_241,
      \r_Count_reg[23]_5\(2) => U_Time_n_147,
      \r_Count_reg[23]_5\(1) => U_Time_n_148,
      \r_Count_reg[23]_5\(0) => U_Time_n_149,
      \r_Count_reg[23]_50\(0) => U_Alarm_Time_n_64,
      \r_Count_reg[23]_51\(3) => U_Alarm_Time_n_60,
      \r_Count_reg[23]_51\(2) => U_Alarm_Time_n_61,
      \r_Count_reg[23]_51\(1) => U_Alarm_Time_n_62,
      \r_Count_reg[23]_51\(0) => U_Alarm_Time_n_63,
      \r_Count_reg[23]_52\(1) => U_Alarm_Time_n_344,
      \r_Count_reg[23]_52\(0) => U_Alarm_Time_n_345,
      \r_Count_reg[23]_53\(3) => U_Alarm_Time_n_339,
      \r_Count_reg[23]_53\(2) => U_Alarm_Time_n_340,
      \r_Count_reg[23]_53\(1) => U_Alarm_Time_n_341,
      \r_Count_reg[23]_53\(0) => U_Alarm_Time_n_342,
      \r_Count_reg[23]_54\(0) => U_Alarm_Time_n_108,
      \r_Count_reg[23]_55\(2) => U_Alarm_Time_n_102,
      \r_Count_reg[23]_55\(1) => U_Alarm_Time_n_103,
      \r_Count_reg[23]_55\(0) => U_Alarm_Time_n_104,
      \r_Count_reg[23]_56\(0) => \^r_bcd_num_reg[30]_3\(0),
      \r_Count_reg[23]_57\(0) => \^r_bcd_num_reg[30]_4\(0),
      \r_Count_reg[23]_58\(0) => \^r_bcd_num_reg[30]_5\(0),
      \r_Count_reg[23]_59\(3) => U_Alarm_Time_n_109,
      \r_Count_reg[23]_59\(2) => U_Alarm_Time_n_110,
      \r_Count_reg[23]_59\(1) => U_Alarm_Time_n_111,
      \r_Count_reg[23]_59\(0) => U_Alarm_Time_n_112,
      \r_Count_reg[23]_6\(2) => U_Time_n_144,
      \r_Count_reg[23]_6\(1) => U_Time_n_145,
      \r_Count_reg[23]_6\(0) => U_Time_n_146,
      \r_Count_reg[23]_60\(3) => U_Alarm_Time_n_283,
      \r_Count_reg[23]_60\(2) => U_Alarm_Time_n_284,
      \r_Count_reg[23]_60\(1) => U_Alarm_Time_n_285,
      \r_Count_reg[23]_60\(0) => U_Alarm_Time_n_286,
      \r_Count_reg[23]_61\(3) => U_Alarm_Time_n_287,
      \r_Count_reg[23]_61\(2) => U_Alarm_Time_n_288,
      \r_Count_reg[23]_61\(1) => U_Alarm_Time_n_289,
      \r_Count_reg[23]_61\(0) => U_Alarm_Time_n_290,
      \r_Count_reg[23]_62\(3) => U_Alarm_Time_n_291,
      \r_Count_reg[23]_62\(2) => U_Alarm_Time_n_292,
      \r_Count_reg[23]_62\(1) => U_Alarm_Time_n_293,
      \r_Count_reg[23]_62\(0) => U_Alarm_Time_n_294,
      \r_Count_reg[23]_63\(3) => U_Alarm_Time_n_295,
      \r_Count_reg[23]_63\(2) => U_Alarm_Time_n_296,
      \r_Count_reg[23]_63\(1) => U_Alarm_Time_n_297,
      \r_Count_reg[23]_63\(0) => U_Alarm_Time_n_298,
      \r_Count_reg[23]_64\(3) => U_Alarm_Time_n_299,
      \r_Count_reg[23]_64\(2) => U_Alarm_Time_n_300,
      \r_Count_reg[23]_64\(1) => U_Alarm_Time_n_301,
      \r_Count_reg[23]_64\(0) => U_Alarm_Time_n_302,
      \r_Count_reg[23]_65\(1) => U_Alarm_Time_n_303,
      \r_Count_reg[23]_65\(0) => U_Alarm_Time_n_304,
      \r_Count_reg[23]_66\(0) => U_Alarm_Time_n_221,
      \r_Count_reg[23]_67\(1) => U_Alarm_Time_n_142,
      \r_Count_reg[23]_67\(0) => U_Alarm_Time_n_143,
      \r_Count_reg[23]_68\(0) => U_Alarm_Time_n_144,
      \r_Count_reg[23]_69\(2) => U_Alarm_Time_n_226,
      \r_Count_reg[23]_69\(1) => U_Alarm_Time_n_227,
      \r_Count_reg[23]_69\(0) => U_Alarm_Time_n_228,
      \r_Count_reg[23]_7\(2) => U_Time_n_155,
      \r_Count_reg[23]_7\(1) => U_Time_n_156,
      \r_Count_reg[23]_7\(0) => U_Time_n_157,
      \r_Count_reg[23]_70\(3) => U_Alarm_Time_n_229,
      \r_Count_reg[23]_70\(2) => U_Alarm_Time_n_230,
      \r_Count_reg[23]_70\(1) => U_Alarm_Time_n_231,
      \r_Count_reg[23]_70\(0) => U_Alarm_Time_n_232,
      \r_Count_reg[23]_71\(0) => U_Alarm_Time_n_258,
      \r_Count_reg[23]_72\(0) => U_Alarm_Time_n_242,
      \r_Count_reg[23]_73\(2) => U_Alarm_Time_n_146,
      \r_Count_reg[23]_73\(1) => U_Alarm_Time_n_147,
      \r_Count_reg[23]_73\(0) => U_Alarm_Time_n_148,
      \r_Count_reg[23]_74\(0) => U_Alarm_Time_n_149,
      \r_Count_reg[23]_75\(2) => U_Alarm_Time_n_150,
      \r_Count_reg[23]_75\(1) => U_Alarm_Time_n_151,
      \r_Count_reg[23]_75\(0) => U_Alarm_Time_n_152,
      \r_Count_reg[23]_76\(0) => \^r_bcd_num_reg[31]_32\(0),
      \r_Count_reg[23]_77\(3) => U_Alarm_Time_n_247,
      \r_Count_reg[23]_77\(2) => U_Alarm_Time_n_248,
      \r_Count_reg[23]_77\(1) => U_Alarm_Time_n_249,
      \r_Count_reg[23]_77\(0) => U_Alarm_Time_n_250,
      \r_Count_reg[23]_78\(3) => U_Alarm_Time_n_259,
      \r_Count_reg[23]_78\(2) => U_Alarm_Time_n_260,
      \r_Count_reg[23]_78\(1) => U_Alarm_Time_n_261,
      \r_Count_reg[23]_78\(0) => U_Alarm_Time_n_262,
      \r_Count_reg[23]_79\(3) => \^r_bcd_num_reg[31]_34\(0),
      \r_Count_reg[23]_79\(2) => U_Alarm_Time_n_264,
      \r_Count_reg[23]_79\(1) => U_Alarm_Time_n_265,
      \r_Count_reg[23]_79\(0) => U_Alarm_Time_n_266,
      \r_Count_reg[23]_8\(2) => U_Time_n_152,
      \r_Count_reg[23]_8\(1) => U_Time_n_153,
      \r_Count_reg[23]_8\(0) => U_Time_n_154,
      \r_Count_reg[23]_80\(0) => \^r_bcd_num_reg[31]_33\(0),
      \r_Count_reg[23]_81\(3 downto 0) => \^r_bcd_num_reg[28]\(3 downto 0),
      \r_Count_reg[23]_82\(0) => \^r_bcd_num_reg[24]_8\(0),
      \r_Count_reg[23]_83\(0) => \^r_bcd_num_reg[24]\(0),
      \r_Count_reg[23]_84\(3 downto 0) => \^r_bcd_num_reg[21]\(3 downto 0),
      \r_Count_reg[23]_85\(0) => \^r_bcd_num_reg[21]_0\(0),
      \r_Count_reg[23]_86\(0) => \^r_bcd_num_reg[22]\(0),
      \r_Count_reg[23]_87\(3 downto 0) => \^r_bcd_num_reg[28]_0\(3 downto 0),
      \r_Count_reg[23]_88\(0) => \^r_bcd_num_reg[24]_26\(0),
      \r_Count_reg[23]_89\(0) => \^r_bcd_num_reg[24]_25\(0),
      \r_Count_reg[23]_9\(0) => U_Time_n_76,
      \r_Count_reg[23]_90\(3 downto 0) => \^r_bcd_num_reg[21]_1\(3 downto 0),
      \r_Count_reg[23]_91\(0) => \^r_bcd_num_reg[21]_2\(0),
      \r_Count_reg[23]_92\(0) => \^r_bcd_num_reg[22]_0\(0),
      \r_Count_reg[23]_93\(0) => U_Time_n_203,
      \r_Count_reg[23]_94\(0) => U_Time_n_359,
      \r_Count_reg[23]_95\(0) => U_Alarm_Time_n_168,
      \r_Count_reg[23]_96\(0) => U_Alarm_Time_n_343,
      \r_Segment_Count_reg[1]\ => U_Seven_Segment_Display_Driver_n_3,
      \r_Segment_Count_reg[2]\ => U_Seven_Segment_Display_Driver_n_2,
      \r_Segment_Count_reg[31]\(0) => U_Seven_Segment_Display_Driver_n_0,
      \slv_reg3_reg[1]\(1 downto 0) => Q(1 downto 0),
      \slv_reg3_reg[1]_0\(31) => U_Rotary_Encoder_n_37,
      \slv_reg3_reg[1]_0\(30) => U_Rotary_Encoder_n_38,
      \slv_reg3_reg[1]_0\(29) => U_Rotary_Encoder_n_39,
      \slv_reg3_reg[1]_0\(28) => U_Alarm_Time_n_352,
      \slv_reg3_reg[1]_0\(27) => U_Rotary_Encoder_n_40,
      \slv_reg3_reg[1]_0\(26) => U_Rotary_Encoder_n_41,
      \slv_reg3_reg[1]_0\(25) => U_Rotary_Encoder_n_42,
      \slv_reg3_reg[1]_0\(24) => U_Time_n_375,
      \slv_reg3_reg[1]_0\(23) => U_Rotary_Encoder_n_43,
      \slv_reg3_reg[1]_0\(22) => U_Rotary_Encoder_n_44,
      \slv_reg3_reg[1]_0\(21) => U_Alarm_Time_n_353,
      \slv_reg3_reg[1]_0\(20) => U_Alarm_Time_n_354,
      \slv_reg3_reg[1]_0\(19) => U_Rotary_Encoder_n_45,
      \slv_reg3_reg[1]_0\(18) => U_Rotary_Encoder_n_46,
      \slv_reg3_reg[1]_0\(17) => U_Rotary_Encoder_n_47,
      \slv_reg3_reg[1]_0\(16) => U_Alarm_Time_n_355,
      \slv_reg3_reg[1]_0\(15) => U_Rotary_Encoder_n_48,
      \slv_reg3_reg[1]_0\(14) => U_Rotary_Encoder_n_49,
      \slv_reg3_reg[1]_0\(13) => U_Rotary_Encoder_n_50,
      \slv_reg3_reg[1]_0\(12) => U_Alarm_Time_n_356,
      \slv_reg3_reg[1]_0\(11) => U_Rotary_Encoder_n_51,
      \slv_reg3_reg[1]_0\(10) => U_Time_n_376,
      \slv_reg3_reg[1]_0\(9) => U_Alarm_Time_n_357,
      \slv_reg3_reg[1]_0\(8) => U_Alarm_Time_n_358,
      \slv_reg3_reg[1]_0\(7) => U_Rotary_Encoder_n_52,
      \slv_reg3_reg[1]_0\(6) => U_Time_n_377,
      \slv_reg3_reg[1]_0\(5) => U_Rotary_Encoder_n_53,
      \slv_reg3_reg[1]_0\(4) => U_Alarm_Time_n_359,
      \slv_reg3_reg[1]_0\(3) => U_Rotary_Encoder_n_54,
      \slv_reg3_reg[1]_0\(2) => U_Rotary_Encoder_n_55,
      \slv_reg3_reg[1]_0\(1) => U_Alarm_Time_n_360,
      \slv_reg3_reg[1]_0\(0) => U_Alarm_Time_n_361,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Seven_Segment_Display_Driver: entity work.Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver
     port map (
      D(3) => U_Seven_Segment_Digit_Blinker_n_276,
      D(2) => U_Seven_Segment_Digit_Blinker_n_277,
      D(1) => U_Seven_Segment_Digit_Blinker_n_278,
      D(0) => U_Seven_Segment_Digit_Blinker_n_279,
      Q(0) => U_Seven_Segment_Display_Driver_n_1,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      \r_BCD_Num_Sel_reg[0]\(0) => U_Seven_Segment_Display_Driver_n_0,
      \r_Segment_Count_reg[4]\ => U_Seven_Segment_Display_Driver_n_2,
      \r_Segment_Count_reg[4]_0\ => U_Seven_Segment_Display_Driver_n_3,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Time: entity work.Alarm_Clock_Alarm_Clock_0_1_Time_17
     port map (
      CO(0) => U_Time_n_18,
      DI(1) => U_Seven_Segment_Digit_Blinker_n_0,
      DI(0) => U_Seven_Segment_Digit_Blinker_n_1,
      O(3) => U_Master_Controller_n_11,
      O(2) => U_Master_Controller_n_12,
      O(1) => U_Master_Controller_n_13,
      O(0) => U_Master_Controller_n_14,
      Q(0) => Q(1),
      S(1) => U_Seven_Segment_Digit_Blinker_n_9,
      S(0) => U_Seven_Segment_Digit_Blinker_n_10,
      i_Change_Alarm => i_Change_Alarm,
      o_PM => o_PM,
      p_1_out0(3 downto 0) => \U_Time_Counter/p_1_out0_9\(5 downto 2),
      r_Alarm_State_reg(3) => U_Time_n_367,
      r_Alarm_State_reg(2) => U_Time_n_368,
      r_Alarm_State_reg(1) => U_Time_n_369,
      r_Alarm_State_reg(0) => U_Time_n_370,
      r_Alarm_State_reg_0(3) => U_Time_n_371,
      r_Alarm_State_reg_0(2) => U_Time_n_372,
      r_Alarm_State_reg_0(1) => U_Time_n_373,
      r_Alarm_State_reg_0(0) => U_Time_n_374,
      r_Alarm_State_reg_1(1) => U_Time_n_378,
      r_Alarm_State_reg_1(0) => U_Time_n_379,
      \r_BCD_Num_reg[10]\(2 downto 0) => \^r_bcd_num_reg[10]\(2 downto 0),
      \r_BCD_Num_reg[10]_0\(0) => w_Seconds(1),
      \r_BCD_Num_reg[10]_1\(2 downto 0) => \r_BCD_Num_reg[10]_0\(2 downto 0),
      \r_BCD_Num_reg[13]\(3) => U_Time_n_71,
      \r_BCD_Num_reg[13]\(2) => U_Time_n_72,
      \r_BCD_Num_reg[13]\(1) => U_Time_n_73,
      \r_BCD_Num_reg[13]\(0) => U_Time_n_74,
      \r_BCD_Num_reg[13]_0\(0) => U_Time_n_76,
      \r_BCD_Num_reg[13]_1\(3) => U_Time_n_355,
      \r_BCD_Num_reg[13]_1\(2) => U_Time_n_356,
      \r_BCD_Num_reg[13]_1\(1) => U_Time_n_357,
      \r_BCD_Num_reg[13]_1\(0) => U_Time_n_358,
      \r_BCD_Num_reg[13]_2\(0) => U_Time_n_359,
      \r_BCD_Num_reg[13]_3\(1) => U_Time_n_360,
      \r_BCD_Num_reg[13]_3\(0) => U_Time_n_361,
      \r_BCD_Num_reg[16]\(3 downto 0) => \r_BCD_Num_reg[16]\(3 downto 0),
      \r_BCD_Num_reg[16]_0\(3 downto 0) => \r_BCD_Num_reg[16]_0\(3 downto 0),
      \r_BCD_Num_reg[16]_1\(3 downto 0) => \r_BCD_Num_reg[16]_1\(3 downto 0),
      \r_BCD_Num_reg[16]_2\(0) => U_Time_n_93,
      \r_BCD_Num_reg[16]_3\ => U_Time_n_96,
      \r_BCD_Num_reg[16]_4\(3) => U_Time_n_107,
      \r_BCD_Num_reg[16]_4\(2) => U_Time_n_108,
      \r_BCD_Num_reg[16]_4\(1) => U_Time_n_109,
      \r_BCD_Num_reg[16]_4\(0) => U_Time_n_110,
      \r_BCD_Num_reg[16]_5\(0) => U_Time_n_203,
      \r_BCD_Num_reg[17]\ => U_Time_n_364,
      \r_BCD_Num_reg[20]\ => U_Time_n_95,
      \r_BCD_Num_reg[21]\ => U_Time_n_94,
      \r_BCD_Num_reg[21]_0\(3) => U_Time_n_97,
      \r_BCD_Num_reg[21]_0\(2) => U_Time_n_98,
      \r_BCD_Num_reg[21]_0\(1) => U_Time_n_99,
      \r_BCD_Num_reg[21]_0\(0) => U_Time_n_100,
      \r_BCD_Num_reg[21]_1\ => U_Time_n_101,
      \r_BCD_Num_reg[21]_2\(3 downto 0) => \^r_bcd_num_reg[21]\(3 downto 0),
      \r_BCD_Num_reg[21]_3\(1) => U_Time_n_116,
      \r_BCD_Num_reg[21]_3\(0) => U_Time_n_117,
      \r_BCD_Num_reg[21]_4\(0) => \^r_bcd_num_reg[21]_0\(0),
      \r_BCD_Num_reg[22]\(0) => \^r_bcd_num_reg[22]\(0),
      \r_BCD_Num_reg[24]\(0) => \^r_bcd_num_reg[24]\(0),
      \r_BCD_Num_reg[24]_0\(2 downto 0) => \r_BCD_Num_reg[24]_0\(2 downto 0),
      \r_BCD_Num_reg[24]_1\(3 downto 0) => \r_BCD_Num_reg[24]_1\(3 downto 0),
      \r_BCD_Num_reg[24]_10\(0) => \r_BCD_Num_reg[24]_10\(0),
      \r_BCD_Num_reg[24]_11\(0) => \r_BCD_Num_reg[24]_11\(0),
      \r_BCD_Num_reg[24]_12\(0) => \r_BCD_Num_reg[24]_12\(0),
      \r_BCD_Num_reg[24]_13\(3 downto 0) => \r_BCD_Num_reg[24]_13\(3 downto 0),
      \r_BCD_Num_reg[24]_14\(0) => \r_BCD_Num_reg[24]_14\(0),
      \r_BCD_Num_reg[24]_15\(2 downto 0) => \r_BCD_Num_reg[24]_15\(2 downto 0),
      \r_BCD_Num_reg[24]_16\(0) => \r_BCD_Num_reg[24]_16\(0),
      \r_BCD_Num_reg[24]_17\(0) => \r_BCD_Num_reg[24]_17\(0),
      \r_BCD_Num_reg[24]_18\(3 downto 0) => \r_BCD_Num_reg[24]_18\(3 downto 0),
      \r_BCD_Num_reg[24]_19\(0) => \r_BCD_Num_reg[24]_19\(0),
      \r_BCD_Num_reg[24]_2\(0) => \r_BCD_Num_reg[24]_2\(0),
      \r_BCD_Num_reg[24]_20\(3 downto 0) => \r_BCD_Num_reg[24]_20\(3 downto 0),
      \r_BCD_Num_reg[24]_21\(0) => \r_BCD_Num_reg[24]_21\(0),
      \r_BCD_Num_reg[24]_22\(3 downto 0) => \r_BCD_Num_reg[24]_22\(3 downto 0),
      \r_BCD_Num_reg[24]_23\(0) => \r_BCD_Num_reg[24]_23\(0),
      \r_BCD_Num_reg[24]_24\(2) => U_Time_n_234,
      \r_BCD_Num_reg[24]_24\(1) => U_Time_n_235,
      \r_BCD_Num_reg[24]_24\(0) => U_Time_n_236,
      \r_BCD_Num_reg[24]_25\(0) => U_Time_n_237,
      \r_BCD_Num_reg[24]_26\(0) => \r_BCD_Num_reg[24]_24\(0),
      \r_BCD_Num_reg[24]_27\(2) => U_Time_n_375,
      \r_BCD_Num_reg[24]_27\(1) => U_Time_n_376,
      \r_BCD_Num_reg[24]_27\(0) => U_Time_n_377,
      \r_BCD_Num_reg[24]_3\(0) => \r_BCD_Num_reg[24]_3\(0),
      \r_BCD_Num_reg[24]_4\(2 downto 0) => \r_BCD_Num_reg[24]_4\(2 downto 0),
      \r_BCD_Num_reg[24]_5\(2 downto 0) => \r_BCD_Num_reg[24]_5\(2 downto 0),
      \r_BCD_Num_reg[24]_6\(0) => \r_BCD_Num_reg[24]_6\(0),
      \r_BCD_Num_reg[24]_7\(2 downto 0) => \r_BCD_Num_reg[24]_7\(2 downto 0),
      \r_BCD_Num_reg[24]_8\(0) => \^r_bcd_num_reg[24]_8\(0),
      \r_BCD_Num_reg[24]_9\(0) => \r_BCD_Num_reg[24]_9\(0),
      \r_BCD_Num_reg[27]\(2) => U_Time_n_118,
      \r_BCD_Num_reg[27]\(1) => U_Time_n_119,
      \r_BCD_Num_reg[27]\(0) => U_Time_n_120,
      \r_BCD_Num_reg[27]_0\(0) => U_Time_n_124,
      \r_BCD_Num_reg[28]\(3 downto 0) => \^r_bcd_num_reg[28]\(3 downto 0),
      \r_BCD_Num_reg[30]\(2) => U_Time_n_121,
      \r_BCD_Num_reg[30]\(1) => U_Time_n_122,
      \r_BCD_Num_reg[30]\(0) => U_Time_n_123,
      \r_BCD_Num_reg[30]_0\(2) => U_Time_n_144,
      \r_BCD_Num_reg[30]_0\(1) => U_Time_n_145,
      \r_BCD_Num_reg[30]_0\(0) => U_Time_n_146,
      \r_BCD_Num_reg[30]_1\(2) => U_Time_n_147,
      \r_BCD_Num_reg[30]_1\(1) => U_Time_n_148,
      \r_BCD_Num_reg[30]_1\(0) => U_Time_n_149,
      \r_BCD_Num_reg[30]_10\(2) => U_Time_n_185,
      \r_BCD_Num_reg[30]_10\(1) => U_Time_n_186,
      \r_BCD_Num_reg[30]_10\(0) => U_Time_n_187,
      \r_BCD_Num_reg[30]_11\(0) => U_Time_n_243,
      \r_BCD_Num_reg[30]_12\(0) => \^r_bcd_num_reg[30]_0\(0),
      \r_BCD_Num_reg[30]_13\(2) => U_Time_n_248,
      \r_BCD_Num_reg[30]_13\(1) => U_Time_n_249,
      \r_BCD_Num_reg[30]_13\(0) => U_Time_n_250,
      \r_BCD_Num_reg[30]_14\(3) => U_Time_n_251,
      \r_BCD_Num_reg[30]_14\(2) => U_Time_n_252,
      \r_BCD_Num_reg[30]_14\(1) => U_Time_n_253,
      \r_BCD_Num_reg[30]_14\(0) => U_Time_n_254,
      \r_BCD_Num_reg[30]_15\(0) => U_Time_n_261,
      \r_BCD_Num_reg[30]_16\(0) => U_Time_n_274,
      \r_BCD_Num_reg[30]_2\(0) => \^r_bcd_num_reg[30]\(0),
      \r_BCD_Num_reg[30]_3\(2) => U_Time_n_152,
      \r_BCD_Num_reg[30]_3\(1) => U_Time_n_153,
      \r_BCD_Num_reg[30]_3\(0) => U_Time_n_154,
      \r_BCD_Num_reg[30]_4\(2) => U_Time_n_155,
      \r_BCD_Num_reg[30]_4\(1) => U_Time_n_156,
      \r_BCD_Num_reg[30]_4\(0) => U_Time_n_157,
      \r_BCD_Num_reg[30]_5\(0) => \^r_bcd_num_reg[30]_1\(0),
      \r_BCD_Num_reg[30]_6\(1) => U_Time_n_177,
      \r_BCD_Num_reg[30]_6\(0) => U_Time_n_178,
      \r_BCD_Num_reg[30]_7\(0) => U_Time_n_179,
      \r_BCD_Num_reg[30]_8\(2) => U_Time_n_181,
      \r_BCD_Num_reg[30]_8\(1) => U_Time_n_182,
      \r_BCD_Num_reg[30]_8\(0) => U_Time_n_183,
      \r_BCD_Num_reg[30]_9\(0) => U_Time_n_184,
      \r_BCD_Num_reg[31]\(19 downto 13) => w_Time(31 downto 25),
      \r_BCD_Num_reg[31]\(12 downto 11) => w_Time(23 downto 22),
      \r_BCD_Num_reg[31]\(10 downto 9) => w_Time(19 downto 18),
      \r_BCD_Num_reg[31]\(8 downto 4) => w_Time(15 downto 11),
      \r_BCD_Num_reg[31]\(3) => w_Time(7),
      \r_BCD_Num_reg[31]\(2 downto 0) => w_Time(4 downto 2),
      \r_BCD_Num_reg[31]_0\(3) => U_Time_n_125,
      \r_BCD_Num_reg[31]_0\(2) => U_Time_n_126,
      \r_BCD_Num_reg[31]_0\(1) => U_Time_n_127,
      \r_BCD_Num_reg[31]_0\(0) => U_Time_n_128,
      \r_BCD_Num_reg[31]_1\(0) => \r_BCD_Num_reg[31]\(0),
      \r_BCD_Num_reg[31]_10\(0) => \r_BCD_Num_reg[31]_10\(0),
      \r_BCD_Num_reg[31]_11\(1 downto 0) => \r_BCD_Num_reg[31]_11\(1 downto 0),
      \r_BCD_Num_reg[31]_12\(0) => \r_BCD_Num_reg[31]_12\(0),
      \r_BCD_Num_reg[31]_13\(0) => \r_BCD_Num_reg[31]_13\(0),
      \r_BCD_Num_reg[31]_14\(0) => \r_BCD_Num_reg[31]_14\(0),
      \r_BCD_Num_reg[31]_15\(0) => \r_BCD_Num_reg[31]_15\(0),
      \r_BCD_Num_reg[31]_16\(0) => \r_BCD_Num_reg[31]_16\(0),
      \r_BCD_Num_reg[31]_17\(0) => \r_BCD_Num_reg[31]_17\(0),
      \r_BCD_Num_reg[31]_18\(0) => \r_BCD_Num_reg[31]_18\(0),
      \r_BCD_Num_reg[31]_19\(0) => \^r_bcd_num_reg[31]_1\(0),
      \r_BCD_Num_reg[31]_2\(0) => \r_BCD_Num_reg[31]_0\(0),
      \r_BCD_Num_reg[31]_20\(1 downto 0) => \r_BCD_Num_reg[31]_19\(1 downto 0),
      \r_BCD_Num_reg[31]_21\(0) => \r_BCD_Num_reg[31]_20\(0),
      \r_BCD_Num_reg[31]_22\(3) => U_Time_n_266,
      \r_BCD_Num_reg[31]_22\(2) => U_Time_n_267,
      \r_BCD_Num_reg[31]_22\(1) => U_Time_n_268,
      \r_BCD_Num_reg[31]_22\(0) => U_Time_n_269,
      \r_BCD_Num_reg[31]_23\(0) => \r_BCD_Num_reg[31]_21\(0),
      \r_BCD_Num_reg[31]_24\(0) => \r_BCD_Num_reg[31]_22\(0),
      \r_BCD_Num_reg[31]_25\(0) => \r_BCD_Num_reg[31]_23\(0),
      \r_BCD_Num_reg[31]_26\(0) => \r_BCD_Num_reg[31]_24\(0),
      \r_BCD_Num_reg[31]_27\(3) => U_Time_n_275,
      \r_BCD_Num_reg[31]_27\(2) => U_Time_n_276,
      \r_BCD_Num_reg[31]_27\(1) => U_Time_n_277,
      \r_BCD_Num_reg[31]_27\(0) => U_Time_n_278,
      \r_BCD_Num_reg[31]_28\(3) => \^r_bcd_num_reg[31]_3\(0),
      \r_BCD_Num_reg[31]_28\(2) => U_Time_n_280,
      \r_BCD_Num_reg[31]_28\(1) => U_Time_n_281,
      \r_BCD_Num_reg[31]_28\(0) => U_Time_n_282,
      \r_BCD_Num_reg[31]_29\(3 downto 0) => \r_BCD_Num_reg[31]_25\(3 downto 0),
      \r_BCD_Num_reg[31]_3\(0) => \^r_bcd_num_reg[31]_2\(0),
      \r_BCD_Num_reg[31]_30\(3 downto 0) => \r_BCD_Num_reg[31]_26\(3 downto 0),
      \r_BCD_Num_reg[31]_31\(3 downto 0) => \r_BCD_Num_reg[31]_27\(3 downto 0),
      \r_BCD_Num_reg[31]_32\(1 downto 0) => \r_BCD_Num_reg[31]_28\(1 downto 0),
      \r_BCD_Num_reg[31]_33\(1 downto 0) => \r_BCD_Num_reg[31]_29\(1 downto 0),
      \r_BCD_Num_reg[31]_34\(3) => U_Time_n_299,
      \r_BCD_Num_reg[31]_34\(2) => U_Time_n_300,
      \r_BCD_Num_reg[31]_34\(1) => U_Time_n_301,
      \r_BCD_Num_reg[31]_34\(0) => U_Time_n_302,
      \r_BCD_Num_reg[31]_35\(3) => U_Time_n_303,
      \r_BCD_Num_reg[31]_35\(2) => U_Time_n_304,
      \r_BCD_Num_reg[31]_35\(1) => U_Time_n_305,
      \r_BCD_Num_reg[31]_35\(0) => U_Time_n_306,
      \r_BCD_Num_reg[31]_36\(3) => U_Time_n_307,
      \r_BCD_Num_reg[31]_36\(2) => U_Time_n_308,
      \r_BCD_Num_reg[31]_36\(1) => U_Time_n_309,
      \r_BCD_Num_reg[31]_36\(0) => U_Time_n_310,
      \r_BCD_Num_reg[31]_37\(3) => U_Time_n_311,
      \r_BCD_Num_reg[31]_37\(2) => U_Time_n_312,
      \r_BCD_Num_reg[31]_37\(1) => U_Time_n_313,
      \r_BCD_Num_reg[31]_37\(0) => U_Time_n_314,
      \r_BCD_Num_reg[31]_38\(3) => U_Time_n_315,
      \r_BCD_Num_reg[31]_38\(2) => U_Time_n_316,
      \r_BCD_Num_reg[31]_38\(1) => U_Time_n_317,
      \r_BCD_Num_reg[31]_38\(0) => U_Time_n_318,
      \r_BCD_Num_reg[31]_39\(1) => U_Time_n_319,
      \r_BCD_Num_reg[31]_39\(0) => U_Time_n_320,
      \r_BCD_Num_reg[31]_4\(0) => \r_BCD_Num_reg[31]_4\(0),
      \r_BCD_Num_reg[31]_5\(3 downto 0) => \r_BCD_Num_reg[31]_5\(3 downto 0),
      \r_BCD_Num_reg[31]_6\(0) => \r_BCD_Num_reg[31]_6\(0),
      \r_BCD_Num_reg[31]_7\(0) => \r_BCD_Num_reg[31]_7\(0),
      \r_BCD_Num_reg[31]_8\(0) => \r_BCD_Num_reg[31]_8\(0),
      \r_BCD_Num_reg[31]_9\(0) => \r_BCD_Num_reg[31]_9\(0),
      \r_BCD_Num_reg[5]\ => U_Time_n_365,
      \r_BCD_Num_reg[6]\(0) => \r_BCD_Num_reg[6]\(0),
      \r_BCD_Num_reg[6]_0\(0) => \r_BCD_Num_reg[6]_0\(0),
      \r_BCD_Num_reg[6]_1\(3 downto 0) => \r_BCD_Num_reg[6]_1\(3 downto 0),
      \r_BCD_Num_reg[6]_10\(2 downto 0) => \r_BCD_Num_reg[6]_10\(2 downto 0),
      \r_BCD_Num_reg[6]_2\(1 downto 0) => \r_BCD_Num_reg[6]_2\(1 downto 0),
      \r_BCD_Num_reg[6]_3\(2 downto 0) => \r_BCD_Num_reg[6]_3\(2 downto 0),
      \r_BCD_Num_reg[6]_4\(3 downto 0) => \r_BCD_Num_reg[6]_4\(3 downto 0),
      \r_BCD_Num_reg[6]_5\(2 downto 0) => \r_BCD_Num_reg[6]_5\(2 downto 0),
      \r_BCD_Num_reg[6]_6\(1 downto 0) => \r_BCD_Num_reg[6]_6\(1 downto 0),
      \r_BCD_Num_reg[6]_7\(3 downto 0) => \r_BCD_Num_reg[6]_7\(3 downto 0),
      \r_BCD_Num_reg[6]_8\(3 downto 0) => \r_BCD_Num_reg[6]_8\(3 downto 0),
      \r_BCD_Num_reg[6]_9\(3 downto 0) => \r_BCD_Num_reg[6]_9\(3 downto 0),
      \r_BCD_Num_reg[7]\(2 downto 0) => \r_BCD_Num_reg[7]\(2 downto 0),
      \r_BCD_Num_reg[8]\ => U_Time_n_81,
      \r_BCD_Num_reg[8]_0\(2 downto 0) => \r_BCD_Num_reg[8]\(2 downto 0),
      \r_BCD_Num_reg[8]_1\(1 downto 0) => \r_BCD_Num_reg[8]_0\(1 downto 0),
      \r_BCD_Num_reg[8]_2\(2 downto 0) => \r_BCD_Num_reg[8]_1\(2 downto 0),
      \r_BCD_Num_reg[8]_3\(2 downto 0) => \r_BCD_Num_reg[8]_2\(2 downto 0),
      \r_BCD_Num_reg[8]_4\(1 downto 0) => \r_BCD_Num_reg[8]_3\(1 downto 0),
      \r_BCD_Num_reg[8]_5\(3 downto 0) => \r_BCD_Num_reg[8]_4\(3 downto 0),
      \r_BCD_Num_reg[8]_6\(1 downto 0) => \r_BCD_Num_reg[8]_5\(1 downto 0),
      \r_Count_reg[0]\(0) => U_Master_Controller_n_278,
      \r_Count_reg[0]_0\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[0]_1\(0) => w_Alarm_Time_Stamp(0),
      \r_Count_reg[12]\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[15]\ => U_Time_n_43,
      \r_Count_reg[16]\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[1]\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_0\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[20]\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_0\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_1\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_3\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[22]\(0) => \U_Time_Counter/r_Count1_8\,
      \r_Count_reg[22]_0\(0) => \r_Count_reg[22]_1\(0),
      \r_Count_reg[22]_1\(3 downto 0) => \r_Count_reg[22]_2\(3 downto 0),
      \r_Count_reg[23]\(17 downto 0) => \r_Count_reg[23]\(17 downto 0),
      \r_Count_reg[23]_0\(3) => U_Seven_Segment_Digit_Blinker_n_84,
      \r_Count_reg[23]_0\(2) => U_Seven_Segment_Digit_Blinker_n_85,
      \r_Count_reg[23]_0\(1) => U_Seven_Segment_Digit_Blinker_n_86,
      \r_Count_reg[23]_0\(0) => U_Seven_Segment_Digit_Blinker_n_87,
      \r_Count_reg[23]_1\(2) => U_Seven_Segment_Digit_Blinker_n_133,
      \r_Count_reg[23]_1\(1) => U_Seven_Segment_Digit_Blinker_n_134,
      \r_Count_reg[23]_1\(0) => U_Seven_Segment_Digit_Blinker_n_135,
      \r_Count_reg[23]_10\(3) => U_Seven_Segment_Digit_Blinker_n_114,
      \r_Count_reg[23]_10\(2) => U_Seven_Segment_Digit_Blinker_n_115,
      \r_Count_reg[23]_10\(1) => U_Seven_Segment_Digit_Blinker_n_116,
      \r_Count_reg[23]_10\(0) => U_Seven_Segment_Digit_Blinker_n_117,
      \r_Count_reg[23]_100\ => U_Alarm_Time_n_348,
      \r_Count_reg[23]_101\ => U_Alarm_Time_n_81,
      \r_Count_reg[23]_102\ => U_Alarm_Time_n_28,
      \r_Count_reg[23]_103\ => U_Alarm_Time_n_349,
      \r_Count_reg[23]_11\(1) => U_Seven_Segment_Digit_Blinker_n_112,
      \r_Count_reg[23]_11\(0) => U_Seven_Segment_Digit_Blinker_n_113,
      \r_Count_reg[23]_12\(3) => U_Seven_Segment_Digit_Blinker_n_88,
      \r_Count_reg[23]_12\(2) => U_Seven_Segment_Digit_Blinker_n_89,
      \r_Count_reg[23]_12\(1) => U_Seven_Segment_Digit_Blinker_n_90,
      \r_Count_reg[23]_12\(0) => U_Seven_Segment_Digit_Blinker_n_91,
      \r_Count_reg[23]_13\(3) => U_Seven_Segment_Digit_Blinker_n_92,
      \r_Count_reg[23]_13\(2) => U_Seven_Segment_Digit_Blinker_n_93,
      \r_Count_reg[23]_13\(1) => U_Seven_Segment_Digit_Blinker_n_94,
      \r_Count_reg[23]_13\(0) => U_Seven_Segment_Digit_Blinker_n_95,
      \r_Count_reg[23]_14\(3) => U_Seven_Segment_Digit_Blinker_n_96,
      \r_Count_reg[23]_14\(2) => U_Seven_Segment_Digit_Blinker_n_97,
      \r_Count_reg[23]_14\(1) => U_Seven_Segment_Digit_Blinker_n_98,
      \r_Count_reg[23]_14\(0) => U_Seven_Segment_Digit_Blinker_n_99,
      \r_Count_reg[23]_15\(3) => U_Seven_Segment_Digit_Blinker_n_100,
      \r_Count_reg[23]_15\(2) => U_Seven_Segment_Digit_Blinker_n_101,
      \r_Count_reg[23]_15\(1) => U_Seven_Segment_Digit_Blinker_n_102,
      \r_Count_reg[23]_15\(0) => U_Seven_Segment_Digit_Blinker_n_103,
      \r_Count_reg[23]_16\(3) => U_Seven_Segment_Digit_Blinker_n_104,
      \r_Count_reg[23]_16\(2) => U_Seven_Segment_Digit_Blinker_n_105,
      \r_Count_reg[23]_16\(1) => U_Seven_Segment_Digit_Blinker_n_106,
      \r_Count_reg[23]_16\(0) => U_Seven_Segment_Digit_Blinker_n_107,
      \r_Count_reg[23]_17\(3) => U_Seven_Segment_Digit_Blinker_n_108,
      \r_Count_reg[23]_17\(2) => U_Seven_Segment_Digit_Blinker_n_109,
      \r_Count_reg[23]_17\(1) => U_Seven_Segment_Digit_Blinker_n_110,
      \r_Count_reg[23]_17\(0) => U_Seven_Segment_Digit_Blinker_n_111,
      \r_Count_reg[23]_18\ => U_Seven_Segment_Digit_Blinker_n_272,
      \r_Count_reg[23]_19\ => U_Seven_Segment_Digit_Blinker_n_273,
      \r_Count_reg[23]_2\(2) => U_Seven_Segment_Digit_Blinker_n_130,
      \r_Count_reg[23]_2\(1) => U_Seven_Segment_Digit_Blinker_n_131,
      \r_Count_reg[23]_2\(0) => U_Seven_Segment_Digit_Blinker_n_132,
      \r_Count_reg[23]_20\(3) => U_Seven_Segment_Digit_Blinker_n_59,
      \r_Count_reg[23]_20\(2) => U_Seven_Segment_Digit_Blinker_n_60,
      \r_Count_reg[23]_20\(1) => U_Seven_Segment_Digit_Blinker_n_61,
      \r_Count_reg[23]_20\(0) => U_Seven_Segment_Digit_Blinker_n_62,
      \r_Count_reg[23]_21\(3) => U_Seven_Segment_Digit_Blinker_n_122,
      \r_Count_reg[23]_21\(2) => U_Seven_Segment_Digit_Blinker_n_123,
      \r_Count_reg[23]_21\(1) => U_Seven_Segment_Digit_Blinker_n_124,
      \r_Count_reg[23]_21\(0) => U_Seven_Segment_Digit_Blinker_n_125,
      \r_Count_reg[23]_22\(3) => U_Seven_Segment_Digit_Blinker_n_55,
      \r_Count_reg[23]_22\(2) => U_Seven_Segment_Digit_Blinker_n_56,
      \r_Count_reg[23]_22\(1) => U_Seven_Segment_Digit_Blinker_n_57,
      \r_Count_reg[23]_22\(0) => U_Seven_Segment_Digit_Blinker_n_58,
      \r_Count_reg[23]_23\(3) => U_Seven_Segment_Digit_Blinker_n_118,
      \r_Count_reg[23]_23\(2) => U_Seven_Segment_Digit_Blinker_n_119,
      \r_Count_reg[23]_23\(1) => U_Seven_Segment_Digit_Blinker_n_120,
      \r_Count_reg[23]_23\(0) => U_Seven_Segment_Digit_Blinker_n_121,
      \r_Count_reg[23]_24\ => \r_Count_reg[23]_23\,
      \r_Count_reg[23]_25\ => \r_Count_reg[23]_24\,
      \r_Count_reg[23]_26\(2 downto 0) => \r_Count_reg[23]_25\(2 downto 0),
      \r_Count_reg[23]_27\ => \r_Count_reg[23]_26\,
      \r_Count_reg[23]_28\ => \r_Count_reg[23]_27\,
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_28\,
      \r_Count_reg[23]_3\(3) => U_Seven_Segment_Digit_Blinker_n_126,
      \r_Count_reg[23]_3\(2) => U_Seven_Segment_Digit_Blinker_n_127,
      \r_Count_reg[23]_3\(1) => U_Seven_Segment_Digit_Blinker_n_128,
      \r_Count_reg[23]_3\(0) => U_Seven_Segment_Digit_Blinker_n_129,
      \r_Count_reg[23]_30\ => \r_Count_reg[23]_29\,
      \r_Count_reg[23]_31\(1 downto 0) => \r_Count_reg[23]_30\(1 downto 0),
      \r_Count_reg[23]_32\(1 downto 0) => \r_Count_reg[23]_31\(1 downto 0),
      \r_Count_reg[23]_33\(1) => U_Seven_Segment_Digit_Blinker_n_4,
      \r_Count_reg[23]_33\(0) => U_Seven_Segment_Digit_Blinker_n_5,
      \r_Count_reg[23]_34\(2 downto 0) => \r_Count_reg[23]_32\(2 downto 0),
      \r_Count_reg[23]_35\ => \r_Count_reg[23]_33\,
      \r_Count_reg[23]_36\ => \r_Count_reg[23]_34\,
      \r_Count_reg[23]_37\(1 downto 0) => \r_Count_reg[23]_35\(1 downto 0),
      \r_Count_reg[23]_38\(1 downto 0) => \r_Count_reg[23]_36\(1 downto 0),
      \r_Count_reg[23]_39\(0) => \r_Count_reg[23]_37\(0),
      \r_Count_reg[23]_4\(3) => U_Seven_Segment_Digit_Blinker_n_63,
      \r_Count_reg[23]_4\(2) => U_Seven_Segment_Digit_Blinker_n_64,
      \r_Count_reg[23]_4\(1) => U_Seven_Segment_Digit_Blinker_n_65,
      \r_Count_reg[23]_4\(0) => U_Seven_Segment_Digit_Blinker_n_66,
      \r_Count_reg[23]_40\(1 downto 0) => \r_Count_reg[23]_38\(1 downto 0),
      \r_Count_reg[23]_41\(1 downto 0) => \r_Count_reg[23]_39\(1 downto 0),
      \r_Count_reg[23]_42\(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      \r_Count_reg[23]_43\(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0),
      \r_Count_reg[23]_44\(2 downto 0) => \r_Count_reg[23]_42\(2 downto 0),
      \r_Count_reg[23]_45\(0) => \r_Count_reg[23]_43\(0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_47\(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0),
      \r_Count_reg[23]_48\(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0),
      \r_Count_reg[23]_49\(0) => \r_Count_reg[23]_47\(0),
      \r_Count_reg[23]_5\(3) => U_Seven_Segment_Digit_Blinker_n_70,
      \r_Count_reg[23]_5\(2) => U_Seven_Segment_Digit_Blinker_n_71,
      \r_Count_reg[23]_5\(1) => U_Seven_Segment_Digit_Blinker_n_72,
      \r_Count_reg[23]_5\(0) => U_Seven_Segment_Digit_Blinker_n_73,
      \r_Count_reg[23]_50\(0) => \r_Count_reg[23]_48\(0),
      \r_Count_reg[23]_51\(0) => \r_Count_reg[23]_49\(0),
      \r_Count_reg[23]_52\(1 downto 0) => \r_Count_reg[23]_50\(1 downto 0),
      \r_Count_reg[23]_53\(1 downto 0) => \r_Count_reg[23]_51\(1 downto 0),
      \r_Count_reg[23]_54\(3 downto 0) => \r_Count_reg[23]_52\(3 downto 0),
      \r_Count_reg[23]_55\(3 downto 0) => \r_Count_reg[23]_53\(3 downto 0),
      \r_Count_reg[23]_56\(0) => \r_Count_reg[23]_54\(0),
      \r_Count_reg[23]_57\(1) => U_Seven_Segment_Digit_Blinker_n_2,
      \r_Count_reg[23]_57\(0) => U_Seven_Segment_Digit_Blinker_n_3,
      \r_Count_reg[23]_58\(0) => U_Seven_Segment_Digit_Blinker_n_19,
      \r_Count_reg[23]_59\(2) => U_Seven_Segment_Digit_Blinker_n_20,
      \r_Count_reg[23]_59\(1) => U_Seven_Segment_Digit_Blinker_n_21,
      \r_Count_reg[23]_59\(0) => U_Seven_Segment_Digit_Blinker_n_22,
      \r_Count_reg[23]_6\(2) => U_Seven_Segment_Digit_Blinker_n_67,
      \r_Count_reg[23]_6\(1) => U_Seven_Segment_Digit_Blinker_n_68,
      \r_Count_reg[23]_6\(0) => U_Seven_Segment_Digit_Blinker_n_69,
      \r_Count_reg[23]_60\(2) => U_Seven_Segment_Digit_Blinker_n_23,
      \r_Count_reg[23]_60\(1) => U_Seven_Segment_Digit_Blinker_n_24,
      \r_Count_reg[23]_60\(0) => U_Seven_Segment_Digit_Blinker_n_25,
      \r_Count_reg[23]_61\(3) => U_Seven_Segment_Digit_Blinker_n_26,
      \r_Count_reg[23]_61\(2) => U_Seven_Segment_Digit_Blinker_n_27,
      \r_Count_reg[23]_61\(1) => U_Seven_Segment_Digit_Blinker_n_28,
      \r_Count_reg[23]_61\(0) => U_Seven_Segment_Digit_Blinker_n_29,
      \r_Count_reg[23]_62\(3) => U_Seven_Segment_Digit_Blinker_n_30,
      \r_Count_reg[23]_62\(2) => U_Seven_Segment_Digit_Blinker_n_31,
      \r_Count_reg[23]_62\(1) => U_Seven_Segment_Digit_Blinker_n_32,
      \r_Count_reg[23]_62\(0) => U_Seven_Segment_Digit_Blinker_n_33,
      \r_Count_reg[23]_63\(1) => \^r_bcd_num_reg[30]_2\,
      \r_Count_reg[23]_63\(0) => U_Seven_Segment_Digit_Blinker_n_16,
      \r_Count_reg[23]_64\(3) => U_Seven_Segment_Digit_Blinker_n_11,
      \r_Count_reg[23]_64\(2) => U_Seven_Segment_Digit_Blinker_n_12,
      \r_Count_reg[23]_64\(1) => U_Seven_Segment_Digit_Blinker_n_13,
      \r_Count_reg[23]_64\(0) => U_Seven_Segment_Digit_Blinker_n_14,
      \r_Count_reg[23]_65\(3 downto 0) => \r_Count_reg[23]_55\(3 downto 0),
      \r_Count_reg[23]_66\(3 downto 0) => \r_Count_reg[23]_56\(3 downto 0),
      \r_Count_reg[23]_67\(0) => \r_Count_reg[23]_57\(0),
      \r_Count_reg[23]_68\(3 downto 0) => \r_Count_reg[23]_58\(3 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_59\(3 downto 0),
      \r_Count_reg[23]_7\(3) => U_Seven_Segment_Digit_Blinker_n_74,
      \r_Count_reg[23]_7\(2) => U_Seven_Segment_Digit_Blinker_n_75,
      \r_Count_reg[23]_7\(1) => U_Seven_Segment_Digit_Blinker_n_76,
      \r_Count_reg[23]_7\(0) => U_Seven_Segment_Digit_Blinker_n_77,
      \r_Count_reg[23]_70\(1 downto 0) => \r_Count_reg[23]_60\(1 downto 0),
      \r_Count_reg[23]_71\(3 downto 0) => \r_Count_reg[23]_61\(3 downto 0),
      \r_Count_reg[23]_72\(1 downto 0) => \r_Count_reg[23]_62\(1 downto 0),
      \r_Count_reg[23]_73\(2 downto 0) => \r_Count_reg[23]_63\(2 downto 0),
      \r_Count_reg[23]_74\(3 downto 0) => \r_Count_reg[23]_64\(3 downto 0),
      \r_Count_reg[23]_75\ => \r_Count_reg[23]_65\,
      \r_Count_reg[23]_76\(3 downto 0) => \r_Count_reg[23]_66\(3 downto 0),
      \r_Count_reg[23]_77\(3 downto 0) => \r_Count_reg[23]_67\(3 downto 0),
      \r_Count_reg[23]_78\(1 downto 0) => \r_Count_reg[23]_68\(1 downto 0),
      \r_Count_reg[23]_79\(1) => U_Seven_Segment_Digit_Blinker_n_6,
      \r_Count_reg[23]_79\(0) => U_Seven_Segment_Digit_Blinker_n_7,
      \r_Count_reg[23]_8\(2) => U_Seven_Segment_Digit_Blinker_n_78,
      \r_Count_reg[23]_8\(1) => U_Seven_Segment_Digit_Blinker_n_79,
      \r_Count_reg[23]_8\(0) => U_Seven_Segment_Digit_Blinker_n_80,
      \r_Count_reg[23]_80\(1) => U_Seven_Segment_Digit_Blinker_n_17,
      \r_Count_reg[23]_80\(0) => U_Seven_Segment_Digit_Blinker_n_18,
      \r_Count_reg[23]_81\(0) => U_Seven_Segment_Digit_Blinker_n_34,
      \r_Count_reg[23]_82\(1) => U_Seven_Segment_Digit_Blinker_n_35,
      \r_Count_reg[23]_82\(0) => U_Seven_Segment_Digit_Blinker_n_36,
      \r_Count_reg[23]_83\(1) => U_Seven_Segment_Digit_Blinker_n_37,
      \r_Count_reg[23]_83\(0) => U_Seven_Segment_Digit_Blinker_n_38,
      \r_Count_reg[23]_84\(3) => U_Seven_Segment_Digit_Blinker_n_39,
      \r_Count_reg[23]_84\(2) => U_Seven_Segment_Digit_Blinker_n_40,
      \r_Count_reg[23]_84\(1) => U_Seven_Segment_Digit_Blinker_n_41,
      \r_Count_reg[23]_84\(0) => U_Seven_Segment_Digit_Blinker_n_42,
      \r_Count_reg[23]_85\(3) => U_Seven_Segment_Digit_Blinker_n_43,
      \r_Count_reg[23]_85\(2) => U_Seven_Segment_Digit_Blinker_n_44,
      \r_Count_reg[23]_85\(1) => U_Seven_Segment_Digit_Blinker_n_45,
      \r_Count_reg[23]_85\(0) => U_Seven_Segment_Digit_Blinker_n_46,
      \r_Count_reg[23]_86\(3) => U_Seven_Segment_Digit_Blinker_n_47,
      \r_Count_reg[23]_86\(2) => U_Seven_Segment_Digit_Blinker_n_48,
      \r_Count_reg[23]_86\(1) => U_Seven_Segment_Digit_Blinker_n_49,
      \r_Count_reg[23]_86\(0) => U_Seven_Segment_Digit_Blinker_n_50,
      \r_Count_reg[23]_87\(3) => U_Seven_Segment_Digit_Blinker_n_51,
      \r_Count_reg[23]_87\(2) => U_Seven_Segment_Digit_Blinker_n_52,
      \r_Count_reg[23]_87\(1) => U_Seven_Segment_Digit_Blinker_n_53,
      \r_Count_reg[23]_87\(0) => U_Seven_Segment_Digit_Blinker_n_54,
      \r_Count_reg[23]_88\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_89\(3 downto 0) => \r_Count_reg[23]_70\(3 downto 0),
      \r_Count_reg[23]_9\ => U_Seven_Segment_Digit_Blinker_n_8,
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0),
      \r_Count_reg[23]_91\(3 downto 0) => \r_Count_reg[23]_72\(3 downto 0),
      \r_Count_reg[23]_92\(3 downto 0) => \r_Count_reg[23]_73\(3 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_94\(1 downto 0) => \r_Count_reg[23]_75\(1 downto 0),
      \r_Count_reg[23]_95\(2 downto 0) => \r_Count_reg[23]_76\(2 downto 0),
      \r_Count_reg[23]_96\(2 downto 0) => \r_Count_reg[23]_77\(2 downto 0),
      \r_Count_reg[23]_97\(0) => \r_Count_reg[23]_78\(0),
      \r_Count_reg[23]_98\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_99\(2) => U_Seven_Segment_Digit_Blinker_n_81,
      \r_Count_reg[23]_99\(1) => U_Seven_Segment_Digit_Blinker_n_82,
      \r_Count_reg[23]_99\(0) => U_Seven_Segment_Digit_Blinker_n_83,
      \r_Count_reg[2]\(0) => U_Master_Controller_n_15,
      \r_Count_reg[3]\(0) => U_Master_Controller_n_140,
      \r_Count_reg[3]_0\(1 downto 0) => \r_Count_reg[3]\(1 downto 0),
      \r_Count_reg[3]_1\(1 downto 0) => \r_Count_reg[3]_0\(1 downto 0),
      \r_Count_reg[3]_2\(2 downto 0) => \r_Count_reg[3]_1\(2 downto 0),
      \r_Count_reg[3]_3\(0) => \r_Count_reg[3]_2\(0),
      \r_Count_reg[3]_4\(3 downto 0) => \r_Count_reg[3]_3\(3 downto 0),
      \r_Count_reg[3]_5\(0) => \r_Count_reg[3]_4\(0),
      \r_Count_reg[4]\(1) => U_Master_Controller_n_8,
      \r_Count_reg[4]\(0) => U_Master_Controller_n_9,
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[5]\(1) => U_Master_Controller_n_141,
      \r_Count_reg[5]\(0) => U_Master_Controller_n_142,
      \r_Count_reg[7]\(3 downto 0) => \U_Time_Counter/r_Count2_19\(5 downto 2),
      \r_Count_reg[7]_0\(0) => U_Time_n_366,
      \r_Count_reg[8]\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_1\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Digit_Sel_reg[0]\ => U_Rotary_Encoder_n_63,
      \r_Digit_Sel_reg[1]\ => U_Rotary_Encoder_n_57,
      \r_Digit_Sel_reg[2]\ => U_Rotary_Encoder_n_60,
      r_Minutes_1st_Digit_Dec_reg(3 downto 0) => \^r_count_reg[19]\(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_0(3 downto 0) => \^r_count_reg[23]_0\(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_1(1 downto 0) => \^r_count_reg[23]_1\(1 downto 0),
      r_Prev_Signal => r_Prev_Signal,
      r_Prev_Signal_reg(0) => U_Master_Controller_n_275,
      r_Prev_Signal_reg_0 => U_Master_Controller_n_276,
      r_Seconds_1st_Digit_Inc_reg(3) => U_Master_Controller_n_64,
      r_Seconds_1st_Digit_Inc_reg(2) => U_Master_Controller_n_65,
      r_Seconds_1st_Digit_Inc_reg(1) => U_Master_Controller_n_66,
      r_Seconds_1st_Digit_Inc_reg(0) => U_Master_Controller_n_67,
      r_Seconds_1st_Digit_Inc_reg_0(3) => U_Master_Controller_n_68,
      r_Seconds_1st_Digit_Inc_reg_0(2) => U_Master_Controller_n_69,
      r_Seconds_1st_Digit_Inc_reg_0(1) => U_Master_Controller_n_70,
      r_Seconds_1st_Digit_Inc_reg_0(0) => U_Master_Controller_n_71,
      r_Seconds_1st_Digit_Inc_reg_1(3) => U_Master_Controller_n_72,
      r_Seconds_1st_Digit_Inc_reg_1(2) => U_Master_Controller_n_73,
      r_Seconds_1st_Digit_Inc_reg_1(1) => U_Master_Controller_n_74,
      r_Seconds_1st_Digit_Inc_reg_1(0) => U_Master_Controller_n_75,
      r_Seconds_1st_Digit_Inc_reg_2(0) => U_Master_Controller_n_76,
      r_Seconds_2nd_Digit_Dec_reg(2 downto 0) => \^o\(2 downto 0),
      r_Seconds_2nd_Digit_Dec_reg_0(3 downto 0) => \^r_count_reg[15]\(3 downto 0),
      r_Seconds_2nd_Digit_Inc_reg(3) => U_Master_Controller_n_60,
      r_Seconds_2nd_Digit_Inc_reg(2) => U_Master_Controller_n_61,
      r_Seconds_2nd_Digit_Inc_reg(1) => U_Master_Controller_n_62,
      r_Seconds_2nd_Digit_Inc_reg(0) => U_Master_Controller_n_63,
      \slv_reg3_reg[1]\ => U_Master_Controller_n_1,
      \slv_reg3_reg[1]_0\ => U_Seven_Segment_Digit_Blinker_n_280,
      \slv_reg3_reg[5]\(0) => U_Master_Controller_n_89,
      w_Alarm_Time(25 downto 17) => w_Alarm_Time(29 downto 21),
      w_Alarm_Time(16 downto 15) => w_Alarm_Time(19 downto 18),
      w_Alarm_Time(14 downto 4) => w_Alarm_Time(16 downto 6),
      w_Alarm_Time(3 downto 0) => w_Alarm_Time(4 downto 1),
      w_Clk_100Hz => w_Clk_100Hz,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Reset_Control => w_Reset_Control,
      w_Time_Stamp(23 downto 0) => w_Time_Stamp(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    o_AUD_PWM : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    o_Alarm_On : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_7\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[19]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_12\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[23]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[8]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[24]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_25\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_28\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_14\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_19\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_Count_reg[19]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[19]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_20\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_21\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[23]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_36\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[9]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[24]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_38\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_42\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_43\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_47\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_48\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_49\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_50\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_51\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_52\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_53\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_54\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_55\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_56\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_57\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_58\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_59\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_60\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_17\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[21]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_PM : out STD_LOGIC;
    o_Alarm_Enabled : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    i_Clk_100MHz : in STD_LOGIC;
    \r_Time_State_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Time_State_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Time_State_reg[0]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC;
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC;
    \r_Count_reg[23]_27\ : in STD_LOGIC;
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC;
    \r_Count_reg[23]_34\ : in STD_LOGIC;
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC;
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Inc_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[8]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[15]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC;
    \r_Count_reg[23]_81\ : in STD_LOGIC;
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC;
    \r_Count_reg[23]_84\ : in STD_LOGIC;
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC;
    \r_Count_reg[23]_86\ : in STD_LOGIC;
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC;
    \r_Count_reg[23]_89\ : in STD_LOGIC;
    \r_Count_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_104\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_105\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_106\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_107\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_108\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_109\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_110\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_111\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_112\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_113\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_114\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_115\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_116\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_117\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_118\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_119\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_120\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_121\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_122\ : in STD_LOGIC;
    \r_Count_reg[23]_123\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_124\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_125\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_126\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_127\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_128\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_129\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_130\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_131\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_132\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_133\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_134\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_135\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_136\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Encoder_Change_Mode : in STD_LOGIC;
    i_Encoder_A : in STD_LOGIC;
    i_Encoder_B : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_Alarm_Enable : in STD_LOGIC;
    i_Encoder_Enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI : entity is "Alarm_Clock_v2_0_S00_AXI";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^o_alarm_enabled\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal w_Hours_1st_Digit_Dec : STD_LOGIC;
  signal w_Hours_1st_Digit_Inc : STD_LOGIC;
  signal w_Hours_2nd_Digit_Dec : STD_LOGIC;
  signal w_Hours_2nd_Digit_Inc : STD_LOGIC;
  signal w_Minutes_1st_Digit_Dec : STD_LOGIC;
  signal w_Minutes_1st_Digit_Inc : STD_LOGIC;
  signal w_Minutes_2nd_Digit_Dec : STD_LOGIC;
  signal w_Minutes_2nd_Digit_Inc : STD_LOGIC;
  signal w_Seconds_1st_Digit_Dec : STD_LOGIC;
  signal w_Seconds_1st_Digit_Inc : STD_LOGIC;
  signal w_Seconds_2nd_Digit_Dec : STD_LOGIC;
  signal w_Seconds_2nd_Digit_Inc : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \axi_rdata[24]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_rdata[25]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \axi_rdata[26]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \axi_rdata[27]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_rdata[28]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair63";
begin
  o_Alarm_Enabled <= \^o_alarm_enabled\;
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
U_Alarm_Clock: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock
     port map (
      CO(0) => CO(0),
      D(23 downto 0) => reg_data_out(23 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      O(2 downto 0) => O(2 downto 0),
      Q(23) => \slv_reg3_reg_n_0_[23]\,
      Q(22) => \slv_reg3_reg_n_0_[22]\,
      Q(21) => \slv_reg3_reg_n_0_[21]\,
      Q(20) => \slv_reg3_reg_n_0_[20]\,
      Q(19) => \slv_reg3_reg_n_0_[19]\,
      Q(18) => \slv_reg3_reg_n_0_[18]\,
      Q(17) => \slv_reg3_reg_n_0_[17]\,
      Q(16) => \slv_reg3_reg_n_0_[16]\,
      Q(15) => w_Hours_2nd_Digit_Dec,
      Q(14) => w_Hours_2nd_Digit_Inc,
      Q(13) => w_Hours_1st_Digit_Dec,
      Q(12) => w_Hours_1st_Digit_Inc,
      Q(11) => w_Minutes_2nd_Digit_Dec,
      Q(10) => w_Minutes_2nd_Digit_Inc,
      Q(9) => w_Minutes_1st_Digit_Dec,
      Q(8) => w_Minutes_1st_Digit_Inc,
      Q(7) => w_Seconds_2nd_Digit_Dec,
      Q(6) => w_Seconds_2nd_Digit_Inc,
      Q(5) => w_Seconds_1st_Digit_Dec,
      Q(4) => w_Seconds_1st_Digit_Inc,
      Q(3) => p_0_in_0,
      Q(2) => p_0_in0_in,
      Q(1) => p_0_in1_in,
      Q(0) => \slv_reg3_reg_n_0_[0]\,
      S(0) => S(0),
      axi_araddr(1 downto 0) => axi_araddr(3 downto 2),
      i_Alarm_Enable => i_Alarm_Enable,
      i_Change_Alarm => i_Change_Alarm,
      i_Clk_100MHz => i_Clk_100MHz,
      i_Encoder_A => i_Encoder_A,
      i_Encoder_B => i_Encoder_B,
      i_Encoder_Change_Mode => i_Encoder_Change_Mode,
      i_Encoder_Enable => i_Encoder_Enable,
      i_Reset => i_Reset,
      o_AUD_PWM => o_AUD_PWM,
      o_Alarm_Enabled => \^o_alarm_enabled\,
      o_Alarm_On => o_Alarm_On,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      o_PM => o_PM,
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      \r_BCD_Num_reg[10]\(2 downto 0) => \r_BCD_Num_reg[10]\(2 downto 0),
      \r_BCD_Num_reg[10]_0\(2 downto 0) => \r_BCD_Num_reg[10]_0\(2 downto 0),
      \r_BCD_Num_reg[12]\(2 downto 0) => \r_BCD_Num_reg[12]\(2 downto 0),
      \r_BCD_Num_reg[13]\(3 downto 0) => \r_BCD_Num_reg[13]\(3 downto 0),
      \r_BCD_Num_reg[15]\(3 downto 0) => \r_BCD_Num_reg[15]\(3 downto 0),
      \r_BCD_Num_reg[16]\(3 downto 0) => \r_BCD_Num_reg[16]\(3 downto 0),
      \r_BCD_Num_reg[16]_0\(3 downto 0) => \r_BCD_Num_reg[16]_0\(3 downto 0),
      \r_BCD_Num_reg[16]_1\(3 downto 0) => \r_BCD_Num_reg[16]_1\(3 downto 0),
      \r_BCD_Num_reg[17]\(3 downto 0) => \r_BCD_Num_reg[17]\(3 downto 0),
      \r_BCD_Num_reg[21]\(3 downto 0) => \r_BCD_Num_reg[21]\(3 downto 0),
      \r_BCD_Num_reg[21]_0\(0) => \r_BCD_Num_reg[21]_0\(0),
      \r_BCD_Num_reg[21]_1\(3 downto 0) => \r_BCD_Num_reg[21]_1\(3 downto 0),
      \r_BCD_Num_reg[21]_2\(0) => \r_BCD_Num_reg[21]_2\(0),
      \r_BCD_Num_reg[22]\(0) => \r_BCD_Num_reg[22]\(0),
      \r_BCD_Num_reg[22]_0\(0) => \r_BCD_Num_reg[22]_0\(0),
      \r_BCD_Num_reg[24]\(0) => \r_BCD_Num_reg[24]\(0),
      \r_BCD_Num_reg[24]_0\(2 downto 0) => \r_BCD_Num_reg[24]_0\(2 downto 0),
      \r_BCD_Num_reg[24]_1\(3 downto 0) => \r_BCD_Num_reg[24]_1\(3 downto 0),
      \r_BCD_Num_reg[24]_10\(0) => \r_BCD_Num_reg[24]_10\(0),
      \r_BCD_Num_reg[24]_11\(0) => \r_BCD_Num_reg[24]_11\(0),
      \r_BCD_Num_reg[24]_12\(0) => \r_BCD_Num_reg[24]_12\(0),
      \r_BCD_Num_reg[24]_13\(3 downto 0) => \r_BCD_Num_reg[24]_13\(3 downto 0),
      \r_BCD_Num_reg[24]_14\(0) => \r_BCD_Num_reg[24]_14\(0),
      \r_BCD_Num_reg[24]_15\(2 downto 0) => \r_BCD_Num_reg[24]_15\(2 downto 0),
      \r_BCD_Num_reg[24]_16\(0) => \r_BCD_Num_reg[24]_16\(0),
      \r_BCD_Num_reg[24]_17\(0) => \r_BCD_Num_reg[24]_17\(0),
      \r_BCD_Num_reg[24]_18\(3 downto 0) => \r_BCD_Num_reg[24]_18\(3 downto 0),
      \r_BCD_Num_reg[24]_19\(0) => \r_BCD_Num_reg[24]_19\(0),
      \r_BCD_Num_reg[24]_2\(0) => \r_BCD_Num_reg[24]_2\(0),
      \r_BCD_Num_reg[24]_20\(3 downto 0) => \r_BCD_Num_reg[24]_20\(3 downto 0),
      \r_BCD_Num_reg[24]_21\(0) => \r_BCD_Num_reg[24]_21\(0),
      \r_BCD_Num_reg[24]_22\(3 downto 0) => \r_BCD_Num_reg[24]_22\(3 downto 0),
      \r_BCD_Num_reg[24]_23\(0) => \r_BCD_Num_reg[24]_23\(0),
      \r_BCD_Num_reg[24]_24\(0) => \r_BCD_Num_reg[24]_24\(0),
      \r_BCD_Num_reg[24]_25\(0) => \r_BCD_Num_reg[24]_25\(0),
      \r_BCD_Num_reg[24]_26\(0) => \r_BCD_Num_reg[24]_26\(0),
      \r_BCD_Num_reg[24]_3\(0) => \r_BCD_Num_reg[24]_3\(0),
      \r_BCD_Num_reg[24]_4\(2 downto 0) => \r_BCD_Num_reg[24]_4\(2 downto 0),
      \r_BCD_Num_reg[24]_5\(2 downto 0) => \r_BCD_Num_reg[24]_5\(2 downto 0),
      \r_BCD_Num_reg[24]_6\(0) => \r_BCD_Num_reg[24]_6\(0),
      \r_BCD_Num_reg[24]_7\(2 downto 0) => \r_BCD_Num_reg[24]_7\(2 downto 0),
      \r_BCD_Num_reg[24]_8\(0) => \r_BCD_Num_reg[24]_8\(0),
      \r_BCD_Num_reg[24]_9\(0) => \r_BCD_Num_reg[24]_9\(0),
      \r_BCD_Num_reg[27]\(0) => \r_BCD_Num_reg[27]\(0),
      \r_BCD_Num_reg[27]_0\(0) => \r_BCD_Num_reg[27]_0\(0),
      \r_BCD_Num_reg[27]_1\(2 downto 0) => \r_BCD_Num_reg[27]_1\(2 downto 0),
      \r_BCD_Num_reg[27]_10\(0) => \r_BCD_Num_reg[27]_10\(0),
      \r_BCD_Num_reg[27]_11\(3 downto 0) => \r_BCD_Num_reg[27]_11\(3 downto 0),
      \r_BCD_Num_reg[27]_12\(0) => \r_BCD_Num_reg[27]_12\(0),
      \r_BCD_Num_reg[27]_13\(2 downto 0) => \r_BCD_Num_reg[27]_13\(2 downto 0),
      \r_BCD_Num_reg[27]_14\(0) => \r_BCD_Num_reg[27]_14\(0),
      \r_BCD_Num_reg[27]_15\(0) => \r_BCD_Num_reg[27]_15\(0),
      \r_BCD_Num_reg[27]_16\(3 downto 0) => \r_BCD_Num_reg[27]_16\(3 downto 0),
      \r_BCD_Num_reg[27]_17\(0) => \r_BCD_Num_reg[27]_17\(0),
      \r_BCD_Num_reg[27]_18\(3 downto 0) => \r_BCD_Num_reg[27]_18\(3 downto 0),
      \r_BCD_Num_reg[27]_19\(0) => \r_BCD_Num_reg[27]_19\(0),
      \r_BCD_Num_reg[27]_2\(2 downto 0) => \r_BCD_Num_reg[27]_2\(2 downto 0),
      \r_BCD_Num_reg[27]_20\(3 downto 0) => \r_BCD_Num_reg[27]_20\(3 downto 0),
      \r_BCD_Num_reg[27]_21\(0) => \r_BCD_Num_reg[27]_21\(0),
      \r_BCD_Num_reg[27]_22\(0) => \r_BCD_Num_reg[27]_22\(0),
      \r_BCD_Num_reg[27]_3\(0) => \r_BCD_Num_reg[27]_3\(0),
      \r_BCD_Num_reg[27]_4\(2 downto 0) => \r_BCD_Num_reg[27]_4\(2 downto 0),
      \r_BCD_Num_reg[27]_5\(2 downto 0) => \r_BCD_Num_reg[27]_5\(2 downto 0),
      \r_BCD_Num_reg[27]_6\(0) => \r_BCD_Num_reg[27]_6\(0),
      \r_BCD_Num_reg[27]_7\(0) => \r_BCD_Num_reg[27]_7\(0),
      \r_BCD_Num_reg[27]_8\(3 downto 0) => \r_BCD_Num_reg[27]_8\(3 downto 0),
      \r_BCD_Num_reg[27]_9\(0) => \r_BCD_Num_reg[27]_9\(0),
      \r_BCD_Num_reg[28]\(3 downto 0) => \r_BCD_Num_reg[28]\(3 downto 0),
      \r_BCD_Num_reg[28]_0\(3 downto 0) => \r_BCD_Num_reg[28]_0\(3 downto 0),
      \r_BCD_Num_reg[30]\(0) => \r_BCD_Num_reg[30]\(0),
      \r_BCD_Num_reg[30]_0\(0) => \r_BCD_Num_reg[30]_0\(0),
      \r_BCD_Num_reg[30]_1\(0) => \r_BCD_Num_reg[30]_1\(0),
      \r_BCD_Num_reg[30]_2\ => \r_BCD_Num_reg[30]_2\(0),
      \r_BCD_Num_reg[30]_3\(0) => \r_BCD_Num_reg[30]_3\(0),
      \r_BCD_Num_reg[30]_4\(0) => \r_BCD_Num_reg[30]_4\(0),
      \r_BCD_Num_reg[30]_5\(0) => \r_BCD_Num_reg[30]_5\(0),
      \r_BCD_Num_reg[30]_6\ => \r_BCD_Num_reg[30]_6\(0),
      \r_BCD_Num_reg[31]\(0) => \r_BCD_Num_reg[31]\(0),
      \r_BCD_Num_reg[31]_0\(0) => \r_BCD_Num_reg[31]_0\(0),
      \r_BCD_Num_reg[31]_1\(0) => \r_BCD_Num_reg[31]_1\(0),
      \r_BCD_Num_reg[31]_10\(0) => \r_BCD_Num_reg[31]_10\(0),
      \r_BCD_Num_reg[31]_11\(1 downto 0) => \r_BCD_Num_reg[31]_11\(1 downto 0),
      \r_BCD_Num_reg[31]_12\(0) => \r_BCD_Num_reg[31]_12\(0),
      \r_BCD_Num_reg[31]_13\(0) => \r_BCD_Num_reg[31]_13\(0),
      \r_BCD_Num_reg[31]_14\(0) => \r_BCD_Num_reg[31]_14\(0),
      \r_BCD_Num_reg[31]_15\(0) => \r_BCD_Num_reg[31]_15\(0),
      \r_BCD_Num_reg[31]_16\(0) => \r_BCD_Num_reg[31]_16\(0),
      \r_BCD_Num_reg[31]_17\(0) => \r_BCD_Num_reg[31]_17\(0),
      \r_BCD_Num_reg[31]_18\(0) => \r_BCD_Num_reg[31]_18\(0),
      \r_BCD_Num_reg[31]_19\(1 downto 0) => \r_BCD_Num_reg[31]_19\(1 downto 0),
      \r_BCD_Num_reg[31]_2\(0) => \r_BCD_Num_reg[31]_2\(0),
      \r_BCD_Num_reg[31]_20\(0) => \r_BCD_Num_reg[31]_20\(0),
      \r_BCD_Num_reg[31]_21\(0) => \r_BCD_Num_reg[31]_21\(0),
      \r_BCD_Num_reg[31]_22\(0) => \r_BCD_Num_reg[31]_22\(0),
      \r_BCD_Num_reg[31]_23\(0) => \r_BCD_Num_reg[31]_23\(0),
      \r_BCD_Num_reg[31]_24\(0) => \r_BCD_Num_reg[31]_24\(0),
      \r_BCD_Num_reg[31]_25\(3 downto 0) => \r_BCD_Num_reg[31]_25\(3 downto 0),
      \r_BCD_Num_reg[31]_26\(3 downto 0) => \r_BCD_Num_reg[31]_26\(3 downto 0),
      \r_BCD_Num_reg[31]_27\(3 downto 0) => \r_BCD_Num_reg[31]_27\(3 downto 0),
      \r_BCD_Num_reg[31]_28\(1 downto 0) => \r_BCD_Num_reg[31]_28\(1 downto 0),
      \r_BCD_Num_reg[31]_29\(1 downto 0) => \r_BCD_Num_reg[31]_29\(1 downto 0),
      \r_BCD_Num_reg[31]_3\(0) => \r_BCD_Num_reg[31]_3\(0),
      \r_BCD_Num_reg[31]_30\(0) => \r_BCD_Num_reg[31]_30\(0),
      \r_BCD_Num_reg[31]_31\(0) => \r_BCD_Num_reg[31]_31\(0),
      \r_BCD_Num_reg[31]_32\(0) => \r_BCD_Num_reg[31]_32\(0),
      \r_BCD_Num_reg[31]_33\(0) => \r_BCD_Num_reg[31]_33\(0),
      \r_BCD_Num_reg[31]_34\(0) => \r_BCD_Num_reg[31]_34\(0),
      \r_BCD_Num_reg[31]_35\(0) => \r_BCD_Num_reg[31]_35\(0),
      \r_BCD_Num_reg[31]_36\(3 downto 0) => \r_BCD_Num_reg[31]_36\(3 downto 0),
      \r_BCD_Num_reg[31]_37\(0) => \r_BCD_Num_reg[31]_37\(0),
      \r_BCD_Num_reg[31]_38\(0) => \r_BCD_Num_reg[31]_38\(0),
      \r_BCD_Num_reg[31]_39\(0) => \r_BCD_Num_reg[31]_39\(0),
      \r_BCD_Num_reg[31]_4\(0) => \r_BCD_Num_reg[31]_4\(0),
      \r_BCD_Num_reg[31]_40\(0) => \r_BCD_Num_reg[31]_40\(0),
      \r_BCD_Num_reg[31]_41\(0) => \r_BCD_Num_reg[31]_41\(0),
      \r_BCD_Num_reg[31]_42\(1 downto 0) => \r_BCD_Num_reg[31]_42\(1 downto 0),
      \r_BCD_Num_reg[31]_43\(0) => \r_BCD_Num_reg[31]_43\(0),
      \r_BCD_Num_reg[31]_44\(0) => \r_BCD_Num_reg[31]_44\(0),
      \r_BCD_Num_reg[31]_45\(0) => \r_BCD_Num_reg[31]_45\(0),
      \r_BCD_Num_reg[31]_46\(0) => \r_BCD_Num_reg[31]_46\(0),
      \r_BCD_Num_reg[31]_47\(0) => \r_BCD_Num_reg[31]_47\(0),
      \r_BCD_Num_reg[31]_48\(0) => \r_BCD_Num_reg[31]_48\(0),
      \r_BCD_Num_reg[31]_49\(0) => \r_BCD_Num_reg[31]_49\(0),
      \r_BCD_Num_reg[31]_5\(3 downto 0) => \r_BCD_Num_reg[31]_5\(3 downto 0),
      \r_BCD_Num_reg[31]_50\(1 downto 0) => \r_BCD_Num_reg[31]_50\(1 downto 0),
      \r_BCD_Num_reg[31]_51\(0) => \r_BCD_Num_reg[31]_51\(0),
      \r_BCD_Num_reg[31]_52\(0) => \r_BCD_Num_reg[31]_52\(0),
      \r_BCD_Num_reg[31]_53\(0) => \r_BCD_Num_reg[31]_53\(0),
      \r_BCD_Num_reg[31]_54\(0) => \r_BCD_Num_reg[31]_54\(0),
      \r_BCD_Num_reg[31]_55\(0) => \r_BCD_Num_reg[31]_55\(0),
      \r_BCD_Num_reg[31]_56\(3 downto 0) => \r_BCD_Num_reg[31]_56\(3 downto 0),
      \r_BCD_Num_reg[31]_57\(3 downto 0) => \r_BCD_Num_reg[31]_57\(3 downto 0),
      \r_BCD_Num_reg[31]_58\(3 downto 0) => \r_BCD_Num_reg[31]_58\(3 downto 0),
      \r_BCD_Num_reg[31]_59\(1 downto 0) => \r_BCD_Num_reg[31]_59\(1 downto 0),
      \r_BCD_Num_reg[31]_6\(0) => \r_BCD_Num_reg[31]_6\(0),
      \r_BCD_Num_reg[31]_60\(1 downto 0) => \r_BCD_Num_reg[31]_60\(1 downto 0),
      \r_BCD_Num_reg[31]_7\(0) => \r_BCD_Num_reg[31]_7\(0),
      \r_BCD_Num_reg[31]_8\(0) => \r_BCD_Num_reg[31]_8\(0),
      \r_BCD_Num_reg[31]_9\(0) => \r_BCD_Num_reg[31]_9\(0),
      \r_BCD_Num_reg[5]\(3 downto 0) => \r_BCD_Num_reg[5]\(3 downto 0),
      \r_BCD_Num_reg[5]_0\(3 downto 0) => \r_BCD_Num_reg[5]_0\(3 downto 0),
      \r_BCD_Num_reg[5]_1\(3 downto 0) => \r_BCD_Num_reg[5]_1\(3 downto 0),
      \r_BCD_Num_reg[5]_2\(2 downto 0) => \r_BCD_Num_reg[5]_2\(2 downto 0),
      \r_BCD_Num_reg[6]\(0) => \r_BCD_Num_reg[6]\(0),
      \r_BCD_Num_reg[6]_0\(0) => \r_BCD_Num_reg[6]_0\(0),
      \r_BCD_Num_reg[6]_1\(3 downto 0) => \r_BCD_Num_reg[6]_1\(3 downto 0),
      \r_BCD_Num_reg[6]_10\(2 downto 0) => \r_BCD_Num_reg[6]_10\(2 downto 0),
      \r_BCD_Num_reg[6]_11\(0) => \r_BCD_Num_reg[6]_11\(0),
      \r_BCD_Num_reg[6]_12\(0) => \r_BCD_Num_reg[6]_12\(0),
      \r_BCD_Num_reg[6]_13\(3 downto 0) => \r_BCD_Num_reg[6]_13\(3 downto 0),
      \r_BCD_Num_reg[6]_14\(1 downto 0) => \r_BCD_Num_reg[6]_14\(1 downto 0),
      \r_BCD_Num_reg[6]_15\(2 downto 0) => \r_BCD_Num_reg[6]_15\(2 downto 0),
      \r_BCD_Num_reg[6]_16\(3 downto 0) => \r_BCD_Num_reg[6]_16\(3 downto 0),
      \r_BCD_Num_reg[6]_17\(2 downto 0) => \r_BCD_Num_reg[6]_17\(2 downto 0),
      \r_BCD_Num_reg[6]_18\(1 downto 0) => \r_BCD_Num_reg[6]_18\(1 downto 0),
      \r_BCD_Num_reg[6]_2\(1 downto 0) => \r_BCD_Num_reg[6]_2\(1 downto 0),
      \r_BCD_Num_reg[6]_3\(2 downto 0) => \r_BCD_Num_reg[6]_3\(2 downto 0),
      \r_BCD_Num_reg[6]_4\(3 downto 0) => \r_BCD_Num_reg[6]_4\(3 downto 0),
      \r_BCD_Num_reg[6]_5\(2 downto 0) => \r_BCD_Num_reg[6]_5\(2 downto 0),
      \r_BCD_Num_reg[6]_6\(1 downto 0) => \r_BCD_Num_reg[6]_6\(1 downto 0),
      \r_BCD_Num_reg[6]_7\(3 downto 0) => \r_BCD_Num_reg[6]_7\(3 downto 0),
      \r_BCD_Num_reg[6]_8\(3 downto 0) => \r_BCD_Num_reg[6]_8\(3 downto 0),
      \r_BCD_Num_reg[6]_9\(3 downto 0) => \r_BCD_Num_reg[6]_9\(3 downto 0),
      \r_BCD_Num_reg[7]\(2 downto 0) => \r_BCD_Num_reg[7]\(2 downto 0),
      \r_BCD_Num_reg[7]_0\(2 downto 0) => \r_BCD_Num_reg[7]_0\(2 downto 0),
      \r_BCD_Num_reg[8]\(2 downto 0) => \r_BCD_Num_reg[8]\(2 downto 0),
      \r_BCD_Num_reg[8]_0\(1 downto 0) => \r_BCD_Num_reg[8]_0\(1 downto 0),
      \r_BCD_Num_reg[8]_1\(2 downto 0) => \r_BCD_Num_reg[8]_1\(2 downto 0),
      \r_BCD_Num_reg[8]_2\(2 downto 0) => \r_BCD_Num_reg[8]_2\(2 downto 0),
      \r_BCD_Num_reg[8]_3\(1 downto 0) => \r_BCD_Num_reg[8]_3\(1 downto 0),
      \r_BCD_Num_reg[8]_4\(3 downto 0) => \r_BCD_Num_reg[8]_4\(3 downto 0),
      \r_BCD_Num_reg[8]_5\(1 downto 0) => \r_BCD_Num_reg[8]_5\(1 downto 0),
      \r_BCD_Num_reg[9]\(2 downto 0) => \r_BCD_Num_reg[9]\(2 downto 0),
      \r_BCD_Num_reg[9]_0\(2 downto 0) => \r_BCD_Num_reg[9]_0\(2 downto 0),
      \r_BCD_Num_reg[9]_1\(1 downto 0) => \r_BCD_Num_reg[9]_1\(1 downto 0),
      \r_BCD_Num_reg[9]_2\(2 downto 0) => \r_BCD_Num_reg[9]_2\(2 downto 0),
      \r_BCD_Num_reg[9]_3\(2 downto 0) => \r_BCD_Num_reg[9]_3\(2 downto 0),
      \r_BCD_Num_reg[9]_4\(1 downto 0) => \r_BCD_Num_reg[9]_4\(1 downto 0),
      \r_BCD_Num_reg[9]_5\(3 downto 0) => \r_BCD_Num_reg[9]_5\(3 downto 0),
      \r_BCD_Num_reg[9]_6\(1 downto 0) => \r_BCD_Num_reg[9]_6\(1 downto 0),
      \r_Count_reg[0]\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[0]_0\(0) => \r_Count_reg[0]_0\(0),
      \r_Count_reg[11]\(1 downto 0) => \r_Count_reg[11]\(1 downto 0),
      \r_Count_reg[11]_0\(1 downto 0) => \r_Count_reg[11]_0\(1 downto 0),
      \r_Count_reg[11]_1\(1 downto 0) => \r_Count_reg[11]_1\(1 downto 0),
      \r_Count_reg[11]_2\(1 downto 0) => \r_Count_reg[11]_2\(1 downto 0),
      \r_Count_reg[12]\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[12]_2\(3 downto 0) => \r_Count_reg[12]_2\(3 downto 0),
      \r_Count_reg[12]_3\(3 downto 0) => \r_Count_reg[12]_3\(3 downto 0),
      \r_Count_reg[12]_4\(3 downto 0) => \r_Count_reg[12]_4\(3 downto 0),
      \r_Count_reg[15]\(3 downto 0) => \r_Count_reg[15]\(3 downto 0),
      \r_Count_reg[15]_0\(3 downto 0) => \r_Count_reg[15]_0\(3 downto 0),
      \r_Count_reg[15]_1\(1 downto 0) => \r_Count_reg[15]_1\(1 downto 0),
      \r_Count_reg[15]_2\(3 downto 0) => \r_Count_reg[15]_2\(3 downto 0),
      \r_Count_reg[15]_3\(3 downto 0) => \r_Count_reg[15]_3\(3 downto 0),
      \r_Count_reg[16]\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[16]_2\(3 downto 0) => \r_Count_reg[16]_2\(3 downto 0),
      \r_Count_reg[16]_3\(3 downto 0) => \r_Count_reg[16]_3\(3 downto 0),
      \r_Count_reg[16]_4\(3 downto 0) => \r_Count_reg[16]_4\(3 downto 0),
      \r_Count_reg[19]\(3 downto 0) => \r_Count_reg[19]\(3 downto 0),
      \r_Count_reg[19]_0\(1 downto 0) => \r_Count_reg[19]_0\(1 downto 0),
      \r_Count_reg[19]_1\(3 downto 0) => \r_Count_reg[19]_1\(3 downto 0),
      \r_Count_reg[19]_10\(3 downto 0) => \r_Count_reg[19]_10\(3 downto 0),
      \r_Count_reg[19]_2\(2 downto 0) => \r_Count_reg[19]_2\(2 downto 0),
      \r_Count_reg[19]_3\(1 downto 0) => \r_Count_reg[19]_3\(1 downto 0),
      \r_Count_reg[19]_4\(2 downto 0) => \r_Count_reg[19]_4\(2 downto 0),
      \r_Count_reg[19]_5\(0) => \r_Count_reg[19]_5\(0),
      \r_Count_reg[19]_6\(3 downto 0) => \r_Count_reg[19]_6\(3 downto 0),
      \r_Count_reg[19]_7\(1 downto 0) => \r_Count_reg[19]_7\(1 downto 0),
      \r_Count_reg[19]_8\(2 downto 0) => \r_Count_reg[19]_8\(2 downto 0),
      \r_Count_reg[19]_9\(3 downto 0) => \r_Count_reg[19]_9\(3 downto 0),
      \r_Count_reg[1]\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_0\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[1]_1\(2 downto 0) => \r_Count_reg[1]_1\(2 downto 0),
      \r_Count_reg[1]_2\(3 downto 0) => \r_Count_reg[1]_2\(3 downto 0),
      \r_Count_reg[20]\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_0\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_1\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_3\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[20]_4\(3 downto 0) => \r_Count_reg[20]_4\(3 downto 0),
      \r_Count_reg[20]_5\(2 downto 0) => \r_Count_reg[20]_5\(2 downto 0),
      \r_Count_reg[20]_6\(3 downto 0) => \r_Count_reg[20]_6\(3 downto 0),
      \r_Count_reg[20]_7\(3 downto 0) => \r_Count_reg[20]_7\(3 downto 0),
      \r_Count_reg[20]_8\(2 downto 0) => \r_Count_reg[20]_8\(2 downto 0),
      \r_Count_reg[22]\(2 downto 0) => \r_Count_reg[22]\(2 downto 0),
      \r_Count_reg[22]_0\(2 downto 0) => \r_Count_reg[22]_0\(2 downto 0),
      \r_Count_reg[22]_1\(0) => \r_Count_reg[22]_1\(0),
      \r_Count_reg[22]_2\(3 downto 0) => \r_Count_reg[22]_2\(3 downto 0),
      \r_Count_reg[22]_3\(0) => \r_Count_reg[22]_3\(0),
      \r_Count_reg[22]_4\(3 downto 0) => \r_Count_reg[22]_4\(3 downto 0),
      \r_Count_reg[23]\(17 downto 0) => \r_Count_reg[23]\(17 downto 0),
      \r_Count_reg[23]_0\(3 downto 0) => \r_Count_reg[23]_0\(3 downto 0),
      \r_Count_reg[23]_1\(1 downto 0) => \r_Count_reg[23]_1\(1 downto 0),
      \r_Count_reg[23]_10\(2 downto 0) => \r_Count_reg[23]_10\(2 downto 0),
      \r_Count_reg[23]_100\(3 downto 0) => \r_Count_reg[23]_99\(3 downto 0),
      \r_Count_reg[23]_101\(3 downto 0) => \r_Count_reg[23]_100\(3 downto 0),
      \r_Count_reg[23]_102\(3 downto 0) => \r_Count_reg[23]_102\(3 downto 0),
      \r_Count_reg[23]_103\(0) => \r_Count_reg[23]_103\(0),
      \r_Count_reg[23]_104\(0) => \r_Count_reg[23]_104\(0),
      \r_Count_reg[23]_105\(1 downto 0) => \r_Count_reg[23]_105\(1 downto 0),
      \r_Count_reg[23]_106\(0) => \r_Count_reg[23]_106\(0),
      \r_Count_reg[23]_107\(1 downto 0) => \r_Count_reg[23]_107\(1 downto 0),
      \r_Count_reg[23]_108\(1 downto 0) => \r_Count_reg[23]_108\(1 downto 0),
      \r_Count_reg[23]_109\(3 downto 0) => \r_Count_reg[23]_109\(3 downto 0),
      \r_Count_reg[23]_11\(2 downto 0) => \r_Count_reg[23]_11\(2 downto 0),
      \r_Count_reg[23]_110\(3 downto 0) => \r_Count_reg[23]_110\(3 downto 0),
      \r_Count_reg[23]_111\(0) => \r_Count_reg[23]_111\(0),
      \r_Count_reg[23]_112\(3 downto 0) => \r_Count_reg[23]_112\(3 downto 0),
      \r_Count_reg[23]_113\(3 downto 0) => \r_Count_reg[23]_113\(3 downto 0),
      \r_Count_reg[23]_114\(0) => \r_Count_reg[23]_114\(0),
      \r_Count_reg[23]_115\(3 downto 0) => \r_Count_reg[23]_115\(3 downto 0),
      \r_Count_reg[23]_116\(3 downto 0) => \r_Count_reg[23]_116\(3 downto 0),
      \r_Count_reg[23]_117\(1 downto 0) => \r_Count_reg[23]_117\(1 downto 0),
      \r_Count_reg[23]_118\(3 downto 0) => \r_Count_reg[23]_118\(3 downto 0),
      \r_Count_reg[23]_119\(1 downto 0) => \r_Count_reg[23]_119\(1 downto 0),
      \r_Count_reg[23]_12\(16 downto 0) => \r_Count_reg[23]_12\(16 downto 0),
      \r_Count_reg[23]_120\(2 downto 0) => \r_Count_reg[23]_120\(2 downto 0),
      \r_Count_reg[23]_121\(3 downto 0) => \r_Count_reg[23]_121\(3 downto 0),
      \r_Count_reg[23]_122\ => \r_Count_reg[23]_122\,
      \r_Count_reg[23]_123\(3 downto 0) => \r_Count_reg[23]_123\(3 downto 0),
      \r_Count_reg[23]_124\(3 downto 0) => \r_Count_reg[23]_124\(3 downto 0),
      \r_Count_reg[23]_125\(1 downto 0) => \r_Count_reg[23]_125\(1 downto 0),
      \r_Count_reg[23]_126\(3 downto 0) => \r_Count_reg[23]_126\(3 downto 0),
      \r_Count_reg[23]_127\(3 downto 0) => \r_Count_reg[23]_127\(3 downto 0),
      \r_Count_reg[23]_128\(3 downto 0) => \r_Count_reg[23]_128\(3 downto 0),
      \r_Count_reg[23]_129\(3 downto 0) => \r_Count_reg[23]_129\(3 downto 0),
      \r_Count_reg[23]_13\(0) => \r_Count_reg[23]_13\(0),
      \r_Count_reg[23]_130\(3 downto 0) => \r_Count_reg[23]_130\(3 downto 0),
      \r_Count_reg[23]_131\(3 downto 0) => \r_Count_reg[23]_131\(3 downto 0),
      \r_Count_reg[23]_132\(1 downto 0) => \r_Count_reg[23]_132\(1 downto 0),
      \r_Count_reg[23]_133\(2 downto 0) => \r_Count_reg[23]_133\(2 downto 0),
      \r_Count_reg[23]_134\(2 downto 0) => \r_Count_reg[23]_134\(2 downto 0),
      \r_Count_reg[23]_135\(0) => \r_Count_reg[23]_135\(0),
      \r_Count_reg[23]_136\(1 downto 0) => \r_Count_reg[23]_136\(1 downto 0),
      \r_Count_reg[23]_14\(2 downto 0) => \r_Count_reg[23]_14\(2 downto 0),
      \r_Count_reg[23]_15\(0) => \r_Count_reg[23]_15\(0),
      \r_Count_reg[23]_16\(3 downto 0) => \r_Count_reg[23]_16\(3 downto 0),
      \r_Count_reg[23]_17\(0) => \r_Count_reg[23]_17\(0),
      \r_Count_reg[23]_18\(0) => \r_Count_reg[23]_18\(0),
      \r_Count_reg[23]_19\(15 downto 0) => \r_Count_reg[23]_19\(15 downto 0),
      \r_Count_reg[23]_2\(2 downto 0) => \r_Count_reg[23]_2\(2 downto 0),
      \r_Count_reg[23]_20\(2 downto 0) => \r_Count_reg[23]_20\(2 downto 0),
      \r_Count_reg[23]_21\(16 downto 0) => \r_Count_reg[23]_21\(16 downto 0),
      \r_Count_reg[23]_22\(0) => \r_Count_reg[23]_22\(0),
      \r_Count_reg[23]_23\ => \r_Count_reg[23]_23\,
      \r_Count_reg[23]_24\ => \r_Count_reg[23]_24\,
      \r_Count_reg[23]_25\(2 downto 0) => \r_Count_reg[23]_25\(2 downto 0),
      \r_Count_reg[23]_26\ => \r_Count_reg[23]_26\,
      \r_Count_reg[23]_27\ => \r_Count_reg[23]_27\,
      \r_Count_reg[23]_28\ => \r_Count_reg[23]_28\,
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_29\,
      \r_Count_reg[23]_3\(0) => \r_Count_reg[23]_3\(0),
      \r_Count_reg[23]_30\(1 downto 0) => \r_Count_reg[23]_30\(1 downto 0),
      \r_Count_reg[23]_31\(1 downto 0) => \r_Count_reg[23]_31\(1 downto 0),
      \r_Count_reg[23]_32\(2 downto 0) => \r_Count_reg[23]_32\(2 downto 0),
      \r_Count_reg[23]_33\ => \r_Count_reg[23]_33\,
      \r_Count_reg[23]_34\ => \r_Count_reg[23]_34\,
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_35\(1 downto 0),
      \r_Count_reg[23]_36\(1 downto 0) => \r_Count_reg[23]_36\(1 downto 0),
      \r_Count_reg[23]_37\(0) => \r_Count_reg[23]_37\(0),
      \r_Count_reg[23]_38\(1 downto 0) => \r_Count_reg[23]_38\(1 downto 0),
      \r_Count_reg[23]_39\(1 downto 0) => \r_Count_reg[23]_39\(1 downto 0),
      \r_Count_reg[23]_4\(3 downto 0) => \r_Count_reg[23]_4\(3 downto 0),
      \r_Count_reg[23]_40\(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      \r_Count_reg[23]_41\(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0),
      \r_Count_reg[23]_42\(2 downto 1) => \r_Count_reg[23]_45\(1 downto 0),
      \r_Count_reg[23]_42\(0) => \r_Count_reg[23]_42\(1),
      \r_Count_reg[23]_43\(0) => \r_Count_reg[23]_42\(0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_43\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0),
      \r_Count_reg[23]_47\(0) => \r_Count_reg[23]_47\(0),
      \r_Count_reg[23]_48\(0) => \r_Count_reg[23]_48\(0),
      \r_Count_reg[23]_49\(0) => \r_Count_reg[23]_49\(0),
      \r_Count_reg[23]_5\(0) => \r_Count_reg[23]_5\(0),
      \r_Count_reg[23]_50\(1 downto 0) => \r_Count_reg[23]_50\(1 downto 0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_51\(1 downto 0),
      \r_Count_reg[23]_52\(3 downto 0) => \r_Count_reg[23]_52\(3 downto 0),
      \r_Count_reg[23]_53\(3 downto 0) => \r_Count_reg[23]_53\(3 downto 0),
      \r_Count_reg[23]_54\(0) => \r_Count_reg[23]_54\(0),
      \r_Count_reg[23]_55\(3 downto 0) => \r_Count_reg[23]_55\(3 downto 0),
      \r_Count_reg[23]_56\(3 downto 0) => \r_Count_reg[23]_56\(3 downto 0),
      \r_Count_reg[23]_57\(0) => \r_Count_reg[23]_57\(0),
      \r_Count_reg[23]_58\(3 downto 0) => \r_Count_reg[23]_58\(3 downto 0),
      \r_Count_reg[23]_59\(3 downto 0) => \r_Count_reg[23]_59\(3 downto 0),
      \r_Count_reg[23]_6\(0) => \r_Count_reg[23]_6\(0),
      \r_Count_reg[23]_60\(1 downto 0) => \r_Count_reg[23]_60\(1 downto 0),
      \r_Count_reg[23]_61\(3 downto 0) => \r_Count_reg[23]_61\(3 downto 0),
      \r_Count_reg[23]_62\(1 downto 0) => \r_Count_reg[23]_62\(1 downto 0),
      \r_Count_reg[23]_63\(2 downto 0) => \r_Count_reg[23]_63\(2 downto 0),
      \r_Count_reg[23]_64\(3 downto 0) => \r_Count_reg[23]_64\(3 downto 0),
      \r_Count_reg[23]_65\ => \r_Count_reg[23]_65\,
      \r_Count_reg[23]_66\(3 downto 0) => \r_Count_reg[23]_66\(3 downto 0),
      \r_Count_reg[23]_67\(3 downto 0) => \r_Count_reg[23]_67\(3 downto 0),
      \r_Count_reg[23]_68\(1 downto 0) => \r_Count_reg[23]_68\(1 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_7\(16 downto 0) => \r_Count_reg[23]_7\(16 downto 0),
      \r_Count_reg[23]_70\(3 downto 0) => \r_Count_reg[23]_70\(3 downto 0),
      \r_Count_reg[23]_71\(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0),
      \r_Count_reg[23]_72\(3 downto 0) => \r_Count_reg[23]_72\(3 downto 0),
      \r_Count_reg[23]_73\(3 downto 0) => \r_Count_reg[23]_73\(3 downto 0),
      \r_Count_reg[23]_74\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_75\(1 downto 0) => \r_Count_reg[23]_75\(1 downto 0),
      \r_Count_reg[23]_76\(2 downto 0) => \r_Count_reg[23]_76\(2 downto 0),
      \r_Count_reg[23]_77\(2 downto 0) => \r_Count_reg[23]_77\(2 downto 0),
      \r_Count_reg[23]_78\(0) => \r_Count_reg[23]_78\(0),
      \r_Count_reg[23]_79\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_8\(3 downto 0) => \r_Count_reg[23]_8\(3 downto 0),
      \r_Count_reg[23]_80\ => \r_Count_reg[23]_80\,
      \r_Count_reg[23]_81\ => \r_Count_reg[23]_81\,
      \r_Count_reg[23]_82\(2 downto 0) => \r_Count_reg[23]_82\(2 downto 0),
      \r_Count_reg[23]_83\ => \r_Count_reg[23]_83\,
      \r_Count_reg[23]_84\ => \r_Count_reg[23]_84\,
      \r_Count_reg[23]_85\ => \r_Count_reg[23]_85\,
      \r_Count_reg[23]_86\ => \r_Count_reg[23]_86\,
      \r_Count_reg[23]_87\(2 downto 0) => \r_Count_reg[23]_87\(2 downto 0),
      \r_Count_reg[23]_88\ => \r_Count_reg[23]_88\,
      \r_Count_reg[23]_89\ => \r_Count_reg[23]_89\,
      \r_Count_reg[23]_9\(1 downto 0) => \r_Count_reg[23]_9\(1 downto 0),
      \r_Count_reg[23]_90\(1 downto 0) => \r_Count_reg[23]_90\(1 downto 0),
      \r_Count_reg[23]_91\(1 downto 0) => \r_Count_reg[23]_91\(1 downto 0),
      \r_Count_reg[23]_92\(1 downto 0) => \r_Count_reg[23]_92\(1 downto 0),
      \r_Count_reg[23]_93\(0) => \r_Count_reg[23]_93\(0),
      \r_Count_reg[23]_94\(1 downto 0) => \r_Count_reg[23]_94\(1 downto 0),
      \r_Count_reg[23]_95\(1 downto 0) => \r_Count_reg[23]_95\(1 downto 0),
      \r_Count_reg[23]_96\(3 downto 0) => \r_Count_reg[23]_96\(3 downto 0),
      \r_Count_reg[23]_97\(3 downto 0) => \r_Count_reg[23]_97\(3 downto 0),
      \r_Count_reg[23]_98\(2 downto 1) => \r_Count_reg[23]_101\(1 downto 0),
      \r_Count_reg[23]_98\(0) => \r_Count_reg[23]_98\(1),
      \r_Count_reg[23]_99\(0) => \r_Count_reg[23]_98\(0),
      \r_Count_reg[3]\(1 downto 0) => \r_Count_reg[3]\(1 downto 0),
      \r_Count_reg[3]_0\(1 downto 0) => \r_Count_reg[3]_0\(1 downto 0),
      \r_Count_reg[3]_1\(2 downto 0) => \r_Count_reg[3]_1\(2 downto 0),
      \r_Count_reg[3]_10\(0) => \r_Count_reg[3]_10\(0),
      \r_Count_reg[3]_2\(0) => \r_Count_reg[3]_2\(0),
      \r_Count_reg[3]_3\(3 downto 0) => \r_Count_reg[3]_3\(3 downto 0),
      \r_Count_reg[3]_4\(0) => \r_Count_reg[3]_4\(0),
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_6\(1 downto 0) => \r_Count_reg[3]_6\(1 downto 0),
      \r_Count_reg[3]_7\(2 downto 0) => \r_Count_reg[3]_7\(2 downto 0),
      \r_Count_reg[3]_8\(0) => \r_Count_reg[3]_8\(0),
      \r_Count_reg[3]_9\(3 downto 0) => \r_Count_reg[3]_9\(3 downto 0),
      \r_Count_reg[4]\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_2\(0),
      \r_Count_reg[4]_3\(0) => \r_Count_reg[4]_3\(0),
      \r_Count_reg[4]_4\(0) => \r_Count_reg[4]_4\(0),
      \r_Count_reg[8]\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_1\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Count_reg[8]_2\(3 downto 0) => \r_Count_reg[8]_2\(3 downto 0),
      \r_Count_reg[8]_3\(3 downto 0) => \r_Count_reg[8]_3\(3 downto 0),
      \r_Count_reg[8]_4\(2 downto 0) => \r_Count_reg[8]_4\(2 downto 0),
      r_Hours_1st_Digit_Dec_reg(1 downto 0) => r_Hours_1st_Digit_Dec_reg(1 downto 0),
      r_Hours_1st_Digit_Dec_reg_0(0) => r_Hours_1st_Digit_Dec_reg_0(0),
      r_Hours_1st_Digit_Dec_reg_1(0) => r_Hours_1st_Digit_Dec_reg_1(0),
      r_Hours_1st_Digit_Dec_reg_2(1 downto 0) => r_Hours_1st_Digit_Dec_reg_2(1 downto 0),
      r_Hours_1st_Digit_Dec_reg_3(0) => r_Hours_1st_Digit_Dec_reg_3(0),
      r_Hours_1st_Digit_Dec_reg_4(0) => r_Hours_1st_Digit_Dec_reg_4(0),
      r_Minutes_1st_Digit_Dec_reg(0) => r_Minutes_1st_Digit_Dec_reg(0),
      r_Minutes_1st_Digit_Dec_reg_0(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_0(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_1(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_1(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_2(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_2(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_3(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_3(1 downto 0),
      r_Minutes_1st_Digit_Dec_reg_4(0) => r_Minutes_1st_Digit_Dec_reg_4(0),
      r_Minutes_1st_Digit_Dec_reg_5(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_5(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_6(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_6(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_7(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_7(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_8(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_8(1 downto 0),
      r_Minutes_1st_Digit_Inc_reg(0) => r_Minutes_1st_Digit_Inc_reg(0),
      r_Minutes_1st_Digit_Inc_reg_0(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_0(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_1(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_1(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_10(0) => r_Minutes_1st_Digit_Inc_reg_10(0),
      r_Minutes_1st_Digit_Inc_reg_2(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_2(1 downto 0),
      r_Minutes_1st_Digit_Inc_reg_3(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_3(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_4(0) => r_Minutes_1st_Digit_Inc_reg_4(0),
      r_Minutes_1st_Digit_Inc_reg_5(0) => r_Minutes_1st_Digit_Inc_reg_5(0),
      r_Minutes_1st_Digit_Inc_reg_6(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_6(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_7(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_7(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_8(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_8(1 downto 0),
      r_Minutes_1st_Digit_Inc_reg_9(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_9(3 downto 0),
      r_Minutes_2nd_Digit_Dec_reg(0) => r_Minutes_2nd_Digit_Dec_reg(0),
      r_Minutes_2nd_Digit_Dec_reg_0(2 downto 0) => r_Minutes_2nd_Digit_Dec_reg_0(2 downto 0),
      r_Minutes_2nd_Digit_Dec_reg_1(0) => r_Minutes_2nd_Digit_Dec_reg_1(0),
      r_Minutes_2nd_Digit_Dec_reg_2(2 downto 0) => r_Minutes_2nd_Digit_Dec_reg_2(2 downto 0),
      r_Seconds_2nd_Digit_Inc_reg(2 downto 0) => r_Seconds_2nd_Digit_Inc_reg(2 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_0(1 downto 0) => r_Seconds_2nd_Digit_Inc_reg_0(1 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_1(2 downto 0) => r_Seconds_2nd_Digit_Inc_reg_1(2 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_2(1 downto 0) => r_Seconds_2nd_Digit_Inc_reg_2(1 downto 0),
      \r_Time_State_reg[0]\(0) => \r_Time_State_reg[0]\(0),
      \r_Time_State_reg[0]_0\(2 downto 0) => \r_Time_State_reg[0]_0\(2 downto 0),
      \r_Time_State_reg[0]_1\(0) => \r_Time_State_reg[0]_1\(0),
      \r_Time_State_reg[0]_2\(3 downto 0) => \r_Time_State_reg[0]_2\(3 downto 0),
      \r_Time_State_reg[0]_3\(0) => \r_Time_State_reg[0]_3\(0),
      \r_Time_State_reg[0]_4\(1 downto 0) => \r_Time_State_reg[0]_4\(1 downto 0),
      \slv_reg3_reg[10]\(0) => \slv_reg3_reg[10]_0\(0),
      \slv_reg3_reg[10]_0\(0) => \slv_reg3_reg[10]_1\(0),
      \slv_reg3_reg[14]\(2 downto 0) => \slv_reg3_reg[14]_0\(2 downto 0),
      \slv_reg3_reg[15]\(3 downto 0) => \slv_reg3_reg[15]_0\(3 downto 0),
      \slv_reg3_reg[15]_0\(0) => \slv_reg3_reg[15]_1\(0),
      \slv_reg3_reg[15]_1\(1 downto 0) => \slv_reg3_reg[15]_2\(1 downto 0),
      \slv_reg3_reg[8]\(3 downto 0) => \slv_reg3_reg[8]_0\(3 downto 0),
      \slv_reg3_reg[8]_0\(3 downto 0) => \slv_reg3_reg[8]_1\(3 downto 0),
      \slv_reg3_reg[8]_1\(3 downto 0) => \slv_reg3_reg[8]_2\(3 downto 0),
      \slv_reg3_reg[8]_2\(3 downto 0) => \slv_reg3_reg[8]_3\(3 downto 0)
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_awvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => axi_awaddr(2),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => axi_awaddr(3),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => axi_awaddr(2),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => axi_awaddr(3),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s00_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_wvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[25]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[26]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[27]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[28]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[29]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      O => reg_data_out(29)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[30]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[31]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      O => reg_data_out(31)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => axi_awready_i_1_n_0
    );
o_Alarm_Enabled_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_0,
      I1 => i_Alarm_Enable,
      O => \^o_alarm_enabled\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg3[31]_i_2_n_0\,
      I1 => axi_awaddr(3),
      I2 => s00_axi_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg3[31]_i_2_n_0\,
      I1 => axi_awaddr(3),
      I2 => s00_axi_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg3[31]_i_2_n_0\,
      I1 => axi_awaddr(3),
      I2 => s00_axi_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => axi_awaddr(2),
      O => \slv_reg3[31]_i_2_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg3[31]_i_2_n_0\,
      I1 => axi_awaddr(3),
      I2 => s00_axi_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg3_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => w_Minutes_2nd_Digit_Inc,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => w_Minutes_2nd_Digit_Dec,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => w_Hours_1st_Digit_Inc,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => w_Hours_1st_Digit_Dec,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => w_Hours_2nd_Digit_Inc,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => w_Hours_2nd_Digit_Dec,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg3_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg3_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg3_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg3_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => p_0_in1_in,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg3_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg3_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg3_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg3_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg3_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg3_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg3_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg3_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg3_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg3_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => p_0_in0_in,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg3_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg3_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => p_0_in_0,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => w_Seconds_1st_Digit_Inc,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => w_Seconds_1st_Digit_Dec,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => w_Seconds_2nd_Digit_Inc,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => w_Seconds_2nd_Digit_Dec,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => w_Minutes_1st_Digit_Inc,
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => w_Minutes_1st_Digit_Dec,
      R => axi_awready_i_1_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0 is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    o_AUD_PWM : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    o_Alarm_On : out STD_LOGIC;
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[23]_1\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \r_Count_reg[23]_2\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_12\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_2\ : out STD_LOGIC;
    \r_BCD_Num_reg[8]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[8]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[8]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[8]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[24]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[24]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_25\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_28\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[24]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_14\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_Count_reg[19]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_15\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_16\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[19]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[21]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[24]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[30]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[30]_6\ : out STD_LOGIC;
    \r_BCD_Num_reg[9]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[9]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[31]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_36\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[9]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[9]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[9]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[24]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[27]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[27]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_38\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_42\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_43\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_47\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_48\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_49\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_50\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_51\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_52\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_53\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_54\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_55\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[31]_56\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_57\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_58\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[31]_59\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[31]_60\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[6]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[6]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[6]_17\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[6]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_reg[5]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_reg[21]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_reg[27]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_PM : out STD_LOGIC;
    o_Alarm_Enabled : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    i_Clk_100MHz : in STD_LOGIC;
    \r_Time_State_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Seconds_2nd_Digit_Inc_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Time_State_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Time_State_reg[0]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[19]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC;
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC;
    \r_Count_reg[23]_27\ : in STD_LOGIC;
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC;
    \r_Count_reg[23]_34\ : in STD_LOGIC;
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC;
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC;
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Inc_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Seconds_2nd_Digit_Inc_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Inc_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Hours_1st_Digit_Dec_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Hours_1st_Digit_Dec_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_2nd_Digit_Dec_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg3_reg[15]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_Minutes_1st_Digit_Dec_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Minutes_1st_Digit_Dec_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC;
    \r_Count_reg[23]_82\ : in STD_LOGIC;
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC;
    \r_Count_reg[23]_85\ : in STD_LOGIC;
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC;
    \r_Count_reg[23]_87\ : in STD_LOGIC;
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC;
    \r_Count_reg[23]_90\ : in STD_LOGIC;
    \r_Count_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC;
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_104\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_105\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_106\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_107\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_108\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_109\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_110\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_111\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_112\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_113\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_114\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_115\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_116\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_117\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_118\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_119\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_120\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_121\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_122\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_123\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_124\ : in STD_LOGIC;
    \r_Count_reg[23]_125\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_126\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_127\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_128\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_129\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_130\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_131\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_132\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_133\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_134\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_135\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_136\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_137\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_138\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Encoder_Change_Mode : in STD_LOGIC;
    i_Encoder_A : in STD_LOGIC;
    i_Encoder_B : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_Alarm_Enable : in STD_LOGIC;
    i_Encoder_Enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0 : entity is "Alarm_Clock_v2_0";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0 is
begin
Alarm_Clock_v2_0_S00_AXI_inst: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI
     port map (
      CO(0) => \r_Count_reg[23]_7\(0),
      DI(1) => CO(0),
      DI(0) => \r_Count_reg[23]_9\(0),
      O(2 downto 0) => \r_Count_reg[23]_2\(2 downto 0),
      S(0) => S(0),
      i_Alarm_Enable => i_Alarm_Enable,
      i_Change_Alarm => i_Change_Alarm,
      i_Clk_100MHz => i_Clk_100MHz,
      i_Encoder_A => i_Encoder_A,
      i_Encoder_B => i_Encoder_B,
      i_Encoder_Change_Mode => i_Encoder_Change_Mode,
      i_Encoder_Enable => i_Encoder_Enable,
      i_Reset => i_Reset,
      o_AUD_PWM => o_AUD_PWM,
      o_Alarm_Enabled => o_Alarm_Enabled,
      o_Alarm_On => o_Alarm_On,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      o_PM => o_PM,
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      \r_BCD_Num_reg[10]\(2 downto 0) => \r_BCD_Num_reg[10]\(2 downto 0),
      \r_BCD_Num_reg[10]_0\(2 downto 0) => \r_BCD_Num_reg[10]_0\(2 downto 0),
      \r_BCD_Num_reg[12]\(2 downto 0) => \r_BCD_Num_reg[12]\(2 downto 0),
      \r_BCD_Num_reg[13]\(3 downto 0) => \r_BCD_Num_reg[13]\(3 downto 0),
      \r_BCD_Num_reg[15]\(3 downto 0) => \r_BCD_Num_reg[15]\(3 downto 0),
      \r_BCD_Num_reg[16]\(3 downto 0) => \r_BCD_Num_reg[16]\(3 downto 0),
      \r_BCD_Num_reg[16]_0\(3 downto 0) => \r_BCD_Num_reg[16]_0\(3 downto 0),
      \r_BCD_Num_reg[16]_1\(3 downto 0) => \r_BCD_Num_reg[16]_1\(3 downto 0),
      \r_BCD_Num_reg[17]\(3 downto 0) => \r_BCD_Num_reg[17]\(3 downto 0),
      \r_BCD_Num_reg[21]\(3 downto 0) => \r_BCD_Num_reg[21]\(3 downto 0),
      \r_BCD_Num_reg[21]_0\(0) => \r_BCD_Num_reg[21]_0\(0),
      \r_BCD_Num_reg[21]_1\(3 downto 0) => \r_BCD_Num_reg[21]_1\(3 downto 0),
      \r_BCD_Num_reg[21]_2\(0) => \r_BCD_Num_reg[21]_2\(0),
      \r_BCD_Num_reg[22]\(0) => \r_BCD_Num_reg[22]\(0),
      \r_BCD_Num_reg[22]_0\(0) => \r_BCD_Num_reg[22]_0\(0),
      \r_BCD_Num_reg[24]\(0) => \r_BCD_Num_reg[24]\(0),
      \r_BCD_Num_reg[24]_0\(2 downto 0) => \r_BCD_Num_reg[24]_0\(2 downto 0),
      \r_BCD_Num_reg[24]_1\(3 downto 0) => \r_BCD_Num_reg[24]_1\(3 downto 0),
      \r_BCD_Num_reg[24]_10\(0) => \r_BCD_Num_reg[24]_10\(0),
      \r_BCD_Num_reg[24]_11\(0) => \r_BCD_Num_reg[24]_11\(0),
      \r_BCD_Num_reg[24]_12\(0) => \r_BCD_Num_reg[24]_12\(0),
      \r_BCD_Num_reg[24]_13\(3 downto 0) => \r_BCD_Num_reg[24]_13\(3 downto 0),
      \r_BCD_Num_reg[24]_14\(0) => \r_BCD_Num_reg[24]_14\(0),
      \r_BCD_Num_reg[24]_15\(2 downto 0) => \r_BCD_Num_reg[24]_15\(2 downto 0),
      \r_BCD_Num_reg[24]_16\(0) => \r_BCD_Num_reg[24]_16\(0),
      \r_BCD_Num_reg[24]_17\(0) => \r_BCD_Num_reg[24]_17\(0),
      \r_BCD_Num_reg[24]_18\(3 downto 0) => \r_BCD_Num_reg[24]_18\(3 downto 0),
      \r_BCD_Num_reg[24]_19\(0) => \r_BCD_Num_reg[24]_19\(0),
      \r_BCD_Num_reg[24]_2\(0) => \r_BCD_Num_reg[24]_2\(0),
      \r_BCD_Num_reg[24]_20\(3 downto 0) => \r_BCD_Num_reg[24]_20\(3 downto 0),
      \r_BCD_Num_reg[24]_21\(0) => \r_BCD_Num_reg[24]_21\(0),
      \r_BCD_Num_reg[24]_22\(3 downto 0) => \r_BCD_Num_reg[24]_22\(3 downto 0),
      \r_BCD_Num_reg[24]_23\(0) => \r_BCD_Num_reg[24]_23\(0),
      \r_BCD_Num_reg[24]_24\(0) => \r_BCD_Num_reg[24]_24\(0),
      \r_BCD_Num_reg[24]_25\(0) => \r_BCD_Num_reg[24]_25\(0),
      \r_BCD_Num_reg[24]_26\(0) => \r_BCD_Num_reg[24]_26\(0),
      \r_BCD_Num_reg[24]_3\(0) => \r_BCD_Num_reg[24]_3\(0),
      \r_BCD_Num_reg[24]_4\(2 downto 0) => \r_BCD_Num_reg[24]_4\(2 downto 0),
      \r_BCD_Num_reg[24]_5\(2 downto 0) => \r_BCD_Num_reg[24]_5\(2 downto 0),
      \r_BCD_Num_reg[24]_6\(0) => \r_BCD_Num_reg[24]_6\(0),
      \r_BCD_Num_reg[24]_7\(2 downto 0) => \r_BCD_Num_reg[24]_7\(2 downto 0),
      \r_BCD_Num_reg[24]_8\(0) => \r_BCD_Num_reg[24]_8\(0),
      \r_BCD_Num_reg[24]_9\(0) => \r_BCD_Num_reg[24]_9\(0),
      \r_BCD_Num_reg[27]\(0) => \r_BCD_Num_reg[27]\(0),
      \r_BCD_Num_reg[27]_0\(0) => \r_BCD_Num_reg[27]_0\(0),
      \r_BCD_Num_reg[27]_1\(2 downto 0) => \r_BCD_Num_reg[27]_1\(2 downto 0),
      \r_BCD_Num_reg[27]_10\(0) => \r_BCD_Num_reg[27]_10\(0),
      \r_BCD_Num_reg[27]_11\(3 downto 0) => \r_BCD_Num_reg[27]_11\(3 downto 0),
      \r_BCD_Num_reg[27]_12\(0) => \r_BCD_Num_reg[27]_12\(0),
      \r_BCD_Num_reg[27]_13\(2 downto 0) => \r_BCD_Num_reg[27]_13\(2 downto 0),
      \r_BCD_Num_reg[27]_14\(0) => \r_BCD_Num_reg[27]_14\(0),
      \r_BCD_Num_reg[27]_15\(0) => \r_BCD_Num_reg[27]_15\(0),
      \r_BCD_Num_reg[27]_16\(3 downto 0) => \r_BCD_Num_reg[27]_16\(3 downto 0),
      \r_BCD_Num_reg[27]_17\(0) => \r_BCD_Num_reg[27]_17\(0),
      \r_BCD_Num_reg[27]_18\(3 downto 0) => \r_BCD_Num_reg[27]_18\(3 downto 0),
      \r_BCD_Num_reg[27]_19\(0) => \r_BCD_Num_reg[27]_19\(0),
      \r_BCD_Num_reg[27]_2\(2 downto 0) => \r_BCD_Num_reg[27]_2\(2 downto 0),
      \r_BCD_Num_reg[27]_20\(3 downto 0) => \r_BCD_Num_reg[27]_20\(3 downto 0),
      \r_BCD_Num_reg[27]_21\(0) => \r_BCD_Num_reg[27]_21\(0),
      \r_BCD_Num_reg[27]_22\(0) => \r_BCD_Num_reg[27]_22\(0),
      \r_BCD_Num_reg[27]_3\(0) => \r_BCD_Num_reg[27]_3\(0),
      \r_BCD_Num_reg[27]_4\(2 downto 0) => \r_BCD_Num_reg[27]_4\(2 downto 0),
      \r_BCD_Num_reg[27]_5\(2 downto 0) => \r_BCD_Num_reg[27]_5\(2 downto 0),
      \r_BCD_Num_reg[27]_6\(0) => \r_BCD_Num_reg[27]_6\(0),
      \r_BCD_Num_reg[27]_7\(0) => \r_BCD_Num_reg[27]_7\(0),
      \r_BCD_Num_reg[27]_8\(3 downto 0) => \r_BCD_Num_reg[27]_8\(3 downto 0),
      \r_BCD_Num_reg[27]_9\(0) => \r_BCD_Num_reg[27]_9\(0),
      \r_BCD_Num_reg[28]\(3 downto 0) => \r_BCD_Num_reg[28]\(3 downto 0),
      \r_BCD_Num_reg[28]_0\(3 downto 0) => \r_BCD_Num_reg[28]_0\(3 downto 0),
      \r_BCD_Num_reg[30]\(0) => \r_BCD_Num_reg[30]\(0),
      \r_BCD_Num_reg[30]_0\(0) => \r_BCD_Num_reg[30]_0\(0),
      \r_BCD_Num_reg[30]_1\(0) => \r_BCD_Num_reg[30]_1\(0),
      \r_BCD_Num_reg[30]_2\(0) => \r_BCD_Num_reg[30]_2\,
      \r_BCD_Num_reg[30]_3\(0) => \r_BCD_Num_reg[30]_3\(0),
      \r_BCD_Num_reg[30]_4\(0) => \r_BCD_Num_reg[30]_4\(0),
      \r_BCD_Num_reg[30]_5\(0) => \r_BCD_Num_reg[30]_5\(0),
      \r_BCD_Num_reg[30]_6\(0) => \r_BCD_Num_reg[30]_6\,
      \r_BCD_Num_reg[31]\(0) => \r_BCD_Num_reg[31]\(0),
      \r_BCD_Num_reg[31]_0\(0) => \r_BCD_Num_reg[31]_0\(0),
      \r_BCD_Num_reg[31]_1\(0) => \r_BCD_Num_reg[31]_1\(0),
      \r_BCD_Num_reg[31]_10\(0) => \r_BCD_Num_reg[31]_10\(0),
      \r_BCD_Num_reg[31]_11\(1 downto 0) => \r_BCD_Num_reg[31]_11\(1 downto 0),
      \r_BCD_Num_reg[31]_12\(0) => \r_BCD_Num_reg[31]_12\(0),
      \r_BCD_Num_reg[31]_13\(0) => \r_BCD_Num_reg[31]_13\(0),
      \r_BCD_Num_reg[31]_14\(0) => \r_BCD_Num_reg[31]_14\(0),
      \r_BCD_Num_reg[31]_15\(0) => \r_BCD_Num_reg[31]_15\(0),
      \r_BCD_Num_reg[31]_16\(0) => \r_BCD_Num_reg[31]_16\(0),
      \r_BCD_Num_reg[31]_17\(0) => \r_BCD_Num_reg[31]_17\(0),
      \r_BCD_Num_reg[31]_18\(0) => \r_BCD_Num_reg[31]_18\(0),
      \r_BCD_Num_reg[31]_19\(1 downto 0) => \r_BCD_Num_reg[31]_19\(1 downto 0),
      \r_BCD_Num_reg[31]_2\(0) => \r_BCD_Num_reg[31]_2\(0),
      \r_BCD_Num_reg[31]_20\(0) => \r_BCD_Num_reg[31]_20\(0),
      \r_BCD_Num_reg[31]_21\(0) => \r_BCD_Num_reg[31]_21\(0),
      \r_BCD_Num_reg[31]_22\(0) => \r_BCD_Num_reg[31]_22\(0),
      \r_BCD_Num_reg[31]_23\(0) => \r_BCD_Num_reg[31]_23\(0),
      \r_BCD_Num_reg[31]_24\(0) => \r_BCD_Num_reg[31]_24\(0),
      \r_BCD_Num_reg[31]_25\(3 downto 0) => \r_BCD_Num_reg[31]_25\(3 downto 0),
      \r_BCD_Num_reg[31]_26\(3 downto 0) => \r_BCD_Num_reg[31]_26\(3 downto 0),
      \r_BCD_Num_reg[31]_27\(3 downto 0) => \r_BCD_Num_reg[31]_27\(3 downto 0),
      \r_BCD_Num_reg[31]_28\(1 downto 0) => \r_BCD_Num_reg[31]_28\(1 downto 0),
      \r_BCD_Num_reg[31]_29\(1 downto 0) => \r_BCD_Num_reg[31]_29\(1 downto 0),
      \r_BCD_Num_reg[31]_3\(0) => \r_BCD_Num_reg[31]_3\(0),
      \r_BCD_Num_reg[31]_30\(0) => \r_BCD_Num_reg[31]_30\(0),
      \r_BCD_Num_reg[31]_31\(0) => \r_BCD_Num_reg[31]_31\(0),
      \r_BCD_Num_reg[31]_32\(0) => \r_BCD_Num_reg[31]_32\(0),
      \r_BCD_Num_reg[31]_33\(0) => \r_BCD_Num_reg[31]_33\(0),
      \r_BCD_Num_reg[31]_34\(0) => \r_BCD_Num_reg[31]_34\(0),
      \r_BCD_Num_reg[31]_35\(0) => \r_BCD_Num_reg[31]_35\(0),
      \r_BCD_Num_reg[31]_36\(3 downto 0) => \r_BCD_Num_reg[31]_36\(3 downto 0),
      \r_BCD_Num_reg[31]_37\(0) => \r_BCD_Num_reg[31]_37\(0),
      \r_BCD_Num_reg[31]_38\(0) => \r_BCD_Num_reg[31]_38\(0),
      \r_BCD_Num_reg[31]_39\(0) => \r_BCD_Num_reg[31]_39\(0),
      \r_BCD_Num_reg[31]_4\(0) => \r_BCD_Num_reg[31]_4\(0),
      \r_BCD_Num_reg[31]_40\(0) => \r_BCD_Num_reg[31]_40\(0),
      \r_BCD_Num_reg[31]_41\(0) => \r_BCD_Num_reg[31]_41\(0),
      \r_BCD_Num_reg[31]_42\(1 downto 0) => \r_BCD_Num_reg[31]_42\(1 downto 0),
      \r_BCD_Num_reg[31]_43\(0) => \r_BCD_Num_reg[31]_43\(0),
      \r_BCD_Num_reg[31]_44\(0) => \r_BCD_Num_reg[31]_44\(0),
      \r_BCD_Num_reg[31]_45\(0) => \r_BCD_Num_reg[31]_45\(0),
      \r_BCD_Num_reg[31]_46\(0) => \r_BCD_Num_reg[31]_46\(0),
      \r_BCD_Num_reg[31]_47\(0) => \r_BCD_Num_reg[31]_47\(0),
      \r_BCD_Num_reg[31]_48\(0) => \r_BCD_Num_reg[31]_48\(0),
      \r_BCD_Num_reg[31]_49\(0) => \r_BCD_Num_reg[31]_49\(0),
      \r_BCD_Num_reg[31]_5\(3 downto 0) => \r_BCD_Num_reg[31]_5\(3 downto 0),
      \r_BCD_Num_reg[31]_50\(1 downto 0) => \r_BCD_Num_reg[31]_50\(1 downto 0),
      \r_BCD_Num_reg[31]_51\(0) => \r_BCD_Num_reg[31]_51\(0),
      \r_BCD_Num_reg[31]_52\(0) => \r_BCD_Num_reg[31]_52\(0),
      \r_BCD_Num_reg[31]_53\(0) => \r_BCD_Num_reg[31]_53\(0),
      \r_BCD_Num_reg[31]_54\(0) => \r_BCD_Num_reg[31]_54\(0),
      \r_BCD_Num_reg[31]_55\(0) => \r_BCD_Num_reg[31]_55\(0),
      \r_BCD_Num_reg[31]_56\(3 downto 0) => \r_BCD_Num_reg[31]_56\(3 downto 0),
      \r_BCD_Num_reg[31]_57\(3 downto 0) => \r_BCD_Num_reg[31]_57\(3 downto 0),
      \r_BCD_Num_reg[31]_58\(3 downto 0) => \r_BCD_Num_reg[31]_58\(3 downto 0),
      \r_BCD_Num_reg[31]_59\(1 downto 0) => \r_BCD_Num_reg[31]_59\(1 downto 0),
      \r_BCD_Num_reg[31]_6\(0) => \r_BCD_Num_reg[31]_6\(0),
      \r_BCD_Num_reg[31]_60\(1 downto 0) => \r_BCD_Num_reg[31]_60\(1 downto 0),
      \r_BCD_Num_reg[31]_7\(0) => \r_BCD_Num_reg[31]_7\(0),
      \r_BCD_Num_reg[31]_8\(0) => \r_BCD_Num_reg[31]_8\(0),
      \r_BCD_Num_reg[31]_9\(0) => \r_BCD_Num_reg[31]_9\(0),
      \r_BCD_Num_reg[5]\(3 downto 0) => \r_BCD_Num_reg[5]\(3 downto 0),
      \r_BCD_Num_reg[5]_0\(3 downto 0) => \r_BCD_Num_reg[5]_0\(3 downto 0),
      \r_BCD_Num_reg[5]_1\(3 downto 0) => \r_BCD_Num_reg[5]_1\(3 downto 0),
      \r_BCD_Num_reg[5]_2\(2 downto 0) => \r_BCD_Num_reg[5]_2\(2 downto 0),
      \r_BCD_Num_reg[6]\(0) => \r_BCD_Num_reg[6]\(0),
      \r_BCD_Num_reg[6]_0\(0) => \r_BCD_Num_reg[6]_0\(0),
      \r_BCD_Num_reg[6]_1\(3 downto 0) => \r_BCD_Num_reg[6]_1\(3 downto 0),
      \r_BCD_Num_reg[6]_10\(2 downto 0) => \r_BCD_Num_reg[6]_10\(2 downto 0),
      \r_BCD_Num_reg[6]_11\(0) => \r_BCD_Num_reg[6]_11\(0),
      \r_BCD_Num_reg[6]_12\(0) => \r_BCD_Num_reg[6]_12\(0),
      \r_BCD_Num_reg[6]_13\(3 downto 0) => \r_BCD_Num_reg[6]_13\(3 downto 0),
      \r_BCD_Num_reg[6]_14\(1 downto 0) => \r_BCD_Num_reg[6]_14\(1 downto 0),
      \r_BCD_Num_reg[6]_15\(2 downto 0) => \r_BCD_Num_reg[6]_15\(2 downto 0),
      \r_BCD_Num_reg[6]_16\(3 downto 0) => \r_BCD_Num_reg[6]_16\(3 downto 0),
      \r_BCD_Num_reg[6]_17\(2 downto 0) => \r_BCD_Num_reg[6]_17\(2 downto 0),
      \r_BCD_Num_reg[6]_18\(1 downto 0) => \r_BCD_Num_reg[6]_18\(1 downto 0),
      \r_BCD_Num_reg[6]_2\(1 downto 0) => \r_BCD_Num_reg[6]_2\(1 downto 0),
      \r_BCD_Num_reg[6]_3\(2 downto 0) => \r_BCD_Num_reg[6]_3\(2 downto 0),
      \r_BCD_Num_reg[6]_4\(3 downto 0) => \r_BCD_Num_reg[6]_4\(3 downto 0),
      \r_BCD_Num_reg[6]_5\(2 downto 0) => \r_BCD_Num_reg[6]_5\(2 downto 0),
      \r_BCD_Num_reg[6]_6\(1 downto 0) => \r_BCD_Num_reg[6]_6\(1 downto 0),
      \r_BCD_Num_reg[6]_7\(3 downto 0) => \r_BCD_Num_reg[6]_7\(3 downto 0),
      \r_BCD_Num_reg[6]_8\(3 downto 0) => \r_BCD_Num_reg[6]_8\(3 downto 0),
      \r_BCD_Num_reg[6]_9\(3 downto 0) => \r_BCD_Num_reg[6]_9\(3 downto 0),
      \r_BCD_Num_reg[7]\(2 downto 0) => \r_BCD_Num_reg[7]\(2 downto 0),
      \r_BCD_Num_reg[7]_0\(2 downto 0) => \r_BCD_Num_reg[7]_0\(2 downto 0),
      \r_BCD_Num_reg[8]\(2 downto 0) => \r_BCD_Num_reg[8]\(2 downto 0),
      \r_BCD_Num_reg[8]_0\(1 downto 0) => \r_BCD_Num_reg[8]_0\(1 downto 0),
      \r_BCD_Num_reg[8]_1\(2 downto 0) => \r_BCD_Num_reg[8]_1\(2 downto 0),
      \r_BCD_Num_reg[8]_2\(2 downto 0) => \r_BCD_Num_reg[8]_2\(2 downto 0),
      \r_BCD_Num_reg[8]_3\(1 downto 0) => \r_BCD_Num_reg[8]_3\(1 downto 0),
      \r_BCD_Num_reg[8]_4\(3 downto 0) => \r_BCD_Num_reg[8]_4\(3 downto 0),
      \r_BCD_Num_reg[8]_5\(1 downto 0) => \r_BCD_Num_reg[8]_5\(1 downto 0),
      \r_BCD_Num_reg[9]\(2 downto 0) => \r_BCD_Num_reg[9]\(2 downto 0),
      \r_BCD_Num_reg[9]_0\(2 downto 0) => \r_BCD_Num_reg[9]_0\(2 downto 0),
      \r_BCD_Num_reg[9]_1\(1 downto 0) => \r_BCD_Num_reg[9]_1\(1 downto 0),
      \r_BCD_Num_reg[9]_2\(2 downto 0) => \r_BCD_Num_reg[9]_2\(2 downto 0),
      \r_BCD_Num_reg[9]_3\(2 downto 0) => \r_BCD_Num_reg[9]_3\(2 downto 0),
      \r_BCD_Num_reg[9]_4\(1 downto 0) => \r_BCD_Num_reg[9]_4\(1 downto 0),
      \r_BCD_Num_reg[9]_5\(3 downto 0) => \r_BCD_Num_reg[9]_5\(3 downto 0),
      \r_BCD_Num_reg[9]_6\(1 downto 0) => \r_BCD_Num_reg[9]_6\(1 downto 0),
      \r_Count_reg[0]\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[0]_0\(0) => \r_Count_reg[0]_0\(0),
      \r_Count_reg[11]\(1 downto 0) => \r_Count_reg[11]\(1 downto 0),
      \r_Count_reg[11]_0\(1 downto 0) => \r_Count_reg[11]_0\(1 downto 0),
      \r_Count_reg[11]_1\(1 downto 0) => \r_Count_reg[11]_1\(1 downto 0),
      \r_Count_reg[11]_2\(1 downto 0) => \r_Count_reg[11]_2\(1 downto 0),
      \r_Count_reg[12]\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[12]_2\(3 downto 0) => \r_Count_reg[12]_2\(3 downto 0),
      \r_Count_reg[12]_3\(3 downto 0) => \r_Count_reg[12]_3\(3 downto 0),
      \r_Count_reg[12]_4\(3 downto 0) => \r_Count_reg[12]_4\(3 downto 0),
      \r_Count_reg[15]\(3 downto 0) => \r_Count_reg[23]_2\(6 downto 3),
      \r_Count_reg[15]_0\(3 downto 0) => \r_Count_reg[15]\(3 downto 0),
      \r_Count_reg[15]_1\(1) => \r_Count_reg[15]_1\(0),
      \r_Count_reg[15]_1\(0) => \r_Count_reg[15]_0\(0),
      \r_Count_reg[15]_2\(3 downto 0) => \r_Count_reg[15]_2\(3 downto 0),
      \r_Count_reg[15]_3\(3 downto 0) => \r_Count_reg[15]_3\(3 downto 0),
      \r_Count_reg[16]\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[16]_2\(3 downto 0) => \r_Count_reg[16]_2\(3 downto 0),
      \r_Count_reg[16]_3\(3 downto 0) => \r_Count_reg[16]_3\(3 downto 0),
      \r_Count_reg[16]_4\(3 downto 0) => \r_Count_reg[16]_4\(3 downto 0),
      \r_Count_reg[19]\(3 downto 0) => \r_Count_reg[23]_2\(10 downto 7),
      \r_Count_reg[19]_0\(1) => O(0),
      \r_Count_reg[19]_0\(0) => \r_Count_reg[19]\(0),
      \r_Count_reg[19]_1\(3 downto 0) => \r_Count_reg[19]_0\(3 downto 0),
      \r_Count_reg[19]_10\(3 downto 0) => \r_Count_reg[19]_10\(3 downto 0),
      \r_Count_reg[19]_2\(2 downto 0) => \r_Count_reg[19]_1\(2 downto 0),
      \r_Count_reg[19]_3\(1) => \r_Count_reg[19]_2\(0),
      \r_Count_reg[19]_3\(0) => \r_Count_reg[19]_6\(0),
      \r_Count_reg[19]_4\(2 downto 0) => \r_Count_reg[19]_3\(2 downto 0),
      \r_Count_reg[19]_5\(0) => \r_Count_reg[19]_4\(0),
      \r_Count_reg[19]_6\(3 downto 0) => \r_Count_reg[19]_5\(3 downto 0),
      \r_Count_reg[19]_7\(1 downto 0) => \r_Count_reg[19]_7\(1 downto 0),
      \r_Count_reg[19]_8\(2 downto 0) => \r_Count_reg[19]_8\(2 downto 0),
      \r_Count_reg[19]_9\(3 downto 0) => \r_Count_reg[19]_9\(3 downto 0),
      \r_Count_reg[1]\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_0\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[1]_1\(2 downto 0) => \r_Count_reg[1]_1\(2 downto 0),
      \r_Count_reg[1]_2\(3 downto 0) => \r_Count_reg[1]_2\(3 downto 0),
      \r_Count_reg[20]\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_0\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_1\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_3\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[20]_4\(3 downto 0) => \r_Count_reg[20]_4\(3 downto 0),
      \r_Count_reg[20]_5\(2 downto 0) => \r_Count_reg[20]_5\(2 downto 0),
      \r_Count_reg[20]_6\(3 downto 0) => \r_Count_reg[20]_6\(3 downto 0),
      \r_Count_reg[20]_7\(3 downto 0) => \r_Count_reg[20]_7\(3 downto 0),
      \r_Count_reg[20]_8\(2 downto 0) => \r_Count_reg[20]_8\(2 downto 0),
      \r_Count_reg[22]\(2 downto 0) => \r_Count_reg[22]\(2 downto 0),
      \r_Count_reg[22]_0\(2 downto 0) => \r_Count_reg[22]_0\(2 downto 0),
      \r_Count_reg[22]_1\(0) => \r_Count_reg[22]_1\(0),
      \r_Count_reg[22]_2\(3 downto 0) => \r_Count_reg[22]_2\(3 downto 0),
      \r_Count_reg[22]_3\(0) => \r_Count_reg[22]_3\(0),
      \r_Count_reg[22]_4\(3 downto 0) => \r_Count_reg[22]_4\(3 downto 0),
      \r_Count_reg[23]\(17 downto 0) => \r_Count_reg[23]_1\(17 downto 0),
      \r_Count_reg[23]_0\(3 downto 0) => \r_Count_reg[23]_2\(14 downto 11),
      \r_Count_reg[23]_1\(1 downto 0) => \r_Count_reg[23]_2\(16 downto 15),
      \r_Count_reg[23]_10\(2 downto 0) => \r_Count_reg[23]_11\(2 downto 0),
      \r_Count_reg[23]_100\(3 downto 0) => \r_Count_reg[23]_102\(3 downto 0),
      \r_Count_reg[23]_101\(1 downto 0) => \r_Count_reg[23]_103\(1 downto 0),
      \r_Count_reg[23]_102\(3 downto 0) => \r_Count_reg[23]_104\(3 downto 0),
      \r_Count_reg[23]_103\(0) => \r_Count_reg[23]_105\(0),
      \r_Count_reg[23]_104\(0) => \r_Count_reg[23]_106\(0),
      \r_Count_reg[23]_105\(1 downto 0) => \r_Count_reg[23]_107\(1 downto 0),
      \r_Count_reg[23]_106\(0) => \r_Count_reg[23]_108\(0),
      \r_Count_reg[23]_107\(1 downto 0) => \r_Count_reg[23]_109\(1 downto 0),
      \r_Count_reg[23]_108\(1 downto 0) => \r_Count_reg[23]_110\(1 downto 0),
      \r_Count_reg[23]_109\(3 downto 0) => \r_Count_reg[23]_111\(3 downto 0),
      \r_Count_reg[23]_11\(2 downto 0) => \r_Count_reg[23]_12\(2 downto 0),
      \r_Count_reg[23]_110\(3 downto 0) => \r_Count_reg[23]_112\(3 downto 0),
      \r_Count_reg[23]_111\(0) => \r_Count_reg[23]_113\(0),
      \r_Count_reg[23]_112\(3 downto 0) => \r_Count_reg[23]_114\(3 downto 0),
      \r_Count_reg[23]_113\(3 downto 0) => \r_Count_reg[23]_115\(3 downto 0),
      \r_Count_reg[23]_114\(0) => \r_Count_reg[23]_116\(0),
      \r_Count_reg[23]_115\(3 downto 0) => \r_Count_reg[23]_117\(3 downto 0),
      \r_Count_reg[23]_116\(3 downto 0) => \r_Count_reg[23]_118\(3 downto 0),
      \r_Count_reg[23]_117\(1 downto 0) => \r_Count_reg[23]_119\(1 downto 0),
      \r_Count_reg[23]_118\(3 downto 0) => \r_Count_reg[23]_120\(3 downto 0),
      \r_Count_reg[23]_119\(1 downto 0) => \r_Count_reg[23]_121\(1 downto 0),
      \r_Count_reg[23]_12\(16 downto 0) => \r_Count_reg[23]_0\(16 downto 0),
      \r_Count_reg[23]_120\(2 downto 0) => \r_Count_reg[23]_122\(2 downto 0),
      \r_Count_reg[23]_121\(3 downto 0) => \r_Count_reg[23]_123\(3 downto 0),
      \r_Count_reg[23]_122\ => \r_Count_reg[23]_124\,
      \r_Count_reg[23]_123\(3 downto 0) => \r_Count_reg[23]_125\(3 downto 0),
      \r_Count_reg[23]_124\(3 downto 0) => \r_Count_reg[23]_126\(3 downto 0),
      \r_Count_reg[23]_125\(1 downto 0) => \r_Count_reg[23]_127\(1 downto 0),
      \r_Count_reg[23]_126\(3 downto 0) => \r_Count_reg[23]_128\(3 downto 0),
      \r_Count_reg[23]_127\(3 downto 0) => \r_Count_reg[23]_129\(3 downto 0),
      \r_Count_reg[23]_128\(3 downto 0) => \r_Count_reg[23]_130\(3 downto 0),
      \r_Count_reg[23]_129\(3 downto 0) => \r_Count_reg[23]_131\(3 downto 0),
      \r_Count_reg[23]_13\(0) => \r_Count_reg[23]_13\(0),
      \r_Count_reg[23]_130\(3 downto 0) => \r_Count_reg[23]_132\(3 downto 0),
      \r_Count_reg[23]_131\(3 downto 0) => \r_Count_reg[23]_133\(3 downto 0),
      \r_Count_reg[23]_132\(1 downto 0) => \r_Count_reg[23]_134\(1 downto 0),
      \r_Count_reg[23]_133\(2 downto 0) => \r_Count_reg[23]_135\(2 downto 0),
      \r_Count_reg[23]_134\(2 downto 0) => \r_Count_reg[23]_136\(2 downto 0),
      \r_Count_reg[23]_135\(0) => \r_Count_reg[23]_137\(0),
      \r_Count_reg[23]_136\(1 downto 0) => \r_Count_reg[23]_138\(1 downto 0),
      \r_Count_reg[23]_14\(2 downto 0) => \r_Count_reg[23]_16\(2 downto 0),
      \r_Count_reg[23]_15\(0) => \r_Count_reg[23]_17\(0),
      \r_Count_reg[23]_16\(3 downto 0) => \r_Count_reg[23]_18\(3 downto 0),
      \r_Count_reg[23]_17\(0) => \r_Count_reg[23]_19\(0),
      \r_Count_reg[23]_18\(0) => \r_Count_reg[23]_20\(0),
      \r_Count_reg[23]_19\(15 downto 0) => \r_Count_reg[23]_14\(15 downto 0),
      \r_Count_reg[23]_2\(2 downto 0) => DI(2 downto 0),
      \r_Count_reg[23]_20\(2 downto 0) => \r_Count_reg[23]_21\(2 downto 0),
      \r_Count_reg[23]_21\(16 downto 0) => \r_Count_reg[23]_15\(16 downto 0),
      \r_Count_reg[23]_22\(0) => \r_Count_reg[23]_22\(0),
      \r_Count_reg[23]_23\ => \r_Count_reg[23]_23\,
      \r_Count_reg[23]_24\ => \r_Count_reg[23]_24\,
      \r_Count_reg[23]_25\(2 downto 0) => \r_Count_reg[23]_25\(2 downto 0),
      \r_Count_reg[23]_26\ => \r_Count_reg[23]_26\,
      \r_Count_reg[23]_27\ => \r_Count_reg[23]_27\,
      \r_Count_reg[23]_28\ => \r_Count_reg[23]_28\,
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_29\,
      \r_Count_reg[23]_3\(0) => \r_Count_reg[23]_3\(0),
      \r_Count_reg[23]_30\(1 downto 0) => \r_Count_reg[23]_30\(1 downto 0),
      \r_Count_reg[23]_31\(1 downto 0) => \r_Count_reg[23]_31\(1 downto 0),
      \r_Count_reg[23]_32\(2 downto 0) => \r_Count_reg[23]_32\(2 downto 0),
      \r_Count_reg[23]_33\ => \r_Count_reg[23]_33\,
      \r_Count_reg[23]_34\ => \r_Count_reg[23]_34\,
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_35\(1 downto 0),
      \r_Count_reg[23]_36\(1 downto 0) => \r_Count_reg[23]_36\(1 downto 0),
      \r_Count_reg[23]_37\(0) => \r_Count_reg[23]_37\(0),
      \r_Count_reg[23]_38\(1 downto 0) => \r_Count_reg[23]_38\(1 downto 0),
      \r_Count_reg[23]_39\(1 downto 0) => \r_Count_reg[23]_39\(1 downto 0),
      \r_Count_reg[23]_4\(3 downto 0) => \r_Count_reg[23]_4\(3 downto 0),
      \r_Count_reg[23]_40\(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      \r_Count_reg[23]_41\(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0),
      \r_Count_reg[23]_42\(1) => \r_Count_reg[23]_42\,
      \r_Count_reg[23]_42\(0) => \r_Count_reg[23]_43\(0),
      \r_Count_reg[23]_43\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0),
      \r_Count_reg[23]_45\(1 downto 0) => \r_Count_reg[23]_46\(1 downto 0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_47\(3 downto 0),
      \r_Count_reg[23]_47\(0) => \r_Count_reg[23]_48\(0),
      \r_Count_reg[23]_48\(0) => \r_Count_reg[23]_49\(0),
      \r_Count_reg[23]_49\(0) => \r_Count_reg[23]_50\(0),
      \r_Count_reg[23]_5\(0) => \r_Count_reg[23]_5\(0),
      \r_Count_reg[23]_50\(1 downto 0) => \r_Count_reg[23]_51\(1 downto 0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_52\(1 downto 0),
      \r_Count_reg[23]_52\(3 downto 0) => \r_Count_reg[23]_53\(3 downto 0),
      \r_Count_reg[23]_53\(3 downto 0) => \r_Count_reg[23]_54\(3 downto 0),
      \r_Count_reg[23]_54\(0) => \r_Count_reg[23]_55\(0),
      \r_Count_reg[23]_55\(3 downto 0) => \r_Count_reg[23]_56\(3 downto 0),
      \r_Count_reg[23]_56\(3 downto 0) => \r_Count_reg[23]_57\(3 downto 0),
      \r_Count_reg[23]_57\(0) => \r_Count_reg[23]_58\(0),
      \r_Count_reg[23]_58\(3 downto 0) => \r_Count_reg[23]_59\(3 downto 0),
      \r_Count_reg[23]_59\(3 downto 0) => \r_Count_reg[23]_60\(3 downto 0),
      \r_Count_reg[23]_6\(0) => \r_Count_reg[23]_6\(0),
      \r_Count_reg[23]_60\(1 downto 0) => \r_Count_reg[23]_61\(1 downto 0),
      \r_Count_reg[23]_61\(3 downto 0) => \r_Count_reg[23]_62\(3 downto 0),
      \r_Count_reg[23]_62\(1 downto 0) => \r_Count_reg[23]_63\(1 downto 0),
      \r_Count_reg[23]_63\(2 downto 0) => \r_Count_reg[23]_64\(2 downto 0),
      \r_Count_reg[23]_64\(3 downto 0) => \r_Count_reg[23]_65\(3 downto 0),
      \r_Count_reg[23]_65\ => \r_Count_reg[23]_66\,
      \r_Count_reg[23]_66\(3 downto 0) => \r_Count_reg[23]_67\(3 downto 0),
      \r_Count_reg[23]_67\(3 downto 0) => \r_Count_reg[23]_68\(3 downto 0),
      \r_Count_reg[23]_68\(1 downto 0) => \r_Count_reg[23]_69\(1 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_70\(3 downto 0),
      \r_Count_reg[23]_7\(16 downto 0) => \r_Count_reg[23]\(16 downto 0),
      \r_Count_reg[23]_70\(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0),
      \r_Count_reg[23]_71\(3 downto 0) => \r_Count_reg[23]_72\(3 downto 0),
      \r_Count_reg[23]_72\(3 downto 0) => \r_Count_reg[23]_73\(3 downto 0),
      \r_Count_reg[23]_73\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_74\(3 downto 0) => \r_Count_reg[23]_75\(3 downto 0),
      \r_Count_reg[23]_75\(1 downto 0) => \r_Count_reg[23]_76\(1 downto 0),
      \r_Count_reg[23]_76\(2 downto 0) => \r_Count_reg[23]_77\(2 downto 0),
      \r_Count_reg[23]_77\(2 downto 0) => \r_Count_reg[23]_78\(2 downto 0),
      \r_Count_reg[23]_78\(0) => \r_Count_reg[23]_79\(0),
      \r_Count_reg[23]_79\(1 downto 0) => \r_Count_reg[23]_80\(1 downto 0),
      \r_Count_reg[23]_8\(3 downto 0) => \r_Count_reg[23]_8\(3 downto 0),
      \r_Count_reg[23]_80\ => \r_Count_reg[23]_81\,
      \r_Count_reg[23]_81\ => \r_Count_reg[23]_82\,
      \r_Count_reg[23]_82\(2 downto 0) => \r_Count_reg[23]_83\(2 downto 0),
      \r_Count_reg[23]_83\ => \r_Count_reg[23]_84\,
      \r_Count_reg[23]_84\ => \r_Count_reg[23]_85\,
      \r_Count_reg[23]_85\ => \r_Count_reg[23]_86\,
      \r_Count_reg[23]_86\ => \r_Count_reg[23]_87\,
      \r_Count_reg[23]_87\(2 downto 0) => \r_Count_reg[23]_88\(2 downto 0),
      \r_Count_reg[23]_88\ => \r_Count_reg[23]_89\,
      \r_Count_reg[23]_89\ => \r_Count_reg[23]_90\,
      \r_Count_reg[23]_9\(1 downto 0) => \r_Count_reg[23]_10\(1 downto 0),
      \r_Count_reg[23]_90\(1 downto 0) => \r_Count_reg[23]_91\(1 downto 0),
      \r_Count_reg[23]_91\(1 downto 0) => \r_Count_reg[23]_92\(1 downto 0),
      \r_Count_reg[23]_92\(1 downto 0) => \r_Count_reg[23]_93\(1 downto 0),
      \r_Count_reg[23]_93\(0) => \r_Count_reg[23]_94\(0),
      \r_Count_reg[23]_94\(1 downto 0) => \r_Count_reg[23]_95\(1 downto 0),
      \r_Count_reg[23]_95\(1 downto 0) => \r_Count_reg[23]_96\(1 downto 0),
      \r_Count_reg[23]_96\(3 downto 0) => \r_Count_reg[23]_97\(3 downto 0),
      \r_Count_reg[23]_97\(3 downto 0) => \r_Count_reg[23]_98\(3 downto 0),
      \r_Count_reg[23]_98\(1) => \r_Count_reg[23]_99\,
      \r_Count_reg[23]_98\(0) => \r_Count_reg[23]_100\(0),
      \r_Count_reg[23]_99\(3 downto 0) => \r_Count_reg[23]_101\(3 downto 0),
      \r_Count_reg[3]\(1 downto 0) => \r_Count_reg[3]\(1 downto 0),
      \r_Count_reg[3]_0\(1 downto 0) => \r_Count_reg[3]_0\(1 downto 0),
      \r_Count_reg[3]_1\(2 downto 0) => \r_Count_reg[3]_1\(2 downto 0),
      \r_Count_reg[3]_10\(0) => \r_Count_reg[3]_10\(0),
      \r_Count_reg[3]_2\(0) => \r_Count_reg[3]_2\(0),
      \r_Count_reg[3]_3\(3 downto 0) => \r_Count_reg[3]_3\(3 downto 0),
      \r_Count_reg[3]_4\(0) => \r_Count_reg[3]_4\(0),
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_6\(1 downto 0) => \r_Count_reg[3]_6\(1 downto 0),
      \r_Count_reg[3]_7\(2 downto 0) => \r_Count_reg[3]_7\(2 downto 0),
      \r_Count_reg[3]_8\(0) => \r_Count_reg[3]_8\(0),
      \r_Count_reg[3]_9\(3 downto 0) => \r_Count_reg[3]_9\(3 downto 0),
      \r_Count_reg[4]\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_2\(0),
      \r_Count_reg[4]_3\(0) => \r_Count_reg[4]_3\(0),
      \r_Count_reg[4]_4\(0) => \r_Count_reg[4]_4\(0),
      \r_Count_reg[8]\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_1\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Count_reg[8]_2\(3 downto 0) => \r_Count_reg[8]_2\(3 downto 0),
      \r_Count_reg[8]_3\(3 downto 0) => \r_Count_reg[8]_3\(3 downto 0),
      \r_Count_reg[8]_4\(2 downto 0) => \r_Count_reg[8]_4\(2 downto 0),
      r_Hours_1st_Digit_Dec_reg(1 downto 0) => r_Hours_1st_Digit_Dec_reg(1 downto 0),
      r_Hours_1st_Digit_Dec_reg_0(0) => r_Hours_1st_Digit_Dec_reg_0(0),
      r_Hours_1st_Digit_Dec_reg_1(0) => r_Hours_1st_Digit_Dec_reg_1(0),
      r_Hours_1st_Digit_Dec_reg_2(1 downto 0) => r_Hours_1st_Digit_Dec_reg_2(1 downto 0),
      r_Hours_1st_Digit_Dec_reg_3(0) => r_Hours_1st_Digit_Dec_reg_3(0),
      r_Hours_1st_Digit_Dec_reg_4(0) => r_Hours_1st_Digit_Dec_reg_4(0),
      r_Minutes_1st_Digit_Dec_reg(0) => r_Minutes_1st_Digit_Dec_reg(0),
      r_Minutes_1st_Digit_Dec_reg_0(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_0(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_1(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_1(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_2(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_2(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_3(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_3(1 downto 0),
      r_Minutes_1st_Digit_Dec_reg_4(0) => r_Minutes_1st_Digit_Dec_reg_4(0),
      r_Minutes_1st_Digit_Dec_reg_5(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_5(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_6(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_6(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_7(3 downto 0) => r_Minutes_1st_Digit_Dec_reg_7(3 downto 0),
      r_Minutes_1st_Digit_Dec_reg_8(1 downto 0) => r_Minutes_1st_Digit_Dec_reg_8(1 downto 0),
      r_Minutes_1st_Digit_Inc_reg(0) => r_Minutes_1st_Digit_Inc_reg(0),
      r_Minutes_1st_Digit_Inc_reg_0(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_0(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_1(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_1(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_10(0) => r_Minutes_1st_Digit_Inc_reg_10(0),
      r_Minutes_1st_Digit_Inc_reg_2(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_2(1 downto 0),
      r_Minutes_1st_Digit_Inc_reg_3(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_3(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_4(0) => r_Minutes_1st_Digit_Inc_reg_4(0),
      r_Minutes_1st_Digit_Inc_reg_5(0) => r_Minutes_1st_Digit_Inc_reg_5(0),
      r_Minutes_1st_Digit_Inc_reg_6(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_6(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_7(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_7(3 downto 0),
      r_Minutes_1st_Digit_Inc_reg_8(1 downto 0) => r_Minutes_1st_Digit_Inc_reg_8(1 downto 0),
      r_Minutes_1st_Digit_Inc_reg_9(3 downto 0) => r_Minutes_1st_Digit_Inc_reg_9(3 downto 0),
      r_Minutes_2nd_Digit_Dec_reg(0) => r_Minutes_2nd_Digit_Dec_reg(0),
      r_Minutes_2nd_Digit_Dec_reg_0(2 downto 0) => r_Minutes_2nd_Digit_Dec_reg_0(2 downto 0),
      r_Minutes_2nd_Digit_Dec_reg_1(0) => r_Minutes_2nd_Digit_Dec_reg_1(0),
      r_Minutes_2nd_Digit_Dec_reg_2(2 downto 0) => r_Minutes_2nd_Digit_Dec_reg_2(2 downto 0),
      r_Seconds_2nd_Digit_Inc_reg(2 downto 0) => r_Seconds_2nd_Digit_Inc_reg(2 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_0(1 downto 0) => r_Seconds_2nd_Digit_Inc_reg_0(1 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_1(2 downto 0) => r_Seconds_2nd_Digit_Inc_reg_1(2 downto 0),
      r_Seconds_2nd_Digit_Inc_reg_2(1 downto 0) => r_Seconds_2nd_Digit_Inc_reg_2(1 downto 0),
      \r_Time_State_reg[0]\(0) => \r_Time_State_reg[0]\(0),
      \r_Time_State_reg[0]_0\(2 downto 0) => \r_Time_State_reg[0]_0\(2 downto 0),
      \r_Time_State_reg[0]_1\(0) => \r_Time_State_reg[0]_1\(0),
      \r_Time_State_reg[0]_2\(3 downto 0) => \r_Time_State_reg[0]_2\(3 downto 0),
      \r_Time_State_reg[0]_3\(0) => \r_Time_State_reg[0]_3\(0),
      \r_Time_State_reg[0]_4\(1 downto 0) => \r_Time_State_reg[0]_4\(1 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      \slv_reg3_reg[10]_0\(0) => \slv_reg3_reg[10]\(0),
      \slv_reg3_reg[10]_1\(0) => \slv_reg3_reg[10]_0\(0),
      \slv_reg3_reg[14]_0\(2 downto 0) => \slv_reg3_reg[14]\(2 downto 0),
      \slv_reg3_reg[15]_0\(3 downto 0) => \slv_reg3_reg[15]\(3 downto 0),
      \slv_reg3_reg[15]_1\(0) => \slv_reg3_reg[15]_0\(0),
      \slv_reg3_reg[15]_2\(1 downto 0) => \slv_reg3_reg[15]_1\(1 downto 0),
      \slv_reg3_reg[8]_0\(3 downto 0) => \slv_reg3_reg[8]\(3 downto 0),
      \slv_reg3_reg[8]_1\(3 downto 0) => \slv_reg3_reg[8]_0\(3 downto 0),
      \slv_reg3_reg[8]_2\(3 downto 0) => \slv_reg3_reg[8]_1\(3 downto 0),
      \slv_reg3_reg[8]_3\(3 downto 0) => \slv_reg3_reg[8]_2\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1 is
  port (
    i_Clk_100MHz : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    i_Encoder_Enable : in STD_LOGIC;
    i_Encoder_Change_Mode : in STD_LOGIC;
    i_Encoder_A : in STD_LOGIC;
    i_Encoder_B : in STD_LOGIC;
    i_Alarm_Enable : in STD_LOGIC;
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_Alarm_Enabled : out STD_LOGIC;
    o_Alarm_On : out STD_LOGIC;
    o_AUD_SD : out STD_LOGIC;
    o_AUD_PWM : out STD_LOGIC;
    o_PM : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Alarm_Clock_Alarm_Clock_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Alarm_Clock_Alarm_Clock_0_1 : entity is "Alarm_Clock_Alarm_Clock_0_1,Alarm_Clock_v2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Alarm_Clock_Alarm_Clock_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Alarm_Clock_Alarm_Clock_0_1 : entity is "Alarm_Clock_v2_0,Vivado 2016.3";
end Alarm_Clock_Alarm_Clock_0_1;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\ : STD_LOGIC_VECTOR ( 22 downto 6 );
  signal \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\ : STD_LOGIC_VECTOR ( 22 downto 5 );
  signal \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\ : STD_LOGIC_VECTOR ( 22 downto 2 );
  signal \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\ : STD_LOGIC_VECTOR ( 22 downto 5 );
  signal \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\ : STD_LOGIC_VECTOR ( 22 downto 6 );
  signal \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\ : STD_LOGIC_VECTOR ( 23 downto 6 );
  signal inst_n_100 : STD_LOGIC;
  signal inst_n_101 : STD_LOGIC;
  signal inst_n_102 : STD_LOGIC;
  signal inst_n_103 : STD_LOGIC;
  signal inst_n_104 : STD_LOGIC;
  signal inst_n_105 : STD_LOGIC;
  signal inst_n_106 : STD_LOGIC;
  signal inst_n_107 : STD_LOGIC;
  signal inst_n_108 : STD_LOGIC;
  signal inst_n_109 : STD_LOGIC;
  signal inst_n_110 : STD_LOGIC;
  signal inst_n_111 : STD_LOGIC;
  signal inst_n_112 : STD_LOGIC;
  signal inst_n_113 : STD_LOGIC;
  signal inst_n_114 : STD_LOGIC;
  signal inst_n_115 : STD_LOGIC;
  signal inst_n_116 : STD_LOGIC;
  signal inst_n_117 : STD_LOGIC;
  signal inst_n_118 : STD_LOGIC;
  signal inst_n_119 : STD_LOGIC;
  signal inst_n_120 : STD_LOGIC;
  signal inst_n_121 : STD_LOGIC;
  signal inst_n_122 : STD_LOGIC;
  signal inst_n_123 : STD_LOGIC;
  signal inst_n_124 : STD_LOGIC;
  signal inst_n_125 : STD_LOGIC;
  signal inst_n_126 : STD_LOGIC;
  signal inst_n_127 : STD_LOGIC;
  signal inst_n_128 : STD_LOGIC;
  signal inst_n_129 : STD_LOGIC;
  signal inst_n_130 : STD_LOGIC;
  signal inst_n_131 : STD_LOGIC;
  signal inst_n_132 : STD_LOGIC;
  signal inst_n_133 : STD_LOGIC;
  signal inst_n_134 : STD_LOGIC;
  signal inst_n_135 : STD_LOGIC;
  signal inst_n_136 : STD_LOGIC;
  signal inst_n_137 : STD_LOGIC;
  signal inst_n_138 : STD_LOGIC;
  signal inst_n_139 : STD_LOGIC;
  signal inst_n_140 : STD_LOGIC;
  signal inst_n_141 : STD_LOGIC;
  signal inst_n_142 : STD_LOGIC;
  signal inst_n_143 : STD_LOGIC;
  signal inst_n_144 : STD_LOGIC;
  signal inst_n_145 : STD_LOGIC;
  signal inst_n_146 : STD_LOGIC;
  signal inst_n_147 : STD_LOGIC;
  signal inst_n_148 : STD_LOGIC;
  signal inst_n_149 : STD_LOGIC;
  signal inst_n_150 : STD_LOGIC;
  signal inst_n_151 : STD_LOGIC;
  signal inst_n_152 : STD_LOGIC;
  signal inst_n_153 : STD_LOGIC;
  signal inst_n_154 : STD_LOGIC;
  signal inst_n_155 : STD_LOGIC;
  signal inst_n_156 : STD_LOGIC;
  signal inst_n_157 : STD_LOGIC;
  signal inst_n_158 : STD_LOGIC;
  signal inst_n_159 : STD_LOGIC;
  signal inst_n_160 : STD_LOGIC;
  signal inst_n_161 : STD_LOGIC;
  signal inst_n_162 : STD_LOGIC;
  signal inst_n_163 : STD_LOGIC;
  signal inst_n_164 : STD_LOGIC;
  signal inst_n_165 : STD_LOGIC;
  signal inst_n_166 : STD_LOGIC;
  signal inst_n_167 : STD_LOGIC;
  signal inst_n_168 : STD_LOGIC;
  signal inst_n_169 : STD_LOGIC;
  signal inst_n_170 : STD_LOGIC;
  signal inst_n_171 : STD_LOGIC;
  signal inst_n_172 : STD_LOGIC;
  signal inst_n_173 : STD_LOGIC;
  signal inst_n_174 : STD_LOGIC;
  signal inst_n_175 : STD_LOGIC;
  signal inst_n_176 : STD_LOGIC;
  signal inst_n_177 : STD_LOGIC;
  signal inst_n_178 : STD_LOGIC;
  signal inst_n_179 : STD_LOGIC;
  signal inst_n_180 : STD_LOGIC;
  signal inst_n_181 : STD_LOGIC;
  signal inst_n_182 : STD_LOGIC;
  signal inst_n_183 : STD_LOGIC;
  signal inst_n_184 : STD_LOGIC;
  signal inst_n_185 : STD_LOGIC;
  signal inst_n_186 : STD_LOGIC;
  signal inst_n_187 : STD_LOGIC;
  signal inst_n_188 : STD_LOGIC;
  signal inst_n_189 : STD_LOGIC;
  signal inst_n_190 : STD_LOGIC;
  signal inst_n_191 : STD_LOGIC;
  signal inst_n_192 : STD_LOGIC;
  signal inst_n_193 : STD_LOGIC;
  signal inst_n_194 : STD_LOGIC;
  signal inst_n_195 : STD_LOGIC;
  signal inst_n_196 : STD_LOGIC;
  signal inst_n_197 : STD_LOGIC;
  signal inst_n_198 : STD_LOGIC;
  signal inst_n_199 : STD_LOGIC;
  signal inst_n_200 : STD_LOGIC;
  signal inst_n_201 : STD_LOGIC;
  signal inst_n_202 : STD_LOGIC;
  signal inst_n_203 : STD_LOGIC;
  signal inst_n_204 : STD_LOGIC;
  signal inst_n_205 : STD_LOGIC;
  signal inst_n_206 : STD_LOGIC;
  signal inst_n_207 : STD_LOGIC;
  signal inst_n_208 : STD_LOGIC;
  signal inst_n_209 : STD_LOGIC;
  signal inst_n_210 : STD_LOGIC;
  signal inst_n_211 : STD_LOGIC;
  signal inst_n_212 : STD_LOGIC;
  signal inst_n_213 : STD_LOGIC;
  signal inst_n_214 : STD_LOGIC;
  signal inst_n_215 : STD_LOGIC;
  signal inst_n_216 : STD_LOGIC;
  signal inst_n_217 : STD_LOGIC;
  signal inst_n_218 : STD_LOGIC;
  signal inst_n_219 : STD_LOGIC;
  signal inst_n_220 : STD_LOGIC;
  signal inst_n_221 : STD_LOGIC;
  signal inst_n_222 : STD_LOGIC;
  signal inst_n_223 : STD_LOGIC;
  signal inst_n_224 : STD_LOGIC;
  signal inst_n_225 : STD_LOGIC;
  signal inst_n_226 : STD_LOGIC;
  signal inst_n_227 : STD_LOGIC;
  signal inst_n_228 : STD_LOGIC;
  signal inst_n_229 : STD_LOGIC;
  signal inst_n_230 : STD_LOGIC;
  signal inst_n_231 : STD_LOGIC;
  signal inst_n_232 : STD_LOGIC;
  signal inst_n_233 : STD_LOGIC;
  signal inst_n_234 : STD_LOGIC;
  signal inst_n_235 : STD_LOGIC;
  signal inst_n_236 : STD_LOGIC;
  signal inst_n_237 : STD_LOGIC;
  signal inst_n_238 : STD_LOGIC;
  signal inst_n_239 : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_240 : STD_LOGIC;
  signal inst_n_241 : STD_LOGIC;
  signal inst_n_242 : STD_LOGIC;
  signal inst_n_243 : STD_LOGIC;
  signal inst_n_244 : STD_LOGIC;
  signal inst_n_245 : STD_LOGIC;
  signal inst_n_246 : STD_LOGIC;
  signal inst_n_247 : STD_LOGIC;
  signal inst_n_248 : STD_LOGIC;
  signal inst_n_249 : STD_LOGIC;
  signal inst_n_250 : STD_LOGIC;
  signal inst_n_251 : STD_LOGIC;
  signal inst_n_252 : STD_LOGIC;
  signal inst_n_253 : STD_LOGIC;
  signal inst_n_254 : STD_LOGIC;
  signal inst_n_255 : STD_LOGIC;
  signal inst_n_256 : STD_LOGIC;
  signal inst_n_257 : STD_LOGIC;
  signal inst_n_258 : STD_LOGIC;
  signal inst_n_259 : STD_LOGIC;
  signal inst_n_260 : STD_LOGIC;
  signal inst_n_261 : STD_LOGIC;
  signal inst_n_262 : STD_LOGIC;
  signal inst_n_263 : STD_LOGIC;
  signal inst_n_264 : STD_LOGIC;
  signal inst_n_265 : STD_LOGIC;
  signal inst_n_266 : STD_LOGIC;
  signal inst_n_267 : STD_LOGIC;
  signal inst_n_268 : STD_LOGIC;
  signal inst_n_269 : STD_LOGIC;
  signal inst_n_270 : STD_LOGIC;
  signal inst_n_271 : STD_LOGIC;
  signal inst_n_272 : STD_LOGIC;
  signal inst_n_273 : STD_LOGIC;
  signal inst_n_274 : STD_LOGIC;
  signal inst_n_275 : STD_LOGIC;
  signal inst_n_276 : STD_LOGIC;
  signal inst_n_277 : STD_LOGIC;
  signal inst_n_278 : STD_LOGIC;
  signal inst_n_279 : STD_LOGIC;
  signal inst_n_280 : STD_LOGIC;
  signal inst_n_281 : STD_LOGIC;
  signal inst_n_282 : STD_LOGIC;
  signal inst_n_283 : STD_LOGIC;
  signal inst_n_284 : STD_LOGIC;
  signal inst_n_285 : STD_LOGIC;
  signal inst_n_286 : STD_LOGIC;
  signal inst_n_287 : STD_LOGIC;
  signal inst_n_288 : STD_LOGIC;
  signal inst_n_289 : STD_LOGIC;
  signal inst_n_290 : STD_LOGIC;
  signal inst_n_291 : STD_LOGIC;
  signal inst_n_292 : STD_LOGIC;
  signal inst_n_293 : STD_LOGIC;
  signal inst_n_294 : STD_LOGIC;
  signal inst_n_295 : STD_LOGIC;
  signal inst_n_296 : STD_LOGIC;
  signal inst_n_297 : STD_LOGIC;
  signal inst_n_298 : STD_LOGIC;
  signal inst_n_299 : STD_LOGIC;
  signal inst_n_300 : STD_LOGIC;
  signal inst_n_301 : STD_LOGIC;
  signal inst_n_302 : STD_LOGIC;
  signal inst_n_303 : STD_LOGIC;
  signal inst_n_320 : STD_LOGIC;
  signal inst_n_338 : STD_LOGIC;
  signal inst_n_339 : STD_LOGIC;
  signal inst_n_340 : STD_LOGIC;
  signal inst_n_341 : STD_LOGIC;
  signal inst_n_342 : STD_LOGIC;
  signal inst_n_343 : STD_LOGIC;
  signal inst_n_344 : STD_LOGIC;
  signal inst_n_345 : STD_LOGIC;
  signal inst_n_346 : STD_LOGIC;
  signal inst_n_347 : STD_LOGIC;
  signal inst_n_348 : STD_LOGIC;
  signal inst_n_349 : STD_LOGIC;
  signal inst_n_350 : STD_LOGIC;
  signal inst_n_351 : STD_LOGIC;
  signal inst_n_352 : STD_LOGIC;
  signal inst_n_353 : STD_LOGIC;
  signal inst_n_354 : STD_LOGIC;
  signal inst_n_355 : STD_LOGIC;
  signal inst_n_356 : STD_LOGIC;
  signal inst_n_357 : STD_LOGIC;
  signal inst_n_358 : STD_LOGIC;
  signal inst_n_359 : STD_LOGIC;
  signal inst_n_360 : STD_LOGIC;
  signal inst_n_361 : STD_LOGIC;
  signal inst_n_362 : STD_LOGIC;
  signal inst_n_363 : STD_LOGIC;
  signal inst_n_364 : STD_LOGIC;
  signal inst_n_365 : STD_LOGIC;
  signal inst_n_366 : STD_LOGIC;
  signal inst_n_367 : STD_LOGIC;
  signal inst_n_368 : STD_LOGIC;
  signal inst_n_369 : STD_LOGIC;
  signal inst_n_370 : STD_LOGIC;
  signal inst_n_371 : STD_LOGIC;
  signal inst_n_372 : STD_LOGIC;
  signal inst_n_373 : STD_LOGIC;
  signal inst_n_374 : STD_LOGIC;
  signal inst_n_375 : STD_LOGIC;
  signal inst_n_376 : STD_LOGIC;
  signal inst_n_377 : STD_LOGIC;
  signal inst_n_378 : STD_LOGIC;
  signal inst_n_379 : STD_LOGIC;
  signal inst_n_380 : STD_LOGIC;
  signal inst_n_381 : STD_LOGIC;
  signal inst_n_382 : STD_LOGIC;
  signal inst_n_383 : STD_LOGIC;
  signal inst_n_384 : STD_LOGIC;
  signal inst_n_385 : STD_LOGIC;
  signal inst_n_386 : STD_LOGIC;
  signal inst_n_387 : STD_LOGIC;
  signal inst_n_388 : STD_LOGIC;
  signal inst_n_389 : STD_LOGIC;
  signal inst_n_390 : STD_LOGIC;
  signal inst_n_391 : STD_LOGIC;
  signal inst_n_392 : STD_LOGIC;
  signal inst_n_393 : STD_LOGIC;
  signal inst_n_394 : STD_LOGIC;
  signal inst_n_395 : STD_LOGIC;
  signal inst_n_396 : STD_LOGIC;
  signal inst_n_397 : STD_LOGIC;
  signal inst_n_398 : STD_LOGIC;
  signal inst_n_399 : STD_LOGIC;
  signal inst_n_400 : STD_LOGIC;
  signal inst_n_401 : STD_LOGIC;
  signal inst_n_402 : STD_LOGIC;
  signal inst_n_403 : STD_LOGIC;
  signal inst_n_404 : STD_LOGIC;
  signal inst_n_405 : STD_LOGIC;
  signal inst_n_406 : STD_LOGIC;
  signal inst_n_407 : STD_LOGIC;
  signal inst_n_408 : STD_LOGIC;
  signal inst_n_409 : STD_LOGIC;
  signal inst_n_410 : STD_LOGIC;
  signal inst_n_411 : STD_LOGIC;
  signal inst_n_412 : STD_LOGIC;
  signal inst_n_413 : STD_LOGIC;
  signal inst_n_414 : STD_LOGIC;
  signal inst_n_415 : STD_LOGIC;
  signal inst_n_416 : STD_LOGIC;
  signal inst_n_417 : STD_LOGIC;
  signal inst_n_418 : STD_LOGIC;
  signal inst_n_419 : STD_LOGIC;
  signal inst_n_420 : STD_LOGIC;
  signal inst_n_421 : STD_LOGIC;
  signal inst_n_422 : STD_LOGIC;
  signal inst_n_423 : STD_LOGIC;
  signal inst_n_424 : STD_LOGIC;
  signal inst_n_425 : STD_LOGIC;
  signal inst_n_426 : STD_LOGIC;
  signal inst_n_427 : STD_LOGIC;
  signal inst_n_428 : STD_LOGIC;
  signal inst_n_429 : STD_LOGIC;
  signal inst_n_430 : STD_LOGIC;
  signal inst_n_431 : STD_LOGIC;
  signal inst_n_432 : STD_LOGIC;
  signal inst_n_433 : STD_LOGIC;
  signal inst_n_434 : STD_LOGIC;
  signal inst_n_435 : STD_LOGIC;
  signal inst_n_436 : STD_LOGIC;
  signal inst_n_437 : STD_LOGIC;
  signal inst_n_438 : STD_LOGIC;
  signal inst_n_439 : STD_LOGIC;
  signal inst_n_440 : STD_LOGIC;
  signal inst_n_441 : STD_LOGIC;
  signal inst_n_442 : STD_LOGIC;
  signal inst_n_443 : STD_LOGIC;
  signal inst_n_444 : STD_LOGIC;
  signal inst_n_445 : STD_LOGIC;
  signal inst_n_446 : STD_LOGIC;
  signal inst_n_447 : STD_LOGIC;
  signal inst_n_448 : STD_LOGIC;
  signal inst_n_449 : STD_LOGIC;
  signal inst_n_450 : STD_LOGIC;
  signal inst_n_451 : STD_LOGIC;
  signal inst_n_452 : STD_LOGIC;
  signal inst_n_453 : STD_LOGIC;
  signal inst_n_454 : STD_LOGIC;
  signal inst_n_455 : STD_LOGIC;
  signal inst_n_456 : STD_LOGIC;
  signal inst_n_457 : STD_LOGIC;
  signal inst_n_458 : STD_LOGIC;
  signal inst_n_459 : STD_LOGIC;
  signal inst_n_460 : STD_LOGIC;
  signal inst_n_461 : STD_LOGIC;
  signal inst_n_462 : STD_LOGIC;
  signal inst_n_463 : STD_LOGIC;
  signal inst_n_464 : STD_LOGIC;
  signal inst_n_465 : STD_LOGIC;
  signal inst_n_466 : STD_LOGIC;
  signal inst_n_467 : STD_LOGIC;
  signal inst_n_468 : STD_LOGIC;
  signal inst_n_469 : STD_LOGIC;
  signal inst_n_470 : STD_LOGIC;
  signal inst_n_471 : STD_LOGIC;
  signal inst_n_472 : STD_LOGIC;
  signal inst_n_473 : STD_LOGIC;
  signal inst_n_474 : STD_LOGIC;
  signal inst_n_475 : STD_LOGIC;
  signal inst_n_476 : STD_LOGIC;
  signal inst_n_477 : STD_LOGIC;
  signal inst_n_478 : STD_LOGIC;
  signal inst_n_479 : STD_LOGIC;
  signal inst_n_480 : STD_LOGIC;
  signal inst_n_481 : STD_LOGIC;
  signal inst_n_482 : STD_LOGIC;
  signal inst_n_483 : STD_LOGIC;
  signal inst_n_484 : STD_LOGIC;
  signal inst_n_485 : STD_LOGIC;
  signal inst_n_486 : STD_LOGIC;
  signal inst_n_487 : STD_LOGIC;
  signal inst_n_488 : STD_LOGIC;
  signal inst_n_489 : STD_LOGIC;
  signal inst_n_490 : STD_LOGIC;
  signal inst_n_491 : STD_LOGIC;
  signal inst_n_492 : STD_LOGIC;
  signal inst_n_493 : STD_LOGIC;
  signal inst_n_494 : STD_LOGIC;
  signal inst_n_495 : STD_LOGIC;
  signal inst_n_496 : STD_LOGIC;
  signal inst_n_497 : STD_LOGIC;
  signal inst_n_498 : STD_LOGIC;
  signal inst_n_499 : STD_LOGIC;
  signal inst_n_500 : STD_LOGIC;
  signal inst_n_501 : STD_LOGIC;
  signal inst_n_502 : STD_LOGIC;
  signal inst_n_503 : STD_LOGIC;
  signal inst_n_504 : STD_LOGIC;
  signal inst_n_505 : STD_LOGIC;
  signal inst_n_506 : STD_LOGIC;
  signal inst_n_507 : STD_LOGIC;
  signal inst_n_508 : STD_LOGIC;
  signal inst_n_509 : STD_LOGIC;
  signal inst_n_510 : STD_LOGIC;
  signal inst_n_511 : STD_LOGIC;
  signal inst_n_512 : STD_LOGIC;
  signal inst_n_513 : STD_LOGIC;
  signal inst_n_514 : STD_LOGIC;
  signal inst_n_515 : STD_LOGIC;
  signal inst_n_516 : STD_LOGIC;
  signal inst_n_517 : STD_LOGIC;
  signal inst_n_518 : STD_LOGIC;
  signal inst_n_519 : STD_LOGIC;
  signal inst_n_520 : STD_LOGIC;
  signal inst_n_521 : STD_LOGIC;
  signal inst_n_522 : STD_LOGIC;
  signal inst_n_523 : STD_LOGIC;
  signal inst_n_524 : STD_LOGIC;
  signal inst_n_525 : STD_LOGIC;
  signal inst_n_526 : STD_LOGIC;
  signal inst_n_527 : STD_LOGIC;
  signal inst_n_528 : STD_LOGIC;
  signal inst_n_529 : STD_LOGIC;
  signal inst_n_530 : STD_LOGIC;
  signal inst_n_531 : STD_LOGIC;
  signal inst_n_532 : STD_LOGIC;
  signal inst_n_533 : STD_LOGIC;
  signal inst_n_534 : STD_LOGIC;
  signal inst_n_535 : STD_LOGIC;
  signal inst_n_536 : STD_LOGIC;
  signal inst_n_537 : STD_LOGIC;
  signal inst_n_538 : STD_LOGIC;
  signal inst_n_539 : STD_LOGIC;
  signal inst_n_540 : STD_LOGIC;
  signal inst_n_541 : STD_LOGIC;
  signal inst_n_542 : STD_LOGIC;
  signal inst_n_543 : STD_LOGIC;
  signal inst_n_544 : STD_LOGIC;
  signal inst_n_545 : STD_LOGIC;
  signal inst_n_546 : STD_LOGIC;
  signal inst_n_547 : STD_LOGIC;
  signal inst_n_548 : STD_LOGIC;
  signal inst_n_549 : STD_LOGIC;
  signal inst_n_550 : STD_LOGIC;
  signal inst_n_551 : STD_LOGIC;
  signal inst_n_552 : STD_LOGIC;
  signal inst_n_553 : STD_LOGIC;
  signal inst_n_554 : STD_LOGIC;
  signal inst_n_555 : STD_LOGIC;
  signal inst_n_556 : STD_LOGIC;
  signal inst_n_557 : STD_LOGIC;
  signal inst_n_558 : STD_LOGIC;
  signal inst_n_559 : STD_LOGIC;
  signal inst_n_560 : STD_LOGIC;
  signal inst_n_561 : STD_LOGIC;
  signal inst_n_562 : STD_LOGIC;
  signal inst_n_563 : STD_LOGIC;
  signal inst_n_564 : STD_LOGIC;
  signal inst_n_77 : STD_LOGIC;
  signal inst_n_78 : STD_LOGIC;
  signal inst_n_79 : STD_LOGIC;
  signal inst_n_80 : STD_LOGIC;
  signal inst_n_81 : STD_LOGIC;
  signal inst_n_82 : STD_LOGIC;
  signal inst_n_83 : STD_LOGIC;
  signal inst_n_84 : STD_LOGIC;
  signal inst_n_85 : STD_LOGIC;
  signal inst_n_86 : STD_LOGIC;
  signal inst_n_87 : STD_LOGIC;
  signal inst_n_88 : STD_LOGIC;
  signal inst_n_89 : STD_LOGIC;
  signal inst_n_90 : STD_LOGIC;
  signal inst_n_91 : STD_LOGIC;
  signal inst_n_92 : STD_LOGIC;
  signal inst_n_93 : STD_LOGIC;
  signal inst_n_94 : STD_LOGIC;
  signal inst_n_95 : STD_LOGIC;
  signal inst_n_96 : STD_LOGIC;
  signal inst_n_97 : STD_LOGIC;
  signal inst_n_98 : STD_LOGIC;
  signal inst_n_99 : STD_LOGIC;
  signal o_PM_INST_0_i_104_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_112_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_113_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_114_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_122_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_123_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_124_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_94_n_0 : STD_LOGIC;
  signal \r_BCD_Num[10]_i_13_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_50_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_81_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[10]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[12]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_57_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[16]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[18]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_59_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_82_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[21]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_110_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_111_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_112_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_113_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_115_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_143_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_169_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_170_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_174_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_180_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_181_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_183_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_184_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_36_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_48_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_49_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_53_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_79_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_80_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_83_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_88_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_89_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[24]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_114_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_118_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_119_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_176_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_177_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_181_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_187_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_188_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_190_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_191_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_33_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_34_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_35_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_51_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_55_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_56_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_78_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_90_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_91_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_92_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[27]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_84_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_85_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_86_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[30]_i_87_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_108_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_120_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_122_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_123_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_124_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_125_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_132_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_133_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_152_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_153_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_154_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_155_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_156_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_157_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_158_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_159_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_171_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_173_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_174_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_175_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_176_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_183_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_184_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_185_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_186_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_187_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_188_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_190_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_191_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_192_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_224_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_225_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_226_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_229_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_230_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_268_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_269_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_270_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_273_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_274_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_313_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_314_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_315_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_316_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_317_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_318_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_319_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_320_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_322_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_323_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_324_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_325_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_326_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_331_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_332_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_334_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_335_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_336_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_337_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_373_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_374_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_375_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_376_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_377_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_378_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_379_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_380_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_382_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_383_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_384_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_385_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_386_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_391_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_392_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_394_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_395_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_396_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_397_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_438_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_439_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_440_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_441_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_442_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_443_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_444_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_445_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_447_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_448_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_449_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_450_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_451_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_452_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_453_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_454_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_493_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_494_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_495_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_496_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_497_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_498_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_499_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_500_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_502_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_503_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_504_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_505_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_506_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_507_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_508_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_509_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_541_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_542_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_543_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_544_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_545_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_546_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_547_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_548_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_550_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_551_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_553_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_554_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_555_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_593_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_594_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_595_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_596_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_597_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_598_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_599_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_600_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_602_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_603_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_605_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_606_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_607_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_629_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_630_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_631_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_634_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_635_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_654_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_655_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_656_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_659_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[31]_i_660_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_104_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_105_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_106_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_107_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_19_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_38_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_39_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_40_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_70_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_71_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_74_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_75_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_76_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[5]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_100_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_116_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_117_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_121_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_158_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_159_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_163_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_16_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_18_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_198_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_199_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_200_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_201_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_202_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_203_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_204_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_205_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_230_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_231_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_232_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_233_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_234_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_235_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_236_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_237_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_262_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_263_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_264_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_265_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_266_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_267_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_268_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_269_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_294_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_295_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_296_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_297_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_298_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_299_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_300_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_301_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_31_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_325_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_329_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_32_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_348_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_352_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_370_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_371_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_372_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_373_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_374_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_375_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_376_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_46_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_94_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_95_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_96_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[6]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_101_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_102_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_103_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_43_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_47_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_97_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_98_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_99_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[8]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_135_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_136_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_137_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_138_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_139_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_140_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_141_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_142_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_144_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_145_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_146_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_148_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_149_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_150_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_183_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_184_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_185_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_186_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_187_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_188_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_189_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_190_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_191_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_196_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_226_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_227_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_228_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_229_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_230_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_231_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_232_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_23_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_25_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_26_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_28_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_29_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_30_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_61_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_62_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_64_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_65_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_66_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_67_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_68_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_72_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_73_n_0\ : STD_LOGIC;
  signal \r_BCD_Num[9]_i_77_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_27_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_27_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_27_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_27_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_27_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_27_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_27_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_45_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_45_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_45_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_45_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_45_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_45_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_45_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_63_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_63_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_63_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_63_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_63_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_63_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_63_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_63_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_6_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_6_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[10]_i_6_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_11_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_11_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_11_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_11_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_11_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_11_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[12]_i_11_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_17_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_41_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_41_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_41_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_41_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_41_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_41_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_41_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_41_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_44_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_44_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_44_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_44_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_44_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_44_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_44_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_44_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_45_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_45_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_45_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_45_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_45_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_45_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[16]_i_45_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_27_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_27_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_27_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_27_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_27_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_27_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_27_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[18]_i_27_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_29_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_52_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_52_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_52_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_52_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_52_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_52_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[21]_i_52_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_45_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_45_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_45_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[24]_i_45_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_52_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_52_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_52_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[27]_i_52_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_17_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_17_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_17_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_17_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_17_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_17_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_17_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_37_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_37_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_37_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_37_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_37_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_37_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_37_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_37_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_4_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_4_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_4_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_69_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_69_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_69_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_69_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_69_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_69_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_69_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_69_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_6_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_6_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_6_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[5]_i_6_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_11_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_11_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_11_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_11_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_11_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_14_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_14_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_14_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_14_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_14_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_197_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_197_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_197_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_197_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_197_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_197_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_197_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_197_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_293_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_293_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_293_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_293_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_293_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_293_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_293_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_293_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_42_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_42_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_42_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_42_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_42_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_42_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_42_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_42_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_6_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_6_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_6_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_93_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_93_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_93_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_93_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_93_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_93_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_93_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[6]_i_93_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_134_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_134_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_134_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_134_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_134_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_134_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_134_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_134_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_182_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_182_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_182_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_182_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_182_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_182_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_182_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_182_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_21_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_21_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_21_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_21_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_21_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_21_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_21_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_5_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_60_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_60_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_60_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_60_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_60_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_60_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_60_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_60_n_7\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_6_n_4\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_6_n_6\ : STD_LOGIC;
  signal \r_BCD_Num_reg[9]_i_6_n_7\ : STD_LOGIC;
  signal \r_Count[11]_i_18__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_19__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_19_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_20__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_20_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_30__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_30_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_36__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_36_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_22__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_24__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_24_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_25__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_26_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_27__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_28__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_29__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_33__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_34__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_35__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_36__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_39__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_40__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_44__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_45__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_46__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_47_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_49__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_50__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_51__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_52__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_61__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_62_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_63_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_64_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_67_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_71_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_23__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_24_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_26__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_27_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_28__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_28_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_29_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_30__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_30_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_31__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_31_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_32_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_33__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_35__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_36__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_37__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_38__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_44_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_45_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_46_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_47_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_48_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_49_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_50_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_51_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_59_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_60_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_61__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_62__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_63__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_64__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_65_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_66_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_69_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_70_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_76_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_77_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_80_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_84_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_108__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_109__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_111__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_112__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_112_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_113_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_114__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_115_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_116__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_116_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_117__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_117_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_119_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_120_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_129_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_132_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_158__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_161_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_31_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_32__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_32_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_33__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_33_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_34__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_34_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_35_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_40_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_41__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_41_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_42_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_43_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_44__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_44_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_45__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_45_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_46__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_46_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_47__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_53__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_54__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_54_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_55__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_55_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_56__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_60__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_61__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_74__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_77__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_77_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_78_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_79_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_80__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_80_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_81_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_82_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_83_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_84_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_85_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_86_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_87__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_87_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_88_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_89__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_89_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_90_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_92__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_92_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_95__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_147_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_147_n_6\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_150_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_150_n_6\ : STD_LOGIC;
  signal \NLW_r_BCD_Num_reg[10]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[10]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[16]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[16]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[21]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[21]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_BCD_Num_reg[24]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[27]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_reg[5]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[6]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[6]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[6]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[6]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_BCD_Num_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_BCD_Num_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_147_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_147_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_150_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Count_reg[23]_i_150_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \r_BCD_Num[10]_i_29\ : label is "lutpair56";
  attribute HLUTNM of \r_BCD_Num[10]_i_30\ : label is "lutpair55";
  attribute HLUTNM of \r_BCD_Num[10]_i_31\ : label is "lutpair54";
  attribute HLUTNM of \r_BCD_Num[10]_i_34\ : label is "lutpair56";
  attribute HLUTNM of \r_BCD_Num[10]_i_35\ : label is "lutpair55";
  attribute HLUTNM of \r_BCD_Num[10]_i_46\ : label is "lutpair53";
  attribute HLUTNM of \r_BCD_Num[10]_i_49\ : label is "lutpair52";
  attribute HLUTNM of \r_BCD_Num[10]_i_50\ : label is "lutpair54";
  attribute HLUTNM of \r_BCD_Num[10]_i_51\ : label is "lutpair53";
  attribute HLUTNM of \r_BCD_Num[10]_i_64\ : label is "lutpair51";
  attribute HLUTNM of \r_BCD_Num[10]_i_67\ : label is "lutpair50";
  attribute HLUTNM of \r_BCD_Num[10]_i_68\ : label is "lutpair52";
  attribute HLUTNM of \r_BCD_Num[10]_i_69\ : label is "lutpair51";
  attribute HLUTNM of \r_BCD_Num[10]_i_81\ : label is "lutpair49";
  attribute HLUTNM of \r_BCD_Num[10]_i_82\ : label is "lutpair48";
  attribute HLUTNM of \r_BCD_Num[10]_i_84\ : label is "lutpair50";
  attribute HLUTNM of \r_BCD_Num[10]_i_85\ : label is "lutpair49";
  attribute HLUTNM of \r_BCD_Num[10]_i_86\ : label is "lutpair48";
  attribute HLUTNM of \r_BCD_Num[24]_i_110\ : label is "lutpair69";
  attribute HLUTNM of \r_BCD_Num[24]_i_111\ : label is "lutpair68";
  attribute HLUTNM of \r_BCD_Num[24]_i_112\ : label is "lutpair67";
  attribute HLUTNM of \r_BCD_Num[24]_i_113\ : label is "lutpair66";
  attribute HLUTNM of \r_BCD_Num[24]_i_114\ : label is "lutpair70";
  attribute HLUTNM of \r_BCD_Num[24]_i_115\ : label is "lutpair69";
  attribute HLUTNM of \r_BCD_Num[24]_i_116\ : label is "lutpair68";
  attribute HLUTNM of \r_BCD_Num[24]_i_117\ : label is "lutpair67";
  attribute HLUTNM of \r_BCD_Num[24]_i_138\ : label is "lutpair65";
  attribute HLUTNM of \r_BCD_Num[24]_i_139\ : label is "lutpair64";
  attribute HLUTNM of \r_BCD_Num[24]_i_142\ : label is "lutpair66";
  attribute HLUTNM of \r_BCD_Num[24]_i_143\ : label is "lutpair65";
  attribute HLUTNM of \r_BCD_Num[24]_i_169\ : label is "lutpair60";
  attribute HLUTNM of \r_BCD_Num[24]_i_174\ : label is "lutpair60";
  attribute HLUTNM of \r_BCD_Num[24]_i_21\ : label is "lutpair83";
  attribute HLUTNM of \r_BCD_Num[24]_i_22\ : label is "lutpair82";
  attribute HLUTNM of \r_BCD_Num[24]_i_23\ : label is "lutpair81";
  attribute HLUTNM of \r_BCD_Num[24]_i_24\ : label is "lutpair80";
  attribute HLUTNM of \r_BCD_Num[24]_i_26\ : label is "lutpair83";
  attribute HLUTNM of \r_BCD_Num[24]_i_27\ : label is "lutpair82";
  attribute HLUTNM of \r_BCD_Num[24]_i_28\ : label is "lutpair81";
  attribute HLUTNM of \r_BCD_Num[24]_i_31\ : label is "lutpair79";
  attribute HLUTNM of \r_BCD_Num[24]_i_32\ : label is "lutpair78";
  attribute HLUTNM of \r_BCD_Num[24]_i_35\ : label is "lutpair80";
  attribute HLUTNM of \r_BCD_Num[24]_i_36\ : label is "lutpair79";
  attribute HLUTNM of \r_BCD_Num[24]_i_48\ : label is "lutpair74";
  attribute HLUTNM of \r_BCD_Num[24]_i_53\ : label is "lutpair74";
  attribute HLUTNM of \r_BCD_Num[24]_i_65\ : label is "lutpair73";
  attribute HLUTNM of \r_BCD_Num[24]_i_66\ : label is "lutpair72";
  attribute HLUTNM of \r_BCD_Num[24]_i_67\ : label is "lutpair71";
  attribute HLUTNM of \r_BCD_Num[24]_i_69\ : label is "lutpair73";
  attribute HLUTNM of \r_BCD_Num[24]_i_70\ : label is "lutpair72";
  attribute HLUTNM of \r_BCD_Num[24]_i_71\ : label is "lutpair71";
  attribute HLUTNM of \r_BCD_Num[24]_i_92\ : label is "lutpair70";
  attribute HLUTNM of \r_BCD_Num[27]_i_117\ : label is "lutpair229";
  attribute HLUTNM of \r_BCD_Num[27]_i_118\ : label is "lutpair228";
  attribute HLUTNM of \r_BCD_Num[27]_i_119\ : label is "lutpair227";
  attribute HLUTNM of \r_BCD_Num[27]_i_120\ : label is "lutpair226";
  attribute HLUTNM of \r_BCD_Num[27]_i_121\ : label is "lutpair230";
  attribute HLUTNM of \r_BCD_Num[27]_i_122\ : label is "lutpair229";
  attribute HLUTNM of \r_BCD_Num[27]_i_123\ : label is "lutpair228";
  attribute HLUTNM of \r_BCD_Num[27]_i_124\ : label is "lutpair227";
  attribute HLUTNM of \r_BCD_Num[27]_i_145\ : label is "lutpair225";
  attribute HLUTNM of \r_BCD_Num[27]_i_146\ : label is "lutpair224";
  attribute HLUTNM of \r_BCD_Num[27]_i_149\ : label is "lutpair226";
  attribute HLUTNM of \r_BCD_Num[27]_i_150\ : label is "lutpair225";
  attribute HLUTNM of \r_BCD_Num[27]_i_176\ : label is "lutpair221";
  attribute HLUTNM of \r_BCD_Num[27]_i_181\ : label is "lutpair221";
  attribute HLUTNM of \r_BCD_Num[27]_i_28\ : label is "lutpair242";
  attribute HLUTNM of \r_BCD_Num[27]_i_29\ : label is "lutpair241";
  attribute HLUTNM of \r_BCD_Num[27]_i_30\ : label is "lutpair240";
  attribute HLUTNM of \r_BCD_Num[27]_i_31\ : label is "lutpair239";
  attribute HLUTNM of \r_BCD_Num[27]_i_33\ : label is "lutpair242";
  attribute HLUTNM of \r_BCD_Num[27]_i_34\ : label is "lutpair241";
  attribute HLUTNM of \r_BCD_Num[27]_i_35\ : label is "lutpair240";
  attribute HLUTNM of \r_BCD_Num[27]_i_38\ : label is "lutpair238";
  attribute HLUTNM of \r_BCD_Num[27]_i_39\ : label is "lutpair237";
  attribute HLUTNM of \r_BCD_Num[27]_i_42\ : label is "lutpair239";
  attribute HLUTNM of \r_BCD_Num[27]_i_43\ : label is "lutpair238";
  attribute HLUTNM of \r_BCD_Num[27]_i_55\ : label is "lutpair234";
  attribute HLUTNM of \r_BCD_Num[27]_i_60\ : label is "lutpair234";
  attribute HLUTNM of \r_BCD_Num[27]_i_72\ : label is "lutpair233";
  attribute HLUTNM of \r_BCD_Num[27]_i_73\ : label is "lutpair232";
  attribute HLUTNM of \r_BCD_Num[27]_i_74\ : label is "lutpair231";
  attribute HLUTNM of \r_BCD_Num[27]_i_76\ : label is "lutpair233";
  attribute HLUTNM of \r_BCD_Num[27]_i_77\ : label is "lutpair232";
  attribute HLUTNM of \r_BCD_Num[27]_i_78\ : label is "lutpair231";
  attribute HLUTNM of \r_BCD_Num[27]_i_99\ : label is "lutpair230";
  attribute HLUTNM of \r_BCD_Num[31]_i_101\ : label is "lutpair259";
  attribute HLUTNM of \r_BCD_Num[31]_i_102\ : label is "lutpair258";
  attribute HLUTNM of \r_BCD_Num[31]_i_103\ : label is "lutpair257";
  attribute HLUTNM of \r_BCD_Num[31]_i_104\ : label is "lutpair256";
  attribute HLUTNM of \r_BCD_Num[31]_i_106\ : label is "lutpair259";
  attribute HLUTNM of \r_BCD_Num[31]_i_107\ : label is "lutpair258";
  attribute HLUTNM of \r_BCD_Num[31]_i_108\ : label is "lutpair257";
  attribute HLUTNM of \r_BCD_Num[31]_i_120\ : label is "lutpair255";
  attribute HLUTNM of \r_BCD_Num[31]_i_122\ : label is "lutpair256";
  attribute HLUTNM of \r_BCD_Num[31]_i_124\ : label is "lutpair255";
  attribute HLUTNM of \r_BCD_Num[31]_i_125\ : label is "lutpair254";
  attribute HLUTNM of \r_BCD_Num[31]_i_132\ : label is "lutpair295";
  attribute HLUTNM of \r_BCD_Num[31]_i_135\ : label is "lutpair294";
  attribute HLUTNM of \r_BCD_Num[31]_i_136\ : label is "lutpair293";
  attribute HLUTNM of \r_BCD_Num[31]_i_137\ : label is "lutpair292";
  attribute HLUTNM of \r_BCD_Num[31]_i_139\ : label is "lutpair295";
  attribute HLUTNM of \r_BCD_Num[31]_i_140\ : label is "lutpair294";
  attribute HLUTNM of \r_BCD_Num[31]_i_141\ : label is "lutpair293";
  attribute HLUTNM of \r_BCD_Num[31]_i_152\ : label is "lutpair101";
  attribute HLUTNM of \r_BCD_Num[31]_i_153\ : label is "lutpair100";
  attribute HLUTNM of \r_BCD_Num[31]_i_154\ : label is "lutpair99";
  attribute HLUTNM of \r_BCD_Num[31]_i_155\ : label is "lutpair98";
  attribute HLUTNM of \r_BCD_Num[31]_i_157\ : label is "lutpair101";
  attribute HLUTNM of \r_BCD_Num[31]_i_158\ : label is "lutpair100";
  attribute HLUTNM of \r_BCD_Num[31]_i_159\ : label is "lutpair99";
  attribute HLUTNM of \r_BCD_Num[31]_i_171\ : label is "lutpair97";
  attribute HLUTNM of \r_BCD_Num[31]_i_173\ : label is "lutpair98";
  attribute HLUTNM of \r_BCD_Num[31]_i_175\ : label is "lutpair97";
  attribute HLUTNM of \r_BCD_Num[31]_i_176\ : label is "lutpair96";
  attribute HLUTNM of \r_BCD_Num[31]_i_183\ : label is "lutpair138";
  attribute HLUTNM of \r_BCD_Num[31]_i_186\ : label is "lutpair137";
  attribute HLUTNM of \r_BCD_Num[31]_i_187\ : label is "lutpair136";
  attribute HLUTNM of \r_BCD_Num[31]_i_188\ : label is "lutpair135";
  attribute HLUTNM of \r_BCD_Num[31]_i_190\ : label is "lutpair138";
  attribute HLUTNM of \r_BCD_Num[31]_i_191\ : label is "lutpair137";
  attribute HLUTNM of \r_BCD_Num[31]_i_192\ : label is "lutpair136";
  attribute HLUTNM of \r_BCD_Num[31]_i_226\ : label is "lutpair289";
  attribute HLUTNM of \r_BCD_Num[31]_i_270\ : label is "lutpair132";
  attribute HLUTNM of \r_BCD_Num[31]_i_313\ : label is "lutpair288";
  attribute HLUTNM of \r_BCD_Num[31]_i_316\ : label is "lutpair287";
  attribute HLUTNM of \r_BCD_Num[31]_i_317\ : label is "lutpair289";
  attribute HLUTNM of \r_BCD_Num[31]_i_318\ : label is "lutpair288";
  attribute HLUTNM of \r_BCD_Num[31]_i_322\ : label is "lutpair267";
  attribute HLUTNM of \r_BCD_Num[31]_i_323\ : label is "lutpair267";
  attribute HLUTNM of \r_BCD_Num[31]_i_373\ : label is "lutpair131";
  attribute HLUTNM of \r_BCD_Num[31]_i_376\ : label is "lutpair130";
  attribute HLUTNM of \r_BCD_Num[31]_i_377\ : label is "lutpair132";
  attribute HLUTNM of \r_BCD_Num[31]_i_378\ : label is "lutpair131";
  attribute HLUTNM of \r_BCD_Num[31]_i_382\ : label is "lutpair109";
  attribute HLUTNM of \r_BCD_Num[31]_i_383\ : label is "lutpair109";
  attribute HLUTNM of \r_BCD_Num[31]_i_438\ : label is "lutpair286";
  attribute HLUTNM of \r_BCD_Num[31]_i_441\ : label is "lutpair285";
  attribute HLUTNM of \r_BCD_Num[31]_i_442\ : label is "lutpair287";
  attribute HLUTNM of \r_BCD_Num[31]_i_443\ : label is "lutpair286";
  attribute HLUTNM of \r_BCD_Num[31]_i_447\ : label is "lutpair266";
  attribute HLUTNM of \r_BCD_Num[31]_i_448\ : label is "lutpair265";
  attribute HLUTNM of \r_BCD_Num[31]_i_449\ : label is "lutpair264";
  attribute HLUTNM of \r_BCD_Num[31]_i_450\ : label is "lutpair263";
  attribute HLUTNM of \r_BCD_Num[31]_i_452\ : label is "lutpair266";
  attribute HLUTNM of \r_BCD_Num[31]_i_453\ : label is "lutpair265";
  attribute HLUTNM of \r_BCD_Num[31]_i_454\ : label is "lutpair264";
  attribute HLUTNM of \r_BCD_Num[31]_i_493\ : label is "lutpair129";
  attribute HLUTNM of \r_BCD_Num[31]_i_496\ : label is "lutpair128";
  attribute HLUTNM of \r_BCD_Num[31]_i_497\ : label is "lutpair130";
  attribute HLUTNM of \r_BCD_Num[31]_i_498\ : label is "lutpair129";
  attribute HLUTNM of \r_BCD_Num[31]_i_502\ : label is "lutpair108";
  attribute HLUTNM of \r_BCD_Num[31]_i_503\ : label is "lutpair107";
  attribute HLUTNM of \r_BCD_Num[31]_i_504\ : label is "lutpair106";
  attribute HLUTNM of \r_BCD_Num[31]_i_505\ : label is "lutpair105";
  attribute HLUTNM of \r_BCD_Num[31]_i_507\ : label is "lutpair108";
  attribute HLUTNM of \r_BCD_Num[31]_i_508\ : label is "lutpair107";
  attribute HLUTNM of \r_BCD_Num[31]_i_509\ : label is "lutpair106";
  attribute HLUTNM of \r_BCD_Num[31]_i_541\ : label is "lutpair284";
  attribute HLUTNM of \r_BCD_Num[31]_i_542\ : label is "lutpair283";
  attribute HLUTNM of \r_BCD_Num[31]_i_543\ : label is "lutpair282";
  attribute HLUTNM of \r_BCD_Num[31]_i_544\ : label is "lutpair281";
  attribute HLUTNM of \r_BCD_Num[31]_i_545\ : label is "lutpair285";
  attribute HLUTNM of \r_BCD_Num[31]_i_546\ : label is "lutpair284";
  attribute HLUTNM of \r_BCD_Num[31]_i_547\ : label is "lutpair283";
  attribute HLUTNM of \r_BCD_Num[31]_i_548\ : label is "lutpair282";
  attribute HLUTNM of \r_BCD_Num[31]_i_550\ : label is "lutpair262";
  attribute HLUTNM of \r_BCD_Num[31]_i_551\ : label is "lutpair261";
  attribute HLUTNM of \r_BCD_Num[31]_i_553\ : label is "lutpair263";
  attribute HLUTNM of \r_BCD_Num[31]_i_555\ : label is "lutpair262";
  attribute HLUTNM of \r_BCD_Num[31]_i_593\ : label is "lutpair127";
  attribute HLUTNM of \r_BCD_Num[31]_i_594\ : label is "lutpair126";
  attribute HLUTNM of \r_BCD_Num[31]_i_595\ : label is "lutpair125";
  attribute HLUTNM of \r_BCD_Num[31]_i_596\ : label is "lutpair124";
  attribute HLUTNM of \r_BCD_Num[31]_i_597\ : label is "lutpair128";
  attribute HLUTNM of \r_BCD_Num[31]_i_598\ : label is "lutpair127";
  attribute HLUTNM of \r_BCD_Num[31]_i_599\ : label is "lutpair126";
  attribute HLUTNM of \r_BCD_Num[31]_i_600\ : label is "lutpair125";
  attribute HLUTNM of \r_BCD_Num[31]_i_602\ : label is "lutpair104";
  attribute HLUTNM of \r_BCD_Num[31]_i_603\ : label is "lutpair103";
  attribute HLUTNM of \r_BCD_Num[31]_i_605\ : label is "lutpair105";
  attribute HLUTNM of \r_BCD_Num[31]_i_607\ : label is "lutpair104";
  attribute HLUTNM of \r_BCD_Num[5]_i_101\ : label is "lutpair304";
  attribute HLUTNM of \r_BCD_Num[5]_i_102\ : label is "lutpair303";
  attribute HLUTNM of \r_BCD_Num[5]_i_104\ : label is "lutpair305";
  attribute HLUTNM of \r_BCD_Num[5]_i_105\ : label is "lutpair304";
  attribute HLUTNM of \r_BCD_Num[5]_i_106\ : label is "lutpair303";
  attribute HLUTNM of \r_BCD_Num[5]_i_19\ : label is "lutpair315";
  attribute HLUTNM of \r_BCD_Num[5]_i_20\ : label is "lutpair314";
  attribute HLUTNM of \r_BCD_Num[5]_i_21\ : label is "lutpair313";
  attribute HLUTNM of \r_BCD_Num[5]_i_24\ : label is "lutpair315";
  attribute HLUTNM of \r_BCD_Num[5]_i_25\ : label is "lutpair314";
  attribute HLUTNM of \r_BCD_Num[5]_i_38\ : label is "lutpair312";
  attribute HLUTNM of \r_BCD_Num[5]_i_39\ : label is "lutpair311";
  attribute HLUTNM of \r_BCD_Num[5]_i_40\ : label is "lutpair310";
  attribute HLUTNM of \r_BCD_Num[5]_i_41\ : label is "lutpair309";
  attribute HLUTNM of \r_BCD_Num[5]_i_42\ : label is "lutpair313";
  attribute HLUTNM of \r_BCD_Num[5]_i_43\ : label is "lutpair312";
  attribute HLUTNM of \r_BCD_Num[5]_i_44\ : label is "lutpair311";
  attribute HLUTNM of \r_BCD_Num[5]_i_45\ : label is "lutpair310";
  attribute HLUTNM of \r_BCD_Num[5]_i_70\ : label is "lutpair308";
  attribute HLUTNM of \r_BCD_Num[5]_i_71\ : label is "lutpair307";
  attribute HLUTNM of \r_BCD_Num[5]_i_72\ : label is "lutpair306";
  attribute HLUTNM of \r_BCD_Num[5]_i_73\ : label is "lutpair305";
  attribute HLUTNM of \r_BCD_Num[5]_i_74\ : label is "lutpair309";
  attribute HLUTNM of \r_BCD_Num[5]_i_75\ : label is "lutpair308";
  attribute HLUTNM of \r_BCD_Num[5]_i_76\ : label is "lutpair307";
  attribute HLUTNM of \r_BCD_Num[5]_i_77\ : label is "lutpair306";
  attribute HLUTNM of \r_BCD_Num[6]_i_100\ : label is "lutpair158";
  attribute HLUTNM of \r_BCD_Num[6]_i_101\ : label is "lutpair157";
  attribute HLUTNM of \r_BCD_Num[6]_i_116\ : label is "lutpair302";
  attribute HLUTNM of \r_BCD_Num[6]_i_117\ : label is "lutpair301";
  attribute HLUTNM of \r_BCD_Num[6]_i_121\ : label is "lutpair302";
  attribute HLUTNM of \r_BCD_Num[6]_i_158\ : label is "lutpair145";
  attribute HLUTNM of \r_BCD_Num[6]_i_159\ : label is "lutpair144";
  attribute HLUTNM of \r_BCD_Num[6]_i_163\ : label is "lutpair145";
  attribute HLUTNM of \r_BCD_Num[6]_i_198\ : label is "lutpair155";
  attribute HLUTNM of \r_BCD_Num[6]_i_199\ : label is "lutpair154";
  attribute HLUTNM of \r_BCD_Num[6]_i_200\ : label is "lutpair153";
  attribute HLUTNM of \r_BCD_Num[6]_i_201\ : label is "lutpair152";
  attribute HLUTNM of \r_BCD_Num[6]_i_202\ : label is "lutpair156";
  attribute HLUTNM of \r_BCD_Num[6]_i_203\ : label is "lutpair155";
  attribute HLUTNM of \r_BCD_Num[6]_i_204\ : label is "lutpair154";
  attribute HLUTNM of \r_BCD_Num[6]_i_205\ : label is "lutpair153";
  attribute HLUTNM of \r_BCD_Num[6]_i_230\ : label is "lutpair300";
  attribute HLUTNM of \r_BCD_Num[6]_i_231\ : label is "lutpair299";
  attribute HLUTNM of \r_BCD_Num[6]_i_232\ : label is "lutpair298";
  attribute HLUTNM of \r_BCD_Num[6]_i_233\ : label is "lutpair297";
  attribute HLUTNM of \r_BCD_Num[6]_i_234\ : label is "lutpair301";
  attribute HLUTNM of \r_BCD_Num[6]_i_235\ : label is "lutpair300";
  attribute HLUTNM of \r_BCD_Num[6]_i_236\ : label is "lutpair299";
  attribute HLUTNM of \r_BCD_Num[6]_i_237\ : label is "lutpair298";
  attribute HLUTNM of \r_BCD_Num[6]_i_262\ : label is "lutpair143";
  attribute HLUTNM of \r_BCD_Num[6]_i_263\ : label is "lutpair142";
  attribute HLUTNM of \r_BCD_Num[6]_i_264\ : label is "lutpair141";
  attribute HLUTNM of \r_BCD_Num[6]_i_265\ : label is "lutpair140";
  attribute HLUTNM of \r_BCD_Num[6]_i_266\ : label is "lutpair144";
  attribute HLUTNM of \r_BCD_Num[6]_i_267\ : label is "lutpair143";
  attribute HLUTNM of \r_BCD_Num[6]_i_268\ : label is "lutpair142";
  attribute HLUTNM of \r_BCD_Num[6]_i_269\ : label is "lutpair141";
  attribute HLUTNM of \r_BCD_Num[6]_i_294\ : label is "lutpair151";
  attribute HLUTNM of \r_BCD_Num[6]_i_295\ : label is "lutpair150";
  attribute HLUTNM of \r_BCD_Num[6]_i_296\ : label is "lutpair149";
  attribute HLUTNM of \r_BCD_Num[6]_i_297\ : label is "lutpair148";
  attribute HLUTNM of \r_BCD_Num[6]_i_298\ : label is "lutpair152";
  attribute HLUTNM of \r_BCD_Num[6]_i_299\ : label is "lutpair151";
  attribute HLUTNM of \r_BCD_Num[6]_i_300\ : label is "lutpair150";
  attribute HLUTNM of \r_BCD_Num[6]_i_301\ : label is "lutpair149";
  attribute HLUTNM of \r_BCD_Num[6]_i_325\ : label is "lutpair336";
  attribute HLUTNM of \r_BCD_Num[6]_i_329\ : label is "lutpair297";
  attribute HLUTNM of \r_BCD_Num[6]_i_348\ : label is "lutpair326";
  attribute HLUTNM of \r_BCD_Num[6]_i_352\ : label is "lutpair140";
  attribute HLUTNM of \r_BCD_Num[6]_i_370\ : label is "lutpair147";
  attribute HLUTNM of \r_BCD_Num[6]_i_371\ : label is "lutpair146";
  attribute HLUTNM of \r_BCD_Num[6]_i_373\ : label is "lutpair148";
  attribute HLUTNM of \r_BCD_Num[6]_i_374\ : label is "lutpair147";
  attribute HLUTNM of \r_BCD_Num[6]_i_375\ : label is "lutpair146";
  attribute HLUTNM of \r_BCD_Num[6]_i_95\ : label is "lutpair158";
  attribute HLUTNM of \r_BCD_Num[6]_i_96\ : label is "lutpair157";
  attribute HLUTNM of \r_BCD_Num[6]_i_97\ : label is "lutpair156";
  attribute HLUTNM of \r_BCD_Num[8]_i_101\ : label is "lutpair46";
  attribute HLUTNM of \r_BCD_Num[8]_i_102\ : label is "lutpair45";
  attribute HLUTNM of \r_BCD_Num[8]_i_103\ : label is "lutpair44";
  attribute HLUTNM of \r_BCD_Num[8]_i_134\ : label is "lutpair41";
  attribute HLUTNM of \r_BCD_Num[8]_i_139\ : label is "lutpair41";
  attribute HLUTNM of \r_BCD_Num[8]_i_42\ : label is "lutpair47";
  attribute HLUTNM of \r_BCD_Num[8]_i_43\ : label is "lutpair46";
  attribute HLUTNM of \r_BCD_Num[8]_i_47\ : label is "lutpair47";
  attribute HLUTNM of \r_BCD_Num[8]_i_97\ : label is "lutpair45";
  attribute HLUTNM of \r_BCD_Num[8]_i_98\ : label is "lutpair44";
  attribute HLUTNM of \r_BCD_Num[8]_i_99\ : label is "lutpair43";
  attribute HLUTNM of \r_BCD_Num[9]_i_135\ : label is "lutpair215";
  attribute HLUTNM of \r_BCD_Num[9]_i_138\ : label is "lutpair214";
  attribute HLUTNM of \r_BCD_Num[9]_i_139\ : label is "lutpair216";
  attribute HLUTNM of \r_BCD_Num[9]_i_140\ : label is "lutpair215";
  attribute HLUTNM of \r_BCD_Num[9]_i_144\ : label is "lutpair207";
  attribute HLUTNM of \r_BCD_Num[9]_i_145\ : label is "lutpair206";
  attribute HLUTNM of \r_BCD_Num[9]_i_146\ : label is "lutpair205";
  attribute HLUTNM of \r_BCD_Num[9]_i_148\ : label is "lutpair208";
  attribute HLUTNM of \r_BCD_Num[9]_i_149\ : label is "lutpair207";
  attribute HLUTNM of \r_BCD_Num[9]_i_150\ : label is "lutpair206";
  attribute HLUTNM of \r_BCD_Num[9]_i_183\ : label is "lutpair213";
  attribute HLUTNM of \r_BCD_Num[9]_i_186\ : label is "lutpair212";
  attribute HLUTNM of \r_BCD_Num[9]_i_187\ : label is "lutpair214";
  attribute HLUTNM of \r_BCD_Num[9]_i_188\ : label is "lutpair213";
  attribute HLUTNM of \r_BCD_Num[9]_i_191\ : label is "lutpair203";
  attribute HLUTNM of \r_BCD_Num[9]_i_196\ : label is "lutpair203";
  attribute HLUTNM of \r_BCD_Num[9]_i_226\ : label is "lutpair211";
  attribute HLUTNM of \r_BCD_Num[9]_i_227\ : label is "lutpair210";
  attribute HLUTNM of \r_BCD_Num[9]_i_229\ : label is "lutpair212";
  attribute HLUTNM of \r_BCD_Num[9]_i_230\ : label is "lutpair211";
  attribute HLUTNM of \r_BCD_Num[9]_i_231\ : label is "lutpair210";
  attribute HLUTNM of \r_BCD_Num[9]_i_62\ : label is "lutpair218";
  attribute HLUTNM of \r_BCD_Num[9]_i_63\ : label is "lutpair217";
  attribute HLUTNM of \r_BCD_Num[9]_i_64\ : label is "lutpair216";
  attribute HLUTNM of \r_BCD_Num[9]_i_67\ : label is "lutpair218";
  attribute HLUTNM of \r_BCD_Num[9]_i_68\ : label is "lutpair217";
  attribute HLUTNM of \r_BCD_Num[9]_i_72\ : label is "lutpair209";
  attribute HLUTNM of \r_BCD_Num[9]_i_73\ : label is "lutpair208";
  attribute HLUTNM of \r_BCD_Num[9]_i_77\ : label is "lutpair209";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_147\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_150\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  o_AUD_SD <= \<const1>\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0
     port map (
      CO(0) => inst_n_24,
      DI(2) => inst_n_78,
      DI(1) => inst_n_79,
      DI(0) => inst_n_80,
      O(0) => inst_n_81,
      S(0) => \r_Count[19]_i_84_n_0\,
      i_Alarm_Enable => i_Alarm_Enable,
      i_Change_Alarm => i_Change_Alarm,
      i_Clk_100MHz => i_Clk_100MHz,
      i_Encoder_A => i_Encoder_A,
      i_Encoder_B => i_Encoder_B,
      i_Encoder_Change_Mode => i_Encoder_Change_Mode,
      i_Encoder_Enable => i_Encoder_Enable,
      i_Reset => i_Reset,
      o_AUD_PWM => o_AUD_PWM,
      o_Alarm_Enabled => o_Alarm_Enabled,
      o_Alarm_On => o_Alarm_On,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      o_PM => o_PM,
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      \r_BCD_Num_reg[10]\(2) => inst_n_117,
      \r_BCD_Num_reg[10]\(1) => inst_n_118,
      \r_BCD_Num_reg[10]\(0) => inst_n_119,
      \r_BCD_Num_reg[10]_0\(2) => inst_n_132,
      \r_BCD_Num_reg[10]_0\(1) => inst_n_133,
      \r_BCD_Num_reg[10]_0\(0) => inst_n_134,
      \r_BCD_Num_reg[12]\(2) => inst_n_378,
      \r_BCD_Num_reg[12]\(1) => inst_n_379,
      \r_BCD_Num_reg[12]\(0) => inst_n_380,
      \r_BCD_Num_reg[13]\(3) => inst_n_385,
      \r_BCD_Num_reg[13]\(2) => inst_n_386,
      \r_BCD_Num_reg[13]\(1) => inst_n_387,
      \r_BCD_Num_reg[13]\(0) => inst_n_388,
      \r_BCD_Num_reg[15]\(3) => inst_n_381,
      \r_BCD_Num_reg[15]\(2) => inst_n_382,
      \r_BCD_Num_reg[15]\(1) => inst_n_383,
      \r_BCD_Num_reg[15]\(0) => inst_n_384,
      \r_BCD_Num_reg[16]\(3) => inst_n_120,
      \r_BCD_Num_reg[16]\(2) => inst_n_121,
      \r_BCD_Num_reg[16]\(1) => inst_n_122,
      \r_BCD_Num_reg[16]\(0) => inst_n_123,
      \r_BCD_Num_reg[16]_0\(3) => inst_n_124,
      \r_BCD_Num_reg[16]_0\(2) => inst_n_125,
      \r_BCD_Num_reg[16]_0\(1) => inst_n_126,
      \r_BCD_Num_reg[16]_0\(0) => inst_n_127,
      \r_BCD_Num_reg[16]_1\(3) => inst_n_128,
      \r_BCD_Num_reg[16]_1\(2) => inst_n_129,
      \r_BCD_Num_reg[16]_1\(1) => inst_n_130,
      \r_BCD_Num_reg[16]_1\(0) => inst_n_131,
      \r_BCD_Num_reg[17]\(3) => inst_n_389,
      \r_BCD_Num_reg[17]\(2) => inst_n_390,
      \r_BCD_Num_reg[17]\(1) => inst_n_391,
      \r_BCD_Num_reg[17]\(0) => inst_n_392,
      \r_BCD_Num_reg[21]\(3) => inst_n_136,
      \r_BCD_Num_reg[21]\(2) => inst_n_137,
      \r_BCD_Num_reg[21]\(1) => inst_n_138,
      \r_BCD_Num_reg[21]\(0) => inst_n_139,
      \r_BCD_Num_reg[21]_0\(0) => inst_n_302,
      \r_BCD_Num_reg[21]_1\(3) => inst_n_397,
      \r_BCD_Num_reg[21]_1\(2) => inst_n_398,
      \r_BCD_Num_reg[21]_1\(1) => inst_n_399,
      \r_BCD_Num_reg[21]_1\(0) => inst_n_400,
      \r_BCD_Num_reg[21]_2\(0) => inst_n_563,
      \r_BCD_Num_reg[22]\(0) => inst_n_135,
      \r_BCD_Num_reg[22]_0\(0) => inst_n_396,
      \r_BCD_Num_reg[24]\(0) => inst_n_144,
      \r_BCD_Num_reg[24]_0\(2) => inst_n_153,
      \r_BCD_Num_reg[24]_0\(1) => inst_n_154,
      \r_BCD_Num_reg[24]_0\(0) => inst_n_155,
      \r_BCD_Num_reg[24]_1\(3) => inst_n_156,
      \r_BCD_Num_reg[24]_1\(2) => inst_n_157,
      \r_BCD_Num_reg[24]_1\(1) => inst_n_158,
      \r_BCD_Num_reg[24]_1\(0) => inst_n_159,
      \r_BCD_Num_reg[24]_10\(0) => inst_n_203,
      \r_BCD_Num_reg[24]_11\(0) => inst_n_204,
      \r_BCD_Num_reg[24]_12\(0) => inst_n_205,
      \r_BCD_Num_reg[24]_13\(3) => inst_n_206,
      \r_BCD_Num_reg[24]_13\(2) => inst_n_207,
      \r_BCD_Num_reg[24]_13\(1) => inst_n_208,
      \r_BCD_Num_reg[24]_13\(0) => inst_n_209,
      \r_BCD_Num_reg[24]_14\(0) => inst_n_210,
      \r_BCD_Num_reg[24]_15\(2) => inst_n_211,
      \r_BCD_Num_reg[24]_15\(1) => inst_n_212,
      \r_BCD_Num_reg[24]_15\(0) => inst_n_213,
      \r_BCD_Num_reg[24]_16\(0) => inst_n_214,
      \r_BCD_Num_reg[24]_17\(0) => inst_n_215,
      \r_BCD_Num_reg[24]_18\(3) => inst_n_216,
      \r_BCD_Num_reg[24]_18\(2) => inst_n_217,
      \r_BCD_Num_reg[24]_18\(1) => inst_n_218,
      \r_BCD_Num_reg[24]_18\(0) => inst_n_219,
      \r_BCD_Num_reg[24]_19\(0) => inst_n_220,
      \r_BCD_Num_reg[24]_2\(0) => inst_n_171,
      \r_BCD_Num_reg[24]_20\(3) => inst_n_221,
      \r_BCD_Num_reg[24]_20\(2) => inst_n_222,
      \r_BCD_Num_reg[24]_20\(1) => inst_n_223,
      \r_BCD_Num_reg[24]_20\(0) => inst_n_224,
      \r_BCD_Num_reg[24]_21\(0) => inst_n_225,
      \r_BCD_Num_reg[24]_22\(3) => inst_n_226,
      \r_BCD_Num_reg[24]_22\(2) => inst_n_227,
      \r_BCD_Num_reg[24]_22\(1) => inst_n_228,
      \r_BCD_Num_reg[24]_22\(0) => inst_n_229,
      \r_BCD_Num_reg[24]_23\(0) => inst_n_230,
      \r_BCD_Num_reg[24]_24\(0) => inst_n_303,
      \r_BCD_Num_reg[24]_25\(0) => inst_n_405,
      \r_BCD_Num_reg[24]_26\(0) => inst_n_455,
      \r_BCD_Num_reg[24]_3\(0) => inst_n_172,
      \r_BCD_Num_reg[24]_4\(2) => inst_n_173,
      \r_BCD_Num_reg[24]_4\(1) => inst_n_174,
      \r_BCD_Num_reg[24]_4\(0) => inst_n_175,
      \r_BCD_Num_reg[24]_5\(2) => inst_n_176,
      \r_BCD_Num_reg[24]_5\(1) => inst_n_177,
      \r_BCD_Num_reg[24]_5\(0) => inst_n_178,
      \r_BCD_Num_reg[24]_6\(0) => inst_n_179,
      \r_BCD_Num_reg[24]_7\(2) => inst_n_180,
      \r_BCD_Num_reg[24]_7\(1) => inst_n_181,
      \r_BCD_Num_reg[24]_7\(0) => inst_n_182,
      \r_BCD_Num_reg[24]_8\(0) => inst_n_201,
      \r_BCD_Num_reg[24]_9\(0) => inst_n_202,
      \r_BCD_Num_reg[27]\(0) => inst_n_425,
      \r_BCD_Num_reg[27]_0\(0) => inst_n_426,
      \r_BCD_Num_reg[27]_1\(2) => inst_n_427,
      \r_BCD_Num_reg[27]_1\(1) => inst_n_428,
      \r_BCD_Num_reg[27]_1\(0) => inst_n_429,
      \r_BCD_Num_reg[27]_10\(0) => inst_n_466,
      \r_BCD_Num_reg[27]_11\(3) => inst_n_467,
      \r_BCD_Num_reg[27]_11\(2) => inst_n_468,
      \r_BCD_Num_reg[27]_11\(1) => inst_n_469,
      \r_BCD_Num_reg[27]_11\(0) => inst_n_470,
      \r_BCD_Num_reg[27]_12\(0) => inst_n_471,
      \r_BCD_Num_reg[27]_13\(2) => inst_n_472,
      \r_BCD_Num_reg[27]_13\(1) => inst_n_473,
      \r_BCD_Num_reg[27]_13\(0) => inst_n_474,
      \r_BCD_Num_reg[27]_14\(0) => inst_n_475,
      \r_BCD_Num_reg[27]_15\(0) => inst_n_476,
      \r_BCD_Num_reg[27]_16\(3) => inst_n_477,
      \r_BCD_Num_reg[27]_16\(2) => inst_n_478,
      \r_BCD_Num_reg[27]_16\(1) => inst_n_479,
      \r_BCD_Num_reg[27]_16\(0) => inst_n_480,
      \r_BCD_Num_reg[27]_17\(0) => inst_n_481,
      \r_BCD_Num_reg[27]_18\(3) => inst_n_482,
      \r_BCD_Num_reg[27]_18\(2) => inst_n_483,
      \r_BCD_Num_reg[27]_18\(1) => inst_n_484,
      \r_BCD_Num_reg[27]_18\(0) => inst_n_485,
      \r_BCD_Num_reg[27]_19\(0) => inst_n_486,
      \r_BCD_Num_reg[27]_2\(2) => inst_n_430,
      \r_BCD_Num_reg[27]_2\(1) => inst_n_431,
      \r_BCD_Num_reg[27]_2\(0) => inst_n_432,
      \r_BCD_Num_reg[27]_20\(3) => inst_n_487,
      \r_BCD_Num_reg[27]_20\(2) => inst_n_488,
      \r_BCD_Num_reg[27]_20\(1) => inst_n_489,
      \r_BCD_Num_reg[27]_20\(0) => inst_n_490,
      \r_BCD_Num_reg[27]_21\(0) => inst_n_491,
      \r_BCD_Num_reg[27]_22\(0) => inst_n_564,
      \r_BCD_Num_reg[27]_3\(0) => inst_n_433,
      \r_BCD_Num_reg[27]_4\(2) => inst_n_434,
      \r_BCD_Num_reg[27]_4\(1) => inst_n_435,
      \r_BCD_Num_reg[27]_4\(0) => inst_n_436,
      \r_BCD_Num_reg[27]_5\(2) => inst_n_456,
      \r_BCD_Num_reg[27]_5\(1) => inst_n_457,
      \r_BCD_Num_reg[27]_5\(0) => inst_n_458,
      \r_BCD_Num_reg[27]_6\(0) => inst_n_459,
      \r_BCD_Num_reg[27]_7\(0) => inst_n_460,
      \r_BCD_Num_reg[27]_8\(3) => inst_n_461,
      \r_BCD_Num_reg[27]_8\(2) => inst_n_462,
      \r_BCD_Num_reg[27]_8\(1) => inst_n_463,
      \r_BCD_Num_reg[27]_8\(0) => inst_n_464,
      \r_BCD_Num_reg[27]_9\(0) => inst_n_465,
      \r_BCD_Num_reg[28]\(3) => inst_n_140,
      \r_BCD_Num_reg[28]\(2) => inst_n_141,
      \r_BCD_Num_reg[28]\(1) => inst_n_142,
      \r_BCD_Num_reg[28]\(0) => inst_n_143,
      \r_BCD_Num_reg[28]_0\(3) => inst_n_401,
      \r_BCD_Num_reg[28]_0\(2) => inst_n_402,
      \r_BCD_Num_reg[28]_0\(1) => inst_n_403,
      \r_BCD_Num_reg[28]_0\(0) => inst_n_404,
      \r_BCD_Num_reg[30]\(0) => inst_n_160,
      \r_BCD_Num_reg[30]_0\(0) => inst_n_161,
      \r_BCD_Num_reg[30]_1\(0) => inst_n_162,
      \r_BCD_Num_reg[30]_2\ => inst_n_164,
      \r_BCD_Num_reg[30]_3\(0) => inst_n_414,
      \r_BCD_Num_reg[30]_4\(0) => inst_n_415,
      \r_BCD_Num_reg[30]_5\(0) => inst_n_416,
      \r_BCD_Num_reg[30]_6\ => inst_n_418,
      \r_BCD_Num_reg[31]\(0) => inst_n_163,
      \r_BCD_Num_reg[31]_0\(0) => inst_n_183,
      \r_BCD_Num_reg[31]_1\(0) => inst_n_184,
      \r_BCD_Num_reg[31]_10\(0) => inst_n_235,
      \r_BCD_Num_reg[31]_11\(1) => inst_n_236,
      \r_BCD_Num_reg[31]_11\(0) => inst_n_237,
      \r_BCD_Num_reg[31]_12\(0) => inst_n_238,
      \r_BCD_Num_reg[31]_13\(0) => inst_n_239,
      \r_BCD_Num_reg[31]_14\(0) => inst_n_240,
      \r_BCD_Num_reg[31]_15\(0) => inst_n_241,
      \r_BCD_Num_reg[31]_16\(0) => inst_n_242,
      \r_BCD_Num_reg[31]_17\(0) => inst_n_243,
      \r_BCD_Num_reg[31]_18\(0) => inst_n_244,
      \r_BCD_Num_reg[31]_19\(1) => inst_n_245,
      \r_BCD_Num_reg[31]_19\(0) => inst_n_246,
      \r_BCD_Num_reg[31]_2\(0) => inst_n_185,
      \r_BCD_Num_reg[31]_20\(0) => inst_n_247,
      \r_BCD_Num_reg[31]_21\(0) => inst_n_248,
      \r_BCD_Num_reg[31]_22\(0) => inst_n_249,
      \r_BCD_Num_reg[31]_23\(0) => inst_n_250,
      \r_BCD_Num_reg[31]_24\(0) => inst_n_251,
      \r_BCD_Num_reg[31]_25\(3) => inst_n_252,
      \r_BCD_Num_reg[31]_25\(2) => inst_n_253,
      \r_BCD_Num_reg[31]_25\(1) => inst_n_254,
      \r_BCD_Num_reg[31]_25\(0) => inst_n_255,
      \r_BCD_Num_reg[31]_26\(3) => inst_n_256,
      \r_BCD_Num_reg[31]_26\(2) => inst_n_257,
      \r_BCD_Num_reg[31]_26\(1) => inst_n_258,
      \r_BCD_Num_reg[31]_26\(0) => inst_n_259,
      \r_BCD_Num_reg[31]_27\(3) => inst_n_260,
      \r_BCD_Num_reg[31]_27\(2) => inst_n_261,
      \r_BCD_Num_reg[31]_27\(1) => inst_n_262,
      \r_BCD_Num_reg[31]_27\(0) => inst_n_263,
      \r_BCD_Num_reg[31]_28\(1) => inst_n_264,
      \r_BCD_Num_reg[31]_28\(0) => inst_n_265,
      \r_BCD_Num_reg[31]_29\(1) => inst_n_266,
      \r_BCD_Num_reg[31]_29\(0) => inst_n_267,
      \r_BCD_Num_reg[31]_3\(0) => inst_n_186,
      \r_BCD_Num_reg[31]_30\(0) => inst_n_417,
      \r_BCD_Num_reg[31]_31\(0) => inst_n_437,
      \r_BCD_Num_reg[31]_32\(0) => inst_n_438,
      \r_BCD_Num_reg[31]_33\(0) => inst_n_439,
      \r_BCD_Num_reg[31]_34\(0) => inst_n_440,
      \r_BCD_Num_reg[31]_35\(0) => inst_n_441,
      \r_BCD_Num_reg[31]_36\(3) => inst_n_442,
      \r_BCD_Num_reg[31]_36\(2) => inst_n_443,
      \r_BCD_Num_reg[31]_36\(1) => inst_n_444,
      \r_BCD_Num_reg[31]_36\(0) => inst_n_445,
      \r_BCD_Num_reg[31]_37\(0) => inst_n_492,
      \r_BCD_Num_reg[31]_38\(0) => inst_n_493,
      \r_BCD_Num_reg[31]_39\(0) => inst_n_494,
      \r_BCD_Num_reg[31]_4\(0) => inst_n_187,
      \r_BCD_Num_reg[31]_40\(0) => inst_n_495,
      \r_BCD_Num_reg[31]_41\(0) => inst_n_496,
      \r_BCD_Num_reg[31]_42\(1) => inst_n_497,
      \r_BCD_Num_reg[31]_42\(0) => inst_n_498,
      \r_BCD_Num_reg[31]_43\(0) => inst_n_499,
      \r_BCD_Num_reg[31]_44\(0) => inst_n_500,
      \r_BCD_Num_reg[31]_45\(0) => inst_n_501,
      \r_BCD_Num_reg[31]_46\(0) => inst_n_502,
      \r_BCD_Num_reg[31]_47\(0) => inst_n_503,
      \r_BCD_Num_reg[31]_48\(0) => inst_n_504,
      \r_BCD_Num_reg[31]_49\(0) => inst_n_505,
      \r_BCD_Num_reg[31]_5\(3) => inst_n_188,
      \r_BCD_Num_reg[31]_5\(2) => inst_n_189,
      \r_BCD_Num_reg[31]_5\(1) => inst_n_190,
      \r_BCD_Num_reg[31]_5\(0) => inst_n_191,
      \r_BCD_Num_reg[31]_50\(1) => inst_n_506,
      \r_BCD_Num_reg[31]_50\(0) => inst_n_507,
      \r_BCD_Num_reg[31]_51\(0) => inst_n_508,
      \r_BCD_Num_reg[31]_52\(0) => inst_n_509,
      \r_BCD_Num_reg[31]_53\(0) => inst_n_510,
      \r_BCD_Num_reg[31]_54\(0) => inst_n_511,
      \r_BCD_Num_reg[31]_55\(0) => inst_n_512,
      \r_BCD_Num_reg[31]_56\(3) => inst_n_513,
      \r_BCD_Num_reg[31]_56\(2) => inst_n_514,
      \r_BCD_Num_reg[31]_56\(1) => inst_n_515,
      \r_BCD_Num_reg[31]_56\(0) => inst_n_516,
      \r_BCD_Num_reg[31]_57\(3) => inst_n_517,
      \r_BCD_Num_reg[31]_57\(2) => inst_n_518,
      \r_BCD_Num_reg[31]_57\(1) => inst_n_519,
      \r_BCD_Num_reg[31]_57\(0) => inst_n_520,
      \r_BCD_Num_reg[31]_58\(3) => inst_n_521,
      \r_BCD_Num_reg[31]_58\(2) => inst_n_522,
      \r_BCD_Num_reg[31]_58\(1) => inst_n_523,
      \r_BCD_Num_reg[31]_58\(0) => inst_n_524,
      \r_BCD_Num_reg[31]_59\(1) => inst_n_525,
      \r_BCD_Num_reg[31]_59\(0) => inst_n_526,
      \r_BCD_Num_reg[31]_6\(0) => inst_n_231,
      \r_BCD_Num_reg[31]_60\(1) => inst_n_527,
      \r_BCD_Num_reg[31]_60\(0) => inst_n_528,
      \r_BCD_Num_reg[31]_7\(0) => inst_n_232,
      \r_BCD_Num_reg[31]_8\(0) => inst_n_233,
      \r_BCD_Num_reg[31]_9\(0) => inst_n_234,
      \r_BCD_Num_reg[5]\(3) => inst_n_548,
      \r_BCD_Num_reg[5]\(2) => inst_n_549,
      \r_BCD_Num_reg[5]\(1) => inst_n_550,
      \r_BCD_Num_reg[5]\(0) => inst_n_551,
      \r_BCD_Num_reg[5]_0\(3) => inst_n_552,
      \r_BCD_Num_reg[5]_0\(2) => inst_n_553,
      \r_BCD_Num_reg[5]_0\(1) => inst_n_554,
      \r_BCD_Num_reg[5]_0\(0) => inst_n_555,
      \r_BCD_Num_reg[5]_1\(3) => inst_n_556,
      \r_BCD_Num_reg[5]_1\(2) => inst_n_557,
      \r_BCD_Num_reg[5]_1\(1) => inst_n_558,
      \r_BCD_Num_reg[5]_1\(0) => inst_n_559,
      \r_BCD_Num_reg[5]_2\(2) => inst_n_560,
      \r_BCD_Num_reg[5]_2\(1) => inst_n_561,
      \r_BCD_Num_reg[5]_2\(0) => inst_n_562,
      \r_BCD_Num_reg[6]\(0) => inst_n_192,
      \r_BCD_Num_reg[6]_0\(0) => inst_n_268,
      \r_BCD_Num_reg[6]_1\(3) => inst_n_269,
      \r_BCD_Num_reg[6]_1\(2) => inst_n_270,
      \r_BCD_Num_reg[6]_1\(1) => inst_n_271,
      \r_BCD_Num_reg[6]_1\(0) => inst_n_272,
      \r_BCD_Num_reg[6]_10\(2) => inst_n_299,
      \r_BCD_Num_reg[6]_10\(1) => inst_n_300,
      \r_BCD_Num_reg[6]_10\(0) => inst_n_301,
      \r_BCD_Num_reg[6]_11\(0) => inst_n_446,
      \r_BCD_Num_reg[6]_12\(0) => inst_n_529,
      \r_BCD_Num_reg[6]_13\(3) => inst_n_530,
      \r_BCD_Num_reg[6]_13\(2) => inst_n_531,
      \r_BCD_Num_reg[6]_13\(1) => inst_n_532,
      \r_BCD_Num_reg[6]_13\(0) => inst_n_533,
      \r_BCD_Num_reg[6]_14\(1) => inst_n_534,
      \r_BCD_Num_reg[6]_14\(0) => inst_n_535,
      \r_BCD_Num_reg[6]_15\(2) => inst_n_536,
      \r_BCD_Num_reg[6]_15\(1) => inst_n_537,
      \r_BCD_Num_reg[6]_15\(0) => inst_n_538,
      \r_BCD_Num_reg[6]_16\(3) => inst_n_539,
      \r_BCD_Num_reg[6]_16\(2) => inst_n_540,
      \r_BCD_Num_reg[6]_16\(1) => inst_n_541,
      \r_BCD_Num_reg[6]_16\(0) => inst_n_542,
      \r_BCD_Num_reg[6]_17\(2) => inst_n_543,
      \r_BCD_Num_reg[6]_17\(1) => inst_n_544,
      \r_BCD_Num_reg[6]_17\(0) => inst_n_545,
      \r_BCD_Num_reg[6]_18\(1) => inst_n_546,
      \r_BCD_Num_reg[6]_18\(0) => inst_n_547,
      \r_BCD_Num_reg[6]_2\(1) => inst_n_273,
      \r_BCD_Num_reg[6]_2\(0) => inst_n_274,
      \r_BCD_Num_reg[6]_3\(2) => inst_n_275,
      \r_BCD_Num_reg[6]_3\(1) => inst_n_276,
      \r_BCD_Num_reg[6]_3\(0) => inst_n_277,
      \r_BCD_Num_reg[6]_4\(3) => inst_n_278,
      \r_BCD_Num_reg[6]_4\(2) => inst_n_279,
      \r_BCD_Num_reg[6]_4\(1) => inst_n_280,
      \r_BCD_Num_reg[6]_4\(0) => inst_n_281,
      \r_BCD_Num_reg[6]_5\(2) => inst_n_282,
      \r_BCD_Num_reg[6]_5\(1) => inst_n_283,
      \r_BCD_Num_reg[6]_5\(0) => inst_n_284,
      \r_BCD_Num_reg[6]_6\(1) => inst_n_285,
      \r_BCD_Num_reg[6]_6\(0) => inst_n_286,
      \r_BCD_Num_reg[6]_7\(3) => inst_n_287,
      \r_BCD_Num_reg[6]_7\(2) => inst_n_288,
      \r_BCD_Num_reg[6]_7\(1) => inst_n_289,
      \r_BCD_Num_reg[6]_7\(0) => inst_n_290,
      \r_BCD_Num_reg[6]_8\(3) => inst_n_291,
      \r_BCD_Num_reg[6]_8\(2) => inst_n_292,
      \r_BCD_Num_reg[6]_8\(1) => inst_n_293,
      \r_BCD_Num_reg[6]_8\(0) => inst_n_294,
      \r_BCD_Num_reg[6]_9\(3) => inst_n_295,
      \r_BCD_Num_reg[6]_9\(2) => inst_n_296,
      \r_BCD_Num_reg[6]_9\(1) => inst_n_297,
      \r_BCD_Num_reg[6]_9\(0) => inst_n_298,
      \r_BCD_Num_reg[7]\(2) => inst_n_150,
      \r_BCD_Num_reg[7]\(1) => inst_n_151,
      \r_BCD_Num_reg[7]\(0) => inst_n_152,
      \r_BCD_Num_reg[7]_0\(2) => inst_n_411,
      \r_BCD_Num_reg[7]_0\(1) => inst_n_412,
      \r_BCD_Num_reg[7]_0\(0) => inst_n_413,
      \r_BCD_Num_reg[8]\(2) => inst_n_145,
      \r_BCD_Num_reg[8]\(1) => inst_n_146,
      \r_BCD_Num_reg[8]\(0) => inst_n_147,
      \r_BCD_Num_reg[8]_0\(1) => inst_n_148,
      \r_BCD_Num_reg[8]_0\(0) => inst_n_149,
      \r_BCD_Num_reg[8]_1\(2) => inst_n_165,
      \r_BCD_Num_reg[8]_1\(1) => inst_n_166,
      \r_BCD_Num_reg[8]_1\(0) => inst_n_167,
      \r_BCD_Num_reg[8]_2\(2) => inst_n_168,
      \r_BCD_Num_reg[8]_2\(1) => inst_n_169,
      \r_BCD_Num_reg[8]_2\(0) => inst_n_170,
      \r_BCD_Num_reg[8]_3\(1) => inst_n_193,
      \r_BCD_Num_reg[8]_3\(0) => inst_n_194,
      \r_BCD_Num_reg[8]_4\(3) => inst_n_195,
      \r_BCD_Num_reg[8]_4\(2) => inst_n_196,
      \r_BCD_Num_reg[8]_4\(1) => inst_n_197,
      \r_BCD_Num_reg[8]_4\(0) => inst_n_198,
      \r_BCD_Num_reg[8]_5\(1) => inst_n_199,
      \r_BCD_Num_reg[8]_5\(0) => inst_n_200,
      \r_BCD_Num_reg[9]\(2) => inst_n_393,
      \r_BCD_Num_reg[9]\(1) => inst_n_394,
      \r_BCD_Num_reg[9]\(0) => inst_n_395,
      \r_BCD_Num_reg[9]_0\(2) => inst_n_406,
      \r_BCD_Num_reg[9]_0\(1) => inst_n_407,
      \r_BCD_Num_reg[9]_0\(0) => inst_n_408,
      \r_BCD_Num_reg[9]_1\(1) => inst_n_409,
      \r_BCD_Num_reg[9]_1\(0) => inst_n_410,
      \r_BCD_Num_reg[9]_2\(2) => inst_n_419,
      \r_BCD_Num_reg[9]_2\(1) => inst_n_420,
      \r_BCD_Num_reg[9]_2\(0) => inst_n_421,
      \r_BCD_Num_reg[9]_3\(2) => inst_n_422,
      \r_BCD_Num_reg[9]_3\(1) => inst_n_423,
      \r_BCD_Num_reg[9]_3\(0) => inst_n_424,
      \r_BCD_Num_reg[9]_4\(1) => inst_n_447,
      \r_BCD_Num_reg[9]_4\(0) => inst_n_448,
      \r_BCD_Num_reg[9]_5\(3) => inst_n_449,
      \r_BCD_Num_reg[9]_5\(2) => inst_n_450,
      \r_BCD_Num_reg[9]_5\(1) => inst_n_451,
      \r_BCD_Num_reg[9]_5\(0) => inst_n_452,
      \r_BCD_Num_reg[9]_6\(1) => inst_n_453,
      \r_BCD_Num_reg[9]_6\(0) => inst_n_454,
      \r_Count_reg[0]\(0) => \r_BCD_Num[6]_i_352_n_0\,
      \r_Count_reg[0]_0\(0) => \r_BCD_Num[6]_i_329_n_0\,
      \r_Count_reg[11]\(1) => inst_n_87,
      \r_Count_reg[11]\(0) => inst_n_88,
      \r_Count_reg[11]_0\(1) => inst_n_348,
      \r_Count_reg[11]_0\(0) => inst_n_349,
      \r_Count_reg[11]_1\(1) => \r_Count[19]_i_65_n_0\,
      \r_Count_reg[11]_1\(0) => \r_Count[19]_i_66_n_0\,
      \r_Count_reg[11]_2\(1) => \r_Count[19]_i_69_n_0\,
      \r_Count_reg[11]_2\(0) => \r_Count[19]_i_70_n_0\,
      \r_Count_reg[12]\(3) => \r_BCD_Num_reg[10]_i_45_n_4\,
      \r_Count_reg[12]\(2) => \r_BCD_Num_reg[10]_i_45_n_5\,
      \r_Count_reg[12]\(1) => \r_BCD_Num_reg[10]_i_45_n_6\,
      \r_Count_reg[12]\(0) => \r_BCD_Num_reg[10]_i_45_n_7\,
      \r_Count_reg[12]_0\(3) => \r_BCD_Num_reg[8]_i_3_n_4\,
      \r_Count_reg[12]_0\(2) => \r_BCD_Num_reg[8]_i_3_n_5\,
      \r_Count_reg[12]_0\(1) => \r_BCD_Num_reg[8]_i_3_n_6\,
      \r_Count_reg[12]_0\(0) => \r_BCD_Num_reg[8]_i_3_n_7\,
      \r_Count_reg[12]_1\(3) => \r_BCD_Num_reg[6]_i_197_n_4\,
      \r_Count_reg[12]_1\(2) => \r_BCD_Num_reg[6]_i_197_n_5\,
      \r_Count_reg[12]_1\(1) => \r_BCD_Num_reg[6]_i_197_n_6\,
      \r_Count_reg[12]_1\(0) => \r_BCD_Num_reg[6]_i_197_n_7\,
      \r_Count_reg[12]_2\(3) => \r_BCD_Num_reg[9]_i_134_n_4\,
      \r_Count_reg[12]_2\(2) => \r_BCD_Num_reg[9]_i_134_n_5\,
      \r_Count_reg[12]_2\(1) => \r_BCD_Num_reg[9]_i_134_n_6\,
      \r_Count_reg[12]_2\(0) => \r_BCD_Num_reg[9]_i_134_n_7\,
      \r_Count_reg[12]_3\(3) => \r_BCD_Num_reg[9]_i_6_n_4\,
      \r_Count_reg[12]_3\(2) => \r_BCD_Num_reg[9]_i_6_n_5\,
      \r_Count_reg[12]_3\(1) => \r_BCD_Num_reg[9]_i_6_n_6\,
      \r_Count_reg[12]_3\(0) => \r_BCD_Num_reg[9]_i_6_n_7\,
      \r_Count_reg[12]_4\(3) => \r_BCD_Num_reg[5]_i_37_n_4\,
      \r_Count_reg[12]_4\(2) => \r_BCD_Num_reg[5]_i_37_n_5\,
      \r_Count_reg[12]_4\(1) => \r_BCD_Num_reg[5]_i_37_n_6\,
      \r_Count_reg[12]_4\(0) => \r_BCD_Num_reg[5]_i_37_n_7\,
      \r_Count_reg[15]\(3) => inst_n_83,
      \r_Count_reg[15]\(2) => inst_n_84,
      \r_Count_reg[15]\(1) => inst_n_85,
      \r_Count_reg[15]\(0) => inst_n_86,
      \r_Count_reg[15]_0\(0) => inst_n_338,
      \r_Count_reg[15]_1\(0) => inst_n_342,
      \r_Count_reg[15]_2\(3) => inst_n_344,
      \r_Count_reg[15]_2\(2) => inst_n_345,
      \r_Count_reg[15]_2\(1) => inst_n_346,
      \r_Count_reg[15]_2\(0) => inst_n_347,
      \r_Count_reg[15]_3\(3) => inst_n_350,
      \r_Count_reg[15]_3\(2) => inst_n_351,
      \r_Count_reg[15]_3\(1) => inst_n_352,
      \r_Count_reg[15]_3\(0) => inst_n_353,
      \r_Count_reg[16]\(3) => \r_BCD_Num_reg[10]_i_27_n_4\,
      \r_Count_reg[16]\(2) => \r_BCD_Num_reg[10]_i_27_n_5\,
      \r_Count_reg[16]\(1) => \r_BCD_Num_reg[10]_i_27_n_6\,
      \r_Count_reg[16]\(0) => \r_BCD_Num_reg[10]_i_27_n_7\,
      \r_Count_reg[16]_0\(3) => \r_BCD_Num_reg[16]_i_44_n_4\,
      \r_Count_reg[16]_0\(2) => \r_BCD_Num_reg[16]_i_44_n_5\,
      \r_Count_reg[16]_0\(1) => \r_BCD_Num_reg[16]_i_44_n_6\,
      \r_Count_reg[16]_0\(0) => \r_BCD_Num_reg[16]_i_44_n_7\,
      \r_Count_reg[16]_1\(3) => \r_BCD_Num_reg[6]_i_93_n_4\,
      \r_Count_reg[16]_1\(2) => \r_BCD_Num_reg[6]_i_93_n_5\,
      \r_Count_reg[16]_1\(1) => \r_BCD_Num_reg[6]_i_93_n_6\,
      \r_Count_reg[16]_1\(0) => \r_BCD_Num_reg[6]_i_93_n_7\,
      \r_Count_reg[16]_2\(3) => \r_BCD_Num_reg[9]_i_60_n_4\,
      \r_Count_reg[16]_2\(2) => \r_BCD_Num_reg[9]_i_60_n_5\,
      \r_Count_reg[16]_2\(1) => \r_BCD_Num_reg[9]_i_60_n_6\,
      \r_Count_reg[16]_2\(0) => \r_BCD_Num_reg[9]_i_60_n_7\,
      \r_Count_reg[16]_3\(3) => \r_BCD_Num_reg[12]_i_11_n_4\,
      \r_Count_reg[16]_3\(2) => \r_BCD_Num_reg[12]_i_11_n_5\,
      \r_Count_reg[16]_3\(1) => \r_BCD_Num_reg[12]_i_11_n_6\,
      \r_Count_reg[16]_3\(0) => \r_BCD_Num_reg[12]_i_11_n_7\,
      \r_Count_reg[16]_4\(3) => \r_BCD_Num_reg[5]_i_17_n_4\,
      \r_Count_reg[16]_4\(2) => \r_BCD_Num_reg[5]_i_17_n_5\,
      \r_Count_reg[16]_4\(1) => \r_BCD_Num_reg[5]_i_17_n_6\,
      \r_Count_reg[16]_4\(0) => \r_BCD_Num_reg[5]_i_17_n_7\,
      \r_Count_reg[19]\(0) => inst_n_77,
      \r_Count_reg[19]_0\(3) => inst_n_89,
      \r_Count_reg[19]_0\(2) => inst_n_90,
      \r_Count_reg[19]_0\(1) => inst_n_91,
      \r_Count_reg[19]_0\(0) => inst_n_92,
      \r_Count_reg[19]_1\(2) => inst_n_99,
      \r_Count_reg[19]_1\(1) => inst_n_100,
      \r_Count_reg[19]_1\(0) => inst_n_101,
      \r_Count_reg[19]_10\(3) => \r_Count[19]_i_48_n_0\,
      \r_Count_reg[19]_10\(2) => \r_Count[19]_i_49_n_0\,
      \r_Count_reg[19]_10\(1) => \r_Count[19]_i_50_n_0\,
      \r_Count_reg[19]_10\(0) => \r_Count[19]_i_51_n_0\,
      \r_Count_reg[19]_2\(0) => inst_n_320,
      \r_Count_reg[19]_3\(2) => inst_n_360,
      \r_Count_reg[19]_3\(1) => inst_n_361,
      \r_Count_reg[19]_3\(0) => inst_n_362,
      \r_Count_reg[19]_4\(0) => inst_n_363,
      \r_Count_reg[19]_5\(3) => inst_n_364,
      \r_Count_reg[19]_5\(2) => inst_n_365,
      \r_Count_reg[19]_5\(1) => inst_n_366,
      \r_Count_reg[19]_5\(0) => inst_n_367,
      \r_Count_reg[19]_6\(0) => inst_n_368,
      \r_Count_reg[19]_7\(1) => inst_n_369,
      \r_Count_reg[19]_7\(0) => inst_n_370,
      \r_Count_reg[19]_8\(2) => inst_n_371,
      \r_Count_reg[19]_8\(1) => inst_n_372,
      \r_Count_reg[19]_8\(0) => inst_n_373,
      \r_Count_reg[19]_9\(3) => \r_Count[19]_i_44_n_0\,
      \r_Count_reg[19]_9\(2) => \r_Count[19]_i_45_n_0\,
      \r_Count_reg[19]_9\(1) => \r_Count[19]_i_46_n_0\,
      \r_Count_reg[19]_9\(0) => \r_Count[19]_i_47_n_0\,
      \r_Count_reg[1]\(2) => \r_BCD_Num[8]_i_97_n_0\,
      \r_Count_reg[1]\(1) => \r_BCD_Num[8]_i_98_n_0\,
      \r_Count_reg[1]\(0) => \r_BCD_Num[8]_i_99_n_0\,
      \r_Count_reg[1]_0\(3) => \r_BCD_Num[6]_i_262_n_0\,
      \r_Count_reg[1]_0\(2) => \r_BCD_Num[6]_i_263_n_0\,
      \r_Count_reg[1]_0\(1) => \r_BCD_Num[6]_i_264_n_0\,
      \r_Count_reg[1]_0\(0) => \r_BCD_Num[6]_i_265_n_0\,
      \r_Count_reg[1]_1\(2) => \r_BCD_Num[9]_i_144_n_0\,
      \r_Count_reg[1]_1\(1) => \r_BCD_Num[9]_i_145_n_0\,
      \r_Count_reg[1]_1\(0) => \r_BCD_Num[9]_i_146_n_0\,
      \r_Count_reg[1]_2\(3) => \r_BCD_Num[6]_i_230_n_0\,
      \r_Count_reg[1]_2\(2) => \r_BCD_Num[6]_i_231_n_0\,
      \r_Count_reg[1]_2\(1) => \r_BCD_Num[6]_i_232_n_0\,
      \r_Count_reg[1]_2\(0) => \r_BCD_Num[6]_i_233_n_0\,
      \r_Count_reg[20]\(3) => \r_BCD_Num_reg[10]_i_12_n_4\,
      \r_Count_reg[20]\(2) => \r_BCD_Num_reg[10]_i_12_n_5\,
      \r_Count_reg[20]\(1) => \r_BCD_Num_reg[10]_i_12_n_6\,
      \r_Count_reg[20]\(0) => \r_BCD_Num_reg[10]_i_12_n_7\,
      \r_Count_reg[20]_0\(2) => \r_BCD_Num_reg[10]_i_6_n_5\,
      \r_Count_reg[20]_0\(1) => \r_BCD_Num_reg[10]_i_6_n_6\,
      \r_Count_reg[20]_0\(0) => \r_BCD_Num_reg[10]_i_6_n_7\,
      \r_Count_reg[20]_1\(3) => \r_BCD_Num_reg[16]_i_45_n_4\,
      \r_Count_reg[20]_1\(2) => \r_BCD_Num_reg[16]_i_45_n_5\,
      \r_Count_reg[20]_1\(1) => \r_BCD_Num_reg[16]_i_45_n_6\,
      \r_Count_reg[20]_1\(0) => \r_BCD_Num_reg[16]_i_45_n_7\,
      \r_Count_reg[20]_2\(3) => \r_BCD_Num_reg[6]_i_42_n_4\,
      \r_Count_reg[20]_2\(2) => \r_BCD_Num_reg[6]_i_42_n_5\,
      \r_Count_reg[20]_2\(1) => \r_BCD_Num_reg[6]_i_42_n_6\,
      \r_Count_reg[20]_2\(0) => \r_BCD_Num_reg[6]_i_42_n_7\,
      \r_Count_reg[20]_3\(2) => \r_BCD_Num_reg[6]_i_14_n_5\,
      \r_Count_reg[20]_3\(1) => \r_BCD_Num_reg[6]_i_14_n_6\,
      \r_Count_reg[20]_3\(0) => \r_BCD_Num_reg[6]_i_14_n_7\,
      \r_Count_reg[20]_4\(3) => \r_BCD_Num_reg[9]_i_21_n_4\,
      \r_Count_reg[20]_4\(2) => \r_BCD_Num_reg[9]_i_21_n_5\,
      \r_Count_reg[20]_4\(1) => \r_BCD_Num_reg[9]_i_21_n_6\,
      \r_Count_reg[20]_4\(0) => \r_BCD_Num_reg[9]_i_21_n_7\,
      \r_Count_reg[20]_5\(2) => \r_BCD_Num_reg[9]_i_5_n_5\,
      \r_Count_reg[20]_5\(1) => \r_BCD_Num_reg[9]_i_5_n_6\,
      \r_Count_reg[20]_5\(0) => \r_BCD_Num_reg[9]_i_5_n_7\,
      \r_Count_reg[20]_6\(3) => \r_BCD_Num_reg[18]_i_27_n_4\,
      \r_Count_reg[20]_6\(2) => \r_BCD_Num_reg[18]_i_27_n_5\,
      \r_Count_reg[20]_6\(1) => \r_BCD_Num_reg[18]_i_27_n_6\,
      \r_Count_reg[20]_6\(0) => \r_BCD_Num_reg[18]_i_27_n_7\,
      \r_Count_reg[20]_7\(3) => \r_BCD_Num_reg[5]_i_6_n_4\,
      \r_Count_reg[20]_7\(2) => \r_BCD_Num_reg[5]_i_6_n_5\,
      \r_Count_reg[20]_7\(1) => \r_BCD_Num_reg[5]_i_6_n_6\,
      \r_Count_reg[20]_7\(0) => \r_BCD_Num_reg[5]_i_6_n_7\,
      \r_Count_reg[20]_8\(2) => \r_BCD_Num_reg[5]_i_4_n_5\,
      \r_Count_reg[20]_8\(1) => \r_BCD_Num_reg[5]_i_4_n_6\,
      \r_Count_reg[20]_8\(0) => \r_BCD_Num_reg[5]_i_4_n_7\,
      \r_Count_reg[22]\(2) => \r_Count[19]_i_23__0_n_0\,
      \r_Count_reg[22]\(1) => \r_Count[19]_i_24_n_0\,
      \r_Count_reg[22]\(0) => \r_Count[19]_i_25_n_0\,
      \r_Count_reg[22]_0\(2) => \r_Count[19]_i_26__0_n_0\,
      \r_Count_reg[22]_0\(1) => \r_Count[19]_i_27_n_0\,
      \r_Count_reg[22]_0\(0) => \r_Count[19]_i_28_n_0\,
      \r_Count_reg[22]_1\(0) => \r_BCD_Num_reg[16]_i_17_n_7\,
      \r_Count_reg[22]_2\(3) => \r_BCD_Num_reg[16]_i_41_n_4\,
      \r_Count_reg[22]_2\(2) => \r_BCD_Num_reg[16]_i_41_n_5\,
      \r_Count_reg[22]_2\(1) => \r_BCD_Num_reg[16]_i_41_n_6\,
      \r_Count_reg[22]_2\(0) => \r_BCD_Num_reg[16]_i_41_n_7\,
      \r_Count_reg[22]_3\(0) => \r_BCD_Num_reg[21]_i_29_n_7\,
      \r_Count_reg[22]_4\(3) => \r_BCD_Num_reg[21]_i_52_n_4\,
      \r_Count_reg[22]_4\(2) => \r_BCD_Num_reg[21]_i_52_n_5\,
      \r_Count_reg[22]_4\(1) => \r_BCD_Num_reg[21]_i_52_n_6\,
      \r_Count_reg[22]_4\(0) => \r_BCD_Num_reg[21]_i_52_n_7\,
      \r_Count_reg[23]\(16 downto 5) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(22 downto 11),
      \r_Count_reg[23]\(4 downto 1) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(9 downto 6),
      \r_Count_reg[23]\(0) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(2),
      \r_Count_reg[23]_0\(16 downto 2) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(22 downto 8),
      \r_Count_reg[23]_0\(1 downto 0) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(6 downto 5),
      \r_Count_reg[23]_1\(17 downto 0) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(23 downto 6),
      \r_Count_reg[23]_10\(1) => inst_n_108,
      \r_Count_reg[23]_10\(0) => inst_n_109,
      \r_Count_reg[23]_100\(0) => \r_BCD_Num[27]_i_99_n_0\,
      \r_Count_reg[23]_101\(3) => \r_BCD_Num[27]_i_100_n_0\,
      \r_Count_reg[23]_101\(2) => \r_BCD_Num[27]_i_101_n_0\,
      \r_Count_reg[23]_101\(1) => \r_BCD_Num[27]_i_102_n_0\,
      \r_Count_reg[23]_101\(0) => \r_BCD_Num[27]_i_103_n_0\,
      \r_Count_reg[23]_102\(3) => \r_BCD_Num[27]_i_84_n_0\,
      \r_Count_reg[23]_102\(2) => \r_BCD_Num[27]_i_85_n_0\,
      \r_Count_reg[23]_102\(1) => \r_BCD_Num[27]_i_86_n_0\,
      \r_Count_reg[23]_102\(0) => \r_BCD_Num[27]_i_87_n_0\,
      \r_Count_reg[23]_103\(1) => \r_BCD_Num[27]_i_72_n_0\,
      \r_Count_reg[23]_103\(0) => \r_BCD_Num[27]_i_73_n_0\,
      \r_Count_reg[23]_104\(3) => \r_BCD_Num[27]_i_75_n_0\,
      \r_Count_reg[23]_104\(2) => \r_BCD_Num[27]_i_76_n_0\,
      \r_Count_reg[23]_104\(1) => \r_BCD_Num[27]_i_77_n_0\,
      \r_Count_reg[23]_104\(0) => \r_BCD_Num[27]_i_78_n_0\,
      \r_Count_reg[23]_105\(0) => \r_BCD_Num[27]_i_114_n_0\,
      \r_Count_reg[23]_106\(0) => \r_BCD_Num_reg[27]_i_52_n_0\,
      \r_Count_reg[23]_107\(1) => \r_BCD_Num[27]_i_55_n_0\,
      \r_Count_reg[23]_107\(0) => \r_BCD_Num[27]_i_56_n_0\,
      \r_Count_reg[23]_108\(0) => \r_BCD_Num[27]_i_60_n_0\,
      \r_Count_reg[23]_109\(1) => \r_BCD_Num[27]_i_38_n_0\,
      \r_Count_reg[23]_109\(0) => \r_BCD_Num[27]_i_39_n_0\,
      \r_Count_reg[23]_11\(2) => inst_n_110,
      \r_Count_reg[23]_11\(1) => inst_n_111,
      \r_Count_reg[23]_11\(0) => inst_n_112,
      \r_Count_reg[23]_110\(1) => \r_BCD_Num[27]_i_42_n_0\,
      \r_Count_reg[23]_110\(0) => \r_BCD_Num[27]_i_43_n_0\,
      \r_Count_reg[23]_111\(3) => \r_BCD_Num[27]_i_28_n_0\,
      \r_Count_reg[23]_111\(2) => \r_BCD_Num[27]_i_29_n_0\,
      \r_Count_reg[23]_111\(1) => \r_BCD_Num[27]_i_30_n_0\,
      \r_Count_reg[23]_111\(0) => \r_BCD_Num[27]_i_31_n_0\,
      \r_Count_reg[23]_112\(3) => \r_BCD_Num[27]_i_32_n_0\,
      \r_Count_reg[23]_112\(2) => \r_BCD_Num[27]_i_33_n_0\,
      \r_Count_reg[23]_112\(1) => \r_BCD_Num[27]_i_34_n_0\,
      \r_Count_reg[23]_112\(0) => \r_BCD_Num[27]_i_35_n_0\,
      \r_Count_reg[23]_113\(0) => \r_BCD_Num[27]_i_51_n_0\,
      \r_Count_reg[23]_114\(3) => \r_BCD_Num[30]_i_63_n_0\,
      \r_Count_reg[23]_114\(2) => \r_BCD_Num[30]_i_64_n_0\,
      \r_Count_reg[23]_114\(1) => \r_BCD_Num[30]_i_65_n_0\,
      \r_Count_reg[23]_114\(0) => \r_BCD_Num[30]_i_66_n_0\,
      \r_Count_reg[23]_115\(3) => \r_BCD_Num[31]_i_101_n_0\,
      \r_Count_reg[23]_115\(2) => \r_BCD_Num[31]_i_102_n_0\,
      \r_Count_reg[23]_115\(1) => \r_BCD_Num[31]_i_103_n_0\,
      \r_Count_reg[23]_115\(0) => \r_BCD_Num[31]_i_104_n_0\,
      \r_Count_reg[23]_116\(0) => \r_BCD_Num[31]_i_120_n_0\,
      \r_Count_reg[23]_117\(3) => \r_BCD_Num[31]_i_122_n_0\,
      \r_Count_reg[23]_117\(2) => \r_BCD_Num[31]_i_123_n_0\,
      \r_Count_reg[23]_117\(1) => \r_BCD_Num[31]_i_124_n_0\,
      \r_Count_reg[23]_117\(0) => \r_BCD_Num[31]_i_125_n_0\,
      \r_Count_reg[23]_118\(3) => \r_BCD_Num[31]_i_105_n_0\,
      \r_Count_reg[23]_118\(2) => \r_BCD_Num[31]_i_106_n_0\,
      \r_Count_reg[23]_118\(1) => \r_BCD_Num[31]_i_107_n_0\,
      \r_Count_reg[23]_118\(0) => \r_BCD_Num[31]_i_108_n_0\,
      \r_Count_reg[23]_119\(1) => \r_BCD_Num[31]_i_634_n_0\,
      \r_Count_reg[23]_119\(0) => \r_BCD_Num[31]_i_635_n_0\,
      \r_Count_reg[23]_12\(2) => inst_n_113,
      \r_Count_reg[23]_12\(1) => inst_n_114,
      \r_Count_reg[23]_12\(0) => inst_n_115,
      \r_Count_reg[23]_120\(3) => \r_BCD_Num[31]_i_447_n_0\,
      \r_Count_reg[23]_120\(2) => \r_BCD_Num[31]_i_448_n_0\,
      \r_Count_reg[23]_120\(1) => \r_BCD_Num[31]_i_449_n_0\,
      \r_Count_reg[23]_120\(0) => \r_BCD_Num[31]_i_450_n_0\,
      \r_Count_reg[23]_121\(1) => \r_BCD_Num[31]_i_550_n_0\,
      \r_Count_reg[23]_121\(0) => \r_BCD_Num[31]_i_551_n_0\,
      \r_Count_reg[23]_122\(2) => \r_BCD_Num[31]_i_553_n_0\,
      \r_Count_reg[23]_122\(1) => \r_BCD_Num[31]_i_554_n_0\,
      \r_Count_reg[23]_122\(0) => \r_BCD_Num[31]_i_555_n_0\,
      \r_Count_reg[23]_123\(3) => \r_BCD_Num[31]_i_451_n_0\,
      \r_Count_reg[23]_123\(2) => \r_BCD_Num[31]_i_452_n_0\,
      \r_Count_reg[23]_123\(1) => \r_BCD_Num[31]_i_453_n_0\,
      \r_Count_reg[23]_123\(0) => \r_BCD_Num[31]_i_454_n_0\,
      \r_Count_reg[23]_124\ => \r_BCD_Num[31]_i_322_n_0\,
      \r_Count_reg[23]_125\(3) => \r_BCD_Num[31]_i_334_n_0\,
      \r_Count_reg[23]_125\(2) => \r_BCD_Num[31]_i_335_n_0\,
      \r_Count_reg[23]_125\(1) => \r_BCD_Num[31]_i_336_n_0\,
      \r_Count_reg[23]_125\(0) => \r_BCD_Num[31]_i_337_n_0\,
      \r_Count_reg[23]_126\(3) => \r_BCD_Num[31]_i_323_n_0\,
      \r_Count_reg[23]_126\(2) => \r_BCD_Num[31]_i_324_n_0\,
      \r_Count_reg[23]_126\(1) => \r_BCD_Num[31]_i_325_n_0\,
      \r_Count_reg[23]_126\(0) => \r_BCD_Num[31]_i_326_n_0\,
      \r_Count_reg[23]_127\(1) => \r_BCD_Num[31]_i_331_n_0\,
      \r_Count_reg[23]_127\(0) => \r_BCD_Num[31]_i_332_n_0\,
      \r_Count_reg[23]_128\(3) => \r_BCD_Num[31]_i_541_n_0\,
      \r_Count_reg[23]_128\(2) => \r_BCD_Num[31]_i_542_n_0\,
      \r_Count_reg[23]_128\(1) => \r_BCD_Num[31]_i_543_n_0\,
      \r_Count_reg[23]_128\(0) => \r_BCD_Num[31]_i_544_n_0\,
      \r_Count_reg[23]_129\(3) => \r_BCD_Num[31]_i_545_n_0\,
      \r_Count_reg[23]_129\(2) => \r_BCD_Num[31]_i_546_n_0\,
      \r_Count_reg[23]_129\(1) => \r_BCD_Num[31]_i_547_n_0\,
      \r_Count_reg[23]_129\(0) => \r_BCD_Num[31]_i_548_n_0\,
      \r_Count_reg[23]_13\(0) => inst_n_116,
      \r_Count_reg[23]_130\(3) => \r_BCD_Num[31]_i_438_n_0\,
      \r_Count_reg[23]_130\(2) => \r_BCD_Num[31]_i_439_n_0\,
      \r_Count_reg[23]_130\(1) => \r_BCD_Num[31]_i_440_n_0\,
      \r_Count_reg[23]_130\(0) => \r_BCD_Num[31]_i_441_n_0\,
      \r_Count_reg[23]_131\(3) => \r_BCD_Num[31]_i_442_n_0\,
      \r_Count_reg[23]_131\(2) => \r_BCD_Num[31]_i_443_n_0\,
      \r_Count_reg[23]_131\(1) => \r_BCD_Num[31]_i_444_n_0\,
      \r_Count_reg[23]_131\(0) => \r_BCD_Num[31]_i_445_n_0\,
      \r_Count_reg[23]_132\(3) => \r_BCD_Num[31]_i_313_n_0\,
      \r_Count_reg[23]_132\(2) => \r_BCD_Num[31]_i_314_n_0\,
      \r_Count_reg[23]_132\(1) => \r_BCD_Num[31]_i_315_n_0\,
      \r_Count_reg[23]_132\(0) => \r_BCD_Num[31]_i_316_n_0\,
      \r_Count_reg[23]_133\(3) => \r_BCD_Num[31]_i_317_n_0\,
      \r_Count_reg[23]_133\(2) => \r_BCD_Num[31]_i_318_n_0\,
      \r_Count_reg[23]_133\(1) => \r_BCD_Num[31]_i_319_n_0\,
      \r_Count_reg[23]_133\(0) => \r_BCD_Num[31]_i_320_n_0\,
      \r_Count_reg[23]_134\(1) => \r_BCD_Num[31]_i_229_n_0\,
      \r_Count_reg[23]_134\(0) => \r_BCD_Num[31]_i_230_n_0\,
      \r_Count_reg[23]_135\(2) => \r_BCD_Num[31]_i_135_n_0\,
      \r_Count_reg[23]_135\(1) => \r_BCD_Num[31]_i_136_n_0\,
      \r_Count_reg[23]_135\(0) => \r_BCD_Num[31]_i_137_n_0\,
      \r_Count_reg[23]_136\(2) => \r_BCD_Num[31]_i_139_n_0\,
      \r_Count_reg[23]_136\(1) => \r_BCD_Num[31]_i_140_n_0\,
      \r_Count_reg[23]_136\(0) => \r_BCD_Num[31]_i_141_n_0\,
      \r_Count_reg[23]_137\(0) => \r_BCD_Num[31]_i_132_n_0\,
      \r_Count_reg[23]_138\(1) => \r_BCD_Num[31]_i_133_n_0\,
      \r_Count_reg[23]_138\(0) => \r_BCD_Num[31]_i_134_n_0\,
      \r_Count_reg[23]_14\(15 downto 4) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(22 downto 11),
      \r_Count_reg[23]_14\(3 downto 0) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(9 downto 6),
      \r_Count_reg[23]_15\(16 downto 2) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(22 downto 8),
      \r_Count_reg[23]_15\(1 downto 0) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(6 downto 5),
      \r_Count_reg[23]_16\(2) => inst_n_339,
      \r_Count_reg[23]_16\(1) => inst_n_340,
      \r_Count_reg[23]_16\(0) => inst_n_341,
      \r_Count_reg[23]_17\(0) => inst_n_343,
      \r_Count_reg[23]_18\(3) => inst_n_354,
      \r_Count_reg[23]_18\(2) => inst_n_355,
      \r_Count_reg[23]_18\(1) => inst_n_356,
      \r_Count_reg[23]_18\(0) => inst_n_357,
      \r_Count_reg[23]_19\(0) => inst_n_358,
      \r_Count_reg[23]_2\(16 downto 0) => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(22 downto 6),
      \r_Count_reg[23]_20\(0) => inst_n_359,
      \r_Count_reg[23]_21\(2) => inst_n_374,
      \r_Count_reg[23]_21\(1) => inst_n_375,
      \r_Count_reg[23]_21\(0) => inst_n_376,
      \r_Count_reg[23]_22\(0) => inst_n_377,
      \r_Count_reg[23]_23\ => o_PM_INST_0_i_114_n_0,
      \r_Count_reg[23]_24\ => o_PM_INST_0_i_112_n_0,
      \r_Count_reg[23]_25\(2) => \r_BCD_Num[31]_i_654_n_0\,
      \r_Count_reg[23]_25\(1) => \r_BCD_Num[31]_i_655_n_0\,
      \r_Count_reg[23]_25\(0) => \r_BCD_Num[31]_i_656_n_0\,
      \r_Count_reg[23]_26\ => \r_BCD_Num[21]_i_117_n_0\,
      \r_Count_reg[23]_27\ => \r_BCD_Num[21]_i_115_n_0\,
      \r_Count_reg[23]_28\ => o_PM_INST_0_i_113_n_0,
      \r_Count_reg[23]_29\ => o_PM_INST_0_i_94_n_0,
      \r_Count_reg[23]_3\(0) => inst_n_82,
      \r_Count_reg[23]_30\(1) => \r_BCD_Num[24]_i_169_n_0\,
      \r_Count_reg[23]_30\(0) => \r_BCD_Num[24]_i_170_n_0\,
      \r_Count_reg[23]_31\(1) => \r_BCD_Num[24]_i_48_n_0\,
      \r_Count_reg[23]_31\(0) => \r_BCD_Num[24]_i_49_n_0\,
      \r_Count_reg[23]_32\(2) => \r_BCD_Num[31]_i_268_n_0\,
      \r_Count_reg[23]_32\(1) => \r_BCD_Num[31]_i_269_n_0\,
      \r_Count_reg[23]_32\(0) => \r_BCD_Num[31]_i_270_n_0\,
      \r_Count_reg[23]_33\ => \r_BCD_Num[21]_i_116_n_0\,
      \r_Count_reg[23]_34\ => \r_BCD_Num[21]_i_80_n_0\,
      \r_Count_reg[23]_35\(1) => \r_BCD_Num[24]_i_180_n_0\,
      \r_Count_reg[23]_35\(0) => \r_BCD_Num[24]_i_181_n_0\,
      \r_Count_reg[23]_36\(1) => \r_BCD_Num[24]_i_183_n_0\,
      \r_Count_reg[23]_36\(0) => \r_BCD_Num[24]_i_184_n_0\,
      \r_Count_reg[23]_37\(0) => \r_BCD_Num[24]_i_174_n_0\,
      \r_Count_reg[23]_38\(1) => \r_BCD_Num[24]_i_138_n_0\,
      \r_Count_reg[23]_38\(0) => \r_BCD_Num[24]_i_139_n_0\,
      \r_Count_reg[23]_39\(1) => \r_BCD_Num[24]_i_142_n_0\,
      \r_Count_reg[23]_39\(0) => \r_BCD_Num[24]_i_143_n_0\,
      \r_Count_reg[23]_4\(3) => inst_n_93,
      \r_Count_reg[23]_4\(2) => inst_n_94,
      \r_Count_reg[23]_4\(1) => inst_n_95,
      \r_Count_reg[23]_4\(0) => inst_n_96,
      \r_Count_reg[23]_40\(3) => \r_BCD_Num[24]_i_110_n_0\,
      \r_Count_reg[23]_40\(2) => \r_BCD_Num[24]_i_111_n_0\,
      \r_Count_reg[23]_40\(1) => \r_BCD_Num[24]_i_112_n_0\,
      \r_Count_reg[23]_40\(0) => \r_BCD_Num[24]_i_113_n_0\,
      \r_Count_reg[23]_41\(3) => \r_BCD_Num[24]_i_114_n_0\,
      \r_Count_reg[23]_41\(2) => \r_BCD_Num[24]_i_115_n_0\,
      \r_Count_reg[23]_41\(1) => \r_BCD_Num[24]_i_116_n_0\,
      \r_Count_reg[23]_41\(0) => \r_BCD_Num[24]_i_117_n_0\,
      \r_Count_reg[23]_42\ => \r_BCD_Num[24]_i_67_n_0\,
      \r_Count_reg[23]_43\(0) => \r_BCD_Num[24]_i_92_n_0\,
      \r_Count_reg[23]_44\(3) => \r_BCD_Num[24]_i_93_n_0\,
      \r_Count_reg[23]_44\(2) => \r_BCD_Num[24]_i_94_n_0\,
      \r_Count_reg[23]_44\(1) => \r_BCD_Num[24]_i_95_n_0\,
      \r_Count_reg[23]_44\(0) => \r_BCD_Num[24]_i_96_n_0\,
      \r_Count_reg[23]_45\(3) => \r_BCD_Num[24]_i_77_n_0\,
      \r_Count_reg[23]_45\(2) => \r_BCD_Num[24]_i_78_n_0\,
      \r_Count_reg[23]_45\(1) => \r_BCD_Num[24]_i_79_n_0\,
      \r_Count_reg[23]_45\(0) => \r_BCD_Num[24]_i_80_n_0\,
      \r_Count_reg[23]_46\(1) => \r_BCD_Num[24]_i_65_n_0\,
      \r_Count_reg[23]_46\(0) => \r_BCD_Num[24]_i_66_n_0\,
      \r_Count_reg[23]_47\(3) => \r_BCD_Num[24]_i_68_n_0\,
      \r_Count_reg[23]_47\(2) => \r_BCD_Num[24]_i_69_n_0\,
      \r_Count_reg[23]_47\(1) => \r_BCD_Num[24]_i_70_n_0\,
      \r_Count_reg[23]_47\(0) => \r_BCD_Num[24]_i_71_n_0\,
      \r_Count_reg[23]_48\(0) => \r_BCD_Num[24]_i_107_n_0\,
      \r_Count_reg[23]_49\(0) => \r_BCD_Num_reg[24]_i_45_n_0\,
      \r_Count_reg[23]_5\(0) => inst_n_97,
      \r_Count_reg[23]_50\(0) => \r_BCD_Num[24]_i_53_n_0\,
      \r_Count_reg[23]_51\(1) => \r_BCD_Num[24]_i_31_n_0\,
      \r_Count_reg[23]_51\(0) => \r_BCD_Num[24]_i_32_n_0\,
      \r_Count_reg[23]_52\(1) => \r_BCD_Num[24]_i_35_n_0\,
      \r_Count_reg[23]_52\(0) => \r_BCD_Num[24]_i_36_n_0\,
      \r_Count_reg[23]_53\(3) => \r_BCD_Num[24]_i_21_n_0\,
      \r_Count_reg[23]_53\(2) => \r_BCD_Num[24]_i_22_n_0\,
      \r_Count_reg[23]_53\(1) => \r_BCD_Num[24]_i_23_n_0\,
      \r_Count_reg[23]_53\(0) => \r_BCD_Num[24]_i_24_n_0\,
      \r_Count_reg[23]_54\(3) => \r_BCD_Num[24]_i_25_n_0\,
      \r_Count_reg[23]_54\(2) => \r_BCD_Num[24]_i_26_n_0\,
      \r_Count_reg[23]_54\(1) => \r_BCD_Num[24]_i_27_n_0\,
      \r_Count_reg[23]_54\(0) => \r_BCD_Num[24]_i_28_n_0\,
      \r_Count_reg[23]_55\(0) => \r_BCD_Num[24]_i_44_n_0\,
      \r_Count_reg[23]_56\(3) => \r_BCD_Num[30]_i_84_n_0\,
      \r_Count_reg[23]_56\(2) => \r_BCD_Num[30]_i_85_n_0\,
      \r_Count_reg[23]_56\(1) => \r_BCD_Num[30]_i_86_n_0\,
      \r_Count_reg[23]_56\(0) => \r_BCD_Num[30]_i_87_n_0\,
      \r_Count_reg[23]_57\(3) => \r_BCD_Num[31]_i_152_n_0\,
      \r_Count_reg[23]_57\(2) => \r_BCD_Num[31]_i_153_n_0\,
      \r_Count_reg[23]_57\(1) => \r_BCD_Num[31]_i_154_n_0\,
      \r_Count_reg[23]_57\(0) => \r_BCD_Num[31]_i_155_n_0\,
      \r_Count_reg[23]_58\(0) => \r_BCD_Num[31]_i_171_n_0\,
      \r_Count_reg[23]_59\(3) => \r_BCD_Num[31]_i_173_n_0\,
      \r_Count_reg[23]_59\(2) => \r_BCD_Num[31]_i_174_n_0\,
      \r_Count_reg[23]_59\(1) => \r_BCD_Num[31]_i_175_n_0\,
      \r_Count_reg[23]_59\(0) => \r_BCD_Num[31]_i_176_n_0\,
      \r_Count_reg[23]_6\(0) => inst_n_98,
      \r_Count_reg[23]_60\(3) => \r_BCD_Num[31]_i_156_n_0\,
      \r_Count_reg[23]_60\(2) => \r_BCD_Num[31]_i_157_n_0\,
      \r_Count_reg[23]_60\(1) => \r_BCD_Num[31]_i_158_n_0\,
      \r_Count_reg[23]_60\(0) => \r_BCD_Num[31]_i_159_n_0\,
      \r_Count_reg[23]_61\(1) => \r_BCD_Num[31]_i_659_n_0\,
      \r_Count_reg[23]_61\(0) => \r_BCD_Num[31]_i_660_n_0\,
      \r_Count_reg[23]_62\(3) => \r_BCD_Num[31]_i_502_n_0\,
      \r_Count_reg[23]_62\(2) => \r_BCD_Num[31]_i_503_n_0\,
      \r_Count_reg[23]_62\(1) => \r_BCD_Num[31]_i_504_n_0\,
      \r_Count_reg[23]_62\(0) => \r_BCD_Num[31]_i_505_n_0\,
      \r_Count_reg[23]_63\(1) => \r_BCD_Num[31]_i_602_n_0\,
      \r_Count_reg[23]_63\(0) => \r_BCD_Num[31]_i_603_n_0\,
      \r_Count_reg[23]_64\(2) => \r_BCD_Num[31]_i_605_n_0\,
      \r_Count_reg[23]_64\(1) => \r_BCD_Num[31]_i_606_n_0\,
      \r_Count_reg[23]_64\(0) => \r_BCD_Num[31]_i_607_n_0\,
      \r_Count_reg[23]_65\(3) => \r_BCD_Num[31]_i_506_n_0\,
      \r_Count_reg[23]_65\(2) => \r_BCD_Num[31]_i_507_n_0\,
      \r_Count_reg[23]_65\(1) => \r_BCD_Num[31]_i_508_n_0\,
      \r_Count_reg[23]_65\(0) => \r_BCD_Num[31]_i_509_n_0\,
      \r_Count_reg[23]_66\ => \r_BCD_Num[31]_i_382_n_0\,
      \r_Count_reg[23]_67\(3) => \r_BCD_Num[31]_i_394_n_0\,
      \r_Count_reg[23]_67\(2) => \r_BCD_Num[31]_i_395_n_0\,
      \r_Count_reg[23]_67\(1) => \r_BCD_Num[31]_i_396_n_0\,
      \r_Count_reg[23]_67\(0) => \r_BCD_Num[31]_i_397_n_0\,
      \r_Count_reg[23]_68\(3) => \r_BCD_Num[31]_i_383_n_0\,
      \r_Count_reg[23]_68\(2) => \r_BCD_Num[31]_i_384_n_0\,
      \r_Count_reg[23]_68\(1) => \r_BCD_Num[31]_i_385_n_0\,
      \r_Count_reg[23]_68\(0) => \r_BCD_Num[31]_i_386_n_0\,
      \r_Count_reg[23]_69\(1) => \r_BCD_Num[31]_i_391_n_0\,
      \r_Count_reg[23]_69\(0) => \r_BCD_Num[31]_i_392_n_0\,
      \r_Count_reg[23]_7\(0) => inst_n_102,
      \r_Count_reg[23]_70\(3) => \r_BCD_Num[31]_i_593_n_0\,
      \r_Count_reg[23]_70\(2) => \r_BCD_Num[31]_i_594_n_0\,
      \r_Count_reg[23]_70\(1) => \r_BCD_Num[31]_i_595_n_0\,
      \r_Count_reg[23]_70\(0) => \r_BCD_Num[31]_i_596_n_0\,
      \r_Count_reg[23]_71\(3) => \r_BCD_Num[31]_i_597_n_0\,
      \r_Count_reg[23]_71\(2) => \r_BCD_Num[31]_i_598_n_0\,
      \r_Count_reg[23]_71\(1) => \r_BCD_Num[31]_i_599_n_0\,
      \r_Count_reg[23]_71\(0) => \r_BCD_Num[31]_i_600_n_0\,
      \r_Count_reg[23]_72\(3) => \r_BCD_Num[31]_i_493_n_0\,
      \r_Count_reg[23]_72\(2) => \r_BCD_Num[31]_i_494_n_0\,
      \r_Count_reg[23]_72\(1) => \r_BCD_Num[31]_i_495_n_0\,
      \r_Count_reg[23]_72\(0) => \r_BCD_Num[31]_i_496_n_0\,
      \r_Count_reg[23]_73\(3) => \r_BCD_Num[31]_i_497_n_0\,
      \r_Count_reg[23]_73\(2) => \r_BCD_Num[31]_i_498_n_0\,
      \r_Count_reg[23]_73\(1) => \r_BCD_Num[31]_i_499_n_0\,
      \r_Count_reg[23]_73\(0) => \r_BCD_Num[31]_i_500_n_0\,
      \r_Count_reg[23]_74\(3) => \r_BCD_Num[31]_i_373_n_0\,
      \r_Count_reg[23]_74\(2) => \r_BCD_Num[31]_i_374_n_0\,
      \r_Count_reg[23]_74\(1) => \r_BCD_Num[31]_i_375_n_0\,
      \r_Count_reg[23]_74\(0) => \r_BCD_Num[31]_i_376_n_0\,
      \r_Count_reg[23]_75\(3) => \r_BCD_Num[31]_i_377_n_0\,
      \r_Count_reg[23]_75\(2) => \r_BCD_Num[31]_i_378_n_0\,
      \r_Count_reg[23]_75\(1) => \r_BCD_Num[31]_i_379_n_0\,
      \r_Count_reg[23]_75\(0) => \r_BCD_Num[31]_i_380_n_0\,
      \r_Count_reg[23]_76\(1) => \r_BCD_Num[31]_i_273_n_0\,
      \r_Count_reg[23]_76\(0) => \r_BCD_Num[31]_i_274_n_0\,
      \r_Count_reg[23]_77\(2) => \r_BCD_Num[31]_i_186_n_0\,
      \r_Count_reg[23]_77\(1) => \r_BCD_Num[31]_i_187_n_0\,
      \r_Count_reg[23]_77\(0) => \r_BCD_Num[31]_i_188_n_0\,
      \r_Count_reg[23]_78\(2) => \r_BCD_Num[31]_i_190_n_0\,
      \r_Count_reg[23]_78\(1) => \r_BCD_Num[31]_i_191_n_0\,
      \r_Count_reg[23]_78\(0) => \r_BCD_Num[31]_i_192_n_0\,
      \r_Count_reg[23]_79\(0) => \r_BCD_Num[31]_i_183_n_0\,
      \r_Count_reg[23]_8\(3) => inst_n_103,
      \r_Count_reg[23]_8\(2) => inst_n_104,
      \r_Count_reg[23]_8\(1) => inst_n_105,
      \r_Count_reg[23]_8\(0) => inst_n_106,
      \r_Count_reg[23]_80\(1) => \r_BCD_Num[31]_i_184_n_0\,
      \r_Count_reg[23]_80\(0) => \r_BCD_Num[31]_i_185_n_0\,
      \r_Count_reg[23]_81\ => o_PM_INST_0_i_124_n_0,
      \r_Count_reg[23]_82\ => o_PM_INST_0_i_122_n_0,
      \r_Count_reg[23]_83\(2) => \r_BCD_Num[31]_i_629_n_0\,
      \r_Count_reg[23]_83\(1) => \r_BCD_Num[31]_i_630_n_0\,
      \r_Count_reg[23]_83\(0) => \r_BCD_Num[31]_i_631_n_0\,
      \r_Count_reg[23]_84\ => \r_BCD_Num[21]_i_107_n_0\,
      \r_Count_reg[23]_85\ => \r_BCD_Num[21]_i_105_n_0\,
      \r_Count_reg[23]_86\ => o_PM_INST_0_i_123_n_0,
      \r_Count_reg[23]_87\ => o_PM_INST_0_i_104_n_0,
      \r_Count_reg[23]_88\(2) => \r_BCD_Num[31]_i_224_n_0\,
      \r_Count_reg[23]_88\(1) => \r_BCD_Num[31]_i_225_n_0\,
      \r_Count_reg[23]_88\(0) => \r_BCD_Num[31]_i_226_n_0\,
      \r_Count_reg[23]_89\ => \r_BCD_Num[21]_i_106_n_0\,
      \r_Count_reg[23]_9\(0) => inst_n_107,
      \r_Count_reg[23]_90\ => \r_BCD_Num[21]_i_69_n_0\,
      \r_Count_reg[23]_91\(1) => \r_BCD_Num[27]_i_187_n_0\,
      \r_Count_reg[23]_91\(0) => \r_BCD_Num[27]_i_188_n_0\,
      \r_Count_reg[23]_92\(1) => \r_BCD_Num[27]_i_190_n_0\,
      \r_Count_reg[23]_92\(0) => \r_BCD_Num[27]_i_191_n_0\,
      \r_Count_reg[23]_93\(1) => \r_BCD_Num[27]_i_176_n_0\,
      \r_Count_reg[23]_93\(0) => \r_BCD_Num[27]_i_177_n_0\,
      \r_Count_reg[23]_94\(0) => \r_BCD_Num[27]_i_181_n_0\,
      \r_Count_reg[23]_95\(1) => \r_BCD_Num[27]_i_145_n_0\,
      \r_Count_reg[23]_95\(0) => \r_BCD_Num[27]_i_146_n_0\,
      \r_Count_reg[23]_96\(1) => \r_BCD_Num[27]_i_149_n_0\,
      \r_Count_reg[23]_96\(0) => \r_BCD_Num[27]_i_150_n_0\,
      \r_Count_reg[23]_97\(3) => \r_BCD_Num[27]_i_117_n_0\,
      \r_Count_reg[23]_97\(2) => \r_BCD_Num[27]_i_118_n_0\,
      \r_Count_reg[23]_97\(1) => \r_BCD_Num[27]_i_119_n_0\,
      \r_Count_reg[23]_97\(0) => \r_BCD_Num[27]_i_120_n_0\,
      \r_Count_reg[23]_98\(3) => \r_BCD_Num[27]_i_121_n_0\,
      \r_Count_reg[23]_98\(2) => \r_BCD_Num[27]_i_122_n_0\,
      \r_Count_reg[23]_98\(1) => \r_BCD_Num[27]_i_123_n_0\,
      \r_Count_reg[23]_98\(0) => \r_BCD_Num[27]_i_124_n_0\,
      \r_Count_reg[23]_99\ => \r_BCD_Num[27]_i_74_n_0\,
      \r_Count_reg[3]\(1) => \r_BCD_Num[8]_i_42_n_0\,
      \r_Count_reg[3]\(0) => \r_BCD_Num[8]_i_43_n_0\,
      \r_Count_reg[3]_0\(1) => \r_BCD_Num[6]_i_158_n_0\,
      \r_Count_reg[3]_0\(0) => \r_BCD_Num[6]_i_159_n_0\,
      \r_Count_reg[3]_1\(2) => \r_BCD_Num[8]_i_101_n_0\,
      \r_Count_reg[3]_1\(1) => \r_BCD_Num[8]_i_102_n_0\,
      \r_Count_reg[3]_1\(0) => \r_BCD_Num[8]_i_103_n_0\,
      \r_Count_reg[3]_10\(0) => \r_BCD_Num[6]_i_121_n_0\,
      \r_Count_reg[3]_2\(0) => \r_BCD_Num[8]_i_47_n_0\,
      \r_Count_reg[3]_3\(3) => \r_BCD_Num[6]_i_266_n_0\,
      \r_Count_reg[3]_3\(2) => \r_BCD_Num[6]_i_267_n_0\,
      \r_Count_reg[3]_3\(1) => \r_BCD_Num[6]_i_268_n_0\,
      \r_Count_reg[3]_3\(0) => \r_BCD_Num[6]_i_269_n_0\,
      \r_Count_reg[3]_4\(0) => \r_BCD_Num[6]_i_163_n_0\,
      \r_Count_reg[3]_5\(1) => \r_BCD_Num[9]_i_72_n_0\,
      \r_Count_reg[3]_5\(0) => \r_BCD_Num[9]_i_73_n_0\,
      \r_Count_reg[3]_6\(1) => \r_BCD_Num[6]_i_116_n_0\,
      \r_Count_reg[3]_6\(0) => \r_BCD_Num[6]_i_117_n_0\,
      \r_Count_reg[3]_7\(2) => \r_BCD_Num[9]_i_148_n_0\,
      \r_Count_reg[3]_7\(1) => \r_BCD_Num[9]_i_149_n_0\,
      \r_Count_reg[3]_7\(0) => \r_BCD_Num[9]_i_150_n_0\,
      \r_Count_reg[3]_8\(0) => \r_BCD_Num[9]_i_77_n_0\,
      \r_Count_reg[3]_9\(3) => \r_BCD_Num[6]_i_234_n_0\,
      \r_Count_reg[3]_9\(2) => \r_BCD_Num[6]_i_235_n_0\,
      \r_Count_reg[3]_9\(1) => \r_BCD_Num[6]_i_236_n_0\,
      \r_Count_reg[3]_9\(0) => \r_BCD_Num[6]_i_237_n_0\,
      \r_Count_reg[4]\(0) => \r_BCD_Num[8]_i_134_n_0\,
      \r_Count_reg[4]_0\(0) => \r_BCD_Num[8]_i_139_n_0\,
      \r_Count_reg[4]_1\(0) => \r_BCD_Num[6]_i_348_n_0\,
      \r_Count_reg[4]_2\(0) => \r_BCD_Num[9]_i_191_n_0\,
      \r_Count_reg[4]_3\(0) => \r_BCD_Num[9]_i_196_n_0\,
      \r_Count_reg[4]_4\(0) => \r_BCD_Num[6]_i_325_n_0\,
      \r_Count_reg[8]\(3) => \r_BCD_Num_reg[10]_i_63_n_4\,
      \r_Count_reg[8]\(2) => \r_BCD_Num_reg[10]_i_63_n_5\,
      \r_Count_reg[8]\(1) => \r_BCD_Num_reg[10]_i_63_n_6\,
      \r_Count_reg[8]\(0) => \r_BCD_Num_reg[10]_i_63_n_7\,
      \r_Count_reg[8]_0\(3) => \r_BCD_Num_reg[6]_i_293_n_4\,
      \r_Count_reg[8]_0\(2) => \r_BCD_Num_reg[6]_i_293_n_5\,
      \r_Count_reg[8]_0\(1) => \r_BCD_Num_reg[6]_i_293_n_6\,
      \r_Count_reg[8]_0\(0) => \r_BCD_Num_reg[6]_i_293_n_7\,
      \r_Count_reg[8]_1\(2) => \r_BCD_Num_reg[6]_i_11_n_5\,
      \r_Count_reg[8]_1\(1) => \r_BCD_Num_reg[6]_i_11_n_6\,
      \r_Count_reg[8]_1\(0) => \r_BCD_Num_reg[6]_i_11_n_7\,
      \r_Count_reg[8]_2\(3) => \r_BCD_Num_reg[9]_i_182_n_4\,
      \r_Count_reg[8]_2\(2) => \r_BCD_Num_reg[9]_i_182_n_5\,
      \r_Count_reg[8]_2\(1) => \r_BCD_Num_reg[9]_i_182_n_6\,
      \r_Count_reg[8]_2\(0) => \r_BCD_Num_reg[9]_i_182_n_7\,
      \r_Count_reg[8]_3\(3) => \r_BCD_Num_reg[5]_i_69_n_4\,
      \r_Count_reg[8]_3\(2) => \r_BCD_Num_reg[5]_i_69_n_5\,
      \r_Count_reg[8]_3\(1) => \r_BCD_Num_reg[5]_i_69_n_6\,
      \r_Count_reg[8]_3\(0) => \r_BCD_Num_reg[5]_i_69_n_7\,
      \r_Count_reg[8]_4\(2) => \r_BCD_Num_reg[6]_i_6_n_5\,
      \r_Count_reg[8]_4\(1) => \r_BCD_Num_reg[6]_i_6_n_6\,
      \r_Count_reg[8]_4\(0) => \r_BCD_Num_reg[6]_i_6_n_7\,
      r_Hours_1st_Digit_Dec_reg(1) => \r_Count[19]_i_76_n_0\,
      r_Hours_1st_Digit_Dec_reg(0) => \r_Count[19]_i_77_n_0\,
      r_Hours_1st_Digit_Dec_reg_0(0) => \r_Count[23]_i_92_n_0\,
      r_Hours_1st_Digit_Dec_reg_1(0) => \r_Count[23]_i_95__0_n_0\,
      r_Hours_1st_Digit_Dec_reg_2(1) => \r_Count[19]_i_59_n_0\,
      r_Hours_1st_Digit_Dec_reg_2(0) => \r_Count[19]_i_60_n_0\,
      r_Hours_1st_Digit_Dec_reg_3(0) => \r_Count[23]_i_89_n_0\,
      r_Hours_1st_Digit_Dec_reg_4(0) => \r_Count[23]_i_92__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg(0) => \r_Count[11]_i_30_n_0\,
      r_Minutes_1st_Digit_Dec_reg_0(3) => \r_Count[15]_i_22__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_0(2) => \r_Count[15]_i_23_n_0\,
      r_Minutes_1st_Digit_Dec_reg_0(1) => \r_Count[15]_i_24_n_0\,
      r_Minutes_1st_Digit_Dec_reg_0(0) => \r_Count[15]_i_25_n_0\,
      r_Minutes_1st_Digit_Dec_reg_1(3) => \r_Count[19]_i_30_n_0\,
      r_Minutes_1st_Digit_Dec_reg_1(2) => \r_Count[19]_i_31_n_0\,
      r_Minutes_1st_Digit_Dec_reg_1(1) => \r_Count[19]_i_32_n_0\,
      r_Minutes_1st_Digit_Dec_reg_1(0) => \r_Count[19]_i_33__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_2(3) => \r_Count[23]_i_32_n_0\,
      r_Minutes_1st_Digit_Dec_reg_2(2) => \r_Count[23]_i_33_n_0\,
      r_Minutes_1st_Digit_Dec_reg_2(1) => \r_Count[23]_i_34_n_0\,
      r_Minutes_1st_Digit_Dec_reg_2(0) => \r_Count[23]_i_35_n_0\,
      r_Minutes_1st_Digit_Dec_reg_3(1) => \r_Count[23]_i_41_n_0\,
      r_Minutes_1st_Digit_Dec_reg_3(0) => \r_Count[23]_i_42_n_0\,
      r_Minutes_1st_Digit_Dec_reg_4(0) => \r_Count[11]_i_30__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_5(3) => \r_Count[15]_i_33__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_5(2) => \r_Count[15]_i_34__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_5(1) => \r_Count[15]_i_35__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_5(0) => \r_Count[15]_i_36__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_6(3) => \r_Count[19]_i_28__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_6(2) => \r_Count[19]_i_29_n_0\,
      r_Minutes_1st_Digit_Dec_reg_6(1) => \r_Count[19]_i_30__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_6(0) => \r_Count[19]_i_31__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_7(3) => \r_Count[23]_i_31_n_0\,
      r_Minutes_1st_Digit_Dec_reg_7(2) => \r_Count[23]_i_32__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_7(1) => \r_Count[23]_i_33__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_7(0) => \r_Count[23]_i_34__0_n_0\,
      r_Minutes_1st_Digit_Dec_reg_8(1) => \r_Count[23]_i_40_n_0\,
      r_Minutes_1st_Digit_Dec_reg_8(0) => \r_Count[23]_i_41__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg(0) => \r_Count[11]_i_36_n_0\,
      r_Minutes_1st_Digit_Inc_reg_0(3) => \r_Count[15]_i_44__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_0(2) => \r_Count[15]_i_45__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_0(1) => \r_Count[15]_i_46__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_0(0) => \r_Count[15]_i_47_n_0\,
      r_Minutes_1st_Digit_Inc_reg_1(3) => \r_Count[23]_i_80_n_0\,
      r_Minutes_1st_Digit_Inc_reg_1(2) => \r_Count[23]_i_81_n_0\,
      r_Minutes_1st_Digit_Inc_reg_1(1) => \r_Count[23]_i_82_n_0\,
      r_Minutes_1st_Digit_Inc_reg_1(0) => \r_Count[23]_i_83_n_0\,
      r_Minutes_1st_Digit_Inc_reg_10(0) => \r_Count[23]_i_74__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_2(1) => \r_Count[23]_i_119_n_0\,
      r_Minutes_1st_Digit_Inc_reg_2(0) => \r_Count[23]_i_120_n_0\,
      r_Minutes_1st_Digit_Inc_reg_3(3) => \r_Count[23]_i_44_n_0\,
      r_Minutes_1st_Digit_Inc_reg_3(2) => \r_Count[23]_i_45_n_0\,
      r_Minutes_1st_Digit_Inc_reg_3(1) => \r_Count[23]_i_46_n_0\,
      r_Minutes_1st_Digit_Inc_reg_3(0) => \r_Count[23]_i_47__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_4(0) => \r_Count[23]_i_77_n_0\,
      r_Minutes_1st_Digit_Inc_reg_5(0) => \r_Count[11]_i_36__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_6(3) => \r_Count[15]_i_61__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_6(2) => \r_Count[15]_i_62_n_0\,
      r_Minutes_1st_Digit_Inc_reg_6(1) => \r_Count[15]_i_63_n_0\,
      r_Minutes_1st_Digit_Inc_reg_6(0) => \r_Count[15]_i_64_n_0\,
      r_Minutes_1st_Digit_Inc_reg_7(3) => \r_Count[23]_i_77__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_7(2) => \r_Count[23]_i_78_n_0\,
      r_Minutes_1st_Digit_Inc_reg_7(1) => \r_Count[23]_i_79_n_0\,
      r_Minutes_1st_Digit_Inc_reg_7(0) => \r_Count[23]_i_80__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_8(1) => \r_Count[23]_i_116_n_0\,
      r_Minutes_1st_Digit_Inc_reg_8(0) => \r_Count[23]_i_117_n_0\,
      r_Minutes_1st_Digit_Inc_reg_9(3) => \r_Count[23]_i_43_n_0\,
      r_Minutes_1st_Digit_Inc_reg_9(2) => \r_Count[23]_i_44__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_9(1) => \r_Count[23]_i_45__0_n_0\,
      r_Minutes_1st_Digit_Inc_reg_9(0) => \r_Count[23]_i_46__0_n_0\,
      r_Minutes_2nd_Digit_Dec_reg(0) => \r_Count[23]_i_61__0_n_0\,
      r_Minutes_2nd_Digit_Dec_reg_0(2) => \r_Count[23]_i_54_n_0\,
      r_Minutes_2nd_Digit_Dec_reg_0(1) => \r_Count[23]_i_55_n_0\,
      r_Minutes_2nd_Digit_Dec_reg_0(0) => \r_Count[23]_i_56__0_n_0\,
      r_Minutes_2nd_Digit_Dec_reg_1(0) => \r_Count[23]_i_60__0_n_0\,
      r_Minutes_2nd_Digit_Dec_reg_2(2) => \r_Count[23]_i_53__0_n_0\,
      r_Minutes_2nd_Digit_Dec_reg_2(1) => \r_Count[23]_i_54__0_n_0\,
      r_Minutes_2nd_Digit_Dec_reg_2(0) => \r_Count[23]_i_55__0_n_0\,
      r_Seconds_2nd_Digit_Inc_reg(2) => \r_Count[11]_i_18_n_0\,
      r_Seconds_2nd_Digit_Inc_reg(1) => \r_Count[11]_i_19_n_0\,
      r_Seconds_2nd_Digit_Inc_reg(0) => \r_Count[11]_i_20_n_0\,
      r_Seconds_2nd_Digit_Inc_reg_0(1) => \r_Count[15]_i_28__0_n_0\,
      r_Seconds_2nd_Digit_Inc_reg_0(0) => \r_Count[15]_i_29__0_n_0\,
      r_Seconds_2nd_Digit_Inc_reg_1(2) => \r_Count[11]_i_18__0_n_0\,
      r_Seconds_2nd_Digit_Inc_reg_1(1) => \r_Count[11]_i_19__0_n_0\,
      r_Seconds_2nd_Digit_Inc_reg_1(0) => \r_Count[11]_i_20__0_n_0\,
      r_Seconds_2nd_Digit_Inc_reg_2(1) => \r_Count[15]_i_39__0_n_0\,
      r_Seconds_2nd_Digit_Inc_reg_2(0) => \r_Count[15]_i_40__0_n_0\,
      \r_Time_State_reg[0]\(0) => \r_Count[19]_i_80_n_0\,
      \r_Time_State_reg[0]_0\(2) => \r_Count[23]_i_115_n_0\,
      \r_Time_State_reg[0]_0\(1) => \r_Count[23]_i_116__0_n_0\,
      \r_Time_State_reg[0]_0\(0) => \r_Count[23]_i_117__0_n_0\,
      \r_Time_State_reg[0]_1\(0) => \r_Count[7]_i_18__0_n_0\,
      \r_Time_State_reg[0]_2\(3) => \r_Count[23]_i_87_n_0\,
      \r_Time_State_reg[0]_2\(2) => \r_Count[23]_i_88_n_0\,
      \r_Time_State_reg[0]_2\(1) => \r_Count[23]_i_89__0_n_0\,
      \r_Time_State_reg[0]_2\(0) => \r_Count[23]_i_90_n_0\,
      \r_Time_State_reg[0]_3\(0) => \r_Count[23]_i_132_n_0\,
      \r_Time_State_reg[0]_4\(1) => \r_Count[23]_i_111__0_n_0\,
      \r_Time_State_reg[0]_4\(0) => \r_Count[23]_i_112__0_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      \slv_reg3_reg[10]\(0) => \r_Count[15]_i_67_n_0\,
      \slv_reg3_reg[10]_0\(0) => \r_Count[15]_i_71_n_0\,
      \slv_reg3_reg[14]\(2) => \r_Count[23]_i_112_n_0\,
      \slv_reg3_reg[14]\(1) => \r_Count[23]_i_113_n_0\,
      \slv_reg3_reg[14]\(0) => \r_Count[23]_i_114__0_n_0\,
      \slv_reg3_reg[15]\(3) => \r_Count[23]_i_84_n_0\,
      \slv_reg3_reg[15]\(2) => \r_Count[23]_i_85_n_0\,
      \slv_reg3_reg[15]\(1) => \r_Count[23]_i_86_n_0\,
      \slv_reg3_reg[15]\(0) => \r_Count[23]_i_87__0_n_0\,
      \slv_reg3_reg[15]_0\(0) => \r_Count[23]_i_129_n_0\,
      \slv_reg3_reg[15]_1\(1) => \r_Count[23]_i_108__0_n_0\,
      \slv_reg3_reg[15]_1\(0) => \r_Count[23]_i_109__0_n_0\,
      \slv_reg3_reg[8]\(3) => \r_Count[19]_i_61__0_n_0\,
      \slv_reg3_reg[8]\(2) => \r_Count[19]_i_62__0_n_0\,
      \slv_reg3_reg[8]\(1) => \r_Count[19]_i_63__0_n_0\,
      \slv_reg3_reg[8]\(0) => \r_Count[19]_i_64__0_n_0\,
      \slv_reg3_reg[8]_0\(3) => \r_Count[19]_i_35__0_n_0\,
      \slv_reg3_reg[8]_0\(2) => \r_Count[19]_i_36__0_n_0\,
      \slv_reg3_reg[8]_0\(1) => \r_Count[19]_i_37__0_n_0\,
      \slv_reg3_reg[8]_0\(0) => \r_Count[19]_i_38__0_n_0\,
      \slv_reg3_reg[8]_1\(3) => \r_Count[15]_i_49__0_n_0\,
      \slv_reg3_reg[8]_1\(2) => \r_Count[15]_i_50__0_n_0\,
      \slv_reg3_reg[8]_1\(1) => \r_Count[15]_i_51__0_n_0\,
      \slv_reg3_reg[8]_1\(0) => \r_Count[15]_i_52__0_n_0\,
      \slv_reg3_reg[8]_2\(3) => \r_Count[15]_i_24__0_n_0\,
      \slv_reg3_reg[8]_2\(2) => \r_Count[15]_i_25__0_n_0\,
      \slv_reg3_reg[8]_2\(1) => \r_Count[15]_i_26_n_0\,
      \slv_reg3_reg[8]_2\(0) => \r_Count[15]_i_27__0_n_0\
    );
o_PM_INST_0_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333DCCC0023FFDD"
    )
        port map (
      I0 => inst_n_401,
      I1 => inst_n_403,
      I2 => inst_n_405,
      I3 => inst_n_404,
      I4 => inst_n_402,
      I5 => inst_n_455,
      O => o_PM_INST_0_i_104_n_0
    );
o_PM_INST_0_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF50500AAFF551"
    )
        port map (
      I0 => inst_n_201,
      I1 => inst_n_141,
      I2 => inst_n_143,
      I3 => inst_n_144,
      I4 => inst_n_142,
      I5 => inst_n_140,
      O => o_PM_INST_0_i_112_n_0
    );
o_PM_INST_0_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3300CC00CDFF32"
    )
        port map (
      I0 => inst_n_141,
      I1 => inst_n_144,
      I2 => inst_n_142,
      I3 => inst_n_140,
      I4 => inst_n_201,
      I5 => inst_n_143,
      O => o_PM_INST_0_i_113_n_0
    );
o_PM_INST_0_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A6"
    )
        port map (
      I0 => inst_n_140,
      I1 => inst_n_142,
      I2 => inst_n_144,
      I3 => inst_n_143,
      I4 => inst_n_141,
      O => o_PM_INST_0_i_114_n_0
    );
o_PM_INST_0_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF50500AAFF551"
    )
        port map (
      I0 => inst_n_455,
      I1 => inst_n_402,
      I2 => inst_n_404,
      I3 => inst_n_405,
      I4 => inst_n_403,
      I5 => inst_n_401,
      O => o_PM_INST_0_i_122_n_0
    );
o_PM_INST_0_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3300CC00CDFF32"
    )
        port map (
      I0 => inst_n_402,
      I1 => inst_n_405,
      I2 => inst_n_403,
      I3 => inst_n_401,
      I4 => inst_n_455,
      I5 => inst_n_404,
      O => o_PM_INST_0_i_123_n_0
    );
o_PM_INST_0_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A6"
    )
        port map (
      I0 => inst_n_401,
      I1 => inst_n_403,
      I2 => inst_n_405,
      I3 => inst_n_404,
      I4 => inst_n_402,
      O => o_PM_INST_0_i_124_n_0
    );
o_PM_INST_0_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333DCCC0023FFDD"
    )
        port map (
      I0 => inst_n_140,
      I1 => inst_n_142,
      I2 => inst_n_144,
      I3 => inst_n_143,
      I4 => inst_n_141,
      I5 => inst_n_201,
      O => o_PM_INST_0_i_94_n_0
    );
\r_BCD_Num[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_128,
      I1 => inst_n_133,
      O => \r_BCD_Num[10]_i_13_n_0\
    );
\r_BCD_Num[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_129,
      I1 => inst_n_134,
      O => \r_BCD_Num[10]_i_14_n_0\
    );
\r_BCD_Num[10]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => inst_n_133,
      I1 => inst_n_132,
      I2 => inst_n_134,
      O => \r_BCD_Num[10]_i_15_n_0\
    );
\r_BCD_Num[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_133,
      I1 => inst_n_128,
      I2 => inst_n_132,
      I3 => inst_n_134,
      O => \r_BCD_Num[10]_i_16_n_0\
    );
\r_BCD_Num[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_134,
      I1 => inst_n_129,
      I2 => inst_n_133,
      I3 => inst_n_128,
      O => \r_BCD_Num[10]_i_17_n_0\
    );
\r_BCD_Num[10]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_130,
      I1 => inst_n_128,
      I2 => inst_n_132,
      O => \r_BCD_Num[10]_i_28_n_0\
    );
\r_BCD_Num[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_131,
      I1 => inst_n_129,
      I2 => inst_n_133,
      O => \r_BCD_Num[10]_i_29_n_0\
    );
\r_BCD_Num[10]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_130,
      I2 => inst_n_134,
      O => \r_BCD_Num[10]_i_30_n_0\
    );
\r_BCD_Num[10]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_125,
      I1 => inst_n_131,
      I2 => inst_n_128,
      O => \r_BCD_Num[10]_i_31_n_0\
    );
\r_BCD_Num[10]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => inst_n_132,
      I1 => inst_n_128,
      I2 => inst_n_130,
      I3 => inst_n_134,
      I4 => inst_n_129,
      O => \r_BCD_Num[10]_i_32_n_0\
    );
\r_BCD_Num[10]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[10]_i_29_n_0\,
      I1 => inst_n_130,
      I2 => inst_n_128,
      I3 => inst_n_132,
      O => \r_BCD_Num[10]_i_33_n_0\
    );
\r_BCD_Num[10]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_131,
      I1 => inst_n_129,
      I2 => inst_n_133,
      I3 => \r_BCD_Num[10]_i_30_n_0\,
      O => \r_BCD_Num[10]_i_34_n_0\
    );
\r_BCD_Num[10]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_130,
      I2 => inst_n_134,
      I3 => \r_BCD_Num[10]_i_31_n_0\,
      O => \r_BCD_Num[10]_i_35_n_0\
    );
\r_BCD_Num[10]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_126,
      I1 => inst_n_124,
      I2 => inst_n_129,
      O => \r_BCD_Num[10]_i_46_n_0\
    );
\r_BCD_Num[10]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_127,
      I1 => inst_n_125,
      I2 => inst_n_130,
      O => \r_BCD_Num[10]_i_47_n_0\
    );
\r_BCD_Num[10]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_120,
      I1 => inst_n_126,
      I2 => inst_n_131,
      O => \r_BCD_Num[10]_i_48_n_0\
    );
\r_BCD_Num[10]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_121,
      I1 => inst_n_127,
      I2 => inst_n_124,
      O => \r_BCD_Num[10]_i_49_n_0\
    );
\r_BCD_Num[10]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_125,
      I1 => inst_n_131,
      I2 => inst_n_128,
      I3 => \r_BCD_Num[10]_i_46_n_0\,
      O => \r_BCD_Num[10]_i_50_n_0\
    );
\r_BCD_Num[10]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_126,
      I1 => inst_n_124,
      I2 => inst_n_129,
      I3 => \r_BCD_Num[10]_i_47_n_0\,
      O => \r_BCD_Num[10]_i_51_n_0\
    );
\r_BCD_Num[10]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_127,
      I1 => inst_n_125,
      I2 => inst_n_130,
      I3 => \r_BCD_Num[10]_i_48_n_0\,
      O => \r_BCD_Num[10]_i_52_n_0\
    );
\r_BCD_Num[10]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_120,
      I1 => inst_n_126,
      I2 => inst_n_131,
      I3 => \r_BCD_Num[10]_i_49_n_0\,
      O => \r_BCD_Num[10]_i_53_n_0\
    );
\r_BCD_Num[10]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_122,
      I1 => inst_n_120,
      I2 => inst_n_125,
      O => \r_BCD_Num[10]_i_64_n_0\
    );
\r_BCD_Num[10]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_123,
      I1 => inst_n_121,
      I2 => inst_n_126,
      O => \r_BCD_Num[10]_i_65_n_0\
    );
\r_BCD_Num[10]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_117,
      I1 => inst_n_122,
      I2 => inst_n_127,
      O => \r_BCD_Num[10]_i_66_n_0\
    );
\r_BCD_Num[10]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_118,
      I1 => inst_n_123,
      I2 => inst_n_120,
      O => \r_BCD_Num[10]_i_67_n_0\
    );
\r_BCD_Num[10]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_121,
      I1 => inst_n_127,
      I2 => inst_n_124,
      I3 => \r_BCD_Num[10]_i_64_n_0\,
      O => \r_BCD_Num[10]_i_68_n_0\
    );
\r_BCD_Num[10]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_122,
      I1 => inst_n_120,
      I2 => inst_n_125,
      I3 => \r_BCD_Num[10]_i_65_n_0\,
      O => \r_BCD_Num[10]_i_69_n_0\
    );
\r_BCD_Num[10]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_123,
      I1 => inst_n_121,
      I2 => inst_n_126,
      I3 => \r_BCD_Num[10]_i_66_n_0\,
      O => \r_BCD_Num[10]_i_70_n_0\
    );
\r_BCD_Num[10]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_117,
      I1 => inst_n_122,
      I2 => inst_n_127,
      I3 => \r_BCD_Num[10]_i_67_n_0\,
      O => \r_BCD_Num[10]_i_71_n_0\
    );
\r_BCD_Num[10]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_119,
      I1 => inst_n_117,
      I2 => inst_n_121,
      O => \r_BCD_Num[10]_i_81_n_0\
    );
\r_BCD_Num[10]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_122,
      I1 => inst_n_118,
      O => \r_BCD_Num[10]_i_82_n_0\
    );
\r_BCD_Num[10]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_123,
      I1 => inst_n_119,
      O => \r_BCD_Num[10]_i_83_n_0\
    );
\r_BCD_Num[10]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_118,
      I1 => inst_n_123,
      I2 => inst_n_120,
      I3 => \r_BCD_Num[10]_i_81_n_0\,
      O => \r_BCD_Num[10]_i_84_n_0\
    );
\r_BCD_Num[10]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_119,
      I1 => inst_n_117,
      I2 => inst_n_121,
      I3 => \r_BCD_Num[10]_i_82_n_0\,
      O => \r_BCD_Num[10]_i_85_n_0\
    );
\r_BCD_Num[10]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_122,
      I1 => inst_n_118,
      I2 => inst_n_119,
      I3 => inst_n_123,
      O => \r_BCD_Num[10]_i_86_n_0\
    );
\r_BCD_Num[10]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_123,
      I1 => inst_n_119,
      O => \r_BCD_Num[10]_i_87_n_0\
    );
\r_BCD_Num[12]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_388,
      O => \r_BCD_Num[12]_i_20_n_0\
    );
\r_BCD_Num[12]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_381,
      O => \r_BCD_Num[12]_i_21_n_0\
    );
\r_BCD_Num[12]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_382,
      O => \r_BCD_Num[12]_i_22_n_0\
    );
\r_BCD_Num[12]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_383,
      O => \r_BCD_Num[12]_i_23_n_0\
    );
\r_BCD_Num[16]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_133,
      O => \r_BCD_Num[16]_i_57_n_0\
    );
\r_BCD_Num[16]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_134,
      O => \r_BCD_Num[16]_i_69_n_0\
    );
\r_BCD_Num[16]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_128,
      O => \r_BCD_Num[16]_i_70_n_0\
    );
\r_BCD_Num[16]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_129,
      O => \r_BCD_Num[16]_i_71_n_0\
    );
\r_BCD_Num[16]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_130,
      O => \r_BCD_Num[16]_i_72_n_0\
    );
\r_BCD_Num[16]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_127,
      O => \r_BCD_Num[16]_i_89_n_0\
    );
\r_BCD_Num[16]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_120,
      O => \r_BCD_Num[16]_i_90_n_0\
    );
\r_BCD_Num[16]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_121,
      O => \r_BCD_Num[16]_i_91_n_0\
    );
\r_BCD_Num[16]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_122,
      O => \r_BCD_Num[16]_i_92_n_0\
    );
\r_BCD_Num[16]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_131,
      O => \r_BCD_Num[16]_i_93_n_0\
    );
\r_BCD_Num[16]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_124,
      O => \r_BCD_Num[16]_i_94_n_0\
    );
\r_BCD_Num[16]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_125,
      O => \r_BCD_Num[16]_i_95_n_0\
    );
\r_BCD_Num[16]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_126,
      O => \r_BCD_Num[16]_i_96_n_0\
    );
\r_BCD_Num[18]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_392,
      O => \r_BCD_Num[18]_i_37_n_0\
    );
\r_BCD_Num[18]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_385,
      O => \r_BCD_Num[18]_i_38_n_0\
    );
\r_BCD_Num[18]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_386,
      O => \r_BCD_Num[18]_i_39_n_0\
    );
\r_BCD_Num[18]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_387,
      O => \r_BCD_Num[18]_i_40_n_0\
    );
\r_BCD_Num[21]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF50500AAFF551"
    )
        port map (
      I0 => inst_n_563,
      I1 => inst_n_398,
      I2 => inst_n_400,
      I3 => inst_n_396,
      I4 => inst_n_399,
      I5 => inst_n_397,
      O => \r_BCD_Num[21]_i_105_n_0\
    );
\r_BCD_Num[21]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3300CC00CDFF32"
    )
        port map (
      I0 => inst_n_398,
      I1 => inst_n_396,
      I2 => inst_n_399,
      I3 => inst_n_397,
      I4 => inst_n_563,
      I5 => inst_n_400,
      O => \r_BCD_Num[21]_i_106_n_0\
    );
\r_BCD_Num[21]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A6"
    )
        port map (
      I0 => inst_n_397,
      I1 => inst_n_399,
      I2 => inst_n_396,
      I3 => inst_n_400,
      I4 => inst_n_398,
      O => \r_BCD_Num[21]_i_107_n_0\
    );
\r_BCD_Num[21]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF50500AAFF551"
    )
        port map (
      I0 => inst_n_302,
      I1 => inst_n_137,
      I2 => inst_n_139,
      I3 => inst_n_135,
      I4 => inst_n_138,
      I5 => inst_n_136,
      O => \r_BCD_Num[21]_i_115_n_0\
    );
\r_BCD_Num[21]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3300CC00CDFF32"
    )
        port map (
      I0 => inst_n_137,
      I1 => inst_n_135,
      I2 => inst_n_138,
      I3 => inst_n_136,
      I4 => inst_n_302,
      I5 => inst_n_139,
      O => \r_BCD_Num[21]_i_116_n_0\
    );
\r_BCD_Num[21]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A6"
    )
        port map (
      I0 => inst_n_136,
      I1 => inst_n_138,
      I2 => inst_n_135,
      I3 => inst_n_139,
      I4 => inst_n_137,
      O => \r_BCD_Num[21]_i_117_n_0\
    );
\r_BCD_Num[21]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_394,
      O => \r_BCD_Num[21]_i_59_n_0\
    );
\r_BCD_Num[21]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333DCCC0023FFDD"
    )
        port map (
      I0 => inst_n_397,
      I1 => inst_n_399,
      I2 => inst_n_396,
      I3 => inst_n_400,
      I4 => inst_n_398,
      I5 => inst_n_563,
      O => \r_BCD_Num[21]_i_69_n_0\
    );
\r_BCD_Num[21]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333DCCC0023FFDD"
    )
        port map (
      I0 => inst_n_136,
      I1 => inst_n_138,
      I2 => inst_n_135,
      I3 => inst_n_139,
      I4 => inst_n_137,
      I5 => inst_n_302,
      O => \r_BCD_Num[21]_i_80_n_0\
    );
\r_BCD_Num[21]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_395,
      O => \r_BCD_Num[21]_i_82_n_0\
    );
\r_BCD_Num[21]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_389,
      O => \r_BCD_Num[21]_i_83_n_0\
    );
\r_BCD_Num[21]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_390,
      O => \r_BCD_Num[21]_i_84_n_0\
    );
\r_BCD_Num[21]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_391,
      O => \r_BCD_Num[21]_i_85_n_0\
    );
\r_BCD_Num[24]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => inst_n_202,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_303,
      O => \r_BCD_Num[24]_i_107_n_0\
    );
\r_BCD_Num[24]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_207,
      I1 => inst_n_171,
      I2 => inst_n_205,
      O => \r_BCD_Num[24]_i_110_n_0\
    );
\r_BCD_Num[24]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_208,
      I1 => inst_n_171,
      I2 => inst_n_205,
      O => \r_BCD_Num[24]_i_111_n_0\
    );
\r_BCD_Num[24]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_209,
      I1 => inst_n_171,
      I2 => inst_n_205,
      O => \r_BCD_Num[24]_i_112_n_0\
    );
\r_BCD_Num[24]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_173,
      I1 => inst_n_171,
      I2 => inst_n_205,
      O => \r_BCD_Num[24]_i_113_n_0\
    );
\r_BCD_Num[24]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_206,
      I1 => inst_n_171,
      I2 => inst_n_205,
      I3 => \r_BCD_Num[24]_i_110_n_0\,
      O => \r_BCD_Num[24]_i_114_n_0\
    );
\r_BCD_Num[24]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_207,
      I1 => inst_n_171,
      I2 => inst_n_205,
      I3 => \r_BCD_Num[24]_i_111_n_0\,
      O => \r_BCD_Num[24]_i_115_n_0\
    );
\r_BCD_Num[24]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_208,
      I1 => inst_n_171,
      I2 => inst_n_205,
      I3 => \r_BCD_Num[24]_i_112_n_0\,
      O => \r_BCD_Num[24]_i_116_n_0\
    );
\r_BCD_Num[24]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_209,
      I1 => inst_n_171,
      I2 => inst_n_205,
      I3 => \r_BCD_Num[24]_i_113_n_0\,
      O => \r_BCD_Num[24]_i_117_n_0\
    );
\r_BCD_Num[24]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_174,
      I1 => inst_n_171,
      I2 => inst_n_205,
      O => \r_BCD_Num[24]_i_138_n_0\
    );
\r_BCD_Num[24]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_172,
      I1 => inst_n_171,
      I2 => inst_n_175,
      O => \r_BCD_Num[24]_i_139_n_0\
    );
\r_BCD_Num[24]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_173,
      I1 => inst_n_171,
      I2 => inst_n_205,
      I3 => \r_BCD_Num[24]_i_138_n_0\,
      O => \r_BCD_Num[24]_i_142_n_0\
    );
\r_BCD_Num[24]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_174,
      I1 => inst_n_171,
      I2 => inst_n_205,
      I3 => \r_BCD_Num[24]_i_139_n_0\,
      O => \r_BCD_Num[24]_i_143_n_0\
    );
\r_BCD_Num[24]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_204,
      I1 => inst_n_171,
      O => \r_BCD_Num[24]_i_169_n_0\
    );
\r_BCD_Num[24]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_156,
      I1 => inst_n_153,
      O => \r_BCD_Num[24]_i_170_n_0\
    );
\r_BCD_Num[24]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => inst_n_204,
      I1 => inst_n_171,
      I2 => inst_n_153,
      I3 => inst_n_156,
      O => \r_BCD_Num[24]_i_174_n_0\
    );
\r_BCD_Num[24]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_157,
      I1 => inst_n_154,
      O => \r_BCD_Num[24]_i_180_n_0\
    );
\r_BCD_Num[24]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_158,
      I1 => inst_n_155,
      O => \r_BCD_Num[24]_i_181_n_0\
    );
\r_BCD_Num[24]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_154,
      I1 => inst_n_157,
      I2 => inst_n_153,
      I3 => inst_n_156,
      O => \r_BCD_Num[24]_i_183_n_0\
    );
\r_BCD_Num[24]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_155,
      I1 => inst_n_158,
      I2 => inst_n_154,
      I3 => inst_n_157,
      O => \r_BCD_Num[24]_i_184_n_0\
    );
\r_BCD_Num[24]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_217,
      I1 => inst_n_215,
      I2 => inst_n_227,
      O => \r_BCD_Num[24]_i_21_n_0\
    );
\r_BCD_Num[24]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_218,
      I1 => inst_n_215,
      I2 => inst_n_228,
      O => \r_BCD_Num[24]_i_22_n_0\
    );
\r_BCD_Num[24]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_219,
      I1 => inst_n_215,
      I2 => inst_n_229,
      O => \r_BCD_Num[24]_i_23_n_0\
    );
\r_BCD_Num[24]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_180,
      I1 => inst_n_215,
      I2 => inst_n_176,
      O => \r_BCD_Num[24]_i_24_n_0\
    );
\r_BCD_Num[24]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_21_n_0\,
      I1 => inst_n_216,
      I2 => inst_n_215,
      I3 => inst_n_226,
      O => \r_BCD_Num[24]_i_25_n_0\
    );
\r_BCD_Num[24]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_217,
      I1 => inst_n_215,
      I2 => inst_n_227,
      I3 => \r_BCD_Num[24]_i_22_n_0\,
      O => \r_BCD_Num[24]_i_26_n_0\
    );
\r_BCD_Num[24]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_218,
      I1 => inst_n_215,
      I2 => inst_n_228,
      I3 => \r_BCD_Num[24]_i_23_n_0\,
      O => \r_BCD_Num[24]_i_27_n_0\
    );
\r_BCD_Num[24]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_219,
      I1 => inst_n_215,
      I2 => inst_n_229,
      I3 => \r_BCD_Num[24]_i_24_n_0\,
      O => \r_BCD_Num[24]_i_28_n_0\
    );
\r_BCD_Num[24]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_181,
      I1 => inst_n_215,
      I2 => inst_n_177,
      O => \r_BCD_Num[24]_i_31_n_0\
    );
\r_BCD_Num[24]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_178,
      I1 => inst_n_179,
      I2 => inst_n_182,
      O => \r_BCD_Num[24]_i_32_n_0\
    );
\r_BCD_Num[24]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_180,
      I1 => inst_n_215,
      I2 => inst_n_176,
      I3 => \r_BCD_Num[24]_i_31_n_0\,
      O => \r_BCD_Num[24]_i_35_n_0\
    );
\r_BCD_Num[24]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_181,
      I1 => inst_n_215,
      I2 => inst_n_177,
      I3 => \r_BCD_Num[24]_i_32_n_0\,
      O => \r_BCD_Num[24]_i_36_n_0\
    );
\r_BCD_Num[24]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78E1871E"
    )
        port map (
      I0 => inst_n_226,
      I1 => inst_n_216,
      I2 => inst_n_230,
      I3 => inst_n_215,
      I4 => inst_n_220,
      O => \r_BCD_Num[24]_i_44_n_0\
    );
\r_BCD_Num[24]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_214,
      O => \r_BCD_Num[24]_i_48_n_0\
    );
\r_BCD_Num[24]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_221,
      I1 => inst_n_211,
      O => \r_BCD_Num[24]_i_49_n_0\
    );
\r_BCD_Num[24]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_214,
      I2 => inst_n_211,
      I3 => inst_n_221,
      O => \r_BCD_Num[24]_i_53_n_0\
    );
\r_BCD_Num[24]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_210,
      I1 => inst_n_205,
      I2 => inst_n_202,
      O => \r_BCD_Num[24]_i_65_n_0\
    );
\r_BCD_Num[24]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_210,
      I1 => inst_n_205,
      I2 => inst_n_203,
      O => \r_BCD_Num[24]_i_66_n_0\
    );
\r_BCD_Num[24]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_210,
      I1 => inst_n_205,
      I2 => inst_n_171,
      O => \r_BCD_Num[24]_i_67_n_0\
    );
\r_BCD_Num[24]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_65_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_202,
      O => \r_BCD_Num[24]_i_68_n_0\
    );
\r_BCD_Num[24]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_210,
      I1 => inst_n_205,
      I2 => inst_n_202,
      I3 => \r_BCD_Num[24]_i_66_n_0\,
      O => \r_BCD_Num[24]_i_69_n_0\
    );
\r_BCD_Num[24]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_210,
      I1 => inst_n_205,
      I2 => inst_n_203,
      I3 => \r_BCD_Num[24]_i_67_n_0\,
      O => \r_BCD_Num[24]_i_70_n_0\
    );
\r_BCD_Num[24]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_210,
      I1 => inst_n_205,
      I2 => inst_n_171,
      I3 => \r_BCD_Num[24]_i_67_n_0\,
      O => \r_BCD_Num[24]_i_71_n_0\
    );
\r_BCD_Num[24]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_67_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_171,
      O => \r_BCD_Num[24]_i_77_n_0\
    );
\r_BCD_Num[24]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_67_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_171,
      O => \r_BCD_Num[24]_i_78_n_0\
    );
\r_BCD_Num[24]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_67_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_171,
      O => \r_BCD_Num[24]_i_79_n_0\
    );
\r_BCD_Num[24]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_67_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_171,
      O => \r_BCD_Num[24]_i_80_n_0\
    );
\r_BCD_Num[24]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_222,
      I1 => inst_n_212,
      O => \r_BCD_Num[24]_i_83_n_0\
    );
\r_BCD_Num[24]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_223,
      I1 => inst_n_213,
      O => \r_BCD_Num[24]_i_84_n_0\
    );
\r_BCD_Num[24]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_159,
      I1 => inst_n_224,
      O => \r_BCD_Num[24]_i_85_n_0\
    );
\r_BCD_Num[24]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_212,
      I1 => inst_n_222,
      I2 => inst_n_211,
      I3 => inst_n_221,
      O => \r_BCD_Num[24]_i_86_n_0\
    );
\r_BCD_Num[24]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_223,
      I2 => inst_n_212,
      I3 => inst_n_222,
      O => \r_BCD_Num[24]_i_87_n_0\
    );
\r_BCD_Num[24]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_224,
      I1 => inst_n_159,
      I2 => inst_n_213,
      I3 => inst_n_223,
      O => \r_BCD_Num[24]_i_88_n_0\
    );
\r_BCD_Num[24]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_159,
      I1 => inst_n_224,
      O => \r_BCD_Num[24]_i_89_n_0\
    );
\r_BCD_Num[24]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_206,
      I1 => inst_n_171,
      I2 => inst_n_205,
      O => \r_BCD_Num[24]_i_92_n_0\
    );
\r_BCD_Num[24]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_67_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_171,
      O => \r_BCD_Num[24]_i_93_n_0\
    );
\r_BCD_Num[24]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_67_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_171,
      O => \r_BCD_Num[24]_i_94_n_0\
    );
\r_BCD_Num[24]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_67_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_171,
      O => \r_BCD_Num[24]_i_95_n_0\
    );
\r_BCD_Num[24]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[24]_i_92_n_0\,
      I1 => inst_n_210,
      I2 => inst_n_205,
      I3 => inst_n_171,
      O => \r_BCD_Num[24]_i_96_n_0\
    );
\r_BCD_Num[27]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_74_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_425,
      O => \r_BCD_Num[27]_i_100_n_0\
    );
\r_BCD_Num[27]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_74_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_425,
      O => \r_BCD_Num[27]_i_101_n_0\
    );
\r_BCD_Num[27]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_74_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_425,
      O => \r_BCD_Num[27]_i_102_n_0\
    );
\r_BCD_Num[27]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_99_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_425,
      O => \r_BCD_Num[27]_i_103_n_0\
    );
\r_BCD_Num[27]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => inst_n_459,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_564,
      O => \r_BCD_Num[27]_i_114_n_0\
    );
\r_BCD_Num[27]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_468,
      I1 => inst_n_425,
      I2 => inst_n_466,
      O => \r_BCD_Num[27]_i_117_n_0\
    );
\r_BCD_Num[27]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_469,
      I1 => inst_n_425,
      I2 => inst_n_466,
      O => \r_BCD_Num[27]_i_118_n_0\
    );
\r_BCD_Num[27]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_470,
      I1 => inst_n_425,
      I2 => inst_n_466,
      O => \r_BCD_Num[27]_i_119_n_0\
    );
\r_BCD_Num[27]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_427,
      I1 => inst_n_425,
      I2 => inst_n_466,
      O => \r_BCD_Num[27]_i_120_n_0\
    );
\r_BCD_Num[27]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_467,
      I1 => inst_n_425,
      I2 => inst_n_466,
      I3 => \r_BCD_Num[27]_i_117_n_0\,
      O => \r_BCD_Num[27]_i_121_n_0\
    );
\r_BCD_Num[27]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_468,
      I1 => inst_n_425,
      I2 => inst_n_466,
      I3 => \r_BCD_Num[27]_i_118_n_0\,
      O => \r_BCD_Num[27]_i_122_n_0\
    );
\r_BCD_Num[27]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_469,
      I1 => inst_n_425,
      I2 => inst_n_466,
      I3 => \r_BCD_Num[27]_i_119_n_0\,
      O => \r_BCD_Num[27]_i_123_n_0\
    );
\r_BCD_Num[27]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_470,
      I1 => inst_n_425,
      I2 => inst_n_466,
      I3 => \r_BCD_Num[27]_i_120_n_0\,
      O => \r_BCD_Num[27]_i_124_n_0\
    );
\r_BCD_Num[27]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_428,
      I1 => inst_n_425,
      I2 => inst_n_466,
      O => \r_BCD_Num[27]_i_145_n_0\
    );
\r_BCD_Num[27]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_426,
      I1 => inst_n_425,
      I2 => inst_n_429,
      O => \r_BCD_Num[27]_i_146_n_0\
    );
\r_BCD_Num[27]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_427,
      I1 => inst_n_425,
      I2 => inst_n_466,
      I3 => \r_BCD_Num[27]_i_145_n_0\,
      O => \r_BCD_Num[27]_i_149_n_0\
    );
\r_BCD_Num[27]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_428,
      I1 => inst_n_425,
      I2 => inst_n_466,
      I3 => \r_BCD_Num[27]_i_146_n_0\,
      O => \r_BCD_Num[27]_i_150_n_0\
    );
\r_BCD_Num[27]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_465,
      I1 => inst_n_425,
      O => \r_BCD_Num[27]_i_176_n_0\
    );
\r_BCD_Num[27]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_461,
      I1 => inst_n_456,
      O => \r_BCD_Num[27]_i_177_n_0\
    );
\r_BCD_Num[27]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => inst_n_465,
      I1 => inst_n_425,
      I2 => inst_n_456,
      I3 => inst_n_461,
      O => \r_BCD_Num[27]_i_181_n_0\
    );
\r_BCD_Num[27]_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_462,
      I1 => inst_n_457,
      O => \r_BCD_Num[27]_i_187_n_0\
    );
\r_BCD_Num[27]_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_463,
      I1 => inst_n_458,
      O => \r_BCD_Num[27]_i_188_n_0\
    );
\r_BCD_Num[27]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_457,
      I1 => inst_n_462,
      I2 => inst_n_456,
      I3 => inst_n_461,
      O => \r_BCD_Num[27]_i_190_n_0\
    );
\r_BCD_Num[27]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_458,
      I1 => inst_n_463,
      I2 => inst_n_457,
      I3 => inst_n_462,
      O => \r_BCD_Num[27]_i_191_n_0\
    );
\r_BCD_Num[27]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_478,
      I1 => inst_n_476,
      I2 => inst_n_488,
      O => \r_BCD_Num[27]_i_28_n_0\
    );
\r_BCD_Num[27]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_479,
      I1 => inst_n_476,
      I2 => inst_n_489,
      O => \r_BCD_Num[27]_i_29_n_0\
    );
\r_BCD_Num[27]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_480,
      I1 => inst_n_476,
      I2 => inst_n_490,
      O => \r_BCD_Num[27]_i_30_n_0\
    );
\r_BCD_Num[27]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_434,
      I1 => inst_n_476,
      I2 => inst_n_430,
      O => \r_BCD_Num[27]_i_31_n_0\
    );
\r_BCD_Num[27]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_28_n_0\,
      I1 => inst_n_477,
      I2 => inst_n_476,
      I3 => inst_n_487,
      O => \r_BCD_Num[27]_i_32_n_0\
    );
\r_BCD_Num[27]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_478,
      I1 => inst_n_476,
      I2 => inst_n_488,
      I3 => \r_BCD_Num[27]_i_29_n_0\,
      O => \r_BCD_Num[27]_i_33_n_0\
    );
\r_BCD_Num[27]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_479,
      I1 => inst_n_476,
      I2 => inst_n_489,
      I3 => \r_BCD_Num[27]_i_30_n_0\,
      O => \r_BCD_Num[27]_i_34_n_0\
    );
\r_BCD_Num[27]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_480,
      I1 => inst_n_476,
      I2 => inst_n_490,
      I3 => \r_BCD_Num[27]_i_31_n_0\,
      O => \r_BCD_Num[27]_i_35_n_0\
    );
\r_BCD_Num[27]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_435,
      I1 => inst_n_476,
      I2 => inst_n_431,
      O => \r_BCD_Num[27]_i_38_n_0\
    );
\r_BCD_Num[27]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_432,
      I1 => inst_n_433,
      I2 => inst_n_436,
      O => \r_BCD_Num[27]_i_39_n_0\
    );
\r_BCD_Num[27]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_434,
      I1 => inst_n_476,
      I2 => inst_n_430,
      I3 => \r_BCD_Num[27]_i_38_n_0\,
      O => \r_BCD_Num[27]_i_42_n_0\
    );
\r_BCD_Num[27]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_435,
      I1 => inst_n_476,
      I2 => inst_n_431,
      I3 => \r_BCD_Num[27]_i_39_n_0\,
      O => \r_BCD_Num[27]_i_43_n_0\
    );
\r_BCD_Num[27]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78E1871E"
    )
        port map (
      I0 => inst_n_487,
      I1 => inst_n_477,
      I2 => inst_n_491,
      I3 => inst_n_476,
      I4 => inst_n_481,
      O => \r_BCD_Num[27]_i_51_n_0\
    );
\r_BCD_Num[27]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_486,
      I1 => inst_n_475,
      O => \r_BCD_Num[27]_i_55_n_0\
    );
\r_BCD_Num[27]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_482,
      I1 => inst_n_472,
      O => \r_BCD_Num[27]_i_56_n_0\
    );
\r_BCD_Num[27]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_486,
      I1 => inst_n_475,
      I2 => inst_n_472,
      I3 => inst_n_482,
      O => \r_BCD_Num[27]_i_60_n_0\
    );
\r_BCD_Num[27]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_471,
      I1 => inst_n_466,
      I2 => inst_n_459,
      O => \r_BCD_Num[27]_i_72_n_0\
    );
\r_BCD_Num[27]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_471,
      I1 => inst_n_466,
      I2 => inst_n_460,
      O => \r_BCD_Num[27]_i_73_n_0\
    );
\r_BCD_Num[27]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_471,
      I1 => inst_n_466,
      I2 => inst_n_425,
      O => \r_BCD_Num[27]_i_74_n_0\
    );
\r_BCD_Num[27]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_72_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_459,
      O => \r_BCD_Num[27]_i_75_n_0\
    );
\r_BCD_Num[27]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_471,
      I1 => inst_n_466,
      I2 => inst_n_459,
      I3 => \r_BCD_Num[27]_i_73_n_0\,
      O => \r_BCD_Num[27]_i_76_n_0\
    );
\r_BCD_Num[27]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_471,
      I1 => inst_n_466,
      I2 => inst_n_460,
      I3 => \r_BCD_Num[27]_i_74_n_0\,
      O => \r_BCD_Num[27]_i_77_n_0\
    );
\r_BCD_Num[27]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_471,
      I1 => inst_n_466,
      I2 => inst_n_425,
      I3 => \r_BCD_Num[27]_i_74_n_0\,
      O => \r_BCD_Num[27]_i_78_n_0\
    );
\r_BCD_Num[27]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_74_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_425,
      O => \r_BCD_Num[27]_i_84_n_0\
    );
\r_BCD_Num[27]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_74_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_425,
      O => \r_BCD_Num[27]_i_85_n_0\
    );
\r_BCD_Num[27]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_74_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_425,
      O => \r_BCD_Num[27]_i_86_n_0\
    );
\r_BCD_Num[27]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[27]_i_74_n_0\,
      I1 => inst_n_471,
      I2 => inst_n_466,
      I3 => inst_n_425,
      O => \r_BCD_Num[27]_i_87_n_0\
    );
\r_BCD_Num[27]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_483,
      I1 => inst_n_473,
      O => \r_BCD_Num[27]_i_90_n_0\
    );
\r_BCD_Num[27]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_484,
      I1 => inst_n_474,
      O => \r_BCD_Num[27]_i_91_n_0\
    );
\r_BCD_Num[27]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_464,
      I1 => inst_n_485,
      O => \r_BCD_Num[27]_i_92_n_0\
    );
\r_BCD_Num[27]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_473,
      I1 => inst_n_483,
      I2 => inst_n_472,
      I3 => inst_n_482,
      O => \r_BCD_Num[27]_i_93_n_0\
    );
\r_BCD_Num[27]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_474,
      I1 => inst_n_484,
      I2 => inst_n_473,
      I3 => inst_n_483,
      O => \r_BCD_Num[27]_i_94_n_0\
    );
\r_BCD_Num[27]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_485,
      I1 => inst_n_464,
      I2 => inst_n_474,
      I3 => inst_n_484,
      O => \r_BCD_Num[27]_i_95_n_0\
    );
\r_BCD_Num[27]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_464,
      I1 => inst_n_485,
      O => \r_BCD_Num[27]_i_96_n_0\
    );
\r_BCD_Num[27]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_467,
      I1 => inst_n_425,
      I2 => inst_n_466,
      O => \r_BCD_Num[27]_i_99_n_0\
    );
\r_BCD_Num[30]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_418,
      I1 => inst_n_414,
      I2 => inst_n_415,
      I3 => inst_n_416,
      O => \r_BCD_Num[30]_i_63_n_0\
    );
\r_BCD_Num[30]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_418,
      I1 => inst_n_414,
      I2 => inst_n_415,
      I3 => inst_n_416,
      O => \r_BCD_Num[30]_i_64_n_0\
    );
\r_BCD_Num[30]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_418,
      I1 => inst_n_414,
      I2 => inst_n_415,
      I3 => inst_n_416,
      O => \r_BCD_Num[30]_i_65_n_0\
    );
\r_BCD_Num[30]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_418,
      I1 => inst_n_414,
      I2 => inst_n_415,
      I3 => inst_n_416,
      O => \r_BCD_Num[30]_i_66_n_0\
    );
\r_BCD_Num[30]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_164,
      I1 => inst_n_160,
      I2 => inst_n_161,
      I3 => inst_n_162,
      O => \r_BCD_Num[30]_i_84_n_0\
    );
\r_BCD_Num[30]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_164,
      I1 => inst_n_160,
      I2 => inst_n_161,
      I3 => inst_n_162,
      O => \r_BCD_Num[30]_i_85_n_0\
    );
\r_BCD_Num[30]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_164,
      I1 => inst_n_160,
      I2 => inst_n_161,
      I3 => inst_n_162,
      O => \r_BCD_Num[30]_i_86_n_0\
    );
\r_BCD_Num[30]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_164,
      I1 => inst_n_160,
      I2 => inst_n_161,
      I3 => inst_n_162,
      O => \r_BCD_Num[30]_i_87_n_0\
    );
\r_BCD_Num[31]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_496,
      O => \r_BCD_Num[31]_i_101_n_0\
    );
\r_BCD_Num[31]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_494,
      O => \r_BCD_Num[31]_i_102_n_0\
    );
\r_BCD_Num[31]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_495,
      O => \r_BCD_Num[31]_i_103_n_0\
    );
\r_BCD_Num[31]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_492,
      O => \r_BCD_Num[31]_i_104_n_0\
    );
\r_BCD_Num[31]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_417,
      I3 => \r_BCD_Num[31]_i_101_n_0\,
      O => \r_BCD_Num[31]_i_105_n_0\
    );
\r_BCD_Num[31]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_496,
      I3 => \r_BCD_Num[31]_i_102_n_0\,
      O => \r_BCD_Num[31]_i_106_n_0\
    );
\r_BCD_Num[31]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_494,
      I3 => \r_BCD_Num[31]_i_103_n_0\,
      O => \r_BCD_Num[31]_i_107_n_0\
    );
\r_BCD_Num[31]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_495,
      I3 => \r_BCD_Num[31]_i_104_n_0\,
      O => \r_BCD_Num[31]_i_108_n_0\
    );
\r_BCD_Num[31]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_493,
      O => \r_BCD_Num[31]_i_120_n_0\
    );
\r_BCD_Num[31]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_492,
      I3 => \r_BCD_Num[31]_i_104_n_0\,
      O => \r_BCD_Num[31]_i_122_n_0\
    );
\r_BCD_Num[31]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_120_n_0\,
      I1 => inst_n_414,
      I2 => inst_n_415,
      I3 => inst_n_492,
      O => \r_BCD_Num[31]_i_123_n_0\
    );
\r_BCD_Num[31]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_493,
      I3 => inst_n_418,
      O => \r_BCD_Num[31]_i_124_n_0\
    );
\r_BCD_Num[31]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_416,
      I3 => inst_n_418,
      O => \r_BCD_Num[31]_i_125_n_0\
    );
\r_BCD_Num[31]_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_442,
      I1 => inst_n_509,
      I2 => inst_n_508,
      O => \r_BCD_Num[31]_i_132_n_0\
    );
\r_BCD_Num[31]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7887E11E"
    )
        port map (
      I0 => inst_n_528,
      I1 => inst_n_512,
      I2 => inst_n_527,
      I3 => inst_n_511,
      I4 => inst_n_508,
      O => \r_BCD_Num[31]_i_133_n_0\
    );
\r_BCD_Num[31]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_132_n_0\,
      I1 => inst_n_512,
      I2 => inst_n_508,
      I3 => inst_n_528,
      O => \r_BCD_Num[31]_i_134_n_0\
    );
\r_BCD_Num[31]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_443,
      I1 => inst_n_509,
      I2 => inst_n_508,
      O => \r_BCD_Num[31]_i_135_n_0\
    );
\r_BCD_Num[31]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_510,
      I1 => inst_n_508,
      I2 => inst_n_444,
      O => \r_BCD_Num[31]_i_136_n_0\
    );
\r_BCD_Num[31]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_441,
      I1 => inst_n_439,
      I2 => inst_n_445,
      O => \r_BCD_Num[31]_i_137_n_0\
    );
\r_BCD_Num[31]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_442,
      I1 => inst_n_509,
      I2 => inst_n_508,
      I3 => \r_BCD_Num[31]_i_135_n_0\,
      O => \r_BCD_Num[31]_i_139_n_0\
    );
\r_BCD_Num[31]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_443,
      I1 => inst_n_509,
      I2 => inst_n_508,
      I3 => \r_BCD_Num[31]_i_136_n_0\,
      O => \r_BCD_Num[31]_i_140_n_0\
    );
\r_BCD_Num[31]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_510,
      I1 => inst_n_508,
      I2 => inst_n_444,
      I3 => \r_BCD_Num[31]_i_137_n_0\,
      O => \r_BCD_Num[31]_i_141_n_0\
    );
\r_BCD_Num[31]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_235,
      O => \r_BCD_Num[31]_i_152_n_0\
    );
\r_BCD_Num[31]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_233,
      O => \r_BCD_Num[31]_i_153_n_0\
    );
\r_BCD_Num[31]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_234,
      O => \r_BCD_Num[31]_i_154_n_0\
    );
\r_BCD_Num[31]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_231,
      O => \r_BCD_Num[31]_i_155_n_0\
    );
\r_BCD_Num[31]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_163,
      I3 => \r_BCD_Num[31]_i_152_n_0\,
      O => \r_BCD_Num[31]_i_156_n_0\
    );
\r_BCD_Num[31]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_235,
      I3 => \r_BCD_Num[31]_i_153_n_0\,
      O => \r_BCD_Num[31]_i_157_n_0\
    );
\r_BCD_Num[31]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_233,
      I3 => \r_BCD_Num[31]_i_154_n_0\,
      O => \r_BCD_Num[31]_i_158_n_0\
    );
\r_BCD_Num[31]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_234,
      I3 => \r_BCD_Num[31]_i_155_n_0\,
      O => \r_BCD_Num[31]_i_159_n_0\
    );
\r_BCD_Num[31]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_232,
      O => \r_BCD_Num[31]_i_171_n_0\
    );
\r_BCD_Num[31]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_231,
      I3 => \r_BCD_Num[31]_i_155_n_0\,
      O => \r_BCD_Num[31]_i_173_n_0\
    );
\r_BCD_Num[31]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_171_n_0\,
      I1 => inst_n_160,
      I2 => inst_n_161,
      I3 => inst_n_231,
      O => \r_BCD_Num[31]_i_174_n_0\
    );
\r_BCD_Num[31]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_232,
      I3 => inst_n_164,
      O => \r_BCD_Num[31]_i_175_n_0\
    );
\r_BCD_Num[31]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_162,
      I3 => inst_n_164,
      O => \r_BCD_Num[31]_i_176_n_0\
    );
\r_BCD_Num[31]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_188,
      I1 => inst_n_248,
      I2 => inst_n_247,
      O => \r_BCD_Num[31]_i_183_n_0\
    );
\r_BCD_Num[31]_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7887E11E"
    )
        port map (
      I0 => inst_n_267,
      I1 => inst_n_251,
      I2 => inst_n_266,
      I3 => inst_n_250,
      I4 => inst_n_247,
      O => \r_BCD_Num[31]_i_184_n_0\
    );
\r_BCD_Num[31]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_183_n_0\,
      I1 => inst_n_251,
      I2 => inst_n_247,
      I3 => inst_n_267,
      O => \r_BCD_Num[31]_i_185_n_0\
    );
\r_BCD_Num[31]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_189,
      I1 => inst_n_248,
      I2 => inst_n_247,
      O => \r_BCD_Num[31]_i_186_n_0\
    );
\r_BCD_Num[31]_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_249,
      I1 => inst_n_247,
      I2 => inst_n_190,
      O => \r_BCD_Num[31]_i_187_n_0\
    );
\r_BCD_Num[31]_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_187,
      I1 => inst_n_185,
      I2 => inst_n_191,
      O => \r_BCD_Num[31]_i_188_n_0\
    );
\r_BCD_Num[31]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_188,
      I1 => inst_n_248,
      I2 => inst_n_247,
      I3 => \r_BCD_Num[31]_i_186_n_0\,
      O => \r_BCD_Num[31]_i_190_n_0\
    );
\r_BCD_Num[31]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_189,
      I1 => inst_n_248,
      I2 => inst_n_247,
      I3 => \r_BCD_Num[31]_i_187_n_0\,
      O => \r_BCD_Num[31]_i_191_n_0\
    );
\r_BCD_Num[31]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_249,
      I1 => inst_n_247,
      I2 => inst_n_190,
      I3 => \r_BCD_Num[31]_i_188_n_0\,
      O => \r_BCD_Num[31]_i_192_n_0\
    );
\r_BCD_Num[31]_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_506,
      I1 => inst_n_439,
      I2 => inst_n_525,
      O => \r_BCD_Num[31]_i_224_n_0\
    );
\r_BCD_Num[31]_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_507,
      I1 => inst_n_439,
      I2 => inst_n_526,
      O => \r_BCD_Num[31]_i_225_n_0\
    );
\r_BCD_Num[31]_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_521,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_226_n_0\
    );
\r_BCD_Num[31]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_506,
      I1 => inst_n_439,
      I2 => inst_n_525,
      I3 => \r_BCD_Num[31]_i_225_n_0\,
      O => \r_BCD_Num[31]_i_229_n_0\
    );
\r_BCD_Num[31]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_507,
      I1 => inst_n_439,
      I2 => inst_n_526,
      I3 => \r_BCD_Num[31]_i_226_n_0\,
      O => \r_BCD_Num[31]_i_230_n_0\
    );
\r_BCD_Num[31]_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_245,
      I1 => inst_n_185,
      I2 => inst_n_264,
      O => \r_BCD_Num[31]_i_268_n_0\
    );
\r_BCD_Num[31]_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_246,
      I1 => inst_n_185,
      I2 => inst_n_265,
      O => \r_BCD_Num[31]_i_269_n_0\
    );
\r_BCD_Num[31]_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_260,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_270_n_0\
    );
\r_BCD_Num[31]_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_245,
      I1 => inst_n_185,
      I2 => inst_n_264,
      I3 => \r_BCD_Num[31]_i_269_n_0\,
      O => \r_BCD_Num[31]_i_273_n_0\
    );
\r_BCD_Num[31]_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_246,
      I1 => inst_n_185,
      I2 => inst_n_265,
      I3 => \r_BCD_Num[31]_i_270_n_0\,
      O => \r_BCD_Num[31]_i_274_n_0\
    );
\r_BCD_Num[31]_i_313\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_522,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_313_n_0\
    );
\r_BCD_Num[31]_i_314\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_523,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_314_n_0\
    );
\r_BCD_Num[31]_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_524,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_315_n_0\
    );
\r_BCD_Num[31]_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_517,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_316_n_0\
    );
\r_BCD_Num[31]_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_521,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_313_n_0\,
      O => \r_BCD_Num[31]_i_317_n_0\
    );
\r_BCD_Num[31]_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_522,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_314_n_0\,
      O => \r_BCD_Num[31]_i_318_n_0\
    );
\r_BCD_Num[31]_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_523,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_315_n_0\,
      O => \r_BCD_Num[31]_i_319_n_0\
    );
\r_BCD_Num[31]_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_524,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_316_n_0\,
      O => \r_BCD_Num[31]_i_320_n_0\
    );
\r_BCD_Num[31]_i_322\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_504,
      O => \r_BCD_Num[31]_i_322_n_0\
    );
\r_BCD_Num[31]_i_323\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_504,
      I3 => \r_BCD_Num[31]_i_322_n_0\,
      O => \r_BCD_Num[31]_i_323_n_0\
    );
\r_BCD_Num[31]_i_324\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_324_n_0\
    );
\r_BCD_Num[31]_i_325\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_325_n_0\
    );
\r_BCD_Num[31]_i_326\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_326_n_0\
    );
\r_BCD_Num[31]_i_331\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_331_n_0\
    );
\r_BCD_Num[31]_i_332\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_332_n_0\
    );
\r_BCD_Num[31]_i_334\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_334_n_0\
    );
\r_BCD_Num[31]_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_335_n_0\
    );
\r_BCD_Num[31]_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_336_n_0\
    );
\r_BCD_Num[31]_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_322_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_337_n_0\
    );
\r_BCD_Num[31]_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_261,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_373_n_0\
    );
\r_BCD_Num[31]_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_262,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_374_n_0\
    );
\r_BCD_Num[31]_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_263,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_375_n_0\
    );
\r_BCD_Num[31]_i_376\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_256,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_376_n_0\
    );
\r_BCD_Num[31]_i_377\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_260,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_373_n_0\,
      O => \r_BCD_Num[31]_i_377_n_0\
    );
\r_BCD_Num[31]_i_378\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_261,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_374_n_0\,
      O => \r_BCD_Num[31]_i_378_n_0\
    );
\r_BCD_Num[31]_i_379\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_262,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_375_n_0\,
      O => \r_BCD_Num[31]_i_379_n_0\
    );
\r_BCD_Num[31]_i_380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_263,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_376_n_0\,
      O => \r_BCD_Num[31]_i_380_n_0\
    );
\r_BCD_Num[31]_i_382\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_243,
      O => \r_BCD_Num[31]_i_382_n_0\
    );
\r_BCD_Num[31]_i_383\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_243,
      I3 => \r_BCD_Num[31]_i_382_n_0\,
      O => \r_BCD_Num[31]_i_383_n_0\
    );
\r_BCD_Num[31]_i_384\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_384_n_0\
    );
\r_BCD_Num[31]_i_385\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_385_n_0\
    );
\r_BCD_Num[31]_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_386_n_0\
    );
\r_BCD_Num[31]_i_391\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_391_n_0\
    );
\r_BCD_Num[31]_i_392\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_392_n_0\
    );
\r_BCD_Num[31]_i_394\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_394_n_0\
    );
\r_BCD_Num[31]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_395_n_0\
    );
\r_BCD_Num[31]_i_396\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_396_n_0\
    );
\r_BCD_Num[31]_i_397\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_382_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_397_n_0\
    );
\r_BCD_Num[31]_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_518,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_438_n_0\
    );
\r_BCD_Num[31]_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_519,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_439_n_0\
    );
\r_BCD_Num[31]_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_520,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_440_n_0\
    );
\r_BCD_Num[31]_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_513,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_441_n_0\
    );
\r_BCD_Num[31]_i_442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_517,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_438_n_0\,
      O => \r_BCD_Num[31]_i_442_n_0\
    );
\r_BCD_Num[31]_i_443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_518,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_439_n_0\,
      O => \r_BCD_Num[31]_i_443_n_0\
    );
\r_BCD_Num[31]_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_519,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_440_n_0\,
      O => \r_BCD_Num[31]_i_444_n_0\
    );
\r_BCD_Num[31]_i_445\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_520,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_441_n_0\,
      O => \r_BCD_Num[31]_i_445_n_0\
    );
\r_BCD_Num[31]_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_505,
      O => \r_BCD_Num[31]_i_447_n_0\
    );
\r_BCD_Num[31]_i_448\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_502,
      O => \r_BCD_Num[31]_i_448_n_0\
    );
\r_BCD_Num[31]_i_449\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_503,
      O => \r_BCD_Num[31]_i_449_n_0\
    );
\r_BCD_Num[31]_i_450\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_500,
      O => \r_BCD_Num[31]_i_450_n_0\
    );
\r_BCD_Num[31]_i_451\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_447_n_0\,
      I1 => inst_n_504,
      I2 => inst_n_499,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_451_n_0\
    );
\r_BCD_Num[31]_i_452\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_505,
      I3 => \r_BCD_Num[31]_i_448_n_0\,
      O => \r_BCD_Num[31]_i_452_n_0\
    );
\r_BCD_Num[31]_i_453\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_502,
      I3 => \r_BCD_Num[31]_i_449_n_0\,
      O => \r_BCD_Num[31]_i_453_n_0\
    );
\r_BCD_Num[31]_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_503,
      I3 => \r_BCD_Num[31]_i_450_n_0\,
      O => \r_BCD_Num[31]_i_454_n_0\
    );
\r_BCD_Num[31]_i_493\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_257,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_493_n_0\
    );
\r_BCD_Num[31]_i_494\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_258,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_494_n_0\
    );
\r_BCD_Num[31]_i_495\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_259,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_495_n_0\
    );
\r_BCD_Num[31]_i_496\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_252,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_496_n_0\
    );
\r_BCD_Num[31]_i_497\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_256,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_493_n_0\,
      O => \r_BCD_Num[31]_i_497_n_0\
    );
\r_BCD_Num[31]_i_498\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_257,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_494_n_0\,
      O => \r_BCD_Num[31]_i_498_n_0\
    );
\r_BCD_Num[31]_i_499\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_258,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_495_n_0\,
      O => \r_BCD_Num[31]_i_499_n_0\
    );
\r_BCD_Num[31]_i_500\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_259,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_496_n_0\,
      O => \r_BCD_Num[31]_i_500_n_0\
    );
\r_BCD_Num[31]_i_502\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_244,
      O => \r_BCD_Num[31]_i_502_n_0\
    );
\r_BCD_Num[31]_i_503\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_241,
      O => \r_BCD_Num[31]_i_503_n_0\
    );
\r_BCD_Num[31]_i_504\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_242,
      O => \r_BCD_Num[31]_i_504_n_0\
    );
\r_BCD_Num[31]_i_505\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_239,
      O => \r_BCD_Num[31]_i_505_n_0\
    );
\r_BCD_Num[31]_i_506\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_502_n_0\,
      I1 => inst_n_243,
      I2 => inst_n_238,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_506_n_0\
    );
\r_BCD_Num[31]_i_507\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_244,
      I3 => \r_BCD_Num[31]_i_503_n_0\,
      O => \r_BCD_Num[31]_i_507_n_0\
    );
\r_BCD_Num[31]_i_508\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_241,
      I3 => \r_BCD_Num[31]_i_504_n_0\,
      O => \r_BCD_Num[31]_i_508_n_0\
    );
\r_BCD_Num[31]_i_509\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_242,
      I3 => \r_BCD_Num[31]_i_505_n_0\,
      O => \r_BCD_Num[31]_i_509_n_0\
    );
\r_BCD_Num[31]_i_541\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_514,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_541_n_0\
    );
\r_BCD_Num[31]_i_542\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_515,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_542_n_0\
    );
\r_BCD_Num[31]_i_543\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_516,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_543_n_0\
    );
\r_BCD_Num[31]_i_544\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_440,
      I1 => inst_n_438,
      I2 => inst_n_439,
      O => \r_BCD_Num[31]_i_544_n_0\
    );
\r_BCD_Num[31]_i_545\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_513,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_541_n_0\,
      O => \r_BCD_Num[31]_i_545_n_0\
    );
\r_BCD_Num[31]_i_546\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_514,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_542_n_0\,
      O => \r_BCD_Num[31]_i_546_n_0\
    );
\r_BCD_Num[31]_i_547\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_515,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_543_n_0\,
      O => \r_BCD_Num[31]_i_547_n_0\
    );
\r_BCD_Num[31]_i_548\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_516,
      I1 => inst_n_438,
      I2 => inst_n_439,
      I3 => \r_BCD_Num[31]_i_544_n_0\,
      O => \r_BCD_Num[31]_i_548_n_0\
    );
\r_BCD_Num[31]_i_550\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_501,
      O => \r_BCD_Num[31]_i_550_n_0\
    );
\r_BCD_Num[31]_i_551\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_437,
      I1 => inst_n_414,
      I2 => inst_n_417,
      O => \r_BCD_Num[31]_i_551_n_0\
    );
\r_BCD_Num[31]_i_553\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_500,
      I3 => \r_BCD_Num[31]_i_450_n_0\,
      O => \r_BCD_Num[31]_i_553_n_0\
    );
\r_BCD_Num[31]_i_554\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_550_n_0\,
      I1 => inst_n_499,
      I2 => inst_n_500,
      I3 => inst_n_417,
      O => \r_BCD_Num[31]_i_554_n_0\
    );
\r_BCD_Num[31]_i_555\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_499,
      I1 => inst_n_417,
      I2 => inst_n_501,
      I3 => \r_BCD_Num[31]_i_551_n_0\,
      O => \r_BCD_Num[31]_i_555_n_0\
    );
\r_BCD_Num[31]_i_593\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_253,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_593_n_0\
    );
\r_BCD_Num[31]_i_594\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_254,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_594_n_0\
    );
\r_BCD_Num[31]_i_595\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_255,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_595_n_0\
    );
\r_BCD_Num[31]_i_596\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_186,
      I1 => inst_n_184,
      I2 => inst_n_185,
      O => \r_BCD_Num[31]_i_596_n_0\
    );
\r_BCD_Num[31]_i_597\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_252,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_593_n_0\,
      O => \r_BCD_Num[31]_i_597_n_0\
    );
\r_BCD_Num[31]_i_598\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_253,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_594_n_0\,
      O => \r_BCD_Num[31]_i_598_n_0\
    );
\r_BCD_Num[31]_i_599\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_254,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_595_n_0\,
      O => \r_BCD_Num[31]_i_599_n_0\
    );
\r_BCD_Num[31]_i_600\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_255,
      I1 => inst_n_184,
      I2 => inst_n_185,
      I3 => \r_BCD_Num[31]_i_596_n_0\,
      O => \r_BCD_Num[31]_i_600_n_0\
    );
\r_BCD_Num[31]_i_602\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_240,
      O => \r_BCD_Num[31]_i_602_n_0\
    );
\r_BCD_Num[31]_i_603\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_183,
      I1 => inst_n_160,
      I2 => inst_n_163,
      O => \r_BCD_Num[31]_i_603_n_0\
    );
\r_BCD_Num[31]_i_605\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_239,
      I3 => \r_BCD_Num[31]_i_505_n_0\,
      O => \r_BCD_Num[31]_i_605_n_0\
    );
\r_BCD_Num[31]_i_606\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[31]_i_602_n_0\,
      I1 => inst_n_238,
      I2 => inst_n_239,
      I3 => inst_n_163,
      O => \r_BCD_Num[31]_i_606_n_0\
    );
\r_BCD_Num[31]_i_607\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_163,
      I2 => inst_n_240,
      I3 => \r_BCD_Num[31]_i_603_n_0\,
      O => \r_BCD_Num[31]_i_607_n_0\
    );
\r_BCD_Num[31]_i_629\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_497,
      I1 => inst_n_414,
      I2 => inst_n_417,
      O => \r_BCD_Num[31]_i_629_n_0\
    );
\r_BCD_Num[31]_i_630\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_498,
      I1 => inst_n_414,
      I2 => inst_n_417,
      O => \r_BCD_Num[31]_i_630_n_0\
    );
\r_BCD_Num[31]_i_631\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_414,
      I1 => inst_n_415,
      I2 => inst_n_417,
      O => \r_BCD_Num[31]_i_631_n_0\
    );
\r_BCD_Num[31]_i_634\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_497,
      I1 => inst_n_414,
      I2 => inst_n_417,
      I3 => \r_BCD_Num[31]_i_630_n_0\,
      O => \r_BCD_Num[31]_i_634_n_0\
    );
\r_BCD_Num[31]_i_635\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_498,
      I1 => inst_n_414,
      I2 => inst_n_417,
      I3 => \r_BCD_Num[31]_i_631_n_0\,
      O => \r_BCD_Num[31]_i_635_n_0\
    );
\r_BCD_Num[31]_i_654\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_236,
      I1 => inst_n_160,
      I2 => inst_n_163,
      O => \r_BCD_Num[31]_i_654_n_0\
    );
\r_BCD_Num[31]_i_655\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_237,
      I1 => inst_n_160,
      I2 => inst_n_163,
      O => \r_BCD_Num[31]_i_655_n_0\
    );
\r_BCD_Num[31]_i_656\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_161,
      I2 => inst_n_163,
      O => \r_BCD_Num[31]_i_656_n_0\
    );
\r_BCD_Num[31]_i_659\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_236,
      I1 => inst_n_160,
      I2 => inst_n_163,
      I3 => \r_BCD_Num[31]_i_655_n_0\,
      O => \r_BCD_Num[31]_i_659_n_0\
    );
\r_BCD_Num[31]_i_660\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_237,
      I1 => inst_n_160,
      I2 => inst_n_163,
      I3 => \r_BCD_Num[31]_i_656_n_0\,
      O => \r_BCD_Num[31]_i_660_n_0\
    );
\r_BCD_Num[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_561,
      I1 => inst_n_556,
      I2 => inst_n_560,
      I3 => inst_n_562,
      O => \r_BCD_Num[5]_i_10_n_0\
    );
\r_BCD_Num[5]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_413,
      I1 => inst_n_411,
      I2 => inst_n_549,
      O => \r_BCD_Num[5]_i_101_n_0\
    );
\r_BCD_Num[5]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_550,
      I1 => inst_n_412,
      O => \r_BCD_Num[5]_i_102_n_0\
    );
\r_BCD_Num[5]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_551,
      I1 => inst_n_413,
      O => \r_BCD_Num[5]_i_103_n_0\
    );
\r_BCD_Num[5]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_412,
      I1 => inst_n_551,
      I2 => inst_n_548,
      I3 => \r_BCD_Num[5]_i_101_n_0\,
      O => \r_BCD_Num[5]_i_104_n_0\
    );
\r_BCD_Num[5]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_413,
      I1 => inst_n_411,
      I2 => inst_n_549,
      I3 => \r_BCD_Num[5]_i_102_n_0\,
      O => \r_BCD_Num[5]_i_105_n_0\
    );
\r_BCD_Num[5]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_550,
      I1 => inst_n_412,
      I2 => inst_n_413,
      I3 => inst_n_551,
      O => \r_BCD_Num[5]_i_106_n_0\
    );
\r_BCD_Num[5]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_551,
      I1 => inst_n_413,
      O => \r_BCD_Num[5]_i_107_n_0\
    );
\r_BCD_Num[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_562,
      I1 => inst_n_557,
      I2 => inst_n_561,
      I3 => inst_n_556,
      O => \r_BCD_Num[5]_i_11_n_0\
    );
\r_BCD_Num[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_558,
      I1 => inst_n_556,
      I2 => inst_n_560,
      O => \r_BCD_Num[5]_i_18_n_0\
    );
\r_BCD_Num[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_559,
      I1 => inst_n_557,
      I2 => inst_n_561,
      O => \r_BCD_Num[5]_i_19_n_0\
    );
\r_BCD_Num[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_552,
      I1 => inst_n_558,
      I2 => inst_n_562,
      O => \r_BCD_Num[5]_i_20_n_0\
    );
\r_BCD_Num[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_553,
      I1 => inst_n_559,
      I2 => inst_n_556,
      O => \r_BCD_Num[5]_i_21_n_0\
    );
\r_BCD_Num[5]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => inst_n_560,
      I1 => inst_n_556,
      I2 => inst_n_558,
      I3 => inst_n_562,
      I4 => inst_n_557,
      O => \r_BCD_Num[5]_i_22_n_0\
    );
\r_BCD_Num[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[5]_i_19_n_0\,
      I1 => inst_n_558,
      I2 => inst_n_556,
      I3 => inst_n_560,
      O => \r_BCD_Num[5]_i_23_n_0\
    );
\r_BCD_Num[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_559,
      I1 => inst_n_557,
      I2 => inst_n_561,
      I3 => \r_BCD_Num[5]_i_20_n_0\,
      O => \r_BCD_Num[5]_i_24_n_0\
    );
\r_BCD_Num[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_552,
      I1 => inst_n_558,
      I2 => inst_n_562,
      I3 => \r_BCD_Num[5]_i_21_n_0\,
      O => \r_BCD_Num[5]_i_25_n_0\
    );
\r_BCD_Num[5]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_554,
      I1 => inst_n_552,
      I2 => inst_n_557,
      O => \r_BCD_Num[5]_i_38_n_0\
    );
\r_BCD_Num[5]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_555,
      I1 => inst_n_553,
      I2 => inst_n_558,
      O => \r_BCD_Num[5]_i_39_n_0\
    );
\r_BCD_Num[5]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_548,
      I1 => inst_n_554,
      I2 => inst_n_559,
      O => \r_BCD_Num[5]_i_40_n_0\
    );
\r_BCD_Num[5]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_549,
      I1 => inst_n_555,
      I2 => inst_n_552,
      O => \r_BCD_Num[5]_i_41_n_0\
    );
\r_BCD_Num[5]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_553,
      I1 => inst_n_559,
      I2 => inst_n_556,
      I3 => \r_BCD_Num[5]_i_38_n_0\,
      O => \r_BCD_Num[5]_i_42_n_0\
    );
\r_BCD_Num[5]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_554,
      I1 => inst_n_552,
      I2 => inst_n_557,
      I3 => \r_BCD_Num[5]_i_39_n_0\,
      O => \r_BCD_Num[5]_i_43_n_0\
    );
\r_BCD_Num[5]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_555,
      I1 => inst_n_553,
      I2 => inst_n_558,
      I3 => \r_BCD_Num[5]_i_40_n_0\,
      O => \r_BCD_Num[5]_i_44_n_0\
    );
\r_BCD_Num[5]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_548,
      I1 => inst_n_554,
      I2 => inst_n_559,
      I3 => \r_BCD_Num[5]_i_41_n_0\,
      O => \r_BCD_Num[5]_i_45_n_0\
    );
\r_BCD_Num[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_556,
      I1 => inst_n_561,
      O => \r_BCD_Num[5]_i_7_n_0\
    );
\r_BCD_Num[5]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_550,
      I1 => inst_n_548,
      I2 => inst_n_553,
      O => \r_BCD_Num[5]_i_70_n_0\
    );
\r_BCD_Num[5]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_551,
      I1 => inst_n_549,
      I2 => inst_n_554,
      O => \r_BCD_Num[5]_i_71_n_0\
    );
\r_BCD_Num[5]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_411,
      I1 => inst_n_550,
      I2 => inst_n_555,
      O => \r_BCD_Num[5]_i_72_n_0\
    );
\r_BCD_Num[5]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_412,
      I1 => inst_n_551,
      I2 => inst_n_548,
      O => \r_BCD_Num[5]_i_73_n_0\
    );
\r_BCD_Num[5]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_549,
      I1 => inst_n_555,
      I2 => inst_n_552,
      I3 => \r_BCD_Num[5]_i_70_n_0\,
      O => \r_BCD_Num[5]_i_74_n_0\
    );
\r_BCD_Num[5]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_550,
      I1 => inst_n_548,
      I2 => inst_n_553,
      I3 => \r_BCD_Num[5]_i_71_n_0\,
      O => \r_BCD_Num[5]_i_75_n_0\
    );
\r_BCD_Num[5]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_551,
      I1 => inst_n_549,
      I2 => inst_n_554,
      I3 => \r_BCD_Num[5]_i_72_n_0\,
      O => \r_BCD_Num[5]_i_76_n_0\
    );
\r_BCD_Num[5]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_411,
      I1 => inst_n_550,
      I2 => inst_n_555,
      I3 => \r_BCD_Num[5]_i_73_n_0\,
      O => \r_BCD_Num[5]_i_77_n_0\
    );
\r_BCD_Num[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_557,
      I1 => inst_n_562,
      O => \r_BCD_Num[5]_i_8_n_0\
    );
\r_BCD_Num[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => inst_n_561,
      I1 => inst_n_560,
      I2 => inst_n_562,
      O => \r_BCD_Num[5]_i_9_n_0\
    );
\r_BCD_Num[6]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_298,
      I1 => inst_n_296,
      I2 => inst_n_300,
      I3 => \r_BCD_Num[6]_i_96_n_0\,
      O => \r_BCD_Num[6]_i_100_n_0\
    );
\r_BCD_Num[6]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_291,
      I1 => inst_n_297,
      I2 => inst_n_301,
      I3 => \r_BCD_Num[6]_i_97_n_0\,
      O => \r_BCD_Num[6]_i_101_n_0\
    );
\r_BCD_Num[6]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_546,
      I1 => inst_n_534,
      I2 => inst_n_539,
      O => \r_BCD_Num[6]_i_116_n_0\
    );
\r_BCD_Num[6]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_547,
      I1 => inst_n_535,
      I2 => inst_n_540,
      O => \r_BCD_Num[6]_i_117_n_0\
    );
\r_BCD_Num[6]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_546,
      I1 => inst_n_534,
      I2 => inst_n_539,
      I3 => \r_BCD_Num[6]_i_117_n_0\,
      O => \r_BCD_Num[6]_i_121_n_0\
    );
\r_BCD_Num[6]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_285,
      I1 => inst_n_273,
      I2 => inst_n_278,
      O => \r_BCD_Num[6]_i_158_n_0\
    );
\r_BCD_Num[6]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_286,
      I1 => inst_n_274,
      I2 => inst_n_279,
      O => \r_BCD_Num[6]_i_159_n_0\
    );
\r_BCD_Num[6]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_411,
      O => \r_BCD_Num[6]_i_16_n_0\
    );
\r_BCD_Num[6]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_285,
      I1 => inst_n_273,
      I2 => inst_n_278,
      I3 => \r_BCD_Num[6]_i_159_n_0\,
      O => \r_BCD_Num[6]_i_163_n_0\
    );
\r_BCD_Num[6]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_412,
      O => \r_BCD_Num[6]_i_17_n_0\
    );
\r_BCD_Num[6]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_413,
      O => \r_BCD_Num[6]_i_18_n_0\
    );
\r_BCD_Num[6]_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_293,
      I1 => inst_n_291,
      I2 => inst_n_296,
      O => \r_BCD_Num[6]_i_198_n_0\
    );
\r_BCD_Num[6]_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_294,
      I1 => inst_n_292,
      I2 => inst_n_297,
      O => \r_BCD_Num[6]_i_199_n_0\
    );
\r_BCD_Num[6]_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_287,
      I1 => inst_n_293,
      I2 => inst_n_298,
      O => \r_BCD_Num[6]_i_200_n_0\
    );
\r_BCD_Num[6]_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_288,
      I1 => inst_n_294,
      I2 => inst_n_291,
      O => \r_BCD_Num[6]_i_201_n_0\
    );
\r_BCD_Num[6]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_292,
      I1 => inst_n_298,
      I2 => inst_n_295,
      I3 => \r_BCD_Num[6]_i_198_n_0\,
      O => \r_BCD_Num[6]_i_202_n_0\
    );
\r_BCD_Num[6]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_293,
      I1 => inst_n_291,
      I2 => inst_n_296,
      I3 => \r_BCD_Num[6]_i_199_n_0\,
      O => \r_BCD_Num[6]_i_203_n_0\
    );
\r_BCD_Num[6]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_294,
      I1 => inst_n_292,
      I2 => inst_n_297,
      I3 => \r_BCD_Num[6]_i_200_n_0\,
      O => \r_BCD_Num[6]_i_204_n_0\
    );
\r_BCD_Num[6]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_287,
      I1 => inst_n_293,
      I2 => inst_n_298,
      I3 => \r_BCD_Num[6]_i_201_n_0\,
      O => \r_BCD_Num[6]_i_205_n_0\
    );
\r_BCD_Num[6]_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_543,
      I1 => inst_n_530,
      I2 => inst_n_541,
      O => \r_BCD_Num[6]_i_230_n_0\
    );
\r_BCD_Num[6]_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_544,
      I1 => inst_n_531,
      I2 => inst_n_542,
      O => \r_BCD_Num[6]_i_231_n_0\
    );
\r_BCD_Num[6]_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_545,
      I1 => inst_n_532,
      I2 => inst_n_536,
      O => \r_BCD_Num[6]_i_232_n_0\
    );
\r_BCD_Num[6]_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_446,
      I1 => inst_n_533,
      I2 => inst_n_537,
      O => \r_BCD_Num[6]_i_233_n_0\
    );
\r_BCD_Num[6]_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_547,
      I1 => inst_n_535,
      I2 => inst_n_540,
      I3 => \r_BCD_Num[6]_i_230_n_0\,
      O => \r_BCD_Num[6]_i_234_n_0\
    );
\r_BCD_Num[6]_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_543,
      I1 => inst_n_530,
      I2 => inst_n_541,
      I3 => \r_BCD_Num[6]_i_231_n_0\,
      O => \r_BCD_Num[6]_i_235_n_0\
    );
\r_BCD_Num[6]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_544,
      I1 => inst_n_531,
      I2 => inst_n_542,
      I3 => \r_BCD_Num[6]_i_232_n_0\,
      O => \r_BCD_Num[6]_i_236_n_0\
    );
\r_BCD_Num[6]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_545,
      I1 => inst_n_532,
      I2 => inst_n_536,
      I3 => \r_BCD_Num[6]_i_233_n_0\,
      O => \r_BCD_Num[6]_i_237_n_0\
    );
\r_BCD_Num[6]_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_282,
      I1 => inst_n_269,
      I2 => inst_n_280,
      O => \r_BCD_Num[6]_i_262_n_0\
    );
\r_BCD_Num[6]_i_263\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_283,
      I1 => inst_n_270,
      I2 => inst_n_281,
      O => \r_BCD_Num[6]_i_263_n_0\
    );
\r_BCD_Num[6]_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_284,
      I1 => inst_n_271,
      I2 => inst_n_275,
      O => \r_BCD_Num[6]_i_264_n_0\
    );
\r_BCD_Num[6]_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_192,
      I1 => inst_n_272,
      I2 => inst_n_276,
      O => \r_BCD_Num[6]_i_265_n_0\
    );
\r_BCD_Num[6]_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_286,
      I1 => inst_n_274,
      I2 => inst_n_279,
      I3 => \r_BCD_Num[6]_i_262_n_0\,
      O => \r_BCD_Num[6]_i_266_n_0\
    );
\r_BCD_Num[6]_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_282,
      I1 => inst_n_269,
      I2 => inst_n_280,
      I3 => \r_BCD_Num[6]_i_263_n_0\,
      O => \r_BCD_Num[6]_i_267_n_0\
    );
\r_BCD_Num[6]_i_268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_283,
      I1 => inst_n_270,
      I2 => inst_n_281,
      I3 => \r_BCD_Num[6]_i_264_n_0\,
      O => \r_BCD_Num[6]_i_268_n_0\
    );
\r_BCD_Num[6]_i_269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_284,
      I1 => inst_n_271,
      I2 => inst_n_275,
      I3 => \r_BCD_Num[6]_i_265_n_0\,
      O => \r_BCD_Num[6]_i_269_n_0\
    );
\r_BCD_Num[6]_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_289,
      I1 => inst_n_287,
      I2 => inst_n_292,
      O => \r_BCD_Num[6]_i_294_n_0\
    );
\r_BCD_Num[6]_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_290,
      I1 => inst_n_288,
      I2 => inst_n_293,
      O => \r_BCD_Num[6]_i_295_n_0\
    );
\r_BCD_Num[6]_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_150,
      I1 => inst_n_289,
      I2 => inst_n_294,
      O => \r_BCD_Num[6]_i_296_n_0\
    );
\r_BCD_Num[6]_i_297\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_151,
      I1 => inst_n_290,
      I2 => inst_n_287,
      O => \r_BCD_Num[6]_i_297_n_0\
    );
\r_BCD_Num[6]_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_288,
      I1 => inst_n_294,
      I2 => inst_n_291,
      I3 => \r_BCD_Num[6]_i_294_n_0\,
      O => \r_BCD_Num[6]_i_298_n_0\
    );
\r_BCD_Num[6]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_289,
      I1 => inst_n_287,
      I2 => inst_n_292,
      I3 => \r_BCD_Num[6]_i_295_n_0\,
      O => \r_BCD_Num[6]_i_299_n_0\
    );
\r_BCD_Num[6]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_150,
      O => \r_BCD_Num[6]_i_30_n_0\
    );
\r_BCD_Num[6]_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_290,
      I1 => inst_n_288,
      I2 => inst_n_293,
      I3 => \r_BCD_Num[6]_i_296_n_0\,
      O => \r_BCD_Num[6]_i_300_n_0\
    );
\r_BCD_Num[6]_i_301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_150,
      I1 => inst_n_289,
      I2 => inst_n_294,
      I3 => \r_BCD_Num[6]_i_297_n_0\,
      O => \r_BCD_Num[6]_i_301_n_0\
    );
\r_BCD_Num[6]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_151,
      O => \r_BCD_Num[6]_i_31_n_0\
    );
\r_BCD_Num[6]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_152,
      O => \r_BCD_Num[6]_i_32_n_0\
    );
\r_BCD_Num[6]_i_325\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_538,
      I1 => inst_n_529,
      O => \r_BCD_Num[6]_i_325_n_0\
    );
\r_BCD_Num[6]_i_329\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_446,
      I1 => inst_n_533,
      I2 => inst_n_537,
      I3 => \r_BCD_Num[6]_i_325_n_0\,
      O => \r_BCD_Num[6]_i_329_n_0\
    );
\r_BCD_Num[6]_i_348\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_277,
      I1 => inst_n_268,
      O => \r_BCD_Num[6]_i_348_n_0\
    );
\r_BCD_Num[6]_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_192,
      I1 => inst_n_272,
      I2 => inst_n_276,
      I3 => \r_BCD_Num[6]_i_348_n_0\,
      O => \r_BCD_Num[6]_i_352_n_0\
    );
\r_BCD_Num[6]_i_370\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_152,
      I1 => inst_n_150,
      I2 => inst_n_288,
      O => \r_BCD_Num[6]_i_370_n_0\
    );
\r_BCD_Num[6]_i_371\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_289,
      I1 => inst_n_151,
      O => \r_BCD_Num[6]_i_371_n_0\
    );
\r_BCD_Num[6]_i_372\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_290,
      I1 => inst_n_152,
      O => \r_BCD_Num[6]_i_372_n_0\
    );
\r_BCD_Num[6]_i_373\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_151,
      I1 => inst_n_290,
      I2 => inst_n_287,
      I3 => \r_BCD_Num[6]_i_370_n_0\,
      O => \r_BCD_Num[6]_i_373_n_0\
    );
\r_BCD_Num[6]_i_374\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_152,
      I1 => inst_n_150,
      I2 => inst_n_288,
      I3 => \r_BCD_Num[6]_i_371_n_0\,
      O => \r_BCD_Num[6]_i_374_n_0\
    );
\r_BCD_Num[6]_i_375\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_289,
      I1 => inst_n_151,
      I2 => inst_n_152,
      I3 => inst_n_290,
      O => \r_BCD_Num[6]_i_375_n_0\
    );
\r_BCD_Num[6]_i_376\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_290,
      I1 => inst_n_152,
      O => \r_BCD_Num[6]_i_376_n_0\
    );
\r_BCD_Num[6]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_295,
      I1 => inst_n_300,
      O => \r_BCD_Num[6]_i_43_n_0\
    );
\r_BCD_Num[6]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_296,
      I1 => inst_n_301,
      O => \r_BCD_Num[6]_i_44_n_0\
    );
\r_BCD_Num[6]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => inst_n_300,
      I1 => inst_n_299,
      I2 => inst_n_301,
      O => \r_BCD_Num[6]_i_45_n_0\
    );
\r_BCD_Num[6]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_300,
      I1 => inst_n_295,
      I2 => inst_n_299,
      I3 => inst_n_301,
      O => \r_BCD_Num[6]_i_46_n_0\
    );
\r_BCD_Num[6]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_301,
      I1 => inst_n_296,
      I2 => inst_n_300,
      I3 => inst_n_295,
      O => \r_BCD_Num[6]_i_47_n_0\
    );
\r_BCD_Num[6]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_297,
      I1 => inst_n_295,
      I2 => inst_n_299,
      O => \r_BCD_Num[6]_i_94_n_0\
    );
\r_BCD_Num[6]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_298,
      I1 => inst_n_296,
      I2 => inst_n_300,
      O => \r_BCD_Num[6]_i_95_n_0\
    );
\r_BCD_Num[6]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_291,
      I1 => inst_n_297,
      I2 => inst_n_301,
      O => \r_BCD_Num[6]_i_96_n_0\
    );
\r_BCD_Num[6]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_292,
      I1 => inst_n_298,
      I2 => inst_n_295,
      O => \r_BCD_Num[6]_i_97_n_0\
    );
\r_BCD_Num[6]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => inst_n_299,
      I1 => inst_n_295,
      I2 => inst_n_297,
      I3 => inst_n_301,
      I4 => inst_n_296,
      O => \r_BCD_Num[6]_i_98_n_0\
    );
\r_BCD_Num[6]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[6]_i_95_n_0\,
      I1 => inst_n_297,
      I2 => inst_n_295,
      I3 => inst_n_299,
      O => \r_BCD_Num[6]_i_99_n_0\
    );
\r_BCD_Num[8]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_200,
      I1 => inst_n_194,
      I2 => inst_n_196,
      I3 => \r_BCD_Num[8]_i_97_n_0\,
      O => \r_BCD_Num[8]_i_101_n_0\
    );
\r_BCD_Num[8]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_165,
      I1 => inst_n_168,
      I2 => inst_n_197,
      I3 => \r_BCD_Num[8]_i_98_n_0\,
      O => \r_BCD_Num[8]_i_102_n_0\
    );
\r_BCD_Num[8]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_166,
      I1 => inst_n_169,
      I2 => inst_n_198,
      I3 => \r_BCD_Num[8]_i_99_n_0\,
      O => \r_BCD_Num[8]_i_103_n_0\
    );
\r_BCD_Num[8]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_146,
      I1 => inst_n_148,
      O => \r_BCD_Num[8]_i_134_n_0\
    );
\r_BCD_Num[8]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_146,
      I1 => inst_n_148,
      I2 => inst_n_149,
      I3 => inst_n_147,
      O => \r_BCD_Num[8]_i_139_n_0\
    );
\r_BCD_Num[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_199,
      I1 => inst_n_193,
      I2 => inst_n_195,
      O => \r_BCD_Num[8]_i_42_n_0\
    );
\r_BCD_Num[8]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_200,
      I1 => inst_n_194,
      I2 => inst_n_196,
      O => \r_BCD_Num[8]_i_43_n_0\
    );
\r_BCD_Num[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_199,
      I1 => inst_n_193,
      I2 => inst_n_195,
      I3 => \r_BCD_Num[8]_i_43_n_0\,
      O => \r_BCD_Num[8]_i_47_n_0\
    );
\r_BCD_Num[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_123,
      O => \r_BCD_Num[8]_i_6_n_0\
    );
\r_BCD_Num[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_117,
      O => \r_BCD_Num[8]_i_7_n_0\
    );
\r_BCD_Num[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_118,
      O => \r_BCD_Num[8]_i_8_n_0\
    );
\r_BCD_Num[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_119,
      O => \r_BCD_Num[8]_i_9_n_0\
    );
\r_BCD_Num[8]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_165,
      I1 => inst_n_168,
      I2 => inst_n_197,
      O => \r_BCD_Num[8]_i_97_n_0\
    );
\r_BCD_Num[8]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_166,
      I1 => inst_n_169,
      I2 => inst_n_198,
      O => \r_BCD_Num[8]_i_98_n_0\
    );
\r_BCD_Num[8]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_167,
      I1 => inst_n_170,
      I2 => inst_n_145,
      O => \r_BCD_Num[8]_i_99_n_0\
    );
\r_BCD_Num[9]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_387,
      I1 => inst_n_385,
      I2 => inst_n_390,
      O => \r_BCD_Num[9]_i_135_n_0\
    );
\r_BCD_Num[9]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_388,
      I1 => inst_n_386,
      I2 => inst_n_391,
      O => \r_BCD_Num[9]_i_136_n_0\
    );
\r_BCD_Num[9]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_381,
      I1 => inst_n_387,
      I2 => inst_n_392,
      O => \r_BCD_Num[9]_i_137_n_0\
    );
\r_BCD_Num[9]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_382,
      I1 => inst_n_388,
      I2 => inst_n_385,
      O => \r_BCD_Num[9]_i_138_n_0\
    );
\r_BCD_Num[9]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_386,
      I1 => inst_n_392,
      I2 => inst_n_389,
      I3 => \r_BCD_Num[9]_i_135_n_0\,
      O => \r_BCD_Num[9]_i_139_n_0\
    );
\r_BCD_Num[9]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_387,
      I1 => inst_n_385,
      I2 => inst_n_390,
      I3 => \r_BCD_Num[9]_i_136_n_0\,
      O => \r_BCD_Num[9]_i_140_n_0\
    );
\r_BCD_Num[9]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_388,
      I1 => inst_n_386,
      I2 => inst_n_391,
      I3 => \r_BCD_Num[9]_i_137_n_0\,
      O => \r_BCD_Num[9]_i_141_n_0\
    );
\r_BCD_Num[9]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_381,
      I1 => inst_n_387,
      I2 => inst_n_392,
      I3 => \r_BCD_Num[9]_i_138_n_0\,
      O => \r_BCD_Num[9]_i_142_n_0\
    );
\r_BCD_Num[9]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_419,
      I1 => inst_n_422,
      I2 => inst_n_451,
      O => \r_BCD_Num[9]_i_144_n_0\
    );
\r_BCD_Num[9]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_420,
      I1 => inst_n_423,
      I2 => inst_n_452,
      O => \r_BCD_Num[9]_i_145_n_0\
    );
\r_BCD_Num[9]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_421,
      I1 => inst_n_424,
      I2 => inst_n_406,
      O => \r_BCD_Num[9]_i_146_n_0\
    );
\r_BCD_Num[9]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_454,
      I1 => inst_n_448,
      I2 => inst_n_450,
      I3 => \r_BCD_Num[9]_i_144_n_0\,
      O => \r_BCD_Num[9]_i_148_n_0\
    );
\r_BCD_Num[9]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_419,
      I1 => inst_n_422,
      I2 => inst_n_451,
      I3 => \r_BCD_Num[9]_i_145_n_0\,
      O => \r_BCD_Num[9]_i_149_n_0\
    );
\r_BCD_Num[9]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_420,
      I1 => inst_n_423,
      I2 => inst_n_452,
      I3 => \r_BCD_Num[9]_i_146_n_0\,
      O => \r_BCD_Num[9]_i_150_n_0\
    );
\r_BCD_Num[9]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_383,
      I1 => inst_n_381,
      I2 => inst_n_386,
      O => \r_BCD_Num[9]_i_183_n_0\
    );
\r_BCD_Num[9]_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_384,
      I1 => inst_n_382,
      I2 => inst_n_387,
      O => \r_BCD_Num[9]_i_184_n_0\
    );
\r_BCD_Num[9]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_378,
      I1 => inst_n_383,
      I2 => inst_n_388,
      O => \r_BCD_Num[9]_i_185_n_0\
    );
\r_BCD_Num[9]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_379,
      I1 => inst_n_384,
      I2 => inst_n_381,
      O => \r_BCD_Num[9]_i_186_n_0\
    );
\r_BCD_Num[9]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_382,
      I1 => inst_n_388,
      I2 => inst_n_385,
      I3 => \r_BCD_Num[9]_i_183_n_0\,
      O => \r_BCD_Num[9]_i_187_n_0\
    );
\r_BCD_Num[9]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_383,
      I1 => inst_n_381,
      I2 => inst_n_386,
      I3 => \r_BCD_Num[9]_i_184_n_0\,
      O => \r_BCD_Num[9]_i_188_n_0\
    );
\r_BCD_Num[9]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_384,
      I1 => inst_n_382,
      I2 => inst_n_387,
      I3 => \r_BCD_Num[9]_i_185_n_0\,
      O => \r_BCD_Num[9]_i_189_n_0\
    );
\r_BCD_Num[9]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_378,
      I1 => inst_n_383,
      I2 => inst_n_388,
      I3 => \r_BCD_Num[9]_i_186_n_0\,
      O => \r_BCD_Num[9]_i_190_n_0\
    );
\r_BCD_Num[9]_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_407,
      I1 => inst_n_409,
      O => \r_BCD_Num[9]_i_191_n_0\
    );
\r_BCD_Num[9]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_407,
      I1 => inst_n_409,
      I2 => inst_n_410,
      I3 => inst_n_408,
      O => \r_BCD_Num[9]_i_196_n_0\
    );
\r_BCD_Num[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_389,
      I1 => inst_n_394,
      O => \r_BCD_Num[9]_i_22_n_0\
    );
\r_BCD_Num[9]_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_380,
      I1 => inst_n_378,
      I2 => inst_n_382,
      O => \r_BCD_Num[9]_i_226_n_0\
    );
\r_BCD_Num[9]_i_227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_383,
      I1 => inst_n_379,
      O => \r_BCD_Num[9]_i_227_n_0\
    );
\r_BCD_Num[9]_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_384,
      I1 => inst_n_380,
      O => \r_BCD_Num[9]_i_228_n_0\
    );
\r_BCD_Num[9]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_379,
      I1 => inst_n_384,
      I2 => inst_n_381,
      I3 => \r_BCD_Num[9]_i_226_n_0\,
      O => \r_BCD_Num[9]_i_229_n_0\
    );
\r_BCD_Num[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_390,
      I1 => inst_n_395,
      O => \r_BCD_Num[9]_i_23_n_0\
    );
\r_BCD_Num[9]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_380,
      I1 => inst_n_378,
      I2 => inst_n_382,
      I3 => \r_BCD_Num[9]_i_227_n_0\,
      O => \r_BCD_Num[9]_i_230_n_0\
    );
\r_BCD_Num[9]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_383,
      I1 => inst_n_379,
      I2 => inst_n_380,
      I3 => inst_n_384,
      O => \r_BCD_Num[9]_i_231_n_0\
    );
\r_BCD_Num[9]_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_384,
      I1 => inst_n_380,
      O => \r_BCD_Num[9]_i_232_n_0\
    );
\r_BCD_Num[9]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => inst_n_394,
      I1 => inst_n_393,
      I2 => inst_n_395,
      O => \r_BCD_Num[9]_i_24_n_0\
    );
\r_BCD_Num[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_394,
      I1 => inst_n_389,
      I2 => inst_n_393,
      I3 => inst_n_395,
      O => \r_BCD_Num[9]_i_25_n_0\
    );
\r_BCD_Num[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_395,
      I1 => inst_n_390,
      I2 => inst_n_394,
      I3 => inst_n_389,
      O => \r_BCD_Num[9]_i_26_n_0\
    );
\r_BCD_Num[9]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_384,
      O => \r_BCD_Num[9]_i_27_n_0\
    );
\r_BCD_Num[9]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_378,
      O => \r_BCD_Num[9]_i_28_n_0\
    );
\r_BCD_Num[9]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_379,
      O => \r_BCD_Num[9]_i_29_n_0\
    );
\r_BCD_Num[9]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_380,
      O => \r_BCD_Num[9]_i_30_n_0\
    );
\r_BCD_Num[9]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_391,
      I1 => inst_n_389,
      I2 => inst_n_393,
      O => \r_BCD_Num[9]_i_61_n_0\
    );
\r_BCD_Num[9]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_392,
      I1 => inst_n_390,
      I2 => inst_n_394,
      O => \r_BCD_Num[9]_i_62_n_0\
    );
\r_BCD_Num[9]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_385,
      I1 => inst_n_391,
      I2 => inst_n_395,
      O => \r_BCD_Num[9]_i_63_n_0\
    );
\r_BCD_Num[9]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_386,
      I1 => inst_n_392,
      I2 => inst_n_389,
      O => \r_BCD_Num[9]_i_64_n_0\
    );
\r_BCD_Num[9]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => inst_n_393,
      I1 => inst_n_389,
      I2 => inst_n_391,
      I3 => inst_n_395,
      I4 => inst_n_390,
      O => \r_BCD_Num[9]_i_65_n_0\
    );
\r_BCD_Num[9]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_BCD_Num[9]_i_62_n_0\,
      I1 => inst_n_391,
      I2 => inst_n_389,
      I3 => inst_n_393,
      O => \r_BCD_Num[9]_i_66_n_0\
    );
\r_BCD_Num[9]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_392,
      I1 => inst_n_390,
      I2 => inst_n_394,
      I3 => \r_BCD_Num[9]_i_63_n_0\,
      O => \r_BCD_Num[9]_i_67_n_0\
    );
\r_BCD_Num[9]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_385,
      I1 => inst_n_391,
      I2 => inst_n_395,
      I3 => \r_BCD_Num[9]_i_64_n_0\,
      O => \r_BCD_Num[9]_i_68_n_0\
    );
\r_BCD_Num[9]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_453,
      I1 => inst_n_447,
      I2 => inst_n_449,
      O => \r_BCD_Num[9]_i_72_n_0\
    );
\r_BCD_Num[9]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_454,
      I1 => inst_n_448,
      I2 => inst_n_450,
      O => \r_BCD_Num[9]_i_73_n_0\
    );
\r_BCD_Num[9]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_453,
      I1 => inst_n_447,
      I2 => inst_n_449,
      I3 => \r_BCD_Num[9]_i_73_n_0\,
      O => \r_BCD_Num[9]_i_77_n_0\
    );
\r_BCD_Num_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_27_n_0\,
      CO(3) => \r_BCD_Num_reg[10]_i_12_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_12_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_12_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_28_n_0\,
      DI(2) => \r_BCD_Num[10]_i_29_n_0\,
      DI(1) => \r_BCD_Num[10]_i_30_n_0\,
      DI(0) => \r_BCD_Num[10]_i_31_n_0\,
      O(3) => \r_BCD_Num_reg[10]_i_12_n_4\,
      O(2) => \r_BCD_Num_reg[10]_i_12_n_5\,
      O(1) => \r_BCD_Num_reg[10]_i_12_n_6\,
      O(0) => \r_BCD_Num_reg[10]_i_12_n_7\,
      S(3) => \r_BCD_Num[10]_i_32_n_0\,
      S(2) => \r_BCD_Num[10]_i_33_n_0\,
      S(1) => \r_BCD_Num[10]_i_34_n_0\,
      S(0) => \r_BCD_Num[10]_i_35_n_0\
    );
\r_BCD_Num_reg[10]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_45_n_0\,
      CO(3) => \r_BCD_Num_reg[10]_i_27_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_27_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_27_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_46_n_0\,
      DI(2) => \r_BCD_Num[10]_i_47_n_0\,
      DI(1) => \r_BCD_Num[10]_i_48_n_0\,
      DI(0) => \r_BCD_Num[10]_i_49_n_0\,
      O(3) => \r_BCD_Num_reg[10]_i_27_n_4\,
      O(2) => \r_BCD_Num_reg[10]_i_27_n_5\,
      O(1) => \r_BCD_Num_reg[10]_i_27_n_6\,
      O(0) => \r_BCD_Num_reg[10]_i_27_n_7\,
      S(3) => \r_BCD_Num[10]_i_50_n_0\,
      S(2) => \r_BCD_Num[10]_i_51_n_0\,
      S(1) => \r_BCD_Num[10]_i_52_n_0\,
      S(0) => \r_BCD_Num[10]_i_53_n_0\
    );
\r_BCD_Num_reg[10]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_63_n_0\,
      CO(3) => \r_BCD_Num_reg[10]_i_45_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_45_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_45_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_64_n_0\,
      DI(2) => \r_BCD_Num[10]_i_65_n_0\,
      DI(1) => \r_BCD_Num[10]_i_66_n_0\,
      DI(0) => \r_BCD_Num[10]_i_67_n_0\,
      O(3) => \r_BCD_Num_reg[10]_i_45_n_4\,
      O(2) => \r_BCD_Num_reg[10]_i_45_n_5\,
      O(1) => \r_BCD_Num_reg[10]_i_45_n_6\,
      O(0) => \r_BCD_Num_reg[10]_i_45_n_7\,
      S(3) => \r_BCD_Num[10]_i_68_n_0\,
      S(2) => \r_BCD_Num[10]_i_69_n_0\,
      S(1) => \r_BCD_Num[10]_i_70_n_0\,
      S(0) => \r_BCD_Num[10]_i_71_n_0\
    );
\r_BCD_Num_reg[10]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[10]_i_12_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[10]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[10]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[10]_i_13_n_0\,
      DI(0) => \r_BCD_Num[10]_i_14_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[10]_i_6_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[10]_i_6_n_5\,
      O(1) => \r_BCD_Num_reg[10]_i_6_n_6\,
      O(0) => \r_BCD_Num_reg[10]_i_6_n_7\,
      S(3) => '0',
      S(2) => \r_BCD_Num[10]_i_15_n_0\,
      S(1) => \r_BCD_Num[10]_i_16_n_0\,
      S(0) => \r_BCD_Num[10]_i_17_n_0\
    );
\r_BCD_Num_reg[10]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[10]_i_63_n_0\,
      CO(2) => \r_BCD_Num_reg[10]_i_63_n_1\,
      CO(1) => \r_BCD_Num_reg[10]_i_63_n_2\,
      CO(0) => \r_BCD_Num_reg[10]_i_63_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[10]_i_81_n_0\,
      DI(2) => \r_BCD_Num[10]_i_82_n_0\,
      DI(1) => \r_BCD_Num[10]_i_83_n_0\,
      DI(0) => '0',
      O(3) => \r_BCD_Num_reg[10]_i_63_n_4\,
      O(2) => \r_BCD_Num_reg[10]_i_63_n_5\,
      O(1) => \r_BCD_Num_reg[10]_i_63_n_6\,
      O(0) => \r_BCD_Num_reg[10]_i_63_n_7\,
      S(3) => \r_BCD_Num[10]_i_84_n_0\,
      S(2) => \r_BCD_Num[10]_i_85_n_0\,
      S(1) => \r_BCD_Num[10]_i_86_n_0\,
      S(0) => \r_BCD_Num[10]_i_87_n_0\
    );
\r_BCD_Num_reg[12]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_6_n_0\,
      CO(3) => \r_BCD_Num_reg[12]_i_11_n_0\,
      CO(2) => \r_BCD_Num_reg[12]_i_11_n_1\,
      CO(1) => \r_BCD_Num_reg[12]_i_11_n_2\,
      CO(0) => \r_BCD_Num_reg[12]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_BCD_Num_reg[12]_i_11_n_4\,
      O(2) => \r_BCD_Num_reg[12]_i_11_n_5\,
      O(1) => \r_BCD_Num_reg[12]_i_11_n_6\,
      O(0) => \r_BCD_Num_reg[12]_i_11_n_7\,
      S(3) => \r_BCD_Num[12]_i_20_n_0\,
      S(2) => \r_BCD_Num[12]_i_21_n_0\,
      S(1) => \r_BCD_Num[12]_i_22_n_0\,
      S(0) => \r_BCD_Num[12]_i_23_n_0\
    );
\r_BCD_Num_reg[16]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_41_n_0\,
      CO(3 downto 0) => \NLW_r_BCD_Num_reg[16]_i_17_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[16]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_BCD_Num_reg[16]_i_17_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \r_BCD_Num[16]_i_57_n_0\
    );
\r_BCD_Num_reg[16]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_45_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_41_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_41_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_41_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_BCD_Num_reg[16]_i_41_n_4\,
      O(2) => \r_BCD_Num_reg[16]_i_41_n_5\,
      O(1) => \r_BCD_Num_reg[16]_i_41_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_41_n_7\,
      S(3) => \r_BCD_Num[16]_i_69_n_0\,
      S(2) => \r_BCD_Num[16]_i_70_n_0\,
      S(1) => \r_BCD_Num[16]_i_71_n_0\,
      S(0) => \r_BCD_Num[16]_i_72_n_0\
    );
\r_BCD_Num_reg[16]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[8]_i_3_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_44_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_44_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_44_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_BCD_Num_reg[16]_i_44_n_4\,
      O(2) => \r_BCD_Num_reg[16]_i_44_n_5\,
      O(1) => \r_BCD_Num_reg[16]_i_44_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_44_n_7\,
      S(3) => \r_BCD_Num[16]_i_89_n_0\,
      S(2) => \r_BCD_Num[16]_i_90_n_0\,
      S(1) => \r_BCD_Num[16]_i_91_n_0\,
      S(0) => \r_BCD_Num[16]_i_92_n_0\
    );
\r_BCD_Num_reg[16]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[16]_i_44_n_0\,
      CO(3) => \r_BCD_Num_reg[16]_i_45_n_0\,
      CO(2) => \r_BCD_Num_reg[16]_i_45_n_1\,
      CO(1) => \r_BCD_Num_reg[16]_i_45_n_2\,
      CO(0) => \r_BCD_Num_reg[16]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_BCD_Num_reg[16]_i_45_n_4\,
      O(2) => \r_BCD_Num_reg[16]_i_45_n_5\,
      O(1) => \r_BCD_Num_reg[16]_i_45_n_6\,
      O(0) => \r_BCD_Num_reg[16]_i_45_n_7\,
      S(3) => \r_BCD_Num[16]_i_93_n_0\,
      S(2) => \r_BCD_Num[16]_i_94_n_0\,
      S(1) => \r_BCD_Num[16]_i_95_n_0\,
      S(0) => \r_BCD_Num[16]_i_96_n_0\
    );
\r_BCD_Num_reg[18]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[12]_i_11_n_0\,
      CO(3) => \r_BCD_Num_reg[18]_i_27_n_0\,
      CO(2) => \r_BCD_Num_reg[18]_i_27_n_1\,
      CO(1) => \r_BCD_Num_reg[18]_i_27_n_2\,
      CO(0) => \r_BCD_Num_reg[18]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_BCD_Num_reg[18]_i_27_n_4\,
      O(2) => \r_BCD_Num_reg[18]_i_27_n_5\,
      O(1) => \r_BCD_Num_reg[18]_i_27_n_6\,
      O(0) => \r_BCD_Num_reg[18]_i_27_n_7\,
      S(3) => \r_BCD_Num[18]_i_37_n_0\,
      S(2) => \r_BCD_Num[18]_i_38_n_0\,
      S(1) => \r_BCD_Num[18]_i_39_n_0\,
      S(0) => \r_BCD_Num[18]_i_40_n_0\
    );
\r_BCD_Num_reg[21]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[21]_i_52_n_0\,
      CO(3 downto 0) => \NLW_r_BCD_Num_reg[21]_i_29_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_BCD_Num_reg[21]_i_29_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_BCD_Num_reg[21]_i_29_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \r_BCD_Num[21]_i_59_n_0\
    );
\r_BCD_Num_reg[21]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[18]_i_27_n_0\,
      CO(3) => \r_BCD_Num_reg[21]_i_52_n_0\,
      CO(2) => \r_BCD_Num_reg[21]_i_52_n_1\,
      CO(1) => \r_BCD_Num_reg[21]_i_52_n_2\,
      CO(0) => \r_BCD_Num_reg[21]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_BCD_Num_reg[21]_i_52_n_4\,
      O(2) => \r_BCD_Num_reg[21]_i_52_n_5\,
      O(1) => \r_BCD_Num_reg[21]_i_52_n_6\,
      O(0) => \r_BCD_Num_reg[21]_i_52_n_7\,
      S(3) => \r_BCD_Num[21]_i_82_n_0\,
      S(2) => \r_BCD_Num[21]_i_83_n_0\,
      S(1) => \r_BCD_Num[21]_i_84_n_0\,
      S(0) => \r_BCD_Num[21]_i_85_n_0\
    );
\r_BCD_Num_reg[24]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[24]_i_45_n_0\,
      CO(2) => \r_BCD_Num_reg[24]_i_45_n_1\,
      CO(1) => \r_BCD_Num_reg[24]_i_45_n_2\,
      CO(0) => \r_BCD_Num_reg[24]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[24]_i_83_n_0\,
      DI(2) => \r_BCD_Num[24]_i_84_n_0\,
      DI(1) => \r_BCD_Num[24]_i_85_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[24]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[24]_i_86_n_0\,
      S(2) => \r_BCD_Num[24]_i_87_n_0\,
      S(1) => \r_BCD_Num[24]_i_88_n_0\,
      S(0) => \r_BCD_Num[24]_i_89_n_0\
    );
\r_BCD_Num_reg[27]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[27]_i_52_n_0\,
      CO(2) => \r_BCD_Num_reg[27]_i_52_n_1\,
      CO(1) => \r_BCD_Num_reg[27]_i_52_n_2\,
      CO(0) => \r_BCD_Num_reg[27]_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[27]_i_90_n_0\,
      DI(2) => \r_BCD_Num[27]_i_91_n_0\,
      DI(1) => \r_BCD_Num[27]_i_92_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_BCD_Num_reg[27]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num[27]_i_93_n_0\,
      S(2) => \r_BCD_Num[27]_i_94_n_0\,
      S(1) => \r_BCD_Num[27]_i_95_n_0\,
      S(0) => \r_BCD_Num[27]_i_96_n_0\
    );
\r_BCD_Num_reg[5]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_37_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_17_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_17_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_17_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_38_n_0\,
      DI(2) => \r_BCD_Num[5]_i_39_n_0\,
      DI(1) => \r_BCD_Num[5]_i_40_n_0\,
      DI(0) => \r_BCD_Num[5]_i_41_n_0\,
      O(3) => \r_BCD_Num_reg[5]_i_17_n_4\,
      O(2) => \r_BCD_Num_reg[5]_i_17_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_17_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_17_n_7\,
      S(3) => \r_BCD_Num[5]_i_42_n_0\,
      S(2) => \r_BCD_Num[5]_i_43_n_0\,
      S(1) => \r_BCD_Num[5]_i_44_n_0\,
      S(0) => \r_BCD_Num[5]_i_45_n_0\
    );
\r_BCD_Num_reg[5]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_69_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_37_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_37_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_37_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_70_n_0\,
      DI(2) => \r_BCD_Num[5]_i_71_n_0\,
      DI(1) => \r_BCD_Num[5]_i_72_n_0\,
      DI(0) => \r_BCD_Num[5]_i_73_n_0\,
      O(3) => \r_BCD_Num_reg[5]_i_37_n_4\,
      O(2) => \r_BCD_Num_reg[5]_i_37_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_37_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_37_n_7\,
      S(3) => \r_BCD_Num[5]_i_74_n_0\,
      S(2) => \r_BCD_Num[5]_i_75_n_0\,
      S(1) => \r_BCD_Num[5]_i_76_n_0\,
      S(0) => \r_BCD_Num[5]_i_77_n_0\
    );
\r_BCD_Num_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_6_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[5]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[5]_i_4_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[5]_i_7_n_0\,
      DI(0) => \r_BCD_Num[5]_i_8_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[5]_i_4_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[5]_i_4_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_4_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_4_n_7\,
      S(3) => '0',
      S(2) => \r_BCD_Num[5]_i_9_n_0\,
      S(1) => \r_BCD_Num[5]_i_10_n_0\,
      S(0) => \r_BCD_Num[5]_i_11_n_0\
    );
\r_BCD_Num_reg[5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[5]_i_17_n_0\,
      CO(3) => \r_BCD_Num_reg[5]_i_6_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_18_n_0\,
      DI(2) => \r_BCD_Num[5]_i_19_n_0\,
      DI(1) => \r_BCD_Num[5]_i_20_n_0\,
      DI(0) => \r_BCD_Num[5]_i_21_n_0\,
      O(3) => \r_BCD_Num_reg[5]_i_6_n_4\,
      O(2) => \r_BCD_Num_reg[5]_i_6_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_6_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_6_n_7\,
      S(3) => \r_BCD_Num[5]_i_22_n_0\,
      S(2) => \r_BCD_Num[5]_i_23_n_0\,
      S(1) => \r_BCD_Num[5]_i_24_n_0\,
      S(0) => \r_BCD_Num[5]_i_25_n_0\
    );
\r_BCD_Num_reg[5]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[5]_i_69_n_0\,
      CO(2) => \r_BCD_Num_reg[5]_i_69_n_1\,
      CO(1) => \r_BCD_Num_reg[5]_i_69_n_2\,
      CO(0) => \r_BCD_Num_reg[5]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[5]_i_101_n_0\,
      DI(2) => \r_BCD_Num[5]_i_102_n_0\,
      DI(1) => \r_BCD_Num[5]_i_103_n_0\,
      DI(0) => '0',
      O(3) => \r_BCD_Num_reg[5]_i_69_n_4\,
      O(2) => \r_BCD_Num_reg[5]_i_69_n_5\,
      O(1) => \r_BCD_Num_reg[5]_i_69_n_6\,
      O(0) => \r_BCD_Num_reg[5]_i_69_n_7\,
      S(3) => \r_BCD_Num[5]_i_104_n_0\,
      S(2) => \r_BCD_Num[5]_i_105_n_0\,
      S(1) => \r_BCD_Num[5]_i_106_n_0\,
      S(0) => \r_BCD_Num[5]_i_107_n_0\
    );
\r_BCD_Num_reg[6]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[6]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[6]_i_11_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \NLW_r_BCD_Num_reg[6]_i_11_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[6]_i_11_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_11_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_11_n_7\,
      S(3) => '0',
      S(2) => \r_BCD_Num[6]_i_30_n_0\,
      S(1) => \r_BCD_Num[6]_i_31_n_0\,
      S(0) => \r_BCD_Num[6]_i_32_n_0\
    );
\r_BCD_Num_reg[6]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_42_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[6]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[6]_i_14_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[6]_i_43_n_0\,
      DI(0) => \r_BCD_Num[6]_i_44_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[6]_i_14_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[6]_i_14_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_14_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_14_n_7\,
      S(3) => '0',
      S(2) => \r_BCD_Num[6]_i_45_n_0\,
      S(1) => \r_BCD_Num[6]_i_46_n_0\,
      S(0) => \r_BCD_Num[6]_i_47_n_0\
    );
\r_BCD_Num_reg[6]_i_197\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_293_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_197_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_197_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_197_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_197_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_294_n_0\,
      DI(2) => \r_BCD_Num[6]_i_295_n_0\,
      DI(1) => \r_BCD_Num[6]_i_296_n_0\,
      DI(0) => \r_BCD_Num[6]_i_297_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_197_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_197_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_197_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_197_n_7\,
      S(3) => \r_BCD_Num[6]_i_298_n_0\,
      S(2) => \r_BCD_Num[6]_i_299_n_0\,
      S(1) => \r_BCD_Num[6]_i_300_n_0\,
      S(0) => \r_BCD_Num[6]_i_301_n_0\
    );
\r_BCD_Num_reg[6]_i_293\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[6]_i_293_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_293_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_293_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_293_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_370_n_0\,
      DI(2) => \r_BCD_Num[6]_i_371_n_0\,
      DI(1) => \r_BCD_Num[6]_i_372_n_0\,
      DI(0) => '0',
      O(3) => \r_BCD_Num_reg[6]_i_293_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_293_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_293_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_293_n_7\,
      S(3) => \r_BCD_Num[6]_i_373_n_0\,
      S(2) => \r_BCD_Num[6]_i_374_n_0\,
      S(1) => \r_BCD_Num[6]_i_375_n_0\,
      S(0) => \r_BCD_Num[6]_i_376_n_0\
    );
\r_BCD_Num_reg[6]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_93_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_42_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_42_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_42_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_94_n_0\,
      DI(2) => \r_BCD_Num[6]_i_95_n_0\,
      DI(1) => \r_BCD_Num[6]_i_96_n_0\,
      DI(0) => \r_BCD_Num[6]_i_97_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_42_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_42_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_42_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_42_n_7\,
      S(3) => \r_BCD_Num[6]_i_98_n_0\,
      S(2) => \r_BCD_Num[6]_i_99_n_0\,
      S(1) => \r_BCD_Num[6]_i_100_n_0\,
      S(0) => \r_BCD_Num[6]_i_101_n_0\
    );
\r_BCD_Num_reg[6]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[6]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[6]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \NLW_r_BCD_Num_reg[6]_i_6_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[6]_i_6_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_6_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_6_n_7\,
      S(3) => '0',
      S(2) => \r_BCD_Num[6]_i_16_n_0\,
      S(1) => \r_BCD_Num[6]_i_17_n_0\,
      S(0) => \r_BCD_Num[6]_i_18_n_0\
    );
\r_BCD_Num_reg[6]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[6]_i_197_n_0\,
      CO(3) => \r_BCD_Num_reg[6]_i_93_n_0\,
      CO(2) => \r_BCD_Num_reg[6]_i_93_n_1\,
      CO(1) => \r_BCD_Num_reg[6]_i_93_n_2\,
      CO(0) => \r_BCD_Num_reg[6]_i_93_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[6]_i_198_n_0\,
      DI(2) => \r_BCD_Num[6]_i_199_n_0\,
      DI(1) => \r_BCD_Num[6]_i_200_n_0\,
      DI(0) => \r_BCD_Num[6]_i_201_n_0\,
      O(3) => \r_BCD_Num_reg[6]_i_93_n_4\,
      O(2) => \r_BCD_Num_reg[6]_i_93_n_5\,
      O(1) => \r_BCD_Num_reg[6]_i_93_n_6\,
      O(0) => \r_BCD_Num_reg[6]_i_93_n_7\,
      S(3) => \r_BCD_Num[6]_i_202_n_0\,
      S(2) => \r_BCD_Num[6]_i_203_n_0\,
      S(1) => \r_BCD_Num[6]_i_204_n_0\,
      S(0) => \r_BCD_Num[6]_i_205_n_0\
    );
\r_BCD_Num_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[8]_i_3_n_0\,
      CO(2) => \r_BCD_Num_reg[8]_i_3_n_1\,
      CO(1) => \r_BCD_Num_reg[8]_i_3_n_2\,
      CO(0) => \r_BCD_Num_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \r_BCD_Num_reg[8]_i_3_n_4\,
      O(2) => \r_BCD_Num_reg[8]_i_3_n_5\,
      O(1) => \r_BCD_Num_reg[8]_i_3_n_6\,
      O(0) => \r_BCD_Num_reg[8]_i_3_n_7\,
      S(3) => \r_BCD_Num[8]_i_6_n_0\,
      S(2) => \r_BCD_Num[8]_i_7_n_0\,
      S(1) => \r_BCD_Num[8]_i_8_n_0\,
      S(0) => \r_BCD_Num[8]_i_9_n_0\
    );
\r_BCD_Num_reg[9]_i_134\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_182_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_134_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_134_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_134_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_134_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_183_n_0\,
      DI(2) => \r_BCD_Num[9]_i_184_n_0\,
      DI(1) => \r_BCD_Num[9]_i_185_n_0\,
      DI(0) => \r_BCD_Num[9]_i_186_n_0\,
      O(3) => \r_BCD_Num_reg[9]_i_134_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_134_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_134_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_134_n_7\,
      S(3) => \r_BCD_Num[9]_i_187_n_0\,
      S(2) => \r_BCD_Num[9]_i_188_n_0\,
      S(1) => \r_BCD_Num[9]_i_189_n_0\,
      S(0) => \r_BCD_Num[9]_i_190_n_0\
    );
\r_BCD_Num_reg[9]_i_182\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[9]_i_182_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_182_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_182_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_182_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_226_n_0\,
      DI(2) => \r_BCD_Num[9]_i_227_n_0\,
      DI(1) => \r_BCD_Num[9]_i_228_n_0\,
      DI(0) => '0',
      O(3) => \r_BCD_Num_reg[9]_i_182_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_182_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_182_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_182_n_7\,
      S(3) => \r_BCD_Num[9]_i_229_n_0\,
      S(2) => \r_BCD_Num[9]_i_230_n_0\,
      S(1) => \r_BCD_Num[9]_i_231_n_0\,
      S(0) => \r_BCD_Num[9]_i_232_n_0\
    );
\r_BCD_Num_reg[9]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_60_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_21_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_21_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_21_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_61_n_0\,
      DI(2) => \r_BCD_Num[9]_i_62_n_0\,
      DI(1) => \r_BCD_Num[9]_i_63_n_0\,
      DI(0) => \r_BCD_Num[9]_i_64_n_0\,
      O(3) => \r_BCD_Num_reg[9]_i_21_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_21_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_21_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_21_n_7\,
      S(3) => \r_BCD_Num[9]_i_65_n_0\,
      S(2) => \r_BCD_Num[9]_i_66_n_0\,
      S(1) => \r_BCD_Num[9]_i_67_n_0\,
      S(0) => \r_BCD_Num[9]_i_68_n_0\
    );
\r_BCD_Num_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_21_n_0\,
      CO(3 downto 2) => \NLW_r_BCD_Num_reg[9]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_BCD_Num_reg[9]_i_5_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_BCD_Num[9]_i_22_n_0\,
      DI(0) => \r_BCD_Num[9]_i_23_n_0\,
      O(3) => \NLW_r_BCD_Num_reg[9]_i_5_O_UNCONNECTED\(3),
      O(2) => \r_BCD_Num_reg[9]_i_5_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_5_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_5_n_7\,
      S(3) => '0',
      S(2) => \r_BCD_Num[9]_i_24_n_0\,
      S(1) => \r_BCD_Num[9]_i_25_n_0\,
      S(0) => \r_BCD_Num[9]_i_26_n_0\
    );
\r_BCD_Num_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_BCD_Num_reg[9]_i_6_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_6_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_6_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \r_BCD_Num_reg[9]_i_6_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_6_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_6_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_6_n_7\,
      S(3) => \r_BCD_Num[9]_i_27_n_0\,
      S(2) => \r_BCD_Num[9]_i_28_n_0\,
      S(1) => \r_BCD_Num[9]_i_29_n_0\,
      S(0) => \r_BCD_Num[9]_i_30_n_0\
    );
\r_BCD_Num_reg[9]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_reg[9]_i_134_n_0\,
      CO(3) => \r_BCD_Num_reg[9]_i_60_n_0\,
      CO(2) => \r_BCD_Num_reg[9]_i_60_n_1\,
      CO(1) => \r_BCD_Num_reg[9]_i_60_n_2\,
      CO(0) => \r_BCD_Num_reg[9]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \r_BCD_Num[9]_i_135_n_0\,
      DI(2) => \r_BCD_Num[9]_i_136_n_0\,
      DI(1) => \r_BCD_Num[9]_i_137_n_0\,
      DI(0) => \r_BCD_Num[9]_i_138_n_0\,
      O(3) => \r_BCD_Num_reg[9]_i_60_n_4\,
      O(2) => \r_BCD_Num_reg[9]_i_60_n_5\,
      O(1) => \r_BCD_Num_reg[9]_i_60_n_6\,
      O(0) => \r_BCD_Num_reg[9]_i_60_n_7\,
      S(3) => \r_BCD_Num[9]_i_139_n_0\,
      S(2) => \r_BCD_Num[9]_i_140_n_0\,
      S(1) => \r_BCD_Num[9]_i_141_n_0\,
      S(0) => \r_BCD_Num[9]_i_142_n_0\
    );
\r_Count[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(8),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(9),
      O => \r_Count[11]_i_18_n_0\
    );
\r_Count[11]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(8),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(9),
      O => \r_Count[11]_i_18__0_n_0\
    );
\r_Count[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(7),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(8),
      O => \r_Count[11]_i_19_n_0\
    );
\r_Count[11]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(7),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(8),
      O => \r_Count[11]_i_19__0_n_0\
    );
\r_Count[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(6),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(7),
      O => \r_Count[11]_i_20_n_0\
    );
\r_Count[11]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(6),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(7),
      O => \r_Count[11]_i_20__0_n_0\
    );
\r_Count[11]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(5),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(6),
      O => \r_Count[11]_i_30_n_0\
    );
\r_Count[11]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(5),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(6),
      O => \r_Count[11]_i_30__0_n_0\
    );
\r_Count[11]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_88,
      I1 => inst_n_87,
      O => \r_Count[11]_i_36_n_0\
    );
\r_Count[11]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_349,
      I1 => inst_n_348,
      O => \r_Count[11]_i_36__0_n_0\
    );
\r_Count[15]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(11),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(12),
      O => \r_Count[15]_i_22__0_n_0\
    );
\r_Count[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(10),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(11),
      O => \r_Count[15]_i_23_n_0\
    );
\r_Count[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(9),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(10),
      O => \r_Count[15]_i_24_n_0\
    );
\r_Count[15]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(16),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(17),
      O => \r_Count[15]_i_24__0_n_0\
    );
\r_Count[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(8),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(9),
      O => \r_Count[15]_i_25_n_0\
    );
\r_Count[15]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(15),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(16),
      O => \r_Count[15]_i_25__0_n_0\
    );
\r_Count[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(14),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(15),
      O => \r_Count[15]_i_26_n_0\
    );
\r_Count[15]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(13),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(14),
      O => \r_Count[15]_i_27__0_n_0\
    );
\r_Count[15]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(12),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(13),
      O => \r_Count[15]_i_28__0_n_0\
    );
\r_Count[15]_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(11),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(12),
      O => \r_Count[15]_i_29__0_n_0\
    );
\r_Count[15]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(11),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(12),
      O => \r_Count[15]_i_33__0_n_0\
    );
\r_Count[15]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(10),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(11),
      O => \r_Count[15]_i_34__0_n_0\
    );
\r_Count[15]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(9),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(10),
      O => \r_Count[15]_i_35__0_n_0\
    );
\r_Count[15]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(8),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(9),
      O => \r_Count[15]_i_36__0_n_0\
    );
\r_Count[15]_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(12),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(13),
      O => \r_Count[15]_i_39__0_n_0\
    );
\r_Count[15]_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(11),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(12),
      O => \r_Count[15]_i_40__0_n_0\
    );
\r_Count[15]_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_83,
      I1 => inst_n_92,
      O => \r_Count[15]_i_44__0_n_0\
    );
\r_Count[15]_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_84,
      I1 => inst_n_83,
      O => \r_Count[15]_i_45__0_n_0\
    );
\r_Count[15]_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_85,
      I1 => inst_n_84,
      O => \r_Count[15]_i_46__0_n_0\
    );
\r_Count[15]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_86,
      I1 => inst_n_85,
      O => \r_Count[15]_i_47_n_0\
    );
\r_Count[15]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_350,
      I1 => inst_n_357,
      O => \r_Count[15]_i_49__0_n_0\
    );
\r_Count[15]_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_351,
      I1 => inst_n_350,
      O => \r_Count[15]_i_50__0_n_0\
    );
\r_Count[15]_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_352,
      I1 => inst_n_351,
      O => \r_Count[15]_i_51__0_n_0\
    );
\r_Count[15]_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_353,
      I1 => inst_n_352,
      O => \r_Count[15]_i_52__0_n_0\
    );
\r_Count[15]_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_344,
      I1 => inst_n_353,
      O => \r_Count[15]_i_61__0_n_0\
    );
\r_Count[15]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_345,
      I1 => inst_n_344,
      O => \r_Count[15]_i_62_n_0\
    );
\r_Count[15]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_346,
      I1 => inst_n_345,
      O => \r_Count[15]_i_63_n_0\
    );
\r_Count[15]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_347,
      I1 => inst_n_346,
      O => \r_Count[15]_i_64_n_0\
    );
\r_Count[15]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_338,
      O => \r_Count[15]_i_67_n_0\
    );
\r_Count[15]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_338,
      I1 => inst_n_342,
      O => \r_Count[15]_i_71_n_0\
    );
\r_Count[19]_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(23),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(22),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(22),
      O => \r_Count[19]_i_23__0_n_0\
    );
\r_Count[19]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(21),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(21),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(20),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(20),
      O => \r_Count[19]_i_24_n_0\
    );
\r_Count[19]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(19),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(19),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(18),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(18),
      O => \r_Count[19]_i_25_n_0\
    );
\r_Count[19]_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(23),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(22),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(22),
      O => \r_Count[19]_i_26__0_n_0\
    );
\r_Count[19]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(21),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(21),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(20),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(20),
      O => \r_Count[19]_i_27_n_0\
    );
\r_Count[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(19),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(19),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(18),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(18),
      O => \r_Count[19]_i_28_n_0\
    );
\r_Count[19]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(15),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(16),
      O => \r_Count[19]_i_28__0_n_0\
    );
\r_Count[19]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(14),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(15),
      O => \r_Count[19]_i_29_n_0\
    );
\r_Count[19]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(15),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(16),
      O => \r_Count[19]_i_30_n_0\
    );
\r_Count[19]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(13),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(14),
      O => \r_Count[19]_i_30__0_n_0\
    );
\r_Count[19]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(14),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(15),
      O => \r_Count[19]_i_31_n_0\
    );
\r_Count[19]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(12),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(13),
      O => \r_Count[19]_i_31__0_n_0\
    );
\r_Count[19]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(13),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(14),
      O => \r_Count[19]_i_32_n_0\
    );
\r_Count[19]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(12),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(13),
      O => \r_Count[19]_i_33__0_n_0\
    );
\r_Count[19]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(16),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(17),
      O => \r_Count[19]_i_35__0_n_0\
    );
\r_Count[19]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(15),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(16),
      O => \r_Count[19]_i_36__0_n_0\
    );
\r_Count[19]_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(14),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(15),
      O => \r_Count[19]_i_37__0_n_0\
    );
\r_Count[19]_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(13),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(14),
      O => \r_Count[19]_i_38__0_n_0\
    );
\r_Count[19]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(17),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(17),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(16),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(16),
      O => \r_Count[19]_i_44_n_0\
    );
\r_Count[19]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(15),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(15),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(14),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(14),
      O => \r_Count[19]_i_45_n_0\
    );
\r_Count[19]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(13),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(13),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(12),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(12),
      O => \r_Count[19]_i_46_n_0\
    );
\r_Count[19]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(11),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(11),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(10),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(10),
      O => \r_Count[19]_i_47_n_0\
    );
\r_Count[19]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(17),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(17),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(16),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(16),
      O => \r_Count[19]_i_48_n_0\
    );
\r_Count[19]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(15),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(15),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(14),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(14),
      O => \r_Count[19]_i_49_n_0\
    );
\r_Count[19]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(13),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(13),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(12),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(12),
      O => \r_Count[19]_i_50_n_0\
    );
\r_Count[19]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(11),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(11),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(10),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(10),
      O => \r_Count[19]_i_51_n_0\
    );
\r_Count[19]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_361,
      I1 => inst_n_360,
      O => \r_Count[19]_i_59_n_0\
    );
\r_Count[19]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_362,
      I1 => inst_n_361,
      O => \r_Count[19]_i_60_n_0\
    );
\r_Count[19]_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_89,
      I1 => inst_n_96,
      O => \r_Count[19]_i_61__0_n_0\
    );
\r_Count[19]_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_90,
      I1 => inst_n_89,
      O => \r_Count[19]_i_62__0_n_0\
    );
\r_Count[19]_i_63__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_91,
      I1 => inst_n_90,
      O => \r_Count[19]_i_63__0_n_0\
    );
\r_Count[19]_i_64__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_92,
      I1 => inst_n_91,
      O => \r_Count[19]_i_64__0_n_0\
    );
\r_Count[19]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(9),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(9),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(8),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(8),
      O => \r_Count[19]_i_65_n_0\
    );
\r_Count[19]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(7),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(7),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(6),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(6),
      O => \r_Count[19]_i_66_n_0\
    );
\r_Count[19]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(9),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(9),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(8),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(8),
      O => \r_Count[19]_i_69_n_0\
    );
\r_Count[19]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(7),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(7),
      I2 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/r_Count2\(6),
      I3 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/p_1_out0\(6),
      O => \r_Count[19]_i_70_n_0\
    );
\r_Count[19]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_100,
      I1 => inst_n_99,
      O => \r_Count[19]_i_76_n_0\
    );
\r_Count[19]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_101,
      I1 => inst_n_100,
      O => \r_Count[19]_i_77_n_0\
    );
\r_Count[19]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_77,
      O => \r_Count[19]_i_80_n_0\
    );
\r_Count[19]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_77,
      I1 => inst_n_81,
      O => \r_Count[19]_i_84_n_0\
    );
\r_Count[23]_i_108__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_375,
      I1 => inst_n_374,
      O => \r_Count[23]_i_108__0_n_0\
    );
\r_Count[23]_i_109__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_376,
      I1 => inst_n_375,
      O => \r_Count[23]_i_109__0_n_0\
    );
\r_Count[23]_i_111__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_114,
      I1 => inst_n_113,
      O => \r_Count[23]_i_111__0_n_0\
    );
\r_Count[23]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_339,
      I1 => inst_n_343,
      O => \r_Count[23]_i_112_n_0\
    );
\r_Count[23]_i_112__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_115,
      I1 => inst_n_114,
      O => \r_Count[23]_i_112__0_n_0\
    );
\r_Count[23]_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_340,
      I1 => inst_n_339,
      O => \r_Count[23]_i_113_n_0\
    );
\r_Count[23]_i_114__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_341,
      I1 => inst_n_340,
      O => \r_Count[23]_i_114__0_n_0\
    );
\r_Count[23]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_78,
      I1 => inst_n_82,
      O => \r_Count[23]_i_115_n_0\
    );
\r_Count[23]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_359,
      I1 => \r_Count_reg[23]_i_147_n_6\,
      O => \r_Count[23]_i_116_n_0\
    );
\r_Count[23]_i_116__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_79,
      I1 => inst_n_78,
      O => \r_Count[23]_i_116__0_n_0\
    );
\r_Count[23]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_358,
      I1 => inst_n_359,
      O => \r_Count[23]_i_117_n_0\
    );
\r_Count[23]_i_117__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_80,
      I1 => inst_n_79,
      O => \r_Count[23]_i_117__0_n_0\
    );
\r_Count[23]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_98,
      I1 => \r_Count_reg[23]_i_150_n_6\,
      O => \r_Count[23]_i_119_n_0\
    );
\r_Count[23]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_97,
      I1 => inst_n_98,
      O => \r_Count[23]_i_120_n_0\
    );
\r_Count[23]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_368,
      I1 => inst_n_320,
      O => \r_Count[23]_i_129_n_0\
    );
\r_Count[23]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_107,
      I1 => inst_n_24,
      O => \r_Count[23]_i_132_n_0\
    );
\r_Count[23]_i_158__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_377,
      I1 => inst_n_343,
      O => \r_Count[23]_i_158__0_n_0\
    );
\r_Count[23]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_116,
      I1 => inst_n_82,
      O => \r_Count[23]_i_161_n_0\
    );
\r_Count[23]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(19),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(20),
      O => \r_Count[23]_i_31_n_0\
    );
\r_Count[23]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(19),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(20),
      O => \r_Count[23]_i_32_n_0\
    );
\r_Count[23]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(18),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(19),
      O => \r_Count[23]_i_32__0_n_0\
    );
\r_Count[23]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(18),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(19),
      O => \r_Count[23]_i_33_n_0\
    );
\r_Count[23]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(17),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(18),
      O => \r_Count[23]_i_33__0_n_0\
    );
\r_Count[23]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(17),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(18),
      O => \r_Count[23]_i_34_n_0\
    );
\r_Count[23]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(16),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(17),
      O => \r_Count[23]_i_34__0_n_0\
    );
\r_Count[23]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(16),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(17),
      O => \r_Count[23]_i_35_n_0\
    );
\r_Count[23]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(21),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(22),
      O => \r_Count[23]_i_40_n_0\
    );
\r_Count[23]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(21),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(22),
      O => \r_Count[23]_i_41_n_0\
    );
\r_Count[23]_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(20),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C__0\(21),
      O => \r_Count[23]_i_41__0_n_0\
    );
\r_Count[23]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(20),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C__0\(21),
      O => \r_Count[23]_i_42_n_0\
    );
\r_Count[23]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(20),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(21),
      O => \r_Count[23]_i_43_n_0\
    );
\r_Count[23]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(20),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(21),
      O => \r_Count[23]_i_44_n_0\
    );
\r_Count[23]_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(19),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(20),
      O => \r_Count[23]_i_44__0_n_0\
    );
\r_Count[23]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(19),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(20),
      O => \r_Count[23]_i_45_n_0\
    );
\r_Count[23]_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(18),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(19),
      O => \r_Count[23]_i_45__0_n_0\
    );
\r_Count[23]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(18),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(19),
      O => \r_Count[23]_i_46_n_0\
    );
\r_Count[23]_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(17),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(18),
      O => \r_Count[23]_i_46__0_n_0\
    );
\r_Count[23]_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(17),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(18),
      O => \r_Count[23]_i_47__0_n_0\
    );
\r_Count[23]_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_371,
      I1 => inst_n_376,
      O => \r_Count[23]_i_53__0_n_0\
    );
\r_Count[23]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_110,
      I1 => inst_n_115,
      O => \r_Count[23]_i_54_n_0\
    );
\r_Count[23]_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_372,
      I1 => inst_n_371,
      O => \r_Count[23]_i_54__0_n_0\
    );
\r_Count[23]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_111,
      I1 => inst_n_110,
      O => \r_Count[23]_i_55_n_0\
    );
\r_Count[23]_i_55__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_373,
      I1 => inst_n_372,
      O => \r_Count[23]_i_55__0_n_0\
    );
\r_Count[23]_i_56__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_112,
      I1 => inst_n_111,
      O => \r_Count[23]_i_56__0_n_0\
    );
\r_Count[23]_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_370,
      I1 => inst_n_369,
      O => \r_Count[23]_i_60__0_n_0\
    );
\r_Count[23]_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_109,
      I1 => inst_n_108,
      O => \r_Count[23]_i_61__0_n_0\
    );
\r_Count[23]_i_74__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(21),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Alarm_Time/U_Time_Counter/C\(22),
      O => \r_Count[23]_i_74__0_n_0\
    );
\r_Count[23]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(21),
      I1 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(22),
      O => \r_Count[23]_i_77_n_0\
    );
\r_Count[23]_i_77__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_354,
      I1 => inst_n_358,
      O => \r_Count[23]_i_77__0_n_0\
    );
\r_Count[23]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_355,
      I1 => inst_n_354,
      O => \r_Count[23]_i_78_n_0\
    );
\r_Count[23]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_356,
      I1 => inst_n_355,
      O => \r_Count[23]_i_79_n_0\
    );
\r_Count[23]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_93,
      I1 => inst_n_97,
      O => \r_Count[23]_i_80_n_0\
    );
\r_Count[23]_i_80__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_357,
      I1 => inst_n_356,
      O => \r_Count[23]_i_80__0_n_0\
    );
\r_Count[23]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_94,
      I1 => inst_n_93,
      O => \r_Count[23]_i_81_n_0\
    );
\r_Count[23]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_95,
      I1 => inst_n_94,
      O => \r_Count[23]_i_82_n_0\
    );
\r_Count[23]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_96,
      I1 => inst_n_95,
      O => \r_Count[23]_i_83_n_0\
    );
\r_Count[23]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_364,
      I1 => inst_n_368,
      O => \r_Count[23]_i_84_n_0\
    );
\r_Count[23]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_364,
      O => \r_Count[23]_i_85_n_0\
    );
\r_Count[23]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_366,
      I1 => inst_n_365,
      O => \r_Count[23]_i_86_n_0\
    );
\r_Count[23]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_103,
      I1 => inst_n_107,
      O => \r_Count[23]_i_87_n_0\
    );
\r_Count[23]_i_87__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_367,
      I1 => inst_n_366,
      O => \r_Count[23]_i_87__0_n_0\
    );
\r_Count[23]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_104,
      I1 => inst_n_103,
      O => \r_Count[23]_i_88_n_0\
    );
\r_Count[23]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_363,
      O => \r_Count[23]_i_89_n_0\
    );
\r_Count[23]_i_89__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_105,
      I1 => inst_n_104,
      O => \r_Count[23]_i_89__0_n_0\
    );
\r_Count[23]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_106,
      I1 => inst_n_105,
      O => \r_Count[23]_i_90_n_0\
    );
\r_Count[23]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_102,
      O => \r_Count[23]_i_92_n_0\
    );
\r_Count[23]_i_92__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_363,
      I1 => inst_n_367,
      O => \r_Count[23]_i_92__0_n_0\
    );
\r_Count[23]_i_95__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_102,
      I1 => inst_n_106,
      O => \r_Count[23]_i_95__0_n_0\
    );
\r_Count[7]_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Alarm_Clock_v2_0_S00_AXI_inst/U_Alarm_Clock/U_Time/U_Time_Counter/C\(2),
      O => \r_Count[7]_i_18__0_n_0\
    );
\r_Count_reg[23]_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_147_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_147_n_3\,
      CYINIT => inst_n_359,
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_147_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[23]_i_147_n_6\,
      O(0) => \NLW_r_Count_reg[23]_i_147_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \r_Count[23]_i_158__0_n_0\,
      S(0) => '1'
    );
\r_Count_reg[23]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_Count_reg[23]_i_150_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Count_reg[23]_i_150_n_3\,
      CYINIT => inst_n_98,
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Count_reg[23]_i_150_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Count_reg[23]_i_150_n_6\,
      O(0) => \NLW_r_Count_reg[23]_i_150_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \r_Count[23]_i_161_n_0\,
      S(0) => '1'
    );
end STRUCTURE;
