

================================================================
== Vivado HLS Report for 'im2col_2d_cl'
================================================================
* Date:           Tue Mar  2 23:01:25 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.605|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  209|  113|  209|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  112|  208|  14 ~ 26 |          -|          -|     8|    no    |
        | + Loop 1.1      |   12|   24|  6 ~ 12  |          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |    4|   10|   2 ~ 5  |          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    209|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    143|
|Register         |        -|      -|    124|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    124|    352|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |channel_1_fu_201_p2     |     +    |      0|  0|  13|           4|           2|
    |index_3_fu_219_p2       |     +    |      0|  0|  15|           6|           3|
    |index_4_fu_354_p2       |     +    |      0|  0|  15|           6|           1|
    |input_col_fu_300_p2     |     +    |      0|  0|  15|           5|           5|
    |input_row_fu_241_p2     |     +    |      0|  0|  15|           5|           5|
    |kernel_col_1_fu_294_p2  |     +    |      0|  0|  10|           2|           1|
    |kernel_row_1_fu_235_p2  |     +    |      0|  0|  10|           2|           1|
    |p_rec_fu_213_p2         |     +    |      0|  0|  13|           4|           1|
    |sum_fu_345_p2           |     +    |      0|  0|  12|          12|          12|
    |tmp1_fu_332_p2          |     +    |      0|  0|  15|           8|           8|
    |tmp_38_fu_246_p2        |     +    |      0|  0|  15|           6|           2|
    |tmp_40_fu_278_p2        |     -    |      0|  0|  12|          12|          12|
    |tmp_39_fu_252_p2        |   icmp   |      0|  0|  11|           5|           4|
    |tmp_41_fu_288_p2        |   icmp   |      0|  0|   9|           2|           3|
    |tmp_43_fu_305_p2        |   icmp   |      0|  0|  11|           5|           4|
    |tmp_fu_207_p2           |   icmp   |      0|  0|   9|           4|           1|
    |tmp_s_fu_229_p2         |   icmp   |      0|  0|   9|           2|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 209|          90|          68|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |channel_reg_134      |   9|          2|    4|          8|
    |data_col_V_address0  |  21|          4|    5|         20|
    |data_col_V_d0        |  15|          3|   14|         42|
    |index_1_reg_145      |   9|          2|    6|         12|
    |index_2_reg_167      |   9|          2|    6|         12|
    |index_reg_122        |   9|          2|    6|         12|
    |kernel_col_reg_178   |   9|          2|    2|          4|
    |kernel_row_reg_156   |   9|          2|    2|          4|
    |p_0106_rec_reg_111   |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 143|         30|   50|        131|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |channel_1_reg_375             |   4|   0|    4|          0|
    |channel_reg_134               |   4|   0|    4|          0|
    |col_cast_reg_365              |   4|   0|    5|          1|
    |data_V_load_reg_447           |  14|   0|   14|          0|
    |index_1_reg_145               |   6|   0|    6|          0|
    |index_2_reg_167               |   6|   0|    6|          0|
    |index_3_reg_388               |   6|   0|    6|          0|
    |index_reg_122                 |   6|   0|    6|          0|
    |kernel_col_1_reg_418          |   2|   0|    2|          0|
    |kernel_col_reg_178            |   2|   0|    2|          0|
    |kernel_row_1_reg_396          |   2|   0|    2|          0|
    |kernel_row_reg_156            |   2|   0|    2|          0|
    |p_0106_rec_cast_cast_reg_370  |   4|   0|    8|          4|
    |p_0106_rec_reg_111            |   4|   0|    4|          0|
    |p_rec_reg_383                 |   4|   0|    4|          0|
    |row_cast_reg_360              |   4|   0|    5|          1|
    |sum_reg_437                   |  12|   0|   12|          0|
    |tmp1_reg_432                  |   8|   0|    8|          0|
    |tmp_38_reg_401                |   6|   0|    6|          0|
    |tmp_39_reg_406                |   1|   0|    1|          0|
    |tmp_40_reg_410                |   8|   0|   12|          4|
    |tmp_43_reg_423                |   1|   0|    1|          0|
    |tmp_44_reg_427                |   6|   0|   64|         58|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 124|   0|  192|         68|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | im2col_2d_cl | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | im2col_2d_cl | return value |
|ap_start             |  in |    1| ap_ctrl_hs | im2col_2d_cl | return value |
|ap_done              | out |    1| ap_ctrl_hs | im2col_2d_cl | return value |
|ap_idle              | out |    1| ap_ctrl_hs | im2col_2d_cl | return value |
|ap_ready             | out |    1| ap_ctrl_hs | im2col_2d_cl | return value |
|data_V_address0      | out |   11|  ap_memory |    data_V    |     array    |
|data_V_ce0           | out |    1|  ap_memory |    data_V    |     array    |
|data_V_q0            |  in |   14|  ap_memory |    data_V    |     array    |
|data_col_V_address0  | out |    5|  ap_memory |  data_col_V  |     array    |
|data_col_V_ce0       | out |    1|  ap_memory |  data_col_V  |     array    |
|data_col_V_we0       | out |    1|  ap_memory |  data_col_V  |     array    |
|data_col_V_d0        | out |   14|  ap_memory |  data_col_V  |     array    |
|row                  |  in |    4|   ap_none  |      row     |    scalar    |
|col                  |  in |    4|   ap_none  |      col     |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

