

================================================================
== Vivado HLS Report for 'Loop_batch_loop_proc'
================================================================
* Date:           Sat Mar 13 01:17:01 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fc_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   46|  9249792004|   46|  9249792004|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+-----+------------+-------------+-----------+-----------+-----------+----------+
        |                                        |      Latency     |  Iteration  |  Initiation Interval  |    Trip   |          |
        |                Loop Name               | min |     max    |   Latency   |  achieved |   target  |   Count   | Pipelined|
        +----------------------------------------+-----+------------+-------------+-----------+-----------+-----------+----------+
        |- batch_loop_output_node_iterator_loop  |   42|  9249792000| 42 ~ 225825 |          -|          -| 1 ~ 40960 |    no    |
        | + accumulate_weighted_sum              |   23|      225806|           24|          9|          1| 1 ~ 25088 |    yes   |
        +----------------------------------------+-----+------------+-------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|     1487|     998|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|     21|     1205|     652|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     379|
|Register         |        -|      -|     1319|      32|
+-----------------+---------+-------+---------+--------+
|Total            |        0|     21|     4011|    2061|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|      2|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |fc_layer_fadd_32ncud_U11  |fc_layer_fadd_32ncud  |        0|      2|  324|  239|
    |fc_layer_fcmp_32neOg_U13  |fc_layer_fcmp_32neOg  |        0|      0|   66|   72|
    |fc_layer_fmul_32ndEe_U12  |fc_layer_fmul_32ndEe  |        0|      3|  151|  145|
    |fc_layer_mul_32nsfYi_U14  |fc_layer_mul_32nsfYi  |        0|      4|  166|   49|
    |fc_layer_mul_32s_g8j_U15  |fc_layer_mul_32s_g8j  |        0|      4|  166|   49|
    |fc_layer_mul_32s_g8j_U16  |fc_layer_mul_32s_g8j  |        0|      4|  166|   49|
    |fc_layer_mul_32s_g8j_U17  |fc_layer_mul_32s_g8j  |        0|      4|  166|   49|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     21| 1205|  652|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |b_fu_294_p2                        |     +    |      0|   98|  37|          31|           1|
    |grp_fu_233_p2                      |     +    |      0|  197|  70|          64|          64|
    |i_fu_373_p2                        |     +    |      0|   98|  37|          31|           1|
    |indvar_flatten_next_fu_280_p2      |     +    |      0|  197|  70|          64|           1|
    |o_fu_478_p2                        |     +    |      0|   98|  37|          31|           1|
    |tmp5_fu_260_p2                     |     +    |      0|  197|  70|          64|          64|
    |tmp6_fu_392_p2                     |     +    |      0|    0|  64|          64|          64|
    |tmp7_fu_383_p2                     |     +    |      0|  104|  39|          33|          33|
    |tmp8_fu_408_p2                     |     +    |      0|  104|  39|          33|          33|
    |tmp_11_i_i_mid2_fu_339_p2          |     +    |      0|  197|  70|          64|          64|
    |tmp_15_i_i_fu_317_p2               |     +    |      0|    0|  64|          64|          64|
    |tmp_24_i_i_fu_397_p2               |     +    |      0|    0|  64|          64|          64|
    |tmp_26_i_i_fu_417_p2               |     +    |      0|  197|  70|          64|          64|
    |tmp_fu_312_p2                      |     +    |      0|    0|  64|          64|          64|
    |ap_block_pp0_stage0_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage1_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage2_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage8_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_state16_io                |    and   |      0|    0|   2|           1|           1|
    |ap_block_state23_pp0_stage8_iter0  |    and   |      0|    0|   2|           1|           1|
    |ap_condition_477                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_499                   |    and   |      0|    0|   2|           1|           1|
    |tmp_5_fu_464_p2                    |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_275_p2         |   icmp   |      0|    0|  32|          64|          64|
    |notlhs_fu_446_p2                   |   icmp   |      0|    0|   4|           8|           2|
    |notrhs_fu_452_p2                   |   icmp   |      0|    0|  13|          23|           1|
    |tmp_12_i_i_fu_270_p2               |   icmp   |      0|    0|  16|          32|          32|
    |tmp_19_i_i_fu_368_p2               |   icmp   |      0|    0|  16|          32|          32|
    |ap_block_state1                    |    or    |      0|    0|   2|           1|           1|
    |ap_block_state46                   |    or    |      0|    0|   2|           1|           1|
    |tmp_3_fu_458_p2                    |    or    |      0|    0|   2|           1|           1|
    |o_i_i_mid2_fu_286_p3               |  select  |      0|    0|  31|           1|          31|
    |tmp_30_i_i_fu_470_p3               |  select  |      0|    0|  32|           1|          32|
    |tmp_9_i_i_cast_mid2_s_fu_300_p3    |  select  |      0|    0|  31|           1|          31|
    |ap_enable_pp0                      |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|    0|   2|           1|           2|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                              |          |      0| 1487| 998|         911|         823|
    +-----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  169|         38|    1|         38|
    |ap_done                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_mem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_mem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_mem_WREADY   |    9|          2|    1|          2|
    |b_i_i_reg_174                     |    9|          2|   31|         62|
    |batch_size_blk_n                  |    9|          2|    1|          2|
    |i_i_i_phi_fu_211_p4               |    9|          2|   31|         62|
    |i_i_i_reg_207                     |    9|          2|   31|         62|
    |indvar_flatten_reg_163            |    9|          2|   64|        128|
    |m_axi_mem_ARADDR                  |   17|          4|   64|        256|
    |m_axi_mem_WDATA                   |   13|          3|   32|         96|
    |mem_blk_n_AR                      |    9|          2|    1|          2|
    |mem_blk_n_AW                      |    9|          2|    1|          2|
    |mem_blk_n_B                       |    9|          2|    1|          2|
    |mem_blk_n_R                       |    9|          2|    1|          2|
    |mem_blk_n_W                       |    9|          2|    1|          2|
    |num_inputs_blk_n                  |    9|          2|    1|          2|
    |num_outputs_blk_n                 |    9|          2|    1|          2|
    |o_i_i_reg_185                     |    9|          2|   31|         62|
    |tmp_18_i_i_reg_196                |    9|          2|   32|         64|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  379|         85|  331|        858|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  37|   0|   37|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_mem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_mem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_mem_WREADY   |   1|   0|    1|          0|
    |b_i_i_reg_174                     |  31|   0|   31|          0|
    |batch_size_read_reg_483           |  32|   0|   32|          0|
    |bound_reg_538                     |  64|   0|   64|          0|
    |i_i_i_reg_207                     |  31|   0|   31|          0|
    |i_reg_614                         |  31|   0|   31|          0|
    |indvar_flatten_next_reg_546       |  64|   0|   64|          0|
    |indvar_flatten_reg_163            |  64|   0|   64|          0|
    |input_element_reg_631             |  32|   0|   32|          0|
    |mem_addr_1_reg_619                |  64|   0|   64|          0|
    |mem_addr_2_reg_625                |  64|   0|   64|          0|
    |mem_addr_reg_568                  |  64|   0|   64|          0|
    |num_inputs_read_reg_495           |  32|   0|   32|          0|
    |num_outputs_read_reg_488          |  32|   0|   32|          0|
    |o_i_i_mid2_reg_551                |  31|   0|   31|          0|
    |o_i_i_reg_185                     |  31|   0|   31|          0|
    |output_element_reg_595            |  32|   0|   32|          0|
    |reg_243                           |  64|   0|   64|          0|
    |tmp5_reg_533                      |  64|   0|   64|          0|
    |tmp_11_i_i_mid2_reg_585           |  64|   0|   64|          0|
    |tmp_11_i_i_mid2_v_v_reg_580       |  32|   0|   32|          0|
    |tmp_13_i_i_reg_563                |  31|   0|   64|         33|
    |tmp_17_i_i_cast_reg_605           |  33|   0|   33|          0|
    |tmp_18_i_i_reg_196                |  32|   0|   32|          0|
    |tmp_19_i_i_reg_610                |   1|   0|    1|          0|
    |tmp_27_i_i_reg_641                |  32|   0|   32|          0|
    |tmp_30_i_i_reg_651                |  32|   0|   32|          0|
    |tmp_9_i_i_cast_mid2_1_reg_574     |  31|   0|   32|          1|
    |tmp_9_i_i_cast_mid2_reg_600       |  33|   0|   33|          0|
    |tmp_9_i_i_cast_mid2_s_reg_557     |  31|   0|   31|          0|
    |weight_element_reg_636            |  32|   0|   32|          0|
    |tmp_19_i_i_reg_610                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1319|  32| 1290|         34|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|batch_size_dout      |  in |   32|   ap_fifo  |      batch_size      |    pointer   |
|batch_size_empty_n   |  in |    1|   ap_fifo  |      batch_size      |    pointer   |
|batch_size_read      | out |    1|   ap_fifo  |      batch_size      |    pointer   |
|num_outputs_dout     |  in |   32|   ap_fifo  |      num_outputs     |    pointer   |
|num_outputs_empty_n  |  in |    1|   ap_fifo  |      num_outputs     |    pointer   |
|num_outputs_read     | out |    1|   ap_fifo  |      num_outputs     |    pointer   |
|num_inputs_dout      |  in |   32|   ap_fifo  |      num_inputs      |    pointer   |
|num_inputs_empty_n   |  in |    1|   ap_fifo  |      num_inputs      |    pointer   |
|num_inputs_read      | out |    1|   ap_fifo  |      num_inputs      |    pointer   |
|p_read               |  in |   64|   ap_none  |        p_read        |    scalar    |
|m_axi_mem_AWVALID    | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWREADY    |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWADDR     | out |   64|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWID       | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWLEN      | out |   32|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWSIZE     | out |    3|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWBURST    | out |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWLOCK     | out |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWCACHE    | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWPROT     | out |    3|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWQOS      | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWREGION   | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWUSER     | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WVALID     | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WREADY     |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WDATA      | out |   32|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WSTRB      | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WLAST      | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WID        | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WUSER      | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARVALID    | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARREADY    |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARADDR     | out |   64|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARID       | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARLEN      | out |   32|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARSIZE     | out |    3|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARBURST    | out |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARLOCK     | out |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARCACHE    | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARPROT     | out |    3|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARQOS      | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARREGION   | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARUSER     | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RVALID     |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RREADY     | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RDATA      |  in |   32|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RLAST      |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RID        |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RUSER      |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RRESP      |  in |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BVALID     |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BREADY     | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BRESP      |  in |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BID        |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BUSER      |  in |    1|    m_axi   |          mem         |    pointer   |
|p_read1              |  in |    1|   ap_none  |        p_read1       |    scalar    |
|p_read2              |  in |   64|   ap_none  |        p_read2       |    scalar    |
|p_read3              |  in |   64|   ap_none  |        p_read3       |    scalar    |
|p_read4              |  in |   64|   ap_none  |        p_read4       |    scalar    |
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 52
* Pipeline: 1
  Pipeline-0: II = 9, D = 24, States = { 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	39  / (!tmp_19_i_i)
	16  / (tmp_19_i_i)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	15  / true
39 --> 
	40  / (!p_read_4)
	47  / (p_read_4)
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	5  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	46  / true
* FSM state operations: 

 <State 1>: 0.71ns
ST_1: batch_size_read (19)  [1/1] 0.71ns
entry:9  %batch_size_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %batch_size)

ST_1: num_outputs_read (20)  [1/1] 0.71ns
entry:10  %num_outputs_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %num_outputs)

ST_1: num_inputs_read (21)  [1/1] 0.71ns
entry:11  %num_inputs_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %num_inputs)


 <State 2>: 3.33ns
ST_2: cast (23)  [1/1] 0.00ns
entry:13  %cast = zext i32 %batch_size_read to i64

ST_2: cast1 (24)  [1/1] 0.00ns
entry:14  %cast1 = zext i32 %num_outputs_read to i64

ST_2: bound (25)  [3/3] 3.33ns
entry:15  %bound = mul i64 %cast1, %cast


 <State 3>: 3.33ns
ST_3: bound (25)  [2/3] 3.33ns
entry:15  %bound = mul i64 %cast1, %cast


 <State 4>: 3.33ns
ST_4: StgValue_60 (10)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* %mem, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i64 2147483648, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_61 (11)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %num_inputs, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_62 (12)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %num_outputs, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_63 (13)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %batch_size, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: p_read_1 (14)  [1/1] 0.00ns
entry:4  %p_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read4)

ST_4: p_read_2 (15)  [1/1] 0.00ns
entry:5  %p_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read3)

ST_4: p_read_3 (16)  [1/1] 0.00ns
entry:6  %p_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read2)

ST_4: p_read_4 (17)  [1/1] 0.00ns
entry:7  %p_read_4 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read1)

ST_4: p_read_5 (18)  [1/1] 0.00ns
entry:8  %p_read_5 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read)

ST_4: tmp5 (22)  [1/1] 1.14ns  loc: ../fc_test/fc_layer.cpp:42
entry:12  %tmp5 = add i64 %p_read_2, %p_read_1

ST_4: bound (25)  [1/3] 3.33ns
entry:15  %bound = mul i64 %cast1, %cast

ST_4: StgValue_71 (26)  [1/1] 0.55ns
entry:16  br label %0


 <State 5>: 2.22ns
ST_5: indvar_flatten (28)  [1/1] 0.00ns
:0  %indvar_flatten = phi i64 [ 0, %entry ], [ %indvar_flatten_next, %1 ]

ST_5: b_i_i (29)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
:1  %b_i_i = phi i31 [ 0, %entry ], [ %tmp_9_i_i_cast_mid2_s, %1 ]

ST_5: o_i_i (30)  [1/1] 0.00ns
:2  %o_i_i = phi i31 [ 0, %entry ], [ %o, %1 ]

ST_5: o_cast_i_i (31)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
:3  %o_cast_i_i = zext i31 %o_i_i to i32

ST_5: tmp_12_i_i (32)  [1/1] 0.90ns  loc: ../fc_test/fc_layer.cpp:31
:4  %tmp_12_i_i = icmp slt i32 %o_cast_i_i, %num_outputs_read

ST_5: exitcond_flatten (33)  [1/1] 0.96ns
:5  %exitcond_flatten = icmp eq i64 %indvar_flatten, %bound

ST_5: indvar_flatten_next (34)  [1/1] 1.14ns
:6  %indvar_flatten_next = add i64 %indvar_flatten, 1

ST_5: StgValue_79 (35)  [1/1] 0.00ns
:7  br i1 %exitcond_flatten, label %.exit, label %.reset

ST_5: o_i_i_mid2 (39)  [1/1] 0.12ns  loc: ../fc_test/fc_layer.cpp:31
.reset:2  %o_i_i_mid2 = select i1 %tmp_12_i_i, i31 %o_i_i, i31 0

ST_5: b (40)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:27
.reset:3  %b = add i31 %b_i_i, 1

ST_5: tmp_9_i_i_cast_mid2_s (41)  [1/1] 0.12ns  loc: ../fc_test/fc_layer.cpp:51
.reset:4  %tmp_9_i_i_cast_mid2_s = select i1 %tmp_12_i_i, i31 %b_i_i, i31 %b

ST_5: tmp_13_i_i (51)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
.reset:14  %tmp_13_i_i = zext i31 %o_i_i_mid2 to i64

ST_5: tmp (52)  [1/1] 0.60ns  loc: ../fc_test/fc_layer.cpp:35
.reset:15  %tmp = add i64 %tmp_13_i_i, %p_read_3

ST_5: tmp_15_i_i (53)  [1/1] 0.60ns  loc: ../fc_test/fc_layer.cpp:35
.reset:16  %tmp_15_i_i = add i64 %tmp, %p_read_2

ST_5: mem_addr (54)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
.reset:17  %mem_addr = getelementptr inbounds float* %mem, i64 %tmp_15_i_i

ST_5: StgValue_87 (120)  [1/1] 0.00ns
.exit:0  ret void


 <State 6>: 3.50ns
ST_6: tmp_9_i_i_cast_mid2_1 (42)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
.reset:5  %tmp_9_i_i_cast_mid2_1 = zext i31 %tmp_9_i_i_cast_mid2_s to i32

ST_6: tmp_11_i_i_mid2_v_v (45)  [3/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:51
.reset:8  %tmp_11_i_i_mid2_v_v = mul i32 %num_outputs_read, %tmp_9_i_i_cast_mid2_1

ST_6: output_element_req (55)  [7/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
.reset:18  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1)


 <State 7>: 3.50ns
ST_7: tmp_11_i_i_mid2_v_v (45)  [2/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:51
.reset:8  %tmp_11_i_i_mid2_v_v = mul i32 %num_outputs_read, %tmp_9_i_i_cast_mid2_1

ST_7: output_element_req (55)  [6/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
.reset:18  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1)


 <State 8>: 3.50ns
ST_8: tmp_11_i_i_mid2_v_v (45)  [1/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:51
.reset:8  %tmp_11_i_i_mid2_v_v = mul i32 %num_outputs_read, %tmp_9_i_i_cast_mid2_1

ST_8: output_element_req (55)  [5/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
.reset:18  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1)


 <State 9>: 3.50ns
ST_9: tmp_11_i_i_mid2_v (46)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
.reset:9  %tmp_11_i_i_mid2_v = sext i32 %tmp_11_i_i_mid2_v_v to i64

ST_9: tmp_11_i_i_mid2 (47)  [1/1] 1.14ns  loc: ../fc_test/fc_layer.cpp:51
.reset:10  %tmp_11_i_i_mid2 = add i64 %tmp_11_i_i_mid2_v, %p_read_5

ST_9: output_element_req (55)  [4/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
.reset:18  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1)


 <State 10>: 3.50ns
ST_10: output_element_req (55)  [3/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
.reset:18  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1)


 <State 11>: 3.50ns
ST_11: output_element_req (55)  [2/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
.reset:18  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1)


 <State 12>: 3.50ns
ST_12: tmp_9_i_i_cast_mid2_2 (43)  [3/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:51
.reset:6  %tmp_9_i_i_cast_mid2_2 = mul i32 %num_inputs_read, %tmp_9_i_i_cast_mid2_1

ST_12: o_cast_i_i_mid2_cast (48)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
.reset:11  %o_cast_i_i_mid2_cast = zext i31 %o_i_i_mid2 to i32

ST_12: output_element_req (55)  [1/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
.reset:18  %output_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr, i32 1)

ST_12: tmp_16_i_i (57)  [3/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:43
.reset:20  %tmp_16_i_i = mul nsw i32 %num_inputs_read, %o_cast_i_i_mid2_cast


 <State 13>: 3.50ns
ST_13: tmp_9_i_i_cast_mid2_2 (43)  [2/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:51
.reset:6  %tmp_9_i_i_cast_mid2_2 = mul i32 %num_inputs_read, %tmp_9_i_i_cast_mid2_1

ST_13: output_element (56)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:35
.reset:19  %output_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr)

ST_13: tmp_16_i_i (57)  [2/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:43
.reset:20  %tmp_16_i_i = mul nsw i32 %num_inputs_read, %o_cast_i_i_mid2_cast


 <State 14>: 3.33ns
ST_14: StgValue_107 (37)  [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([37 x i8]* @batch_loop_output_no)

ST_14: StgValue_108 (38)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 40960, i64 10240)

ST_14: tmp_9_i_i_cast_mid2_2 (43)  [1/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:51
.reset:6  %tmp_9_i_i_cast_mid2_2 = mul i32 %num_inputs_read, %tmp_9_i_i_cast_mid2_1

ST_14: tmp_9_i_i_cast_mid2 (44)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
.reset:7  %tmp_9_i_i_cast_mid2 = sext i32 %tmp_9_i_i_cast_mid2_2 to i33

ST_14: StgValue_111 (49)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
.reset:12  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str5) nounwind

ST_14: tmp_37_i_i (50)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
.reset:13  %tmp_37_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str5) nounwind

ST_14: tmp_16_i_i (57)  [1/3] 3.33ns  loc: ../fc_test/fc_layer.cpp:43
.reset:20  %tmp_16_i_i = mul nsw i32 %num_inputs_read, %o_cast_i_i_mid2_cast

ST_14: tmp_17_i_i_cast (58)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
.reset:21  %tmp_17_i_i_cast = sext i32 %tmp_16_i_i to i33

ST_14: StgValue_115 (59)  [1/1] 0.55ns  loc: ../fc_test/fc_layer.cpp:39
.reset:22  br label %4


 <State 15>: 2.22ns
ST_15: tmp_18_i_i (61)  [1/1] 0.00ns
:0  %tmp_18_i_i = phi float [ %output_element, %.reset ], [ %output_element_1, %5 ]

ST_15: i_i_i (62)  [1/1] 0.00ns
:1  %i_i_i = phi i31 [ 0, %.reset ], [ %i, %5 ]

ST_15: i_cast_i_i (63)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:2  %i_cast_i_i = zext i31 %i_i_i to i32

ST_15: tmp_19_i_i (64)  [1/1] 0.90ns  loc: ../fc_test/fc_layer.cpp:39
:3  %tmp_19_i_i = icmp slt i32 %i_cast_i_i, %num_inputs_read

ST_15: i (65)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:39
:4  %i = add i31 %i_i_i, 1

ST_15: StgValue_121 (66)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:5  br i1 %tmp_19_i_i, label %5, label %3

ST_15: tmp_20_i_i_cast (72)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:42
:4  %tmp_20_i_i_cast = zext i31 %i_i_i to i33

ST_15: tmp7 (73)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:42
:5  %tmp7 = add i33 %tmp_9_i_i_cast_mid2, %tmp_20_i_i_cast

ST_15: tmp7_cast (74)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:42
:6  %tmp7_cast = sext i33 %tmp7 to i64

ST_15: tmp6 (75)  [1/1] 0.60ns  loc: ../fc_test/fc_layer.cpp:42
:7  %tmp6 = add i64 %tmp7_cast, %p_read_3

ST_15: tmp_24_i_i (76)  [1/1] 0.60ns  loc: ../fc_test/fc_layer.cpp:42
:8  %tmp_24_i_i = add i64 %tmp6, %tmp5

ST_15: mem_addr_1 (77)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:42
:9  %mem_addr_1 = getelementptr inbounds float* %mem, i64 %tmp_24_i_i

ST_15: tmp8 (80)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:43
:12  %tmp8 = add i33 %tmp_17_i_i_cast, %tmp_20_i_i_cast

ST_15: tmp8_cast (81)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:43
:13  %tmp8_cast = sext i33 %tmp8 to i64

ST_15: tmp_26_i_i (82)  [1/1] 1.14ns  loc: ../fc_test/fc_layer.cpp:43
:14  %tmp_26_i_i = add i64 %tmp8_cast, %p_read_2

ST_15: mem_addr_2 (83)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:43
:15  %mem_addr_2 = getelementptr inbounds float* %mem, i64 %tmp_26_i_i


 <State 16>: 3.50ns
ST_16: input_element_req (78)  [7/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1)


 <State 17>: 3.50ns
ST_17: input_element_req (78)  [6/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1)

ST_17: weight_element_req (84)  [7/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1)


 <State 18>: 3.50ns
ST_18: input_element_req (78)  [5/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1)

ST_18: weight_element_req (84)  [6/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1)


 <State 19>: 3.50ns
ST_19: input_element_req (78)  [4/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1)

ST_19: weight_element_req (84)  [5/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1)


 <State 20>: 3.50ns
ST_20: input_element_req (78)  [3/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1)

ST_20: weight_element_req (84)  [4/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1)


 <State 21>: 3.50ns
ST_21: input_element_req (78)  [2/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1)

ST_21: weight_element_req (84)  [3/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1)


 <State 22>: 3.50ns
ST_22: input_element_req (78)  [1/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:10  %input_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1)

ST_22: weight_element_req (84)  [2/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1)


 <State 23>: 3.50ns
ST_23: input_element (79)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:42
:11  %input_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_1)

ST_23: weight_element_req (84)  [1/7] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:16  %weight_element_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_2, i32 1)


 <State 24>: 3.50ns
ST_24: weight_element (85)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:43
:17  %weight_element = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_2)


 <State 25>: 3.08ns
ST_25: tmp_27_i_i (86)  [5/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_27_i_i = fmul float %input_element, %weight_element


 <State 26>: 3.08ns
ST_26: tmp_27_i_i (86)  [4/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_27_i_i = fmul float %input_element, %weight_element


 <State 27>: 3.08ns
ST_27: tmp_27_i_i (86)  [3/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_27_i_i = fmul float %input_element, %weight_element


 <State 28>: 3.08ns
ST_28: tmp_27_i_i (86)  [2/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_27_i_i = fmul float %input_element, %weight_element


 <State 29>: 3.08ns
ST_29: tmp_27_i_i (86)  [1/5] 3.08ns  loc: ../fc_test/fc_layer.cpp:44
:18  %tmp_27_i_i = fmul float %input_element, %weight_element


 <State 30>: 2.66ns
ST_30: output_element_1 (87)  [9/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i


 <State 31>: 2.66ns
ST_31: output_element_1 (87)  [8/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i


 <State 32>: 2.66ns
ST_32: output_element_1 (87)  [7/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i


 <State 33>: 2.66ns
ST_33: output_element_1 (87)  [6/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i


 <State 34>: 2.66ns
ST_34: output_element_1 (87)  [5/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i


 <State 35>: 2.66ns
ST_35: output_element_1 (87)  [4/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i


 <State 36>: 2.66ns
ST_36: output_element_1 (87)  [3/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i


 <State 37>: 2.66ns
ST_37: output_element_1 (87)  [2/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i


 <State 38>: 2.66ns
ST_38: StgValue_161 (68)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str6) nounwind

ST_38: tmp_38_i_i (69)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:1  %tmp_38_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str6) nounwind

ST_38: StgValue_163 (70)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:40
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_38: StgValue_164 (71)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:41
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 25088, i32 12544, [1 x i8]* @p_str) nounwind

ST_38: output_element_1 (87)  [1/9] 2.66ns  loc: ../fc_test/fc_layer.cpp:44
:19  %output_element_1 = fadd float %tmp_18_i_i, %tmp_27_i_i

ST_38: empty_9 (88)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:45
:20  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str6, i32 %tmp_38_i_i) nounwind

ST_38: StgValue_167 (89)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:39
:21  br label %4


 <State 39>: 2.82ns
ST_39: StgValue_168 (91)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:48
:0  br i1 %p_read_4, label %6, label %2

ST_39: tmp_4 (99)  [2/2] 2.82ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../fc_test/fc_layer.cpp:49
:6  %tmp_4 = fcmp ogt float %tmp_18_i_i, 0.000000e+00

ST_39: tmp_31_i_i (102)  [1/1] 1.14ns  loc: ../fc_test/fc_layer.cpp:49
:9  %tmp_31_i_i = add i64 %tmp_11_i_i_mid2, %tmp_13_i_i

ST_39: mem_addr_4 (103)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:49
:10  %mem_addr_4 = getelementptr inbounds float* %mem, i64 %tmp_31_i_i

ST_39: tmp_28_i_i (109)  [1/1] 1.14ns  loc: ../fc_test/fc_layer.cpp:51
:0  %tmp_28_i_i = add i64 %tmp_11_i_i_mid2, %tmp_13_i_i

ST_39: mem_addr_3 (110)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:51
:1  %mem_addr_3 = getelementptr inbounds float* %mem, i64 %tmp_28_i_i


 <State 40>: 3.50ns
ST_40: tmp_18_i_i_to_int (93)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:0  %tmp_18_i_i_to_int = bitcast float %tmp_18_i_i to i32

ST_40: tmp_1 (94)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:1  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_18_i_i_to_int, i32 23, i32 30)

ST_40: tmp_2 (95)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35
:2  %tmp_2 = trunc i32 %tmp_18_i_i_to_int to i23

ST_40: notlhs (96)  [1/1] 0.69ns  loc: ../fc_test/fc_layer.cpp:35
:3  %notlhs = icmp ne i8 %tmp_1, -1

ST_40: notrhs (97)  [1/1] 0.93ns  loc: ../fc_test/fc_layer.cpp:35
:4  %notrhs = icmp eq i23 %tmp_2, 0

ST_40: tmp_3 (98)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:35 (grouped into LUT with out node tmp_30_i_i)
:5  %tmp_3 = or i1 %notrhs, %notlhs

ST_40: tmp_4 (99)  [1/2] 2.82ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../fc_test/fc_layer.cpp:49
:6  %tmp_4 = fcmp ogt float %tmp_18_i_i, 0.000000e+00

ST_40: tmp_5 (100)  [1/1] 0.00ns  loc: /opt/mnt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../fc_test/fc_layer.cpp:49 (grouped into LUT with out node tmp_30_i_i)
:7  %tmp_5 = and i1 %tmp_3, %tmp_4

ST_40: tmp_30_i_i (101)  [1/1] 0.12ns  loc: ../fc_test/fc_layer.cpp:49 (out node of the LUT)
:8  %tmp_30_i_i = select i1 %tmp_5, float %tmp_18_i_i, float 0.000000e+00

ST_40: mem_addr_4_req (104)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:11  %mem_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %mem_addr_4, i32 1)


 <State 41>: 3.50ns
ST_41: StgValue_184 (105)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:12  call void @_ssdm_op_Write.m_axi.floatP(float* %mem_addr_4, float %tmp_30_i_i, i4 -1)


 <State 42>: 3.50ns
ST_42: mem_addr_4_resp (106)  [5/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4)


 <State 43>: 3.50ns
ST_43: mem_addr_4_resp (106)  [4/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4)


 <State 44>: 3.50ns
ST_44: mem_addr_4_resp (106)  [3/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4)


 <State 45>: 3.50ns
ST_45: mem_addr_4_resp (106)  [2/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4)


 <State 46>: 3.50ns
ST_46: mem_addr_4_resp (106)  [1/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:49
:13  %mem_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_4)

ST_46: StgValue_190 (107)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:49
:14  br label %1

ST_46: mem_addr_3_resp (113)  [1/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3)

ST_46: StgValue_192 (114)  [1/1] 0.00ns
:5  br label %1

ST_46: empty (116)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:52
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str5, i32 %tmp_37_i_i) nounwind

ST_46: o (117)  [1/1] 1.01ns  loc: ../fc_test/fc_layer.cpp:31
:1  %o = add i31 %o_i_i_mid2, 1

ST_46: StgValue_195 (118)  [1/1] 0.00ns  loc: ../fc_test/fc_layer.cpp:31
:2  br label %0


 <State 47>: 3.50ns
ST_47: mem_addr_3_req (111)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:2  %mem_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %mem_addr_3, i32 1)


 <State 48>: 3.50ns
ST_48: StgValue_197 (112)  [1/1] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:3  call void @_ssdm_op_Write.m_axi.floatP(float* %mem_addr_3, float %tmp_18_i_i, i4 -1)


 <State 49>: 3.50ns
ST_49: mem_addr_3_resp (113)  [5/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3)


 <State 50>: 3.50ns
ST_50: mem_addr_3_resp (113)  [4/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3)


 <State 51>: 3.50ns
ST_51: mem_addr_3_resp (113)  [3/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3)


 <State 52>: 3.50ns
ST_52: mem_addr_3_resp (113)  [2/5] 3.50ns  loc: ../fc_test/fc_layer.cpp:51
:4  %mem_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr_3)



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ batch_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num_outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num_inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
batch_size_read       (read             ) [ 00100000000000000000000000000000000000000000000000000]
num_outputs_read      (read             ) [ 00111111111111111111111111111111111111111111111111111]
num_inputs_read       (read             ) [ 00111111111111111111111111111111111111111111111111111]
cast                  (zext             ) [ 00011000000000000000000000000000000000000000000000000]
cast1                 (zext             ) [ 00011000000000000000000000000000000000000000000000000]
StgValue_60           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_61           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_62           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_63           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
p_read_1              (read             ) [ 00000000000000000000000000000000000000000000000000000]
p_read_2              (read             ) [ 00000111111111111111111111111111111111111111111111111]
p_read_3              (read             ) [ 00000111111111111111111111111111111111111111111111111]
p_read_4              (read             ) [ 00000111111111111111111111111111111111111111111111111]
p_read_5              (read             ) [ 00000111111111111111111111111111111111111111111111111]
tmp5                  (add              ) [ 00000111111111111111111111111111111111111111111111111]
bound                 (mul              ) [ 00000111111111111111111111111111111111111111111111111]
StgValue_71           (br               ) [ 00001111111111111111111111111111111111111111111111111]
indvar_flatten        (phi              ) [ 00000100000000000000000000000000000000000000000000000]
b_i_i                 (phi              ) [ 00000100000000000000000000000000000000000000000000000]
o_i_i                 (phi              ) [ 00000100000000000000000000000000000000000000000000000]
o_cast_i_i            (zext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_12_i_i            (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
exitcond_flatten      (icmp             ) [ 00000111111111111111111111111111111111111111111111111]
indvar_flatten_next   (add              ) [ 00001111111111111111111111111111111111111111111111111]
StgValue_79           (br               ) [ 00000000000000000000000000000000000000000000000000000]
o_i_i_mid2            (select           ) [ 00000011111111111111111111111111111111111111111111111]
b                     (add              ) [ 00000000000000000000000000000000000000000000000000000]
tmp_9_i_i_cast_mid2_s (select           ) [ 00001111111111111111111111111111111111111111111111111]
tmp_13_i_i            (zext             ) [ 00000011111111111111111111111111111111110000000000000]
tmp                   (add              ) [ 00000000000000000000000000000000000000000000000000000]
tmp_15_i_i            (add              ) [ 00000000000000000000000000000000000000000000000000000]
mem_addr              (getelementptr    ) [ 00000011111111000000000000000000000000000000000000000]
StgValue_87           (ret              ) [ 00000000000000000000000000000000000000000000000000000]
tmp_9_i_i_cast_mid2_1 (zext             ) [ 00000001111111100000000000000000000000000000000000000]
tmp_11_i_i_mid2_v_v   (mul              ) [ 00000000010000000000000000000000000000000000000000000]
tmp_11_i_i_mid2_v     (sext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_11_i_i_mid2       (add              ) [ 00000000001111111111111111111111111111110000000000000]
o_cast_i_i_mid2_cast  (zext             ) [ 00000000000001100000000000000000000000000000000000000]
output_element_req    (readreq          ) [ 00000000000000000000000000000000000000000000000000000]
output_element        (read             ) [ 00000000000000111111111111111111111111100000000000000]
StgValue_107          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_108          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
tmp_9_i_i_cast_mid2_2 (mul              ) [ 00000000000000000000000000000000000000000000000000000]
tmp_9_i_i_cast_mid2   (sext             ) [ 00000000000000011111111111111111111111100000000000000]
StgValue_111          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
tmp_37_i_i            (specregionbegin  ) [ 00000000000000011111111111111111111111111111111111111]
tmp_16_i_i            (mul              ) [ 00000000000000000000000000000000000000000000000000000]
tmp_17_i_i_cast       (sext             ) [ 00000000000000011111111111111111111111100000000000000]
StgValue_115          (br               ) [ 00000111111111111111111111111111111111111111111111111]
tmp_18_i_i            (phi              ) [ 00000000000000011111111111111111111111111000000110000]
i_i_i                 (phi              ) [ 00000000000000010000000000000000000000000000000000000]
i_cast_i_i            (zext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_19_i_i            (icmp             ) [ 00000111111111111111111111111111111111111111111111111]
i                     (add              ) [ 00000111111111111111111111111111111111111111111111111]
StgValue_121          (br               ) [ 00000000000000000000000000000000000000000000000000000]
tmp_20_i_i_cast       (zext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp7                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
tmp7_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp6                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
tmp_24_i_i            (add              ) [ 00000000000000000000000000000000000000000000000000000]
mem_addr_1            (getelementptr    ) [ 00000000000000001111111100000000000000000000000000000]
tmp8                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
tmp8_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_26_i_i            (add              ) [ 00000000000000000000000000000000000000000000000000000]
mem_addr_2            (getelementptr    ) [ 00000000000000011111111110000000000000000000000000000]
input_element_req     (readreq          ) [ 00000000000000000000000000000000000000000000000000000]
input_element         (read             ) [ 00000000000000011111100011111100000000000000000000000]
weight_element_req    (readreq          ) [ 00000000000000000000000000000000000000000000000000000]
weight_element        (read             ) [ 00000000000000001111100001111100000000000000000000000]
tmp_27_i_i            (fmul             ) [ 00000000000000011111111100000011111111100000000000000]
StgValue_161          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
tmp_38_i_i            (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_163          (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_164          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
output_element_1      (fadd             ) [ 00000111111111111111111111111111111111111111111111111]
empty_9               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_167          (br               ) [ 00000111111111111111111111111111111111111111111111111]
StgValue_168          (br               ) [ 00000000000000000000000000000000000000000000000000000]
tmp_31_i_i            (add              ) [ 00000000000000000000000000000000000000000000000000000]
mem_addr_4            (getelementptr    ) [ 00000000000000000000000000000000000000001111111111111]
tmp_28_i_i            (add              ) [ 00000000000000000000000000000000000000000000000000000]
mem_addr_3            (getelementptr    ) [ 00000000000000000000000000000000000000001111111111111]
tmp_18_i_i_to_int     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000]
tmp_1                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000]
tmp_2                 (trunc            ) [ 00000000000000000000000000000000000000000000000000000]
notlhs                (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
notrhs                (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_3                 (or               ) [ 00000000000000000000000000000000000000000000000000000]
tmp_4                 (fcmp             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_5                 (and              ) [ 00000000000000000000000000000000000000000000000000000]
tmp_30_i_i            (select           ) [ 00000000000000000000000000000000000000000100000000000]
mem_addr_4_req        (writereq         ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_184          (write            ) [ 00000000000000000000000000000000000000000000000000000]
mem_addr_4_resp       (writeresp        ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_190          (br               ) [ 00000000000000000000000000000000000000000000000000000]
mem_addr_3_resp       (writeresp        ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_192          (br               ) [ 00000000000000000000000000000000000000000000000000000]
empty                 (specregionend    ) [ 00000000000000000000000000000000000000000000000000000]
o                     (add              ) [ 00001111111111111111111111111111111111111111111111111]
StgValue_195          (br               ) [ 00001111111111111111111111111111111111111111111111111]
mem_addr_3_req        (writereq         ) [ 00000000000000000000000000000000000000000000000000000]
StgValue_197          (write            ) [ 00000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="batch_size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_outputs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_outputs"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_inputs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_inputs"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_loop_output_no"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="batch_size_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_size_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="num_outputs_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_outputs_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="num_inputs_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_inputs_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_2_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_3_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_4_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_5_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_writeresp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="output_element_req/6 input_element_req/16 weight_element_req/17 mem_addr_4_req/40 StgValue_184/41 mem_addr_4_resp/42 mem_addr_3_req/47 StgValue_197/48 mem_addr_3_resp/49 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="8"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_element/13 input_element/23 weight_element/24 "/>
</bind>
</comp>

<comp id="163" class="1005" name="indvar_flatten_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="64" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="b_i_i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="1"/>
<pin id="176" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b_i_i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="b_i_i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="31" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_i_i/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="o_i_i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="1"/>
<pin id="187" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_i_i (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="o_i_i_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="31" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_i_i/5 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_18_i_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i_i (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_18_i_i_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_18_i_i/15 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_i_i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="1"/>
<pin id="209" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_i_i_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="31" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/15 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="15"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="output_element_1/30 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_27_i_i/25 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/39 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="7"/>
<pin id="235" dir="0" index="1" bw="31" slack="11"/>
<pin id="236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31_i_i/39 tmp_28_i_i/39 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_4/39 mem_addr_3/39 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_4 mem_addr_3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="cast1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="o_cast_i_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_cast_i_i/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_12_i_i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="4"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i_i/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond_flatten_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten_next_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="o_i_i_mid2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="31" slack="0"/>
<pin id="289" dir="0" index="2" bw="31" slack="0"/>
<pin id="290" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_i_i_mid2/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="b_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_9_i_i_cast_mid2_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="31" slack="0"/>
<pin id="303" dir="0" index="2" bw="31" slack="0"/>
<pin id="304" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_i_i_cast_mid2_s/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_13_i_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="31" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_i_i/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="1"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_15_i_i_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="1"/>
<pin id="320" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i_i/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mem_addr_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_9_i_i_cast_mid2_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_i_cast_mid2_1/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="5"/>
<pin id="333" dir="0" index="1" bw="31" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11_i_i_mid2_v_v/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_11_i_i_mid2_v_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_i_i_mid2_v/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_11_i_i_mid2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="5"/>
<pin id="342" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11_i_i_mid2/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="11"/>
<pin id="346" dir="0" index="1" bw="31" slack="6"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_i_i_cast_mid2_2/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="o_cast_i_i_mid2_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="7"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_cast_i_i_mid2_cast/12 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="11"/>
<pin id="353" dir="0" index="1" bw="31" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_16_i_i/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_9_i_i_cast_mid2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i_i_cast_mid2/14 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_17_i_i_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_i_i_cast/14 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_cast_i_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i_i/15 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_19_i_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="14"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_i_i/15 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_20_i_i_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="31" slack="0"/>
<pin id="381" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_i_i_cast/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp7_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="0" index="1" bw="31" slack="0"/>
<pin id="386" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/15 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp7_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="33" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/15 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="33" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="11"/>
<pin id="395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/15 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_24_i_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="11"/>
<pin id="400" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24_i_i/15 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mem_addr_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/15 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp8_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="31" slack="0"/>
<pin id="411" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/15 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp8_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="33" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp8_cast/15 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_26_i_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="33" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="11"/>
<pin id="420" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26_i_i/15 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mem_addr_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/15 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_18_i_i_to_int_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_18_i_i_to_int/40 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/40 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/40 "/>
</bind>
</comp>

<comp id="446" class="1004" name="notlhs_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/40 "/>
</bind>
</comp>

<comp id="452" class="1004" name="notrhs_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="23" slack="0"/>
<pin id="454" dir="0" index="1" bw="23" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/40 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/40 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/40 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_30_i_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="2"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_30_i_i/40 "/>
</bind>
</comp>

<comp id="478" class="1004" name="o_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="18"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/46 "/>
</bind>
</comp>

<comp id="483" class="1005" name="batch_size_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="batch_size_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="num_outputs_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_outputs_read "/>
</bind>
</comp>

<comp id="495" class="1005" name="num_inputs_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="11"/>
<pin id="497" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="num_inputs_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="cast_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="507" class="1005" name="cast1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_read_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_read_3_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="524" class="1005" name="p_read_4_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="12"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="528" class="1005" name="p_read_5_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="5"/>
<pin id="530" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp5_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="11"/>
<pin id="535" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="538" class="1005" name="bound_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="1"/>
<pin id="540" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="546" class="1005" name="indvar_flatten_next_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="551" class="1005" name="o_i_i_mid2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="31" slack="7"/>
<pin id="553" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="o_i_i_mid2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_9_i_i_cast_mid2_s_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="0"/>
<pin id="559" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_9_i_i_cast_mid2_s "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_13_i_i_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="11"/>
<pin id="565" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="tmp_13_i_i "/>
</bind>
</comp>

<comp id="568" class="1005" name="mem_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_9_i_i_cast_mid2_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i_cast_mid2_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_11_i_i_mid2_v_v_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i_i_mid2_v_v "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_11_i_i_mid2_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="7"/>
<pin id="587" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_11_i_i_mid2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="o_cast_i_i_mid2_cast_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_cast_i_i_mid2_cast "/>
</bind>
</comp>

<comp id="595" class="1005" name="output_element_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="2"/>
<pin id="597" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output_element "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_9_i_i_cast_mid2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="33" slack="1"/>
<pin id="602" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i_cast_mid2 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_17_i_i_cast_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="33" slack="1"/>
<pin id="607" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i_i_cast "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_19_i_i_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19_i_i "/>
</bind>
</comp>

<comp id="614" class="1005" name="i_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="31" slack="0"/>
<pin id="616" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="619" class="1005" name="mem_addr_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="mem_addr_2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="2"/>
<pin id="627" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="input_element_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_element "/>
</bind>
</comp>

<comp id="636" class="1005" name="weight_element_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_element "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_27_i_i_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i_i "/>
</bind>
</comp>

<comp id="646" class="1005" name="output_element_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_element_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_30_i_i_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30_i_i "/>
</bind>
</comp>

<comp id="656" class="1005" name="o_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="31" slack="1"/>
<pin id="658" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="90" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="160"><net_src comp="92" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="94" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="162"><net_src comp="96" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="206"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="196" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="231"><net_src comp="196" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="248" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="122" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="116" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="189" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="167" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="167" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="270" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="189" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="178" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="270" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="178" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="294" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="286" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="8" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="344" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="351" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="211" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="211" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="211" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="8" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="379" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="8" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="196" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="84" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="428" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="432" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="86" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="442" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="446" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="227" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="196" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="46" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="98" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="491"><net_src comp="104" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="498"><net_src comp="110" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="505"><net_src comp="248" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="510"><net_src comp="251" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="515"><net_src comp="122" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="521"><net_src comp="128" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="527"><net_src comp="134" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="140" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="536"><net_src comp="260" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="541"><net_src comp="254" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="549"><net_src comp="280" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="554"><net_src comp="286" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="560"><net_src comp="300" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="566"><net_src comp="308" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="571"><net_src comp="322" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="577"><net_src comp="328" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="583"><net_src comp="331" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="588"><net_src comp="339" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="593"><net_src comp="348" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="598"><net_src comp="153" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="603"><net_src comp="356" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="608"><net_src comp="360" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="613"><net_src comp="368" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="373" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="622"><net_src comp="402" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="628"><net_src comp="422" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="634"><net_src comp="153" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="639"><net_src comp="153" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="644"><net_src comp="223" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="649"><net_src comp="218" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="654"><net_src comp="470" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="659"><net_src comp="478" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="189" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {40 41 42 43 44 45 46 47 48 49 50 51 52 }
 - Input state : 
	Port: Loop_batch_loop_proc : batch_size | {1 }
	Port: Loop_batch_loop_proc : num_outputs | {1 }
	Port: Loop_batch_loop_proc : num_inputs | {1 }
	Port: Loop_batch_loop_proc : p_read | {4 }
	Port: Loop_batch_loop_proc : mem | {6 7 8 9 10 11 12 13 16 17 18 19 20 21 22 23 24 }
	Port: Loop_batch_loop_proc : p_read1 | {4 }
	Port: Loop_batch_loop_proc : p_read2 | {4 }
	Port: Loop_batch_loop_proc : p_read3 | {4 }
	Port: Loop_batch_loop_proc : p_read4 | {4 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
	State 5
		o_cast_i_i : 1
		tmp_12_i_i : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_79 : 2
		o_i_i_mid2 : 3
		b : 1
		tmp_9_i_i_cast_mid2_s : 3
		tmp_13_i_i : 4
		tmp : 5
		tmp_15_i_i : 6
		mem_addr : 7
	State 6
		tmp_11_i_i_mid2_v_v : 1
	State 7
	State 8
	State 9
		tmp_11_i_i_mid2 : 1
	State 10
	State 11
	State 12
		tmp_16_i_i : 1
	State 13
	State 14
		tmp_9_i_i_cast_mid2 : 1
		tmp_17_i_i_cast : 1
	State 15
		i_cast_i_i : 1
		tmp_19_i_i : 2
		i : 1
		StgValue_121 : 3
		tmp_20_i_i_cast : 1
		tmp7 : 2
		tmp7_cast : 3
		tmp6 : 4
		tmp_24_i_i : 5
		mem_addr_1 : 6
		tmp8 : 2
		tmp8_cast : 3
		tmp_26_i_i : 4
		mem_addr_2 : 5
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		empty_9 : 1
	State 39
		mem_addr_4 : 1
		mem_addr_3 : 1
	State 40
		tmp_1 : 1
		tmp_2 : 1
		notlhs : 2
		notrhs : 2
		tmp_3 : 3
		tmp_5 : 3
		tmp_30_i_i : 3
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_233          |    0    |   197   |    70   |
|          |          tmp5_fu_260         |    0    |   197   |    70   |
|          |  indvar_flatten_next_fu_280  |    0    |   197   |    70   |
|          |           b_fu_294           |    0    |    98   |    37   |
|          |          tmp_fu_312          |    0    |    0    |    64   |
|          |       tmp_15_i_i_fu_317      |    0    |    0    |    64   |
|    add   |    tmp_11_i_i_mid2_fu_339    |    0    |   197   |    70   |
|          |           i_fu_373           |    0    |    98   |    37   |
|          |          tmp7_fu_383         |    0    |   101   |    38   |
|          |          tmp6_fu_392         |    0    |    0    |    64   |
|          |       tmp_24_i_i_fu_397      |    0    |    0    |    64   |
|          |          tmp8_fu_408         |    0    |   101   |    38   |
|          |       tmp_26_i_i_fu_417      |    0    |   197   |    70   |
|          |           o_fu_478           |    0    |    98   |    37   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_254          |    4    |   166   |    49   |
|    mul   |          grp_fu_331          |    4    |   166   |    49   |
|          |          grp_fu_344          |    4    |   166   |    49   |
|          |          grp_fu_351          |    4    |   166   |    49   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_218          |    2    |   324   |   239   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_223          |    3    |   151   |   145   |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_227          |    0    |    66   |    72   |
|----------|------------------------------|---------|---------|---------|
|          |       o_i_i_mid2_fu_286      |    0    |    0    |    31   |
|  select  | tmp_9_i_i_cast_mid2_s_fu_300 |    0    |    0    |    31   |
|          |       tmp_30_i_i_fu_470      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_12_i_i_fu_270      |    0    |    0    |    16   |
|          |    exitcond_flatten_fu_275   |    0    |    0    |    32   |
|   icmp   |       tmp_19_i_i_fu_368      |    0    |    0    |    16   |
|          |         notlhs_fu_446        |    0    |    0    |    4    |
|          |         notrhs_fu_452        |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    or    |         tmp_3_fu_458         |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |         tmp_5_fu_464         |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |  batch_size_read_read_fu_98  |    0    |    0    |    0    |
|          | num_outputs_read_read_fu_104 |    0    |    0    |    0    |
|          |  num_inputs_read_read_fu_110 |    0    |    0    |    0    |
|          |     p_read_1_read_fu_116     |    0    |    0    |    0    |
|   read   |     p_read_2_read_fu_122     |    0    |    0    |    0    |
|          |     p_read_3_read_fu_128     |    0    |    0    |    0    |
|          |     p_read_4_read_fu_134     |    0    |    0    |    0    |
|          |     p_read_5_read_fu_140     |    0    |    0    |    0    |
|          |        grp_read_fu_153       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_146     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          cast_fu_248         |    0    |    0    |    0    |
|          |         cast1_fu_251         |    0    |    0    |    0    |
|          |       o_cast_i_i_fu_266      |    0    |    0    |    0    |
|   zext   |       tmp_13_i_i_fu_308      |    0    |    0    |    0    |
|          | tmp_9_i_i_cast_mid2_1_fu_328 |    0    |    0    |    0    |
|          |  o_cast_i_i_mid2_cast_fu_348 |    0    |    0    |    0    |
|          |       i_cast_i_i_fu_364      |    0    |    0    |    0    |
|          |    tmp_20_i_i_cast_fu_379    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   tmp_11_i_i_mid2_v_fu_336   |    0    |    0    |    0    |
|          |  tmp_9_i_i_cast_mid2_fu_356  |    0    |    0    |    0    |
|   sext   |    tmp_17_i_i_cast_fu_360    |    0    |    0    |    0    |
|          |       tmp7_cast_fu_388       |    0    |    0    |    0    |
|          |       tmp8_cast_fu_413       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_1_fu_432         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_2_fu_442         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    21   |   2686  |   1624  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        b_i_i_reg_174        |   31   |
|   batch_size_read_reg_483   |   32   |
|        bound_reg_538        |   64   |
|        cast1_reg_507        |   64   |
|         cast_reg_502        |   64   |
|        i_i_i_reg_207        |   31   |
|          i_reg_614          |   31   |
| indvar_flatten_next_reg_546 |   64   |
|    indvar_flatten_reg_163   |   64   |
|    input_element_reg_631    |   32   |
|      mem_addr_1_reg_619     |   32   |
|      mem_addr_2_reg_625     |   32   |
|       mem_addr_reg_568      |   32   |
|   num_inputs_read_reg_495   |   32   |
|   num_outputs_read_reg_488  |   32   |
| o_cast_i_i_mid2_cast_reg_590|   32   |
|      o_i_i_mid2_reg_551     |   31   |
|        o_i_i_reg_185        |   31   |
|          o_reg_656          |   31   |
|   output_element_1_reg_646  |   32   |
|    output_element_reg_595   |   32   |
|       p_read_2_reg_512      |   64   |
|       p_read_3_reg_518      |   64   |
|       p_read_4_reg_524      |    1   |
|       p_read_5_reg_528      |   64   |
|           reg_243           |   32   |
|         tmp5_reg_533        |   64   |
|   tmp_11_i_i_mid2_reg_585   |   64   |
| tmp_11_i_i_mid2_v_v_reg_580 |   32   |
|      tmp_13_i_i_reg_563     |   64   |
|   tmp_17_i_i_cast_reg_605   |   33   |
|      tmp_18_i_i_reg_196     |   32   |
|      tmp_19_i_i_reg_610     |    1   |
|      tmp_27_i_i_reg_641     |   32   |
|      tmp_30_i_i_reg_651     |   32   |
|tmp_9_i_i_cast_mid2_1_reg_574|   32   |
| tmp_9_i_i_cast_mid2_reg_600 |   33   |
|tmp_9_i_i_cast_mid2_s_reg_557|   31   |
|    weight_element_reg_636   |   32   |
+-----------------------------+--------+
|            Total            |  1533  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_146 |  p0  |   4  |   1  |    4   ||    9    |
| grp_writeresp_fu_146 |  p1  |   4  |  32  |   128  ||    17   |
| grp_writeresp_fu_146 |  p2  |   3  |  32  |   96   ||    13   |
|    grp_read_fu_153   |  p1  |   3  |  32  |   96   ||    13   |
|      grp_fu_254      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_254      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_331      |  p1  |   2  |  31  |   62   ||    9    |
|      grp_fu_351      |  p1  |   2  |  31  |   62   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   576  ||   4.51  ||    88   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |  2686  |  1624  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   88   |
|  Register |    -   |    -   |  1533  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |    4   |  4219  |  1712  |
+-----------+--------+--------+--------+--------+
