<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: TP_Actionneur/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_acdc5646ab76ff805fc9533ee37267c8.html">TP_Actionneur</a></li><li class="navelem"><a class="el" href="dir_9d613ef6b237bc423428f19c8d2ae9ad.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_51160d3d92f8b9f00407d5b00509b989.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_2553cce30c4c31bfbf91533634913688.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32g4xx_ll_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32g4xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef STM32G4xx_LL_RCC_H</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define STM32G4xx_LL_RCC_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32g4xx_8h.html">stm32g4xx.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Defines used to perform offsets*/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define RCC_OFFSET_CCIPR        0U</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define RCC_OFFSET_CCIPR2       0x14U</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;{</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  uint32_t SYSCLK_Frequency;        </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  uint32_t HCLK_Frequency;          </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  uint32_t PCLK1_Frequency;         </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  uint32_t PCLK2_Frequency;         </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__OSC__VALUES.html#gaeafcff4f57440c60e64812dddd13e7cb">  112</a></span>&#160;<span class="preprocessor">#define HSE_VALUE    8000000U   </span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__OSC__VALUES.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  116</a></span>&#160;<span class="preprocessor">#define HSI_VALUE    16000000U  </span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__OSC__VALUES.html#ga7bbb9d19e5189a6ccd0fb6fa6177d20d">  120</a></span>&#160;<span class="preprocessor">#define LSE_VALUE    32768U     </span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__OSC__VALUES.html#ga4872023e65449c0506aac3ea6bec99e9">  124</a></span>&#160;<span class="preprocessor">#define LSI_VALUE    32000U     </span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#if !defined  (HSI48_VALUE)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__OSC__VALUES.html#ga47f01e5e3f2edfa94bf74c08835f3875">  128</a></span>&#160;<span class="preprocessor">#define HSI48_VALUE  48000000U  </span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI48_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#if !defined  (EXTERNAL_CLOCK_VALUE)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__OSC__VALUES.html#ga8c47c935e91e70569098b41718558648">  132</a></span>&#160;<span class="preprocessor">#define EXTERNAL_CLOCK_VALUE    48000U     </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__CLEAR__FLAG.html#gaf62645b7305c4b7c0e8f43836f927075">  143</a></span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     </span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga8af492f3a88a6040195384e0c27ed639">  144</a></span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     </span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga75eb5e9822dc2314edc5ef65e1f2703c">  145</a></span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     </span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga0bec8ce78d0f5b202159e02fa3f4fed1">  146</a></span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     </span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga3e635b8d0cf062853c318b53498426a1">  147</a></span>&#160;<span class="preprocessor">#define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     </span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__CLEAR__FLAG.html#gaaa5f6575a9b03cf3b5f066a1ebd7d9ef">  148</a></span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   </span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__CLEAR__FLAG.html#ga997b201d2784eb88c9e40deef1468192">  149</a></span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     </span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__CLEAR__FLAG.html#gaa33806a206ee9d6e25075513935f3022">  150</a></span>&#160;<span class="preprocessor">#define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        </span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga28562581c28d62b1b9aa00f84e8ce097">  159</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     </span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga0980ee198a5c628ad28f4c00b9fc3c67">  160</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     </span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga5355a729e1c5c17e29aca9cfef0369c6">  161</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     </span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#gae5506993538e2e59f3d87fb35858d2f5">  162</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     </span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#gaf897c749ec55407676df557b17c3648e">  163</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     </span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#gaf5a397505e05758bf324fd933a87da88">  164</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   </span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#gac1733253879dff0f33c94f2ea0792a9b">  165</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     </span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga976cca6ac0e4558ff84ba30001b573f8">  166</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        </span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga15b98b8d5c857b7cb86d4a125a3a477b">  167</a></span>&#160;<span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   </span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga2af1b23f4b08cf9ca8abf2c630d64bb4">  168</a></span>&#160;<span class="preprocessor">#define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    </span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#gad01b9f469d3985f6b7d3d90efbff524c">  169</a></span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    </span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga76f16aff84b6188c0178344abd21c51e">  170</a></span>&#160;<span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    </span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga442850372b77921e8d5988a99f100c90">  171</a></span>&#160;<span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   </span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga7c46eaa5dd3d707822fa4217be4e5da9">  172</a></span>&#160;<span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   </span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__GET__FLAG.html#ga6261a207b97f22b4a8beafc37d5f2a4a">  173</a></span>&#160;<span class="preprocessor">#define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    </span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__IT.html#ga40e9b293bb6d780c259d807c4e2af176">  182</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      </span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__IT.html#ga2ddd6f94dbdc668e9bfd8213b008d0f0">  183</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      </span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__IT.html#ga7ee99db7606e2e4b15aea74ccefae6ee">  184</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      </span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__IT.html#ga96fc00ae8335a0557ff19398ddb31879">  185</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      </span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__IT.html#ga6dd5ff2b195264ed331113d3489e83df">  186</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      </span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__IT.html#ga0f9334d6223801a08528b7a42332ae71">  187</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    </span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__IT.html#ga953a1adb8aa2b1b97406254c550f942a">  188</a></span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      </span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LSEDRIVE.html#ga899d3b948284672b8253b9963538584d">  196</a></span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                0x00000000U             </span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LSEDRIVE.html#gac0273a3571c9c7475ebd97e332a193f6">  197</a></span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       </span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LSEDRIVE.html#ga404fe7bab9c93e3547237f39c27c29f7">  198</a></span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       </span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LSEDRIVE.html#ga6cfd0ec70ed5626e428da0d2ed793e5c">  199</a></span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         </span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LSCO__CLKSOURCE.html#ga0c9ef30624c3e6de16d656cd8c6b19d1">  207</a></span>&#160;<span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 </span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LSCO__CLKSOURCE.html#gad8a88632051b8aa3c8c49c38b8c7a3f2">  208</a></span>&#160;<span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            </span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYS__CLKSOURCE.html#ga4340558f32a9cd1b5ad4953eef90bf65">  216</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYS__CLKSOURCE.html#ga311d41bc162d539bd38d745deb878a05">  217</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYS__CLKSOURCE.html#ga9afc95ef42b49164b87663a89312e7ac">  218</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYS__CLKSOURCE__STATUS.html#ga24710bf1b28cd90bb382687e108f8ed3">  226</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYS__CLKSOURCE__STATUS.html#gad11a38a680049fd44e212124ca69ead7">  227</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYS__CLKSOURCE__STATUS.html#ga0ce61c433f9dd47b049cde5c48affde8">  228</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga2822f1b5e4e5823a07b727df599d6209">  236</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#gac4881c3e70771c5f1d7ab767c2387269">  237</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga55bf4a1e422f90d58563fdf6ca9d9080">  238</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#gae3c29ccf5abd8504a88b1ce9134295ca">  239</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#gaaa1397c2d0f4e72529f16e10d11c8a75">  240</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga585ffbb05508b5740364d60e78e3b224">  241</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga70d7c2bf339a001963e93d062c949bac">  242</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga1c7c7959a1f7847c7827c65bfcad188f">  243</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SYSCLK__DIV.html#ga9f84bdbc7b8f511e6aaff490ac07e713">  244</a></span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB1__DIV.html#ga6b5b7c3a43aeda8f90ceb733343cd450">  252</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB1__DIV.html#gad8a57a2f6f86b6c7397d9ac166c16126">  253</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB1__DIV.html#ga1169e7d89bd094be53bf94b977f37e16">  254</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB1__DIV.html#ga299a18aba20c83e0033b8799a2dec357">  255</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB1__DIV.html#ga03796dedb27006a296938b3023b58b72">  256</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB2__DIV.html#ga7943edb9406cc5267c782e1d8e87dfbb">  264</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB2__DIV.html#ga3270a1aab160f79c6e0657583a89c7cf">  265</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB2__DIV.html#gae0deb2648c11fde50a6eec21a30a9da2">  266</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB2__DIV.html#ga1f03b4b4266803f12f764f7c7ee0e3e4">  267</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__APB2__DIV.html#ga499303a545fd5e63d349ab83a126b2ba">  268</a></span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1SOURCE.html#gac6d27a5044eeff50dfc855a5b2c3c635">  276</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            </span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1SOURCE.html#gabb5d5d588294f802c487ad623fade53b">  277</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      </span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1SOURCE.html#ga8550bb95b1ec23ba2d9f0812dafb4a81">  278</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) </span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1SOURCE.html#ga1817b6d43b59f4748197a282155ab748">  279</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      </span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1SOURCE.html#gab309a28b7b2e43e73d42be0252e14f21">  280</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  </span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1SOURCE.html#ga8e863bb229ec4edbdb885ab92652b3e3">  281</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  </span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1SOURCE.html#ga766a5226b5f104807979e97bac7cf562">  282</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) </span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1SOURCE.html#ga8a2d9ac182e61c34ca9f4cb8689badd2">  283</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      </span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1__DIV.html#ga86260616d43262526712774c1296e4fc">  291</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       </span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1__DIV.html#gaa622c2788270f0797d7909fb67417e6f">  292</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       </span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1__DIV.html#gad4955433175aa1a1c3dd2560fcfa04e9">  293</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       </span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1__DIV.html#ga27e0ffb2d158d6a77089afe4746556c9">  294</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       </span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__MCO1__DIV.html#gaa4c4c6db14a37c490b4aa94b3ebbc928">  295</a></span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      </span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 </span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 </span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga4fe86c09929bf094c240503201250643">  314</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga66798a0cd20ee22d2250c2feec550cde">  315</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_0) </span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga276c5d0672eb55f392e6914251103947">  316</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_1) </span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#gaf760f039a46bf49ea7c38cc9e95c1cd2">  317</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)   </span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga291413ae464230071eb9dd95aca54f4a">  318</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga7eed7101518f6d0434c8860412aad1b9">  319</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_0) </span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga3be8325622fa78a093a8689aa68af787">  320</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_1) </span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga7785b8b34046a66f7547978d9de4ae6b">  321</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)   </span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#gaa3ba83ec084a7b2da4c7a39074f5aa5c">  322</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga3ea835fe2ed4475b83c1799bf950ffda">  323</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL_0) </span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#ga352552875e77d3330e3d810793c3eecd">  324</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL_1) </span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx__CLKSOURCE.html#gab61dcbcbc96838ad5eac54499534c34e">  325</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL)   </span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL_0)  </span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL_1)  </span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL)    </span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL_0)  </span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL_1)  </span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL)    </span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPUART1__CLKSOURCE.html#gac7294b402d602c665ceb12f2f65f2483">  352</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     </span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPUART1__CLKSOURCE.html#gabbc3f69ae413e1f3cd98dbf7cc1022e9">  353</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          </span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPUART1__CLKSOURCE.html#ga13365e31cbed9cd0aeff881e798b91be">  354</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          </span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPUART1__CLKSOURCE.html#ga43955e13ed54563d534e531d36c24db8">  355</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            </span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#gaebb3f6d8c0ea369bb17ac9fa98e84688">  363</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U))                                                      </span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#gad5ae19abef47789b7f886bbdfd571fc7">  364</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL_0 &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))     </span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#ga83165a23f1391489a50e3ca8f84a15ee">  365</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL_1 &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))     </span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#gaa012987331cebc15d45525cb992d300a">  366</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U))                                                      </span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#ga099101d8101e141bd70540f8a336234a">  367</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL_0 &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))     </span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#gaa7166bb4312462a2328cce12b4aa5f99">  368</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL_1 &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))     </span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#gab04d84ceeddb472ce90912520c37b141">  369</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U))                                                      </span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#ga98e9e50df7787f577f9aa7f024734019">  370</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL_0 &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))     </span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2Cx__CLKSOURCE.html#gad1e3bd98756229b5ead59109698ed1cf">  371</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL_1 &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))     </span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_I2C4SEL)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | (RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U))                                                    </span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | (RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL_0 &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | (RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL_1 &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_I2C4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPTIM1__CLKSOURCE.html#ga3092db8be696297c68aa6a8d19c4d06d">  384</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      0x00000000U                                            </span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPTIM1__CLKSOURCE.html#gaf5e1584d7936a1c6baed7858a0ba119d">  385</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0                                  </span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPTIM1__CLKSOURCE.html#gae54303cbedfd73fe83c6f72c4a5ce27d">  386</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1                                  </span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPTIM1__CLKSOURCE.html#ga7c3ced535541f80d641577ceb79eec53">  387</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL                                    </span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SAI1__CLKSOURCE.html#ga4e7f90409a78845f526a4d67fe5d9ced">  395</a></span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_SYSCLK       0x00000000U                                           </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SAI1__CLKSOURCE.html#ga663591967a3710c1ff56f8d3d3d86fcf">  396</a></span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0                                   </span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SAI1__CLKSOURCE.html#gae0504a7d07a1f2a4011853532faf548a">  397</a></span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL_1                                   </span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SAI1__CLKSOURCE.html#ga38d5f7aec83cf8ad0dc7ca847458e7c7">  398</a></span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_HSI          (RCC_CCIPR_SAI1SEL_0 | RCC_CCIPR_SAI1SEL_1)           </span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2S__CLKSOURCE.html#ga08173bc0d173fc5b6c66f5455785b7f8">  406</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_SYSCLK       0x00000000U                                          </span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2S__CLKSOURCE.html#gab9097da0ef4c1503e8379c55a2c61594">  407</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_PLL          RCC_CCIPR_I2S23SEL_0                                 </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2S__CLKSOURCE.html#gadcdba2c1cfe379e2f293e4c02ff0e06d">  408</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_PIN          RCC_CCIPR_I2S23SEL_1                                 </span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2S__CLKSOURCE.html#ga5041b0a62b6756ff24c4337807b02715">  409</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_HSI          (RCC_CCIPR_I2S23SEL_0 | RCC_CCIPR_I2S23SEL_1)        </span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#if defined(FDCAN1)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_HSE        0x00000000U             </span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_PLL        RCC_CCIPR_FDCANSEL_0    </span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_PCLK1      RCC_CCIPR_FDCANSEL_1    </span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__RNG__CLKSOURCE.html#gac70000dea429cd40b0303d0ee880bdec">  429</a></span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_HSI48        0x00000000U             </span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__RNG__CLKSOURCE.html#gaf710716936f5198993f89396e0c471f6">  430</a></span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    </span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USB__CLKSOURCE.html#ga33c7f3c683c91ec72de82ea39551a98b">  438</a></span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_HSI48        0x00000000U             </span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USB__CLKSOURCE.html#gae25eb33372dd9f834d460a6601e48f3e">  439</a></span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    </span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__ADC__CLKSOURCE.html#ga4560e972d30fe1dc2ed644a08e034ae5">  447</a></span>&#160;<span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE_NONE        ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U))                                                       </span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__ADC__CLKSOURCE.html#gafa929622b61e69f650be0f52b6ee53aa">  448</a></span>&#160;<span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE_PLL         ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC12SEL_0 &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))    </span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__ADC__CLKSOURCE.html#gae1b33c3d55a46d7b9d720609ef16c2ac">  449</a></span>&#160;<span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE_SYSCLK      ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC12SEL_1 &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))    </span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADC345SEL)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define LL_RCC_ADC345_CLKSOURCE_NONE       ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC345SEL_Pos &lt;&lt; 16U))                                                      </span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define LL_RCC_ADC345_CLKSOURCE_PLL        ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC345SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC345SEL_0 &gt;&gt; RCC_CCIPR_ADC345SEL_Pos)) </span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define LL_RCC_ADC345_CLKSOURCE_SYSCLK     ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC345SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC345SEL_1 &gt;&gt; RCC_CCIPR_ADC345SEL_Pos)) </span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_ADC345SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__QUADSPI.html#ga9b4efad2b293a303a5d97e811f6477d3">  462</a></span>&#160;<span class="preprocessor">#define LL_RCC_QUADSPI_CLKSOURCE_SYSCLK    0x00000000U              </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__QUADSPI.html#gab379404617e4368437f1f1ab2d6cfcaa">  463</a></span>&#160;<span class="preprocessor">#define LL_RCC_QUADSPI_CLKSOURCE_HSI       RCC_CCIPR2_QSPISEL_0     </span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__QUADSPI.html#ga4ccc6fb42056a1dbf578f8d88d303b79">  464</a></span>&#160;<span class="preprocessor">#define LL_RCC_QUADSPI_CLKSOURCE_PLL       RCC_CCIPR2_QSPISEL_1     </span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx.html#ga5c96124e7cbc14a822f6cb241063fdad">  473</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL </span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx.html#ga57e5ecf906c6ade45dffef3eb0ca550a">  474</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL </span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USARTx.html#ga743be1657cf37c84cff8d44b5f64c4db">  475</a></span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL </span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL </span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL </span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPUART1.html#gafb52e064b43191d283c24c9d366bae9a">  496</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL </span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2C1.html#ga72df97420055d5d5546bc52061598174">  504</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE              ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL &gt;&gt; RCC_CCIPR_I2C1SEL_Pos)) </span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2C1.html#ga5816937d2fa5ac094dd9709bf85d967d">  505</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE              ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL &gt;&gt; RCC_CCIPR_I2C2SEL_Pos)) </span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2C1.html#gae9b2875c594ceb2f58fd3490ba311707">  506</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE              ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL &gt;&gt; RCC_CCIPR_I2C3SEL_Pos)) </span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_I2C4SEL)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE              ((RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | (RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_I2C4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__LPTIM1.html#gadc8039feccb66b96dfc6f3d0b565d1aa">  517</a></span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL </span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__SAI1.html#ga8a282a66e82a7061300c17059092a3b3">  525</a></span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__I2S.html#gabc892b89c354c34c3430b404133c6eee">  533</a></span>&#160;<span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE              RCC_CCIPR_I2S23SEL </span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#if defined(FDCAN1)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE             RCC_CCIPR_FDCANSEL </span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__RNG.html#gae0563c6368dc43e41277245997560305">  552</a></span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL </span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__USB.html#ga25d005ab85fc2bacd3809c2b7088666d">  560</a></span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__ADC.html#ga45d6fb9f7572ced4413683d7b9c2e330">  568</a></span>&#160;<span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE             ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC12SEL &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))    </span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADC345SEL_Pos)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define LL_RCC_ADC345_CLKSOURCE            ((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC345SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC345SEL &gt;&gt; RCC_CCIPR_ADC345SEL_Pos)) </span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_ADC345SEL_Pos */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__QUADSPI.html#ga6eeb8b676e03f6b61d65c900f599719a">  579</a></span>&#160;<span class="preprocessor">#define LL_RCC_QUADSPI_CLKSOURCE           RCC_CCIPR2_QSPISEL    </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__RTC__CLKSOURCE.html#ga5231fb190792c1c832cb7ad07ab8a7da">  587</a></span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   </span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__RTC__CLKSOURCE.html#ga4e641ca38144e8364554ce6a6aa5b4cf">  588</a></span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__RTC__CLKSOURCE.html#gad8f4b2bff521954b051e908a6cf7d0d6">  589</a></span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__RTC__CLKSOURCE.html#ga92c414fab818fd02c1113d328c5fab4e">  590</a></span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         </span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLSOURCE.html#ga90a71ed6ed4b44a5b6ad271fd8b6c570">  599</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_NONE              0x00000000U             </span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLSOURCE.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">  600</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  </span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLSOURCE.html#ga1016d09eeee6f436b77fc117a9c67ffb">  601</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gabebea61bf9311026af93837f6b4edc2b">  609</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_1                  0x00000000U                                                                           </span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">  610</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_2                  RCC_PLLCFGR_PLLM_0                                                                    </span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#ga84c779907aef2a45b744187bfaa5a7ac">  611</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_3                  RCC_PLLCFGR_PLLM_1                                                                    </span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#ga0c370c08ce98f8025cc122d3453ba72e">  612</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                                             </span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">  613</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_5                  RCC_PLLCFGR_PLLM_2                                                                    </span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">  614</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)                                             </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gaf7d3200118b71984e365f868a9ecf4fe">  615</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)                                             </span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gacc20d37373e295e42048a50f71f5d337">  616</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                        </span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gaa13233eefc6d1f17cc8e7c9093362026">  617</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_9                  RCC_PLLCFGR_PLLM_3                                                                    </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#ga94c363b53c77ffec11cab0dfe3b4d163">  618</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)                                             </span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#ga1499bff2e796ed9791f2a1882d6edde7">  619</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)                                             </span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gaf714b0704e3a58639f7a22adcca0255d">  620</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                        </span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#ga8acbd833732976d12555631478208ec4">  621</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)                                             </span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gaeec81f5619ee987139148bed80eee61a">  622</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)                        </span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#gab48bc188d9a40159a287bc14d05c5dc9">  623</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)                        </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLM__DIV.html#ga0d0c0f311ad441943661a8cf2f354a24">  624</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)   </span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLR__DIV.html#gac27e19980121da34c0eedd414bd22124">  632</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_2                  0x00000000U            </span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLR__DIV.html#gaff60dae6a7b530aa26b8712d22f002f5">  633</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   </span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLR__DIV.html#ga58c29e7d62eeb6c59a42771b5ee921f4">  634</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   </span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLR__DIV.html#ga9d01c19cdf626ae6055fada37a65d079">  635</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     </span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga3edf8c5068934ce4c6e0dba896ba08d3">  643</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                              </span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga5aa963724bf2bf600b0bbcf84234af21">  644</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga56b3badb5b903f446602242beec4719e">  645</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                              </span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gaa8fe0b27fb5ab96469437702b3dbf361">  646</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga46c4368f091fad0c985a572a090f2248">  647</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga756034d29371e52379a88565b84e7391">  648</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga334f469572145faafd7f209bdcb95127">  649</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                              </span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga89b9dd1778b4a1c69ac204a9ca3a52b2">  650</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga8adc785b325a8d9ace5806b0af73240c">  651</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga9e40ede643bedc75c2d0ec4cd699d575">  652</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gab5c8f949e49e6d0c26a31d22e575e81b">  653</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)                        </span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga4dc355ebaea666e9c88197d749aa1763">  654</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gacd556a5a065fc9750c59acd3cd1b7dbf">  655</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gaf9dcbe3e9baadd67c651bf74a18b9629">  656</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gac7916a4363fcf740781c9f20d0033a4a">  657</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                              </span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga2f87bf6c3c509434b412a841f09142fc">  658</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga9936cac6a0beac587c928deb58053617">  659</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gabffbca59cef0f982296001ec00d6592e">  660</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gabd528c007e7a9b4803b7e1fab13b5a7d">  661</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)                        </span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga5301fed4a08424e8589a54a95db3cd29">  662</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gaca0519b243160cd3f364112aea262de2">  663</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga2b1864ab87b3128548191d845b5f3ded">  664</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga4f669eced056a53ad18283ec3660da10">  665</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)                        </span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga5dc9c10b862e0e6bf5a1a7732abf1d36">  666</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga36dc00779f2c1290bb46925b165d5a5a">  667</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gab8e5921f9c0dee5e5ca60ad66e299ce7">  668</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gaccc3b67761a26d889b5e8648a8f1aaca">  669</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)  </span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga08224042cb020fbe18004ea898fdc061">  670</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#gaf4e8ebaf6c1fed2ec606204115915425">  671</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1) </span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLP__DIV.html#ga1aa1846ce0b2537e766ffbdc44ce73a5">  672</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLQ__DIV.html#gaf38bd2100e9509177cd2547beaae71a8">  680</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_2                  0x00000000U             </span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLQ__DIV.html#ga02e6914db7c67fc460a128c564248b37">  681</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLQ__DIV.html#ga16712e41719abb2e1dd05b5e1c61351d">  682</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    </span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__RCC__LL__EC__PLLQ__DIV.html#gaab501e88c2532da4b353cbcacb6e3f35">  683</a></span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      </span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__RCC__LL__EM__WRITE__READ.html#gaa75e228b3f74b4da38f930d3a9fb23d8">  707</a></span>&#160;<span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, __VALUE__)</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__RCC__LL__EM__WRITE__READ.html#gad6ed2d949e3add7bf8dd292f2194d80e">  714</a></span>&#160;<span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__RCC__LL__EM__CALC__FREQ.html#gaece6f01c8d2eb19007c7c206421b41f1">  753</a></span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">                   ((((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__RCC__LL__EM__CALC__FREQ.html#gac79745c8240aa1116b0ef05c828b7bed">  813</a></span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">                   ((__PLLP__) &gt;&gt; RCC_PLLCFGR_PLLPDIV_Pos))</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160; </div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__RCC__LL__EM__CALC__FREQ.html#gacdeec592d0ce229c48871deedf5b5a95">  846</a></span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">                   ((((__PLLQ__) &gt;&gt; RCC_PLLCFGR_PLLQ_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__RCC__LL__EM__CALC__FREQ.html#ga49278d42cf8bff0cb67906156cddd42c">  864</a></span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; (AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos] &amp; 0x1FU))</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__RCC__LL__EM__CALC__FREQ.html#gae2ec8161a253e802118432ec9ca5422c">  877</a></span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; (APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos] &amp; 0x1FU))</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160; </div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__RCC__LL__EM__CALC__FREQ.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5">  890</a></span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; (APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos] &amp; 0x1FU))</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776">  914</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;{</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;}</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf">  924</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;{</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;}</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160; </div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77">  934</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;{</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc">  944</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;{</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;}</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078">  954</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;{</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;}</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e">  964</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;{</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;}</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160; </div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga69fc96a7bd05f2d221c8c57ade09cde5">  983</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga69fc96a7bd05f2d221c8c57ade09cde5">LL_RCC_HSI_EnableInStopMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;{</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;}</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160; </div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga38d4fd158c616677a19398a9ace73706">  993</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga38d4fd158c616677a19398a9ace73706">LL_RCC_HSI_DisableInStopMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;{</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;}</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160; </div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6"> 1003</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;{</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;}</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160; </div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46"> 1013</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;{</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;}</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; </div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f"> 1023</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;{</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;}</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160; </div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1"> 1035</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;{</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;ICSCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>) &gt;&gt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>);</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;}</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160; </div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d"> 1049</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a>(uint32_t Value)</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;{</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  MODIFY_REG(RCC-&gt;ICSCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, Value &lt;&lt; RCC_ICSCR_HSITRIM_Pos);</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;}</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160; </div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e"> 1059</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;{</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;ICSCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>) &gt;&gt; RCC_ICSCR_HSITRIM_Pos);</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;}</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160; </div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI48.html#gae500243e0a9ac7fe177b6c72d03ee84f"> 1077</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI48.html#gae500243e0a9ac7fe177b6c72d03ee84f">LL_RCC_HSI48_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;{</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  SET_BIT(RCC-&gt;CRRCR, RCC_CRRCR_HSI48ON);</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;}</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160; </div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI48.html#gad134aeb01e6a2f522027eee74861fee2"> 1087</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__HSI48.html#gad134aeb01e6a2f522027eee74861fee2">LL_RCC_HSI48_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;{</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  CLEAR_BIT(RCC-&gt;CRRCR, RCC_CRRCR_HSI48ON);</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;}</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160; </div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI48.html#gad4fe802f294ffda3cc71d997f77b4e85"> 1097</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI48.html#gad4fe802f294ffda3cc71d997f77b4e85">LL_RCC_HSI48_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;{</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CRRCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;}</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160; </div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__HSI48.html#gacdadc0acb74e9fe44000b0b9ffe89d25"> 1107</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__HSI48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">LL_RCC_HSI48_GetCalibration</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;{</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CRRCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a>) &gt;&gt; RCC_CRRCR_HSI48CAL_Pos);</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;}</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160; </div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a"> 1125</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;{</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;}</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160; </div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432"> 1135</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;{</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;}</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160; </div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890"> 1145</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;{</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;}</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160; </div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844"> 1155</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;{</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;}</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160; </div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gaf7fa11426f1ecc40dfbe1b2b7b253876"> 1171</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">LL_RCC_LSE_SetDriveCapability</a>(uint32_t LSEDrive)</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;{</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, LSEDrive);</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;}</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160; </div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga88c81420b7f4d8f799aeee46785511df"> 1185</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSE.html#ga88c81420b7f4d8f799aeee46785511df">LL_RCC_LSE_GetDriveCapability</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;{</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEDRV));</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;}</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160; </div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gaf9fd67e99fb33e348169a8a79862e9ef"> 1195</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#gaf9fd67e99fb33e348169a8a79862e9ef">LL_RCC_LSE_EnableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;{</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSECSSON);</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;}</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160; </div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#ga7a021c25347c18d772f9d2643897578b"> 1207</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSE.html#ga7a021c25347c18d772f9d2643897578b">LL_RCC_LSE_DisableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;{</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSECSSON);</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;}</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160; </div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1"> 1217</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;{</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;}</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160; </div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSE.html#gaffd858ce9856a68d2d893cf75f37745f"> 1227</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSE.html#gaffd858ce9856a68d2d893cf75f37745f">LL_RCC_LSE_IsCSSDetected</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;{</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;}</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160; </div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35"> 1245</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;{</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION);</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160; </div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b"> 1255</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;{</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSION);</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;}</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160; </div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2"> 1265</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;{</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;}</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160; </div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSCO.html#ga2f1577e2f8d09be3181b65e0c05b9beb"> 1283</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSCO.html#ga2f1577e2f8d09be3181b65e0c05b9beb">LL_RCC_LSCO_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;{</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSCOEN);</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;}</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160; </div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSCO.html#ga0c03ff9010071adf2196caa5b55e9d7b"> 1293</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSCO.html#ga0c03ff9010071adf2196caa5b55e9d7b">LL_RCC_LSCO_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;{</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSCOEN);</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;}</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160; </div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSCO.html#ga4a5c131f74a18545e4cd993ac5ec2a37"> 1306</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__LSCO.html#ga4a5c131f74a18545e4cd993ac5ec2a37">LL_RCC_LSCO_SetSource</a>(uint32_t Source)</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;{</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSCOSEL, Source);</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;}</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160; </div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__LSCO.html#ga9012b6d17ca8d8993dd543c55bc3517a"> 1318</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__LSCO.html#ga9012b6d17ca8d8993dd543c55bc3517a">LL_RCC_LSCO_GetSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;{</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_LSCOSEL));</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;}</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160; </div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e"> 1340</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a>(uint32_t Source)</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;{</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;}</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; </div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa"> 1353</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;{</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;}</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160; </div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4"> 1373</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;{</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;}</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160; </div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285"> 1389</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;{</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;}</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160; </div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4"> 1405</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;{</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;}</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160; </div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b"> 1424</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;{</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;}</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160; </div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1"> 1439</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;{</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;}</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160; </div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3"> 1454</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;{</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;}</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160; </div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__MCO.html#ga531fbb087ed71e95a1c47c848fad6638"> 1490</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__MCO.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a>(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;{</div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;}</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160; </div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga288672391403904722b1f3dd2110aa02"> 1521</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga288672391403904722b1f3dd2110aa02">LL_RCC_SetUSARTClockSource</a>(uint32_t USARTxSource)</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;{</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, (USARTxSource &gt;&gt; 16U), (USARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;}</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160; </div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#if defined(UART4)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUARTClockSource(uint32_t UARTxSource)</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;{</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, (UARTxSource &gt;&gt; 16U), (UARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;}</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0908786ed2341af7205871be632d2f7"> 1559</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0908786ed2341af7205871be632d2f7">LL_RCC_SetLPUARTClockSource</a>(uint32_t LPUARTxSource)</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;{</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;}</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6fd46129fa862aeadf9d63a4c5af5804"> 1584</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6fd46129fa862aeadf9d63a4c5af5804">LL_RCC_SetI2CClockSource</a>(uint32_t I2CxSource)</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;{</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *reg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource &gt;&gt; 24U));</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  MODIFY_REG(*reg, 3UL &lt;&lt; ((I2CxSource &amp; 0x001F0000U) &gt;&gt; 16U), ((I2CxSource &amp; 0x000000FFU) &lt;&lt; ((I2CxSource &amp; 0x001F0000U) &gt;&gt; 16U)));</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;}</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160; </div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29"> 1600</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a>(uint32_t LPTIMxSource)</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;{</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;}</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160; </div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga40076a8498dfb238311e64e035ebf352"> 1617</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a>(uint32_t SAIxSource)</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;{</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160; </div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gac7361e7d803625b5b5730d2fb62f1142"> 1632</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gac7361e7d803625b5b5730d2fb62f1142">LL_RCC_SetI2SClockSource</a>(uint32_t I2SxSource)</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;{</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_I2S23SEL, I2SxSource);</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;}</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160; </div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#if defined(FDCAN1)</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;{</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_FDCANSEL, FDCANxSource);</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;}</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160; </div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga84816623364baa5eedd967cc8a34cd97"> 1661</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a>(uint32_t RNGxSource)</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;{</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource);</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;}</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160; </div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f"> 1674</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a>(uint32_t USBxSource)</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;{</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;}</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160; </div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605"> 1694</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a>(uint32_t ADCxSource)</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;{</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR, 3U &lt;&lt; ((ADCxSource &amp; 0x001F0000U) &gt;&gt; 16U), ((ADCxSource &amp; 0x000000FFU) &lt;&lt; ((ADCxSource &amp; 0x001F0000U) &gt;&gt; 16U)));</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;}</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160; </div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#if defined(QUADSPI)</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetQUADSPIClockSource(uint32_t Source)</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;{</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  MODIFY_REG(RCC-&gt;CCIPR2, RCC_CCIPR2_QSPISEL, Source);</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;}</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160; </div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b"> 1736</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">LL_RCC_GetUSARTClockSource</a>(uint32_t USARTx)</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;{</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, USARTx) | (USARTx &lt;&lt; 16U));</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;}</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160; </div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#if defined(UART4)</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;{</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, UARTx) | (UARTx &lt;&lt; 16U));</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160; </div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0f41525892cbb58c7df0eaafd5596f7"> 1777</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0f41525892cbb58c7df0eaafd5596f7">LL_RCC_GetLPUARTClockSource</a>(uint32_t LPUARTx)</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;{</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, LPUARTx));</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;}</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160; </div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gad758b03a0bc66710b19b02b2337024ec"> 1808</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gad758b03a0bc66710b19b02b2337024ec">LL_RCC_GetI2CClockSource</a>(uint32_t I2Cx)</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;{</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t *reg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2Cx &gt;&gt; 24U));</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keywordflow">return</span> (uint32_t)((READ_BIT(*reg, 3UL &lt;&lt; ((I2Cx &amp; 0x001F0000U) &gt;&gt; 16U)) &gt;&gt; ((I2Cx &amp; 0x001F0000U) &gt;&gt; 16U)) | (I2Cx &amp; 0xFFFF0000U));</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;}</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160; </div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc8d8c7f8d3660828000b0bbef9dacef"> 1825</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a>(uint32_t LPTIMx)</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;{</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, LPTIMx));</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;}</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160; </div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga885fc4f302fc2c94d362c6f430c1f409"> 1845</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a>(uint32_t SAIx)</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;{</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, SAIx));</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;}</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160; </div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga21a95ac87202467d9210b0cbdb3b1e96"> 1861</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a>(uint32_t I2Sx)</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;{</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, I2Sx));</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;}</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160; </div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#if defined(FDCAN1)</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;{</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, FDCANx));</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;}</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160; </div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d996455f1d3262334a768759c21dcb9"> 1893</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a>(uint32_t RNGx)</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;{</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, RNGx));</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;}</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160; </div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76"> 1907</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a>(uint32_t USBx)</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;{</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR, USBx));</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;}</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160; </div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d"> 1928</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a>(uint32_t ADCx)</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;{</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <span class="keywordflow">return</span> (uint32_t)((READ_BIT(RCC-&gt;CCIPR, 3UL &lt;&lt; ((ADCx &amp; 0x001F0000U) &gt;&gt; 16U)) &gt;&gt; ((ADCx &amp; 0x001F0000U) &gt;&gt; 16U)) | (ADCx &amp; 0xFFFF0000U));</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;}</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160; </div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#if defined(QUADSPI)</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetQUADSPIClockSource(uint32_t QUADSPIx)</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;{</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CCIPR2, QUADSPIx));</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;}</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b"> 1970</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a>(uint32_t Source)</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;{</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, Source);</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;}</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160; </div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6"> 1984</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;{</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL));</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;}</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160; </div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789"> 1994</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;{</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN);</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;}</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160; </div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5"> 2004</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;{</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN);</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;}</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160; </div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88"> 2014</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;{</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;}</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160; </div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435"> 2024</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;{</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST);</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;}</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d"> 2034</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;{</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST);</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;}</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160; </div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b"> 2053</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;{</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;}</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160; </div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd"> 2064</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;{</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;}</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160; </div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860"> 2074</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;{</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;}</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160; </div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga2750df8ba57b39f426e73de366444bd2"> 2117</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;{</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;             Source | PLLM | (PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos) | PLLR);</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;}</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160; </div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga721b467fddb230113bfd9d78ea682483"> 2187</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga721b467fddb230113bfd9d78ea682483">LL_RCC_PLL_ConfigDomain_ADC</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;{</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLPDIV,</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;             Source | PLLM | (PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos) | PLLP);</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;}</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160; </div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga5073ee320f5b0711bba681f9364f46ec"> 2232</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;{</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;             Source | PLLM | (PLLN &lt;&lt; RCC_PLLCFGR_PLLN_Pos) | PLLQ);</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;}</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160; </div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0"> 2247</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a>(uint32_t PLLSource)</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;{</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;}</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160; </div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85"> 2260</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;{</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC));</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;}</div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160; </div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gad6a634beb13d8d21b62ba996eeab53c4"> 2270</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;{</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLN) &gt;&gt;  RCC_PLLCFGR_PLLN_Pos);</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;}</div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160; </div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8"> 2312</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;{</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;  <span class="keywordflow">return</span> (uint32_t) ((READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLPDIV) != 0U) ? READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLPDIV) : ((READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLP) == RCC_PLLCFGR_PLLP) ? <a class="code" href="group__RCC__LL__EC__PLLP__DIV.html#ga2f87bf6c3c509434b412a841f09142fc">LL_RCC_PLLP_DIV_17</a> : <a class="code" href="group__RCC__LL__EC__PLLP__DIV.html#ga756034d29371e52379a88565b84e7391">LL_RCC_PLLP_DIV_7</a>) );</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;}</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160; </div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga2fa76fbe2c7f4db07eee43dc259c53fd"> 2327</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;{</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLQ));</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;}</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160; </div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gab2eda08d7c23715c04620e5dfac0fd1d"> 2342</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;{</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLR));</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;}</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160; </div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga0d5975a2bb7111ff9dc46cfbffd3d832"> 2368</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;{</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM));</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;}</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160; </div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gabcb759b1d1f25ffb7625a30cd5b9cafa"> 2378</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#gabcb759b1d1f25ffb7625a30cd5b9cafa">LL_RCC_PLL_EnableDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;{</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLPEN);</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;}</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160; </div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga6d08058714eed86b99b64833dcfdc89d"> 2392</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga6d08058714eed86b99b64833dcfdc89d">LL_RCC_PLL_DisableDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;{</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  CLEAR_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLPEN);</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;}</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160; </div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga70f96967bb551a506fca31eb0840a1be"> 2402</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga70f96967bb551a506fca31eb0840a1be">LL_RCC_PLL_IsEnabledDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;{</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;}</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160; </div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9"> 2412</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;{</div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLQEN);</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;}</div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160; </div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga4ded7a3fe19720a3818098b097a6d777"> 2426</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;{</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  CLEAR_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLQEN);</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;}</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160; </div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga37de31cae3138fb9557f1f7a5c1d4097"> 2436</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#ga37de31cae3138fb9557f1f7a5c1d4097">LL_RCC_PLL_IsEnabledDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;{</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;}</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160; </div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gacaed1b53cb0a74900e6636eaa447e421"> 2446</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;{</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLREN);</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;}</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160; </div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#ga88b78c3e1c52643b0770e59fa6b27b30"> 2460</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__PLL.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;{</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  CLEAR_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLREN);</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;}</div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160; </div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__PLL.html#gabcbd16f33a9493c356620b6fb1accc37"> 2470</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__PLL.html#gabcbd16f33a9493c356620b6fb1accc37">LL_RCC_PLL_IsEnabledDomain_SYS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;{</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLREN) == (RCC_PLLCFGR_PLLREN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;}</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160; </div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce"> 2488</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;{</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_LSIRDYC);</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;}</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160; </div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b"> 2498</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;{</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_LSERDYC);</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;}</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160; </div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6"> 2508</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;{</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_HSIRDYC);</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;}</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160; </div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65"> 2518</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;{</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_HSERDYC);</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;}</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160; </div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc"> 2528</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;{</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_PLLRDYC);</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;}</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160; </div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gab720be8166a7f08639d8a0e5476a8078"> 2538</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gab720be8166a7f08639d8a0e5476a8078">LL_RCC_ClearFlag_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;{</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_HSI48RDYC);</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;}</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160; </div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df"> 2548</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;{</div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_CSSC);</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;}</div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160; </div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga59e12ff611d18a1a937425f507b59955"> 2558</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga59e12ff611d18a1a937425f507b59955">LL_RCC_ClearFlag_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;{</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  SET_BIT(RCC-&gt;CICR, RCC_CICR_LSECSSC);</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;}</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160; </div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0"> 2568</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;{</div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_LSIRDYF) == (RCC_CIFR_LSIRDYF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;}</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160; </div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0"> 2578</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;{</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_LSERDYF) == (RCC_CIFR_LSERDYF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;}</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160; </div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5"> 2588</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;{</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_HSIRDYF) == (RCC_CIFR_HSIRDYF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;}</div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160; </div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c"> 2598</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;{</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_HSERDYF) == (RCC_CIFR_HSERDYF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;}</div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160; </div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0"> 2608</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;{</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_PLLRDYF) == (RCC_CIFR_PLLRDYF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;}</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160; </div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga077ad7472f9bfdb96536f8617670c974"> 2618</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga077ad7472f9bfdb96536f8617670c974">LL_RCC_IsActiveFlag_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;{</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_HSI48RDYF) == (RCC_CIFR_HSI48RDYF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;}</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160; </div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74"> 2628</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;{</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_CSSF) == (RCC_CIFR_CSSF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;}</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160; </div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga75256a4edeb3869e15056b8b3975e92d"> 2638</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga75256a4edeb3869e15056b8b3975e92d">LL_RCC_IsActiveFlag_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;{</div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIFR, RCC_CIFR_LSECSSF) == (RCC_CIFR_LSECSSF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;}</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160; </div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57"> 2648</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;{</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;}</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160; </div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03"> 2658</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;{</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;}</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160; </div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga892f827893a8a11d8af24d561574c9a1"> 2668</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga892f827893a8a11d8af24d561574c9a1">LL_RCC_IsActiveFlag_OBLRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;{</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_OBLRSTF) == (RCC_CSR_OBLRSTF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;}</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160; </div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298"> 2678</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;{</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;}</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160; </div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c"> 2688</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;{</div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;}</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160; </div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1"> 2698</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;{</div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;}</div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160; </div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga0b1da3c3690c268b28f120bfd7c3857f"> 2708</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;{</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CSR, RCC_CSR_BORRSTF) == (RCC_CSR_BORRSTF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;}</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160; </div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a"> 2718</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;{</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  SET_BIT(RCC-&gt;CSR, RCC_CSR_RMVF);</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;}</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160; </div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66"> 2736</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;{</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_LSIRDYIE);</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;}</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160; </div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be"> 2746</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;{</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_LSERDYIE);</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;}</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160; </div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1"> 2756</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;{</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_HSIRDYIE);</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;}</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160; </div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0"> 2766</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;{</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_HSERDYIE);</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;}</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160; </div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20"> 2776</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;{</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_PLLRDYIE);</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;}</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160; </div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gac035d09727cf565eaf1a28edcac6f305"> 2786</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gac035d09727cf565eaf1a28edcac6f305">LL_RCC_EnableIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;{</div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_HSI48RDYIE);</div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;}</div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160; </div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga5d00ac4b072e6e1422f67d7e3595d9de"> 2796</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">LL_RCC_EnableIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;{</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  SET_BIT(RCC-&gt;CIER, RCC_CIER_LSECSSIE);</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;}</div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160; </div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f"> 2806</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;{</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  CLEAR_BIT(RCC-&gt;CIER, RCC_CIER_LSIRDYIE);</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;}</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160; </div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a"> 2816</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;{</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;  CLEAR_BIT(RCC-&gt;CIER, RCC_CIER_LSERDYIE);</div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;}</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160; </div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e"> 2826</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;{</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;  CLEAR_BIT(RCC-&gt;CIER, RCC_CIER_HSIRDYIE);</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;}</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160; </div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8"> 2836</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;{</div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;  CLEAR_BIT(RCC-&gt;CIER, RCC_CIER_HSERDYIE);</div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;}</div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160; </div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6"> 2846</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;{</div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  CLEAR_BIT(RCC-&gt;CIER, RCC_CIER_PLLRDYIE);</div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;}</div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160; </div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga3d8899de36e29c13f2031eb3ef9eb151"> 2856</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga3d8899de36e29c13f2031eb3ef9eb151">LL_RCC_DisableIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;{</div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  CLEAR_BIT(RCC-&gt;CIER, RCC_CIER_HSI48RDYIE);</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;}</div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160; </div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d"> 2866</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">LL_RCC_DisableIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;{</div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;  CLEAR_BIT(RCC-&gt;CIER, RCC_CIER_LSECSSIE);</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;}</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160; </div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f"> 2876</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;{</div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_LSIRDYIE) == (RCC_CIER_LSIRDYIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;}</div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160; </div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415"> 2886</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;{</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_LSERDYIE) == (RCC_CIER_LSERDYIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;}</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160; </div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9"> 2896</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;{</div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_HSIRDYIE) == (RCC_CIER_HSIRDYIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;}</div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160; </div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420"> 2906</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;{</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_HSERDYIE) == (RCC_CIER_HSERDYIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;}</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160; </div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20"> 2916</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;{</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_PLLRDYIE) == (RCC_CIER_PLLRDYIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;}</div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160; </div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#gafb9bd2161857a04a1b018118d24945e1"> 2926</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#gafb9bd2161857a04a1b018118d24945e1">LL_RCC_IsEnabledIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;{</div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_HSI48RDYIE) == (RCC_CIER_HSI48RDYIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;}</div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160; </div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group__RCC__LL__EF__IT__Management.html#ga47c995fe74c429c0323fa5be5518e5de"> 2936</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__RCC__LL__EF__IT__Management.html#ga47c995fe74c429c0323fa5be5518e5de">LL_RCC_IsEnabledIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;{</div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;CIER, RCC_CIER_LSECSSIE) == (RCC_CIER_LSECSSIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;}</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160; </div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;ErrorStatus LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#if defined(UART4)</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;uint32_t    LL_RCC_GetUARTClockFreq(uint32_t UARTxSource);</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;uint32_t    LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource);</div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);</div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;uint32_t    LL_RCC_GetSAIClockFreq(uint32_t SAIxSource);</div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;uint32_t    LL_RCC_GetI2SClockFreq(uint32_t I2SxSource);</div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#if defined(FDCAN1)</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;uint32_t    LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource);</div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;uint32_t    LL_RCC_GetRNGClockFreq(uint32_t RNGxSource);</div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;uint32_t    LL_RCC_GetADCClockFreq(uint32_t ADCxSource);</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#if defined(QUADSPI)</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;uint32_t    LL_RCC_GetQUADSPIClockFreq(uint32_t QUADSPIxSource);</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160; </div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;}</div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160; </div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32G4xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160; </div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:277</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11889</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11900</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2c2055812655d6acfda9a73dd2e94e10"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11966</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11930</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga709edde62af6d51899f6ee5b4d71fd92"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL_Pos</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11861</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga76304e842d0244575776a28f82cafcfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a></div><div class="ttdeci">#define RCC_CFGR_MCOSEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11958</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7ded016a4d2c8fa1f96dcc4e353d8138"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:12890</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11844</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11837</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11847</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11834</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab72447408a3717dfabcde1f577d336f3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48RDY</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:12885</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab79c333962d5bd80636eca9997759804"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11876</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac98dfeb8365fd0b721394fc6a503b40b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11863</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11850</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11854</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11944</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11841</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11831</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11857</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:11911</div></div>
<div class="ttc" id="agroup__RCC__LL__EC__PLLP__DIV_html_ga2f87bf6c3c509434b412a841f09142fc"><div class="ttname"><a href="group__RCC__LL__EC__PLLP__DIV.html#ga2f87bf6c3c509434b412a841f09142fc">LL_RCC_PLLP_DIV_17</a></div><div class="ttdeci">#define LL_RCC_PLLP_DIV_17</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:658</div></div>
<div class="ttc" id="agroup__RCC__LL__EC__PLLP__DIV_html_ga756034d29371e52379a88565b84e7391"><div class="ttname"><a href="group__RCC__LL__EC__PLLP__DIV.html#ga756034d29371e52379a88565b84e7391">LL_RCC_PLLP_DIV_7</a></div><div class="ttdeci">#define LL_RCC_PLLP_DIV_7</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:648</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga077ad7472f9bfdb96536f8617670c974"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga077ad7472f9bfdb96536f8617670c974">LL_RCC_IsActiveFlag_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)</div><div class="ttdoc">Check if HSI48 ready interrupt occurred or not @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2618</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga0b1da3c3690c268b28f120bfd7c3857f"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void)</div><div class="ttdoc">Check if RCC flag BOR reset is set or not. @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2708</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga199e2bf0b316d313385cd7daab65150b"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)</div><div class="ttdoc">Clear LSE ready interrupt flag @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2498</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga1f59d03837414fda32efaf766a756a57"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)</div><div class="ttdoc">Check if RCC flag Independent Watchdog reset is set or not. @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2648</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga28c7daaeb707dcf1a6e1487f37314e74"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)</div><div class="ttdoc">Check if Clock security system interrupt occurred or not @rmtoll CIFR CSSF LL_RCC_IsActiveFlag_HSECSS...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2628</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga2c57d5122b8aeac3a3743cec6abf00c0"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)</div><div class="ttdoc">Check if LSE ready interrupt occurred or not @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2578</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga2efd60d7f7935b86a4d3d380ac3b6298"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)</div><div class="ttdoc">Check if RCC flag Pin reset is set or not. @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2678</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga3cc90ee97c37c0ab453b70fc429a840c"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)</div><div class="ttdoc">Check if RCC flag Software reset is set or not. @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2688</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga40cc11ad218ea6afe9a357d2ba842db0"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)</div><div class="ttdoc">Check if LSI ready interrupt occurred or not @rmtoll CIFR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2568</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga59419749c6b98cd0e35346cb0dd521ce"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)</div><div class="ttdoc">Clear LSI ready interrupt flag @rmtoll CICR LSIRDYC LL_RCC_ClearFlag_LSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2488</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga59e12ff611d18a1a937425f507b59955"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga59e12ff611d18a1a937425f507b59955">LL_RCC_ClearFlag_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void)</div><div class="ttdoc">Clear LSE Clock security system interrupt flag @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2558</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga5a420ff865f5aac33a3ab6956add866a"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearResetFlags(void)</div><div class="ttdoc">Set RMVF bit to clear the reset flags. @rmtoll CSR RMVF LL_RCC_ClearResetFlags.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2718</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga75256a4edeb3869e15056b8b3975e92d"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga75256a4edeb3869e15056b8b3975e92d">LL_RCC_IsActiveFlag_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void)</div><div class="ttdoc">Check if LSE Clock security system interrupt occurred or not @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2638</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga776f8f14237167c515e37ae8d4a4dc1c"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)</div><div class="ttdoc">Check if HSE ready interrupt occurred or not @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2598</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga77b73340c1ea5ce32f4e06b7af655ab1"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)</div><div class="ttdoc">Check if RCC flag Window Watchdog reset is set or not. @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGR...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2698</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga7b21463ff921d3c6df3260161d097f03"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)</div><div class="ttdoc">Check if RCC flag Low Power reset is set or not. @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2658</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga864ca67fd541996b3698a26fce641fb6"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)</div><div class="ttdoc">Clear HSI ready interrupt flag @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2508</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga892f827893a8a11d8af24d561574c9a1"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga892f827893a8a11d8af24d561574c9a1">LL_RCC_IsActiveFlag_OBLRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)</div><div class="ttdoc">Check if RCC flag Option byte reset is set or not. @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2668</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_ga8adac88d2ed06a18eaecb7aeeb35fea5"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)</div><div class="ttdoc">Check if HSI ready interrupt occurred or not @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2588</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)</div><div class="ttdoc">Clear Clock security system interrupt flag @rmtoll CICR CSSC LL_RCC_ClearFlag_HSECSS.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2548</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gab720be8166a7f08639d8a0e5476a8078"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gab720be8166a7f08639d8a0e5476a8078">LL_RCC_ClearFlag_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)</div><div class="ttdoc">Clear HSI48 ready interrupt flag @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2538</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gac1b4e9e482781bd59f8ea7f573694fbc"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)</div><div class="ttdoc">Clear PLL ready interrupt flag @rmtoll CICR PLLRDYC LL_RCC_ClearFlag_PLLRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2528</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gae05d5688ca8491724652ab6243685c65"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)</div><div class="ttdoc">Clear HSE ready interrupt flag @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2518</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__FLAG__Management_html_gaeffbf3feb91809ca66880737cb0043f0"><div class="ttname"><a href="group__RCC__LL__EF__FLAG__Management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)</div><div class="ttdoc">Check if PLL ready interrupt occurred or not @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2608</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_ga03f1df72bbbe1079a10d290e01797afc"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_Enable(void)</div><div class="ttdoc">Enable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Enable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:944</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_ga3ff0a43387450b9e82bdc850c3d85c77"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)</div><div class="ttdoc">Disable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:934</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_ga6e974a4c506e1983f3cc34031473037e"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)</div><div class="ttdoc">Check if HSE oscillator Ready @rmtoll CR HSERDY LL_RCC_HSE_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:964</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_gabe89f332b1d8d6be385e0ac742102faf"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)</div><div class="ttdoc">Enable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:924</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_gac9185c0d34b7774d5c5b96c2799ae776"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)</div><div class="ttdoc">Enable the Clock Security System. @rmtoll CR CSSON LL_RCC_HSE_EnableCSS.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:914</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSE_html_gacb26387b241a14f93d1d8310aff74078"><div class="ttname"><a href="group__RCC__LL__EF__HSE.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_Disable(void)</div><div class="ttdoc">Disable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Disable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:954</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI48_html_gacdadc0acb74e9fe44000b0b9ffe89d25"><div class="ttname"><a href="group__RCC__LL__EF__HSI48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">LL_RCC_HSI48_GetCalibration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)</div><div class="ttdoc">Get HSI48 Calibration value @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1107</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI48_html_gad134aeb01e6a2f522027eee74861fee2"><div class="ttname"><a href="group__RCC__LL__EF__HSI48.html#gad134aeb01e6a2f522027eee74861fee2">LL_RCC_HSI48_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI48_Disable(void)</div><div class="ttdoc">Disable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Disable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1087</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI48_html_gad4fe802f294ffda3cc71d997f77b4e85"><div class="ttname"><a href="group__RCC__LL__EF__HSI48.html#gad4fe802f294ffda3cc71d997f77b4e85">LL_RCC_HSI48_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)</div><div class="ttdoc">Check if HSI48 oscillator Ready @rmtoll CRRCR HSI48RDY LL_RCC_HSI48_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1097</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI48_html_gae500243e0a9ac7fe177b6c72d03ee84f"><div class="ttname"><a href="group__RCC__LL__EF__HSI48.html#gae500243e0a9ac7fe177b6c72d03ee84f">LL_RCC_HSI48_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI48_Enable(void)</div><div class="ttdoc">Enable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Enable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1077</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga38d4fd158c616677a19398a9ace73706"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga38d4fd158c616677a19398a9ace73706">LL_RCC_HSI_DisableInStopMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)</div><div class="ttdoc">Disable HSI in stop mode @rmtoll CR HSIKERON LL_RCC_HSI_DisableInStopMode.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:993</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga69fc96a7bd05f2d221c8c57ade09cde5"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga69fc96a7bd05f2d221c8c57ade09cde5">LL_RCC_HSI_EnableInStopMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)</div><div class="ttdoc">Enable HSI even in stop mode.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:983</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga7378e93867ba13383054e284b8ec4b46"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_Disable(void)</div><div class="ttdoc">Disable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Disable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1013</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga7df3a3681aaf5d6fffc190698e66fbc6"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_Enable(void)</div><div class="ttdoc">Enable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Enable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1003</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga80b799f34d7a32793c6298c66034e65f"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)</div><div class="ttdoc">Check if HSI clock is ready @rmtoll CR HSIRDY LL_RCC_HSI_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1023</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_ga944e422d8e8429f77f68216f00017cd1"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)</div><div class="ttdoc">Get HSI Calibration value.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1035</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_gae8cfa820b4109a38cad940831419719d"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div><div class="ttdoc">Set HSI Calibration trimming.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1049</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__HSI_html_gaf5a3798ae9bf99631ec710e5e5978d4e"><div class="ttname"><a href="group__RCC__LL__EF__HSI.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)</div><div class="ttdoc">Get HSI Calibration trimming @rmtoll ICSCR HSITRIM LL_RCC_HSI_GetCalibTrimming.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1059</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga0042575ccc553581464d7a3c9770c415"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)</div><div class="ttdoc">Checks if LSE ready interrupt source is enabled or disabled. @rmtoll CIER LSERDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2886</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga0436c0ec61c028646dcf4b04c3b634c9"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)</div><div class="ttdoc">Checks if HSI ready interrupt source is enabled or disabled. @rmtoll CIER HSIRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2896</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga237dba6e7cfc2ce2db8293948b5955e0"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)</div><div class="ttdoc">Enable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2766</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga37bf674135c2aba7f1a4dc9e6eebbbe1"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)</div><div class="ttdoc">Enable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2756</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga3d8899de36e29c13f2031eb3ef9eb151"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga3d8899de36e29c13f2031eb3ef9eb151">LL_RCC_DisableIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void)</div><div class="ttdoc">Disable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2856</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga47c995fe74c429c0323fa5be5518e5de"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga47c995fe74c429c0323fa5be5518e5de">LL_RCC_IsEnabledIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSECSS(void)</div><div class="ttdoc">Checks if LSECSS interrupt source is enabled or disabled. @rmtoll CIER LSECSSIE LL_RCC_IsEnabledIT_LS...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2936</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga4b83ce2e0a1d86e22c36df9e05599f20"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)</div><div class="ttdoc">Checks if PLL ready interrupt source is enabled or disabled. @rmtoll CIER PLLRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2916</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga5623fca17b94ba2c0cb92257acff82be"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)</div><div class="ttdoc">Enable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2746</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga5d00ac4b072e6e1422f67d7e3595d9de"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">LL_RCC_EnableIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSECSS(void)</div><div class="ttdoc">Enable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_EnableIT_LSECSS.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2796</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga65d995145544b397d216df77846883c8"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)</div><div class="ttdoc">Disable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2836</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga6c8bf947fe00b2914a52a62664062420"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)</div><div class="ttdoc">Checks if HSE ready interrupt source is enabled or disabled. @rmtoll CIER HSERDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2906</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga81e030cb31b2e1cc5138b19bda80571e"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)</div><div class="ttdoc">Disable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2826</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">LL_RCC_DisableIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSECSS(void)</div><div class="ttdoc">Disable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_DisableIT_LSECSS.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2866</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gaafe55dd64d4da300ce613afca3f7ba66"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)</div><div class="ttdoc">Enable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_EnableIT_LSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2736</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gab4a5f02eec2dc17771b5a832c8f7cc20"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)</div><div class="ttdoc">Enable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_EnableIT_PLLRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2776</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gac035d09727cf565eaf1a28edcac6f305"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gac035d09727cf565eaf1a28edcac6f305">LL_RCC_EnableIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void)</div><div class="ttdoc">Enable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2786</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gad493f92dcecd124f9faaa76fd7710e9a"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)</div><div class="ttdoc">Disable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2816</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gad7ee6c86ab3c267e951d668d384c985f"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)</div><div class="ttdoc">Disable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_DisableIT_LSIRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2806</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gaf4f804969488a06489ea8550088c541f"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)</div><div class="ttdoc">Checks if LSI ready interrupt source is enabled or disabled. @rmtoll CIER LSIRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2876</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gaf678409ed4633ae53cf2edf3e16995d6"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)</div><div class="ttdoc">Disable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_DisableIT_PLLRDY.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2846</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__IT__Management_html_gafb9bd2161857a04a1b018118d24945e1"><div class="ttname"><a href="group__RCC__LL__EF__IT__Management.html#gafb9bd2161857a04a1b018118d24945e1">LL_RCC_IsEnabledIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void)</div><div class="ttdoc">Checks if HSI48 ready interrupt source is enabled or disabled. @rmtoll CIER HSI48RDYIE LL_RCC_IsEnabl...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2926</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSCO_html_ga0c03ff9010071adf2196caa5b55e9d7b"><div class="ttname"><a href="group__RCC__LL__EF__LSCO.html#ga0c03ff9010071adf2196caa5b55e9d7b">LL_RCC_LSCO_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_Disable(void)</div><div class="ttdoc">Disable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Disable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1293</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSCO_html_ga2f1577e2f8d09be3181b65e0c05b9beb"><div class="ttname"><a href="group__RCC__LL__EF__LSCO.html#ga2f1577e2f8d09be3181b65e0c05b9beb">LL_RCC_LSCO_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_Enable(void)</div><div class="ttdoc">Enable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Enable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1283</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSCO_html_ga4a5c131f74a18545e4cd993ac5ec2a37"><div class="ttname"><a href="group__RCC__LL__EF__LSCO.html#ga4a5c131f74a18545e4cd993ac5ec2a37">LL_RCC_LSCO_SetSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)</div><div class="ttdoc">Configure Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_SetSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1306</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSCO_html_ga9012b6d17ca8d8993dd543c55bc3517a"><div class="ttname"><a href="group__RCC__LL__EF__LSCO.html#ga9012b6d17ca8d8993dd543c55bc3517a">LL_RCC_LSCO_GetSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)</div><div class="ttdoc">Get Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_GetSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1318</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga2d7d65f46d5f2a53e20aee053a20e432"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_Disable(void)</div><div class="ttdoc">Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Disable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1135</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga6549e6703b0b96fc154f7b014961f890"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)</div><div class="ttdoc">Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1145</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga7a021c25347c18d772f9d2643897578b"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga7a021c25347c18d772f9d2643897578b">LL_RCC_LSE_DisableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)</div><div class="ttdoc">Disable Clock security system on LSE.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1207</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga88c81420b7f4d8f799aeee46785511df"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga88c81420b7f4d8f799aeee46785511df">LL_RCC_LSE_GetDriveCapability</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)</div><div class="ttdoc">Get LSE oscillator drive capability @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1185</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_ga936246430a6af1b5655b1b7c9173c36a"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_Enable(void)</div><div class="ttdoc">Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Enable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1125</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gae6dd89879b0a57f02d7fea00ed894844"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)</div><div class="ttdoc">Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1155</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gae7753068082fb56a76c8dd718d8ab7c1"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)</div><div class="ttdoc">Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1217</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gaf7fa11426f1ecc40dfbe1b2b7b253876"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">LL_RCC_LSE_SetDriveCapability</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div><div class="ttdoc">Set LSE oscillator drive capability.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1171</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gaf9fd67e99fb33e348169a8a79862e9ef"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gaf9fd67e99fb33e348169a8a79862e9ef">LL_RCC_LSE_EnableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)</div><div class="ttdoc">Enable Clock security system on LSE. @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1195</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSE_html_gaffd858ce9856a68d2d893cf75f37745f"><div class="ttname"><a href="group__RCC__LL__EF__LSE.html#gaffd858ce9856a68d2d893cf75f37745f">LL_RCC_LSE_IsCSSDetected</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)</div><div class="ttdoc">Check if CSS on LSE failure Detection @rmtoll BDCR LSECSSD LL_RCC_LSE_IsCSSDetected.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1227</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSI_html_ga4165b73b9d05a0b0ebf283acc6db2f35"><div class="ttname"><a href="group__RCC__LL__EF__LSI.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_Enable(void)</div><div class="ttdoc">Enable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Enable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1245</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSI_html_gaa7661c6b0a8edd9d0f4466b22b11aae2"><div class="ttname"><a href="group__RCC__LL__EF__LSI.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)</div><div class="ttdoc">Check if LSI is Ready @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1265</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__LSI_html_gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><div class="ttname"><a href="group__RCC__LL__EF__LSI.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_Disable(void)</div><div class="ttdoc">Disable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Disable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1255</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__MCO_html_ga531fbb087ed71e95a1c47c848fad6638"><div class="ttname"><a href="group__RCC__LL__EF__MCO.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div><div class="ttdoc">Configure MCOx @rmtoll CFGR MCOSEL LL_RCC_ConfigMCO  CFGR MCOPRE LL_RCC_ConfigMCO.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1490</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga0d5975a2bb7111ff9dc46cfbffd3d832"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)</div><div class="ttdoc">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2368</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga2750df8ba57b39f426e73de366444bd2"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLL used for SYSCLK Domain.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2117</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga2fa76fbe2c7f4db07eee43dc259c53fd"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)</div><div class="ttdoc">Get Main PLL division factor for PLLQ.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2327</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga37de31cae3138fb9557f1f7a5c1d4097"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga37de31cae3138fb9557f1f7a5c1d4097">LL_RCC_PLL_IsEnabledDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_48M(void)</div><div class="ttdoc">Check if PLL output mapped on 48MHz domain clock is enabled @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabl...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2436</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga4ded7a3fe19720a3818098b097a6d777"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)</div><div class="ttdoc">Disable PLL output mapped on 48MHz domain clock.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2426</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga5073ee320f5b0711bba681f9364f46ec"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="ttdoc">Configure PLL used for 48Mhz domain clock.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2232</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga6d08058714eed86b99b64833dcfdc89d"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga6d08058714eed86b99b64833dcfdc89d">LL_RCC_PLL_DisableDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)</div><div class="ttdoc">Disable PLL output mapped on ADC domain clock.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2392</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga70f96967bb551a506fca31eb0840a1be"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga70f96967bb551a506fca31eb0840a1be">LL_RCC_PLL_IsEnabledDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_ADC(void)</div><div class="ttdoc">Check if PLL output mapped on ADC domain clock is enabled @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_IsEnabled...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2402</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga721b467fddb230113bfd9d78ea682483"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga721b467fddb230113bfd9d78ea682483">LL_RCC_PLL_ConfigDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="ttdoc">Configure PLL used for ADC domain clock.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2187</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga86334eeeb7d86032a1087bf1b0fb1860"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)</div><div class="ttdoc">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2074</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga86d714579aac9b2f9b3216b6825c369b"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_Enable(void)</div><div class="ttdoc">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2053</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga88b78c3e1c52643b0770e59fa6b27b30"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)</div><div class="ttdoc">Disable PLL output mapped on SYSCLK domain.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2460</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga99fe1b554c8f04d8fed520689c3ec3b8"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)</div><div class="ttdoc">Get Main PLL division factor for PLLP.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2312</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga9d9b3802b37694ec9290e80438637a85"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)</div><div class="ttdoc">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2260</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_ga9e3b0e21f16147d992e0df9b87c410bd"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_Disable(void)</div><div class="ttdoc">Disable PLL.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2064</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gab03a55b3dfe05c5901bbd9b6c6fee0a0"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div><div class="ttdoc">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2247</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gab2eda08d7c23715c04620e5dfac0fd1d"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)</div><div class="ttdoc">Get Main PLL division factor for PLLR.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2342</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gabcb759b1d1f25ffb7625a30cd5b9cafa"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gabcb759b1d1f25ffb7625a30cd5b9cafa">LL_RCC_PLL_EnableDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)</div><div class="ttdoc">Enable PLL output mapped on ADC domain clock @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_ADC.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2378</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gabcbd16f33a9493c356620b6fb1accc37"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gabcbd16f33a9493c356620b6fb1accc37">LL_RCC_PLL_IsEnabledDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(void)</div><div class="ttdoc">Check if PLL output mapped on SYSCLK domain clock is enabled @rmtoll PLLCFGR PLLREN LL_RCC_PLL_IsEnab...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2470</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gacaed1b53cb0a74900e6636eaa447e421"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)</div><div class="ttdoc">Enable PLL output mapped on SYSCLK domain @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2446</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gad6a634beb13d8d21b62ba996eeab53c4"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)</div><div class="ttdoc">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2270</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__PLL_html_gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><div class="ttname"><a href="group__RCC__LL__EF__PLL.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)</div><div class="ttdoc">Enable PLL output mapped on 48MHz domain clock @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2412</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga21a95ac87202467d9210b0cbdb3b1e96"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)</div><div class="ttdoc">Get I2Sx clock source @rmtoll CCIPR I2S23SEL LL_RCC_GetI2SClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1861</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga288672391403904722b1f3dd2110aa02"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga288672391403904722b1f3dd2110aa02">LL_RCC_SetUSARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div><div class="ttdoc">Configure USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_SetUSARTClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1521</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga2d996455f1d3262334a768759c21dcb9"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div><div class="ttdoc">Get RNGx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetRNGClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1893</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div><div class="ttdoc">Get ADCx clock source @rmtoll CCIPR ADCSEL LL_RCC_GetADCClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1928</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga40076a8498dfb238311e64e035ebf352"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)</div><div class="ttdoc">Configure SAIx clock source @rmtoll CCIPR SAI1SEL LL_RCC_SetSAIClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1617</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga6fd46129fa862aeadf9d63a4c5af5804"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga6fd46129fa862aeadf9d63a4c5af5804">LL_RCC_SetI2CClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div><div class="ttdoc">Configure I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_SetI2CClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1584</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga75d659a6d7a98ef34b4444ddc57b5e7b"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">LL_RCC_GetUSARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div><div class="ttdoc">Get USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_GetUSARTClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1736</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga805a723838574f6b0a0f7bfbf504c605"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div><div class="ttdoc">Configure ADC clock source @rmtoll CCIPR ADC12SEL LL_RCC_SetADCClockSource  CCIPR ADC345SEL LL_RCC_Se...</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1694</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga84816623364baa5eedd967cc8a34cd97"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div><div class="ttdoc">Configure RNG clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetRNGClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1661</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga885fc4f302fc2c94d362c6f430c1f409"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)</div><div class="ttdoc">Get SAIx clock source @rmtoll CCIPR SAI1SEL LL_RCC_GetSAIClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1845</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div><div class="ttdoc">Configure LPTIMx clock source @rmtoll CCIPR LPTIM1SEL LL_RCC_SetLPTIMClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1600</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gaa0908786ed2341af7205871be632d2f7"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0908786ed2341af7205871be632d2f7">LL_RCC_SetLPUARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)</div><div class="ttdoc">Configure LPUART1x clock source @rmtoll CCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1559</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gaa0f41525892cbb58c7df0eaafd5596f7"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gaa0f41525892cbb58c7df0eaafd5596f7">LL_RCC_GetLPUARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)</div><div class="ttdoc">Get LPUARTx clock source @rmtoll CCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1777</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gabc8d8c7f8d3660828000b0bbef9dacef"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div><div class="ttdoc">Get LPTIMx clock source @rmtoll CCIPR LPTIMxSEL LL_RCC_GetLPTIMClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1825</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gabc995cb54503060fa5ddd21ac2050f0f"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div><div class="ttdoc">Configure USB clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetUSBClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1674</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gac7361e7d803625b5b5730d2fb62f1142"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gac7361e7d803625b5b5730d2fb62f1142">LL_RCC_SetI2SClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)</div><div class="ttdoc">Configure I2S clock source @rmtoll CCIPR I2S23SEL LL_RCC_SetI2SClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1632</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gad758b03a0bc66710b19b02b2337024ec"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gad758b03a0bc66710b19b02b2337024ec">LL_RCC_GetI2CClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div><div class="ttdoc">Get I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_GetI2CClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1808</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__Peripheral__Clock__Source_html_gadd2971a16f3fb323324233cdc1c20f76"><div class="ttname"><a href="group__RCC__LL__EF__Peripheral__Clock__Source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div><div class="ttdoc">Get USBx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetUSBClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1907</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_ga227a3b3aa0575d595313790175e76435"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)</div><div class="ttdoc">Force the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2024</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_ga2a628a30073b69f94c6141ecd58295d6"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)</div><div class="ttdoc">Get RTC Clock Source @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1984</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_ga47fad22a32a0f7132868e28289b16f88"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)</div><div class="ttdoc">Check if RTC has been enabled or not @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2014</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_ga5916910fa30029f1741fa6835d23db6b"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)</div><div class="ttdoc">Set RTC Clock Source.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1970</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_gac52a1db0154301559c493145c3e5a37d"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)</div><div class="ttdoc">Release the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2034</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_gacb6141a9d0d986192babfb1b5b0849b5"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableRTC(void)</div><div class="ttdoc">Disable RTC @rmtoll BDCR RTCEN LL_RCC_DisableRTC.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:2004</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__RTC_html_gafd55bc3513e4b60cf5341efb57d49789"><div class="ttname"><a href="group__RCC__LL__EF__RTC.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableRTC(void)</div><div class="ttdoc">Enable RTC @rmtoll BDCR RTCEN LL_RCC_EnableRTC.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1994</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga0c3940f271ef48caf597abe88668ecf1"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)</div><div class="ttdoc">Get APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1439</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga19c9cd16c74bf79bc08e75e1a182d98b"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)</div><div class="ttdoc">Get AHB prescaler @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1424</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga2e26a68b86dfe285aabaa5d6707086e4"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div><div class="ttdoc">Set AHB prescaler @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1373</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga46141696cad09a131c4a0d6d799269aa"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)</div><div class="ttdoc">Get the system clock source @rmtoll CFGR SWS LL_RCC_GetSysClkSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1353</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_ga7a644ead8a37cf74b0544d45db576285"><div class="ttname"><a href="group__RCC__LL__EF__System.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div><div class="ttdoc">Set APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1389</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_gaa1ff004532ea545d151b41b6820b7cf4"><div class="ttname"><a href="group__RCC__LL__EF__System.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div><div class="ttdoc">Set APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1405</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_gade07cf0061a8196c45276d7d87caa74e"><div class="ttname"><a href="group__RCC__LL__EF__System.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)</div><div class="ttdoc">Configure the system clock source @rmtoll CFGR SW LL_RCC_SetSysClkSource.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1340</div></div>
<div class="ttc" id="agroup__RCC__LL__EF__System_html_gae36073790d83b6245c874b3f61cca3f3"><div class="ttname"><a href="group__RCC__LL__EF__System.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)</div><div class="ttdoc">Get APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler.</div><div class="ttdef"><b>Definition:</b> stm32g4xx_ll_rcc.h:1454</div></div>
<div class="ttc" id="astm32g4xx_8h_html"><div class="ttname"><a href="stm32g4xx_8h.html">stm32g4xx.h</a></div><div class="ttdoc">CMSIS STM32G4xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
