
SurveillanceSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014c44  08000234  08000234  00010234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000798  08014e78  08014e78  00024e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015610  08015610  00025610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015618  08015618  00025618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801561c  0801561c  0002561c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .trace        00000000  20000000  20000000  00030078  2**0
                  CONTENTS
  7 .data         00000078  20000000  08015620  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000035e0  20000078  08015698  00030078  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003658  08015698  00033658  2**0
                  ALLOC
 10 .ARM.attributes 00000036  00000000  00000000  00030078  2**0
                  CONTENTS, READONLY
 11 .debug_info   00047c97  00000000  00000000  000300ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000adec  00000000  00000000  00077d45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002d00  00000000  00000000  00082b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 000026b8  00000000  00000000  00085838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00042d12  00000000  00000000  00087ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00048694  00000000  00000000  000cac02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016f8e0  00000000  00000000  00113296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00282b76  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000b240  00000000  00000000  00282bc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000234 <__do_global_dtors_aux>:
 8000234:	b510      	push	{r4, lr}
 8000236:	4c05      	ldr	r4, [pc, #20]	; (800024c <__do_global_dtors_aux+0x18>)
 8000238:	7823      	ldrb	r3, [r4, #0]
 800023a:	b933      	cbnz	r3, 800024a <__do_global_dtors_aux+0x16>
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__do_global_dtors_aux+0x1c>)
 800023e:	b113      	cbz	r3, 8000246 <__do_global_dtors_aux+0x12>
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x20>)
 8000242:	e000      	b.n	8000246 <__do_global_dtors_aux+0x12>
 8000244:	bf00      	nop
 8000246:	2301      	movs	r3, #1
 8000248:	7023      	strb	r3, [r4, #0]
 800024a:	bd10      	pop	{r4, pc}
 800024c:	20000078 	.word	0x20000078
 8000250:	00000000 	.word	0x00000000
 8000254:	08014e60 	.word	0x08014e60

08000258 <frame_dummy>:
 8000258:	b508      	push	{r3, lr}
 800025a:	4b03      	ldr	r3, [pc, #12]	; (8000268 <frame_dummy+0x10>)
 800025c:	b11b      	cbz	r3, 8000266 <frame_dummy+0xe>
 800025e:	4903      	ldr	r1, [pc, #12]	; (800026c <frame_dummy+0x14>)
 8000260:	4803      	ldr	r0, [pc, #12]	; (8000270 <frame_dummy+0x18>)
 8000262:	e000      	b.n	8000266 <frame_dummy+0xe>
 8000264:	bf00      	nop
 8000266:	bd08      	pop	{r3, pc}
 8000268:	00000000 	.word	0x00000000
 800026c:	2000007c 	.word	0x2000007c
 8000270:	08014e60 	.word	0x08014e60

08000274 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000274:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000276:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027a:	4917      	ldr	r1, [pc, #92]	; (80002d8 <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 800027c:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000280:	4816      	ldr	r0, [pc, #88]	; (80002dc <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000282:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000284:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 8000288:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028a:	4815      	ldr	r0, [pc, #84]	; (80002e0 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800028c:	4912      	ldr	r1, [pc, #72]	; (80002d8 <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 800028e:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000290:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000292:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000296:	4913      	ldr	r1, [pc, #76]	; (80002e4 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 8000298:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 800029a:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 800029e:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a0:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002a4:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002a8:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002ac:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b0:	490d      	ldr	r1, [pc, #52]	; (80002e8 <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b2:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002b6:	4770      	bx	lr

080002b8 <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002b8:	f7ff bffe 	b.w	80002b8 <__tx_BadHandler>

080002bc <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002bc:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002be:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002c2:	4770      	bx	lr

080002c4 <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c4:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002c6:	f000 f897 	bl	80003f8 <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002ca:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002ce:	4770      	bx	lr

080002d0 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d0:	f7ff bffe 	b.w	80002d0 <__tx_NMIHandler>

080002d4 <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002d4:	f7ff bffe 	b.w	80002d4 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002d8:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002dc:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e0:	20003010 	.word	0x20003010
    LDR     r1, =SYSTICK_CYCLES
 80002e4:	001869ff 	.word	0x001869ff
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002e8:	40ff0000 	.word	0x40ff0000

080002ec <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002ec:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f0:	4a2d      	ldr	r2, [pc, #180]	; (80003a8 <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002f2:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002f4:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002f8:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002fc:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000300:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000302:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 8000306:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800030a:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             // Complete all memory accesses
 800030e:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000312:	f3bf 8f6f 	isb	sy

08000316 <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 8000316:	e7fe      	b.n	8000316 <__tx_wait_here>

08000318 <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000318:	4824      	ldr	r0, [pc, #144]	; (80003ac <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800031a:	4a25      	ldr	r2, [pc, #148]	; (80003b0 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 800031c:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000320:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000322:	b191      	cbz	r1, 800034a <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000324:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 8000326:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800032a:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800032e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000332:	d101      	bne.n	8000338 <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000334:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

08000338 <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 8000338:	4c1e      	ldr	r4, [pc, #120]	; (80003b4 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800033a:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 800033e:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000342:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000344:	b10d      	cbz	r5, 800034a <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 8000346:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 8000348:	6023      	str	r3, [r4, #0]

0800034a <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 800034a:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 800034c:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 800034e:	b1d1      	cbz	r1, 8000386 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000350:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 8000352:	b662      	cpsie	i

08000354 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000354:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 8000356:	4c17      	ldr	r4, [pc, #92]	; (80003b4 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 8000358:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800035a:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 800035e:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000360:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000362:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 8000366:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800036a:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800036e:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000372:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000376:	d101      	bne.n	800037c <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000378:	ecbc 8a10 	vldmia	ip!, {s16-s31}

0800037c <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 800037c:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000380:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 8000384:	4770      	bx	lr

08000386 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000386:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000388:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 800038a:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 800038c:	b909      	cbnz	r1, 8000392 <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800038e:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 8000390:	e7f9      	b.n	8000386 <__tx_ts_wait>

08000392 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 8000392:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000396:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 800039a:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04

    /* Re-enable interrupts and restore new thread.  */
    CPSIE   i                                       // Enable interrupts
 800039e:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 80003a0:	e7d8      	b.n	8000354 <__tx_ts_restore>
 80003a2:	bf00      	nop

080003a4 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003a4:	4770      	bx	lr
 80003a6:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003a8:	200030ac 	.word	0x200030ac
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003ac:	20003014 	.word	0x20003014
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b0:	20003018 	.word	0x20003018
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003b4:	20003618 	.word	0x20003618

080003b8 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003b8:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003ba:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003be:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003c2:	f06f 0343 	mvn.w	r3, #67	; 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003c6:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003c8:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003cc:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003ce:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d0:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003d2:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003d4:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003d6:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003d8:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003da:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003dc:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003de:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e0:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003e2:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003e4:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003e6:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 80003ea:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003ec:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003f2:	6413      	str	r3, [r2, #64]	; 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003f4:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003f6:	4770      	bx	lr

080003f8 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003f8:	4922      	ldr	r1, [pc, #136]	; (8000484 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003fa:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003fc:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000400:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000402:	4b21      	ldr	r3, [pc, #132]	; (8000488 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000404:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 8000406:	b13a      	cbz	r2, 8000418 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000408:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 800040c:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 800040e:	b91a      	cbnz	r2, 8000418 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000410:	4b1e      	ldr	r3, [pc, #120]	; (800048c <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000412:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 8000416:	6018      	str	r0, [r3, #0]

08000418 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000418:	491d      	ldr	r1, [pc, #116]	; (8000490 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800041a:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 800041c:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 800041e:	b122      	cbz	r2, 800042a <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000420:	4b1c      	ldr	r3, [pc, #112]	; (8000494 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000422:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 8000426:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000428:	e008      	b.n	800043c <__tx_timer_done>

0800042a <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800042a:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 800042e:	4b1a      	ldr	r3, [pc, #104]	; (8000498 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000430:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000432:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000434:	d101      	bne.n	800043a <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000436:	4b19      	ldr	r3, [pc, #100]	; (800049c <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 8000438:	6818      	ldr	r0, [r3, #0]

0800043a <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800043a:	6008      	str	r0, [r1, #0]

0800043c <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 800043c:	4b13      	ldr	r3, [pc, #76]	; (800048c <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 800043e:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000440:	b912      	cbnz	r2, 8000448 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000442:	4914      	ldr	r1, [pc, #80]	; (8000494 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000444:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 8000446:	b1c8      	cbz	r0, 800047c <__tx_timer_nothing_expired>

08000448 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 8000448:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800044a:	4912      	ldr	r1, [pc, #72]	; (8000494 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 800044c:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 800044e:	b108      	cbz	r0, 8000454 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000450:	f013 f91c 	bl	801368c <_tx_timer_expiration_process>

08000454 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000454:	4b0d      	ldr	r3, [pc, #52]	; (800048c <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000456:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000458:	b172      	cbz	r2, 8000478 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800045a:	f012 fffb 	bl	8013454 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 800045e:	4810      	ldr	r0, [pc, #64]	; (80004a0 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000460:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000462:	b949      	cbnz	r1, 8000478 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000464:	480f      	ldr	r0, [pc, #60]	; (80004a4 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000466:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000468:	4a0f      	ldr	r2, [pc, #60]	; (80004a8 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800046a:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 800046c:	480f      	ldr	r0, [pc, #60]	; (80004ac <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 800046e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000472:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000474:	d000      	beq.n	8000478 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000476:	6002      	str	r2, [r0, #0]

08000478 <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 8000478:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

0800047c <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 800047c:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000480:	4770      	bx	lr
 8000482:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000484:	200030b8 	.word	0x200030b8
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000488:	20003618 	.word	0x20003618
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 800048c:	200030bc 	.word	0x200030bc
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000490:	20003148 	.word	0x20003148
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000494:	2000314c 	.word	0x2000314c
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000498:	20003144 	.word	0x20003144
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800049c:	20003140 	.word	0x20003140
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a0:	200030ac 	.word	0x200030ac
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004a4:	20003014 	.word	0x20003014
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004a8:	20003018 	.word	0x20003018
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004ac:	e000ed04 	.word	0xe000ed04

080004b0 <__aeabi_drsub>:
 80004b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004b4:	e002      	b.n	80004bc <__adddf3>
 80004b6:	bf00      	nop

080004b8 <__aeabi_dsub>:
 80004b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004bc <__adddf3>:
 80004bc:	b530      	push	{r4, r5, lr}
 80004be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	bf1f      	itttt	ne
 80004d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e2:	f000 80e2 	beq.w	80006aa <__adddf3+0x1ee>
 80004e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004ee:	bfb8      	it	lt
 80004f0:	426d      	neglt	r5, r5
 80004f2:	dd0c      	ble.n	800050e <__adddf3+0x52>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea80 0202 	eor.w	r2, r0, r2
 80004fa:	ea81 0303 	eor.w	r3, r1, r3
 80004fe:	ea82 0000 	eor.w	r0, r2, r0
 8000502:	ea83 0101 	eor.w	r1, r3, r1
 8000506:	ea80 0202 	eor.w	r2, r0, r2
 800050a:	ea81 0303 	eor.w	r3, r1, r3
 800050e:	2d36      	cmp	r5, #54	; 0x36
 8000510:	bf88      	it	hi
 8000512:	bd30      	pophi	{r4, r5, pc}
 8000514:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000518:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800051c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000520:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000524:	d002      	beq.n	800052c <__adddf3+0x70>
 8000526:	4240      	negs	r0, r0
 8000528:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000530:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000534:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x84>
 800053a:	4252      	negs	r2, r2
 800053c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000540:	ea94 0f05 	teq	r4, r5
 8000544:	f000 80a7 	beq.w	8000696 <__adddf3+0x1da>
 8000548:	f1a4 0401 	sub.w	r4, r4, #1
 800054c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000550:	db0d      	blt.n	800056e <__adddf3+0xb2>
 8000552:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000556:	fa22 f205 	lsr.w	r2, r2, r5
 800055a:	1880      	adds	r0, r0, r2
 800055c:	f141 0100 	adc.w	r1, r1, #0
 8000560:	fa03 f20e 	lsl.w	r2, r3, lr
 8000564:	1880      	adds	r0, r0, r2
 8000566:	fa43 f305 	asr.w	r3, r3, r5
 800056a:	4159      	adcs	r1, r3
 800056c:	e00e      	b.n	800058c <__adddf3+0xd0>
 800056e:	f1a5 0520 	sub.w	r5, r5, #32
 8000572:	f10e 0e20 	add.w	lr, lr, #32
 8000576:	2a01      	cmp	r2, #1
 8000578:	fa03 fc0e 	lsl.w	ip, r3, lr
 800057c:	bf28      	it	cs
 800057e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000582:	fa43 f305 	asr.w	r3, r3, r5
 8000586:	18c0      	adds	r0, r0, r3
 8000588:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800058c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000590:	d507      	bpl.n	80005a2 <__adddf3+0xe6>
 8000592:	f04f 0e00 	mov.w	lr, #0
 8000596:	f1dc 0c00 	rsbs	ip, ip, #0
 800059a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800059e:	eb6e 0101 	sbc.w	r1, lr, r1
 80005a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005a6:	d31b      	bcc.n	80005e0 <__adddf3+0x124>
 80005a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005ac:	d30c      	bcc.n	80005c8 <__adddf3+0x10c>
 80005ae:	0849      	lsrs	r1, r1, #1
 80005b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80005b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005b8:	f104 0401 	add.w	r4, r4, #1
 80005bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005c4:	f080 809a 	bcs.w	80006fc <__adddf3+0x240>
 80005c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005cc:	bf08      	it	eq
 80005ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005d2:	f150 0000 	adcs.w	r0, r0, #0
 80005d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005da:	ea41 0105 	orr.w	r1, r1, r5
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005e4:	4140      	adcs	r0, r0
 80005e6:	eb41 0101 	adc.w	r1, r1, r1
 80005ea:	3c01      	subs	r4, #1
 80005ec:	bf28      	it	cs
 80005ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005f2:	d2e9      	bcs.n	80005c8 <__adddf3+0x10c>
 80005f4:	f091 0f00 	teq	r1, #0
 80005f8:	bf04      	itt	eq
 80005fa:	4601      	moveq	r1, r0
 80005fc:	2000      	moveq	r0, #0
 80005fe:	fab1 f381 	clz	r3, r1
 8000602:	bf08      	it	eq
 8000604:	3320      	addeq	r3, #32
 8000606:	f1a3 030b 	sub.w	r3, r3, #11
 800060a:	f1b3 0220 	subs.w	r2, r3, #32
 800060e:	da0c      	bge.n	800062a <__adddf3+0x16e>
 8000610:	320c      	adds	r2, #12
 8000612:	dd08      	ble.n	8000626 <__adddf3+0x16a>
 8000614:	f102 0c14 	add.w	ip, r2, #20
 8000618:	f1c2 020c 	rsb	r2, r2, #12
 800061c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000620:	fa21 f102 	lsr.w	r1, r1, r2
 8000624:	e00c      	b.n	8000640 <__adddf3+0x184>
 8000626:	f102 0214 	add.w	r2, r2, #20
 800062a:	bfd8      	it	le
 800062c:	f1c2 0c20 	rsble	ip, r2, #32
 8000630:	fa01 f102 	lsl.w	r1, r1, r2
 8000634:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000638:	bfdc      	itt	le
 800063a:	ea41 010c 	orrle.w	r1, r1, ip
 800063e:	4090      	lslle	r0, r2
 8000640:	1ae4      	subs	r4, r4, r3
 8000642:	bfa2      	ittt	ge
 8000644:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000648:	4329      	orrge	r1, r5
 800064a:	bd30      	popge	{r4, r5, pc}
 800064c:	ea6f 0404 	mvn.w	r4, r4
 8000650:	3c1f      	subs	r4, #31
 8000652:	da1c      	bge.n	800068e <__adddf3+0x1d2>
 8000654:	340c      	adds	r4, #12
 8000656:	dc0e      	bgt.n	8000676 <__adddf3+0x1ba>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0220 	rsb	r2, r4, #32
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f302 	lsl.w	r3, r1, r2
 8000668:	ea40 0003 	orr.w	r0, r0, r3
 800066c:	fa21 f304 	lsr.w	r3, r1, r4
 8000670:	ea45 0103 	orr.w	r1, r5, r3
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	f1c4 040c 	rsb	r4, r4, #12
 800067a:	f1c4 0220 	rsb	r2, r4, #32
 800067e:	fa20 f002 	lsr.w	r0, r0, r2
 8000682:	fa01 f304 	lsl.w	r3, r1, r4
 8000686:	ea40 0003 	orr.w	r0, r0, r3
 800068a:	4629      	mov	r1, r5
 800068c:	bd30      	pop	{r4, r5, pc}
 800068e:	fa21 f004 	lsr.w	r0, r1, r4
 8000692:	4629      	mov	r1, r5
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	f094 0f00 	teq	r4, #0
 800069a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800069e:	bf06      	itte	eq
 80006a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006a4:	3401      	addeq	r4, #1
 80006a6:	3d01      	subne	r5, #1
 80006a8:	e74e      	b.n	8000548 <__adddf3+0x8c>
 80006aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ae:	bf18      	it	ne
 80006b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006b4:	d029      	beq.n	800070a <__adddf3+0x24e>
 80006b6:	ea94 0f05 	teq	r4, r5
 80006ba:	bf08      	it	eq
 80006bc:	ea90 0f02 	teqeq	r0, r2
 80006c0:	d005      	beq.n	80006ce <__adddf3+0x212>
 80006c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80006c6:	bf04      	itt	eq
 80006c8:	4619      	moveq	r1, r3
 80006ca:	4610      	moveq	r0, r2
 80006cc:	bd30      	pop	{r4, r5, pc}
 80006ce:	ea91 0f03 	teq	r1, r3
 80006d2:	bf1e      	ittt	ne
 80006d4:	2100      	movne	r1, #0
 80006d6:	2000      	movne	r0, #0
 80006d8:	bd30      	popne	{r4, r5, pc}
 80006da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006de:	d105      	bne.n	80006ec <__adddf3+0x230>
 80006e0:	0040      	lsls	r0, r0, #1
 80006e2:	4149      	adcs	r1, r1
 80006e4:	bf28      	it	cs
 80006e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006ea:	bd30      	pop	{r4, r5, pc}
 80006ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006f0:	bf3c      	itt	cc
 80006f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006f6:	bd30      	popcc	{r4, r5, pc}
 80006f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd30      	pop	{r4, r5, pc}
 800070a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800070e:	bf1a      	itte	ne
 8000710:	4619      	movne	r1, r3
 8000712:	4610      	movne	r0, r2
 8000714:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000718:	bf1c      	itt	ne
 800071a:	460b      	movne	r3, r1
 800071c:	4602      	movne	r2, r0
 800071e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000722:	bf06      	itte	eq
 8000724:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000728:	ea91 0f03 	teqeq	r1, r3
 800072c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	bf00      	nop

08000734 <__aeabi_ui2d>:
 8000734:	f090 0f00 	teq	r0, #0
 8000738:	bf04      	itt	eq
 800073a:	2100      	moveq	r1, #0
 800073c:	4770      	bxeq	lr
 800073e:	b530      	push	{r4, r5, lr}
 8000740:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000744:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000748:	f04f 0500 	mov.w	r5, #0
 800074c:	f04f 0100 	mov.w	r1, #0
 8000750:	e750      	b.n	80005f4 <__adddf3+0x138>
 8000752:	bf00      	nop

08000754 <__aeabi_i2d>:
 8000754:	f090 0f00 	teq	r0, #0
 8000758:	bf04      	itt	eq
 800075a:	2100      	moveq	r1, #0
 800075c:	4770      	bxeq	lr
 800075e:	b530      	push	{r4, r5, lr}
 8000760:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000764:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000768:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800076c:	bf48      	it	mi
 800076e:	4240      	negmi	r0, r0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e73e      	b.n	80005f4 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_f2d>:
 8000778:	0042      	lsls	r2, r0, #1
 800077a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800077e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000782:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000786:	bf1f      	itttt	ne
 8000788:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800078c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000790:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000794:	4770      	bxne	lr
 8000796:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800079a:	bf08      	it	eq
 800079c:	4770      	bxeq	lr
 800079e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007a2:	bf04      	itt	eq
 80007a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007a8:	4770      	bxeq	lr
 80007aa:	b530      	push	{r4, r5, lr}
 80007ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	e71c      	b.n	80005f4 <__adddf3+0x138>
 80007ba:	bf00      	nop

080007bc <__aeabi_ul2d>:
 80007bc:	ea50 0201 	orrs.w	r2, r0, r1
 80007c0:	bf08      	it	eq
 80007c2:	4770      	bxeq	lr
 80007c4:	b530      	push	{r4, r5, lr}
 80007c6:	f04f 0500 	mov.w	r5, #0
 80007ca:	e00a      	b.n	80007e2 <__aeabi_l2d+0x16>

080007cc <__aeabi_l2d>:
 80007cc:	ea50 0201 	orrs.w	r2, r0, r1
 80007d0:	bf08      	it	eq
 80007d2:	4770      	bxeq	lr
 80007d4:	b530      	push	{r4, r5, lr}
 80007d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007da:	d502      	bpl.n	80007e2 <__aeabi_l2d+0x16>
 80007dc:	4240      	negs	r0, r0
 80007de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007ee:	f43f aed8 	beq.w	80005a2 <__adddf3+0xe6>
 80007f2:	f04f 0203 	mov.w	r2, #3
 80007f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007fa:	bf18      	it	ne
 80007fc:	3203      	addne	r2, #3
 80007fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000802:	bf18      	it	ne
 8000804:	3203      	addne	r2, #3
 8000806:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800080a:	f1c2 0320 	rsb	r3, r2, #32
 800080e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000812:	fa20 f002 	lsr.w	r0, r0, r2
 8000816:	fa01 fe03 	lsl.w	lr, r1, r3
 800081a:	ea40 000e 	orr.w	r0, r0, lr
 800081e:	fa21 f102 	lsr.w	r1, r1, r2
 8000822:	4414      	add	r4, r2
 8000824:	e6bd      	b.n	80005a2 <__adddf3+0xe6>
 8000826:	bf00      	nop

08000828 <__aeabi_dmul>:
 8000828:	b570      	push	{r4, r5, r6, lr}
 800082a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800082e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000832:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000836:	bf1d      	ittte	ne
 8000838:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800083c:	ea94 0f0c 	teqne	r4, ip
 8000840:	ea95 0f0c 	teqne	r5, ip
 8000844:	f000 f8de 	bleq	8000a04 <__aeabi_dmul+0x1dc>
 8000848:	442c      	add	r4, r5
 800084a:	ea81 0603 	eor.w	r6, r1, r3
 800084e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000852:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000856:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800085a:	bf18      	it	ne
 800085c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000860:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000864:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000868:	d038      	beq.n	80008dc <__aeabi_dmul+0xb4>
 800086a:	fba0 ce02 	umull	ip, lr, r0, r2
 800086e:	f04f 0500 	mov.w	r5, #0
 8000872:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000876:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800087a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800087e:	f04f 0600 	mov.w	r6, #0
 8000882:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000886:	f09c 0f00 	teq	ip, #0
 800088a:	bf18      	it	ne
 800088c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000890:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000894:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000898:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800089c:	d204      	bcs.n	80008a8 <__aeabi_dmul+0x80>
 800089e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008a2:	416d      	adcs	r5, r5
 80008a4:	eb46 0606 	adc.w	r6, r6, r6
 80008a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80008b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80008b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80008b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80008bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c0:	bf88      	it	hi
 80008c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c6:	d81e      	bhi.n	8000906 <__aeabi_dmul+0xde>
 80008c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80008cc:	bf08      	it	eq
 80008ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80008d2:	f150 0000 	adcs.w	r0, r0, #0
 80008d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008da:	bd70      	pop	{r4, r5, r6, pc}
 80008dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80008e0:	ea46 0101 	orr.w	r1, r6, r1
 80008e4:	ea40 0002 	orr.w	r0, r0, r2
 80008e8:	ea81 0103 	eor.w	r1, r1, r3
 80008ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80008f0:	bfc2      	ittt	gt
 80008f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	popgt	{r4, r5, r6, pc}
 80008fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000900:	f04f 0e00 	mov.w	lr, #0
 8000904:	3c01      	subs	r4, #1
 8000906:	f300 80ab 	bgt.w	8000a60 <__aeabi_dmul+0x238>
 800090a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800090e:	bfde      	ittt	le
 8000910:	2000      	movle	r0, #0
 8000912:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000916:	bd70      	pople	{r4, r5, r6, pc}
 8000918:	f1c4 0400 	rsb	r4, r4, #0
 800091c:	3c20      	subs	r4, #32
 800091e:	da35      	bge.n	800098c <__aeabi_dmul+0x164>
 8000920:	340c      	adds	r4, #12
 8000922:	dc1b      	bgt.n	800095c <__aeabi_dmul+0x134>
 8000924:	f104 0414 	add.w	r4, r4, #20
 8000928:	f1c4 0520 	rsb	r5, r4, #32
 800092c:	fa00 f305 	lsl.w	r3, r0, r5
 8000930:	fa20 f004 	lsr.w	r0, r0, r4
 8000934:	fa01 f205 	lsl.w	r2, r1, r5
 8000938:	ea40 0002 	orr.w	r0, r0, r2
 800093c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000940:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000944:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000948:	fa21 f604 	lsr.w	r6, r1, r4
 800094c:	eb42 0106 	adc.w	r1, r2, r6
 8000950:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000954:	bf08      	it	eq
 8000956:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800095a:	bd70      	pop	{r4, r5, r6, pc}
 800095c:	f1c4 040c 	rsb	r4, r4, #12
 8000960:	f1c4 0520 	rsb	r5, r4, #32
 8000964:	fa00 f304 	lsl.w	r3, r0, r4
 8000968:	fa20 f005 	lsr.w	r0, r0, r5
 800096c:	fa01 f204 	lsl.w	r2, r1, r4
 8000970:	ea40 0002 	orr.w	r0, r0, r2
 8000974:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000978:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800097c:	f141 0100 	adc.w	r1, r1, #0
 8000980:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000984:	bf08      	it	eq
 8000986:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800098a:	bd70      	pop	{r4, r5, r6, pc}
 800098c:	f1c4 0520 	rsb	r5, r4, #32
 8000990:	fa00 f205 	lsl.w	r2, r0, r5
 8000994:	ea4e 0e02 	orr.w	lr, lr, r2
 8000998:	fa20 f304 	lsr.w	r3, r0, r4
 800099c:	fa01 f205 	lsl.w	r2, r1, r5
 80009a0:	ea43 0302 	orr.w	r3, r3, r2
 80009a4:	fa21 f004 	lsr.w	r0, r1, r4
 80009a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009ac:	fa21 f204 	lsr.w	r2, r1, r4
 80009b0:	ea20 0002 	bic.w	r0, r0, r2
 80009b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80009b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009bc:	bf08      	it	eq
 80009be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f094 0f00 	teq	r4, #0
 80009c8:	d10f      	bne.n	80009ea <__aeabi_dmul+0x1c2>
 80009ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80009ce:	0040      	lsls	r0, r0, #1
 80009d0:	eb41 0101 	adc.w	r1, r1, r1
 80009d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d8:	bf08      	it	eq
 80009da:	3c01      	subeq	r4, #1
 80009dc:	d0f7      	beq.n	80009ce <__aeabi_dmul+0x1a6>
 80009de:	ea41 0106 	orr.w	r1, r1, r6
 80009e2:	f095 0f00 	teq	r5, #0
 80009e6:	bf18      	it	ne
 80009e8:	4770      	bxne	lr
 80009ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80009ee:	0052      	lsls	r2, r2, #1
 80009f0:	eb43 0303 	adc.w	r3, r3, r3
 80009f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80009f8:	bf08      	it	eq
 80009fa:	3d01      	subeq	r5, #1
 80009fc:	d0f7      	beq.n	80009ee <__aeabi_dmul+0x1c6>
 80009fe:	ea43 0306 	orr.w	r3, r3, r6
 8000a02:	4770      	bx	lr
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0c:	bf18      	it	ne
 8000a0e:	ea95 0f0c 	teqne	r5, ip
 8000a12:	d00c      	beq.n	8000a2e <__aeabi_dmul+0x206>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	d1d1      	bne.n	80009c4 <__aeabi_dmul+0x19c>
 8000a20:	ea81 0103 	eor.w	r1, r1, r3
 8000a24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a28:	f04f 0000 	mov.w	r0, #0
 8000a2c:	bd70      	pop	{r4, r5, r6, pc}
 8000a2e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a32:	bf06      	itte	eq
 8000a34:	4610      	moveq	r0, r2
 8000a36:	4619      	moveq	r1, r3
 8000a38:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3c:	d019      	beq.n	8000a72 <__aeabi_dmul+0x24a>
 8000a3e:	ea94 0f0c 	teq	r4, ip
 8000a42:	d102      	bne.n	8000a4a <__aeabi_dmul+0x222>
 8000a44:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a48:	d113      	bne.n	8000a72 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	d105      	bne.n	8000a5c <__aeabi_dmul+0x234>
 8000a50:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a54:	bf1c      	itt	ne
 8000a56:	4610      	movne	r0, r2
 8000a58:	4619      	movne	r1, r3
 8000a5a:	d10a      	bne.n	8000a72 <__aeabi_dmul+0x24a>
 8000a5c:	ea81 0103 	eor.w	r1, r1, r3
 8000a60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a64:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000a68:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	bd70      	pop	{r4, r5, r6, pc}
 8000a72:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000a76:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000a7a:	bd70      	pop	{r4, r5, r6, pc}

08000a7c <__aeabi_ddiv>:
 8000a7c:	b570      	push	{r4, r5, r6, lr}
 8000a7e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a82:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a86:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a8a:	bf1d      	ittte	ne
 8000a8c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a90:	ea94 0f0c 	teqne	r4, ip
 8000a94:	ea95 0f0c 	teqne	r5, ip
 8000a98:	f000 f8a7 	bleq	8000bea <__aeabi_ddiv+0x16e>
 8000a9c:	eba4 0405 	sub.w	r4, r4, r5
 8000aa0:	ea81 0e03 	eor.w	lr, r1, r3
 8000aa4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aa8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000aac:	f000 8088 	beq.w	8000bc0 <__aeabi_ddiv+0x144>
 8000ab0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ab4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000ab8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000abc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000ac0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000ac4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000ac8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000acc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000ad0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000ad4:	429d      	cmp	r5, r3
 8000ad6:	bf08      	it	eq
 8000ad8:	4296      	cmpeq	r6, r2
 8000ada:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000ade:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000ae2:	d202      	bcs.n	8000aea <__aeabi_ddiv+0x6e>
 8000ae4:	085b      	lsrs	r3, r3, #1
 8000ae6:	ea4f 0232 	mov.w	r2, r2, rrx
 8000aea:	1ab6      	subs	r6, r6, r2
 8000aec:	eb65 0503 	sbc.w	r5, r5, r3
 8000af0:	085b      	lsrs	r3, r3, #1
 8000af2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000af6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000afa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000afe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b06:	bf22      	ittt	cs
 8000b08:	1ab6      	subcs	r6, r6, r2
 8000b0a:	4675      	movcs	r5, lr
 8000b0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b10:	085b      	lsrs	r3, r3, #1
 8000b12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b1e:	bf22      	ittt	cs
 8000b20:	1ab6      	subcs	r6, r6, r2
 8000b22:	4675      	movcs	r5, lr
 8000b24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b28:	085b      	lsrs	r3, r3, #1
 8000b2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b36:	bf22      	ittt	cs
 8000b38:	1ab6      	subcs	r6, r6, r2
 8000b3a:	4675      	movcs	r5, lr
 8000b3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b40:	085b      	lsrs	r3, r3, #1
 8000b42:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b46:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b4e:	bf22      	ittt	cs
 8000b50:	1ab6      	subcs	r6, r6, r2
 8000b52:	4675      	movcs	r5, lr
 8000b54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b58:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b5c:	d018      	beq.n	8000b90 <__aeabi_ddiv+0x114>
 8000b5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000b72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000b76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000b7a:	d1c0      	bne.n	8000afe <__aeabi_ddiv+0x82>
 8000b7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000b80:	d10b      	bne.n	8000b9a <__aeabi_ddiv+0x11e>
 8000b82:	ea41 0100 	orr.w	r1, r1, r0
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000b8e:	e7b6      	b.n	8000afe <__aeabi_ddiv+0x82>
 8000b90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000b94:	bf04      	itt	eq
 8000b96:	4301      	orreq	r1, r0
 8000b98:	2000      	moveq	r0, #0
 8000b9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000b9e:	bf88      	it	hi
 8000ba0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000ba4:	f63f aeaf 	bhi.w	8000906 <__aeabi_dmul+0xde>
 8000ba8:	ebb5 0c03 	subs.w	ip, r5, r3
 8000bac:	bf04      	itt	eq
 8000bae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000bb2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000bb6:	f150 0000 	adcs.w	r0, r0, #0
 8000bba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000bbe:	bd70      	pop	{r4, r5, r6, pc}
 8000bc0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000bc4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000bc8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000bcc:	bfc2      	ittt	gt
 8000bce:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000bd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000bd6:	bd70      	popgt	{r4, r5, r6, pc}
 8000bd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bdc:	f04f 0e00 	mov.w	lr, #0
 8000be0:	3c01      	subs	r4, #1
 8000be2:	e690      	b.n	8000906 <__aeabi_dmul+0xde>
 8000be4:	ea45 0e06 	orr.w	lr, r5, r6
 8000be8:	e68d      	b.n	8000906 <__aeabi_dmul+0xde>
 8000bea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000bee:	ea94 0f0c 	teq	r4, ip
 8000bf2:	bf08      	it	eq
 8000bf4:	ea95 0f0c 	teqeq	r5, ip
 8000bf8:	f43f af3b 	beq.w	8000a72 <__aeabi_dmul+0x24a>
 8000bfc:	ea94 0f0c 	teq	r4, ip
 8000c00:	d10a      	bne.n	8000c18 <__aeabi_ddiv+0x19c>
 8000c02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c06:	f47f af34 	bne.w	8000a72 <__aeabi_dmul+0x24a>
 8000c0a:	ea95 0f0c 	teq	r5, ip
 8000c0e:	f47f af25 	bne.w	8000a5c <__aeabi_dmul+0x234>
 8000c12:	4610      	mov	r0, r2
 8000c14:	4619      	mov	r1, r3
 8000c16:	e72c      	b.n	8000a72 <__aeabi_dmul+0x24a>
 8000c18:	ea95 0f0c 	teq	r5, ip
 8000c1c:	d106      	bne.n	8000c2c <__aeabi_ddiv+0x1b0>
 8000c1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c22:	f43f aefd 	beq.w	8000a20 <__aeabi_dmul+0x1f8>
 8000c26:	4610      	mov	r0, r2
 8000c28:	4619      	mov	r1, r3
 8000c2a:	e722      	b.n	8000a72 <__aeabi_dmul+0x24a>
 8000c2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c30:	bf18      	it	ne
 8000c32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c36:	f47f aec5 	bne.w	80009c4 <__aeabi_dmul+0x19c>
 8000c3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c3e:	f47f af0d 	bne.w	8000a5c <__aeabi_dmul+0x234>
 8000c42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c46:	f47f aeeb 	bne.w	8000a20 <__aeabi_dmul+0x1f8>
 8000c4a:	e712      	b.n	8000a72 <__aeabi_dmul+0x24a>

08000c4c <__aeabi_d2f>:
 8000c4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c54:	bf24      	itt	cs
 8000c56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5e:	d90d      	bls.n	8000c7c <__aeabi_d2f+0x30>
 8000c60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c74:	bf08      	it	eq
 8000c76:	f020 0001 	biceq.w	r0, r0, #1
 8000c7a:	4770      	bx	lr
 8000c7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c80:	d121      	bne.n	8000cc6 <__aeabi_d2f+0x7a>
 8000c82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c86:	bfbc      	itt	lt
 8000c88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	4770      	bxlt	lr
 8000c8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c96:	f1c2 0218 	rsb	r2, r2, #24
 8000c9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ca2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca6:	bf18      	it	ne
 8000ca8:	f040 0001 	orrne.w	r0, r0, #1
 8000cac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cb0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb8:	ea40 000c 	orr.w	r0, r0, ip
 8000cbc:	fa23 f302 	lsr.w	r3, r3, r2
 8000cc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc4:	e7cc      	b.n	8000c60 <__aeabi_d2f+0x14>
 8000cc6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cca:	d107      	bne.n	8000cdc <__aeabi_d2f+0x90>
 8000ccc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cd0:	bf1e      	ittt	ne
 8000cd2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cda:	4770      	bxne	lr
 8000cdc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ce0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop

08000cec <__aeabi_uldivmod>:
 8000cec:	b953      	cbnz	r3, 8000d04 <__aeabi_uldivmod+0x18>
 8000cee:	b94a      	cbnz	r2, 8000d04 <__aeabi_uldivmod+0x18>
 8000cf0:	2900      	cmp	r1, #0
 8000cf2:	bf08      	it	eq
 8000cf4:	2800      	cmpeq	r0, #0
 8000cf6:	bf1c      	itt	ne
 8000cf8:	f04f 31ff 	movne.w	r1, #4294967295
 8000cfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000d00:	f000 b982 	b.w	8001008 <__aeabi_idiv0>
 8000d04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d0c:	f000 f806 	bl	8000d1c <__udivmoddi4>
 8000d10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d18:	b004      	add	sp, #16
 8000d1a:	4770      	bx	lr

08000d1c <__udivmoddi4>:
 8000d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d20:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000d22:	4604      	mov	r4, r0
 8000d24:	460f      	mov	r7, r1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d148      	bne.n	8000dbc <__udivmoddi4+0xa0>
 8000d2a:	428a      	cmp	r2, r1
 8000d2c:	4694      	mov	ip, r2
 8000d2e:	d961      	bls.n	8000df4 <__udivmoddi4+0xd8>
 8000d30:	fab2 f382 	clz	r3, r2
 8000d34:	b143      	cbz	r3, 8000d48 <__udivmoddi4+0x2c>
 8000d36:	f1c3 0120 	rsb	r1, r3, #32
 8000d3a:	409f      	lsls	r7, r3
 8000d3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d40:	409c      	lsls	r4, r3
 8000d42:	fa20 f101 	lsr.w	r1, r0, r1
 8000d46:	430f      	orrs	r7, r1
 8000d48:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000d4c:	fa1f fe8c 	uxth.w	lr, ip
 8000d50:	0c22      	lsrs	r2, r4, #16
 8000d52:	fbb7 f6f1 	udiv	r6, r7, r1
 8000d56:	fb01 7716 	mls	r7, r1, r6, r7
 8000d5a:	fb06 f00e 	mul.w	r0, r6, lr
 8000d5e:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d62:	4290      	cmp	r0, r2
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x5c>
 8000d66:	eb1c 0202 	adds.w	r2, ip, r2
 8000d6a:	f106 37ff 	add.w	r7, r6, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x5a>
 8000d70:	4290      	cmp	r0, r2
 8000d72:	f200 8137 	bhi.w	8000fe4 <__udivmoddi4+0x2c8>
 8000d76:	463e      	mov	r6, r7
 8000d78:	1a12      	subs	r2, r2, r0
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb2 f0f1 	udiv	r0, r2, r1
 8000d80:	fb01 2210 	mls	r2, r1, r0, r2
 8000d84:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d88:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x86>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x84>
 8000d9a:	45a6      	cmp	lr, r4
 8000d9c:	f200 811c 	bhi.w	8000fd8 <__udivmoddi4+0x2bc>
 8000da0:	4610      	mov	r0, r2
 8000da2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000da6:	eba4 040e 	sub.w	r4, r4, lr
 8000daa:	2600      	movs	r6, #0
 8000dac:	b11d      	cbz	r5, 8000db6 <__udivmoddi4+0x9a>
 8000dae:	40dc      	lsrs	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	e9c5 4300 	strd	r4, r3, [r5]
 8000db6:	4631      	mov	r1, r6
 8000db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dbc:	428b      	cmp	r3, r1
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0xb8>
 8000dc0:	2d00      	cmp	r5, #0
 8000dc2:	f000 80fd 	beq.w	8000fc0 <__udivmoddi4+0x2a4>
 8000dc6:	2600      	movs	r6, #0
 8000dc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4631      	mov	r1, r6
 8000dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dd4:	fab3 f683 	clz	r6, r3
 8000dd8:	2e00      	cmp	r6, #0
 8000dda:	d14b      	bne.n	8000e74 <__udivmoddi4+0x158>
 8000ddc:	428b      	cmp	r3, r1
 8000dde:	f0c0 80f2 	bcc.w	8000fc6 <__udivmoddi4+0x2aa>
 8000de2:	4282      	cmp	r2, r0
 8000de4:	f240 80ef 	bls.w	8000fc6 <__udivmoddi4+0x2aa>
 8000de8:	4630      	mov	r0, r6
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d0e3      	beq.n	8000db6 <__udivmoddi4+0x9a>
 8000dee:	e9c5 4700 	strd	r4, r7, [r5]
 8000df2:	e7e0      	b.n	8000db6 <__udivmoddi4+0x9a>
 8000df4:	b902      	cbnz	r2, 8000df8 <__udivmoddi4+0xdc>
 8000df6:	deff      	udf	#255	; 0xff
 8000df8:	fab2 f382 	clz	r3, r2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	f040 809d 	bne.w	8000f3c <__udivmoddi4+0x220>
 8000e02:	1a89      	subs	r1, r1, r2
 8000e04:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e08:	b297      	uxth	r7, r2
 8000e0a:	2601      	movs	r6, #1
 8000e0c:	0c20      	lsrs	r0, r4, #16
 8000e0e:	fbb1 f2fe 	udiv	r2, r1, lr
 8000e12:	fb0e 1112 	mls	r1, lr, r2, r1
 8000e16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1a:	fb07 f002 	mul.w	r0, r7, r2
 8000e1e:	4288      	cmp	r0, r1
 8000e20:	d90f      	bls.n	8000e42 <__udivmoddi4+0x126>
 8000e22:	eb1c 0101 	adds.w	r1, ip, r1
 8000e26:	f102 38ff 	add.w	r8, r2, #4294967295
 8000e2a:	bf2c      	ite	cs
 8000e2c:	f04f 0901 	movcs.w	r9, #1
 8000e30:	f04f 0900 	movcc.w	r9, #0
 8000e34:	4288      	cmp	r0, r1
 8000e36:	d903      	bls.n	8000e40 <__udivmoddi4+0x124>
 8000e38:	f1b9 0f00 	cmp.w	r9, #0
 8000e3c:	f000 80cf 	beq.w	8000fde <__udivmoddi4+0x2c2>
 8000e40:	4642      	mov	r2, r8
 8000e42:	1a09      	subs	r1, r1, r0
 8000e44:	b2a4      	uxth	r4, r4
 8000e46:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e4a:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e4e:	fb00 f707 	mul.w	r7, r0, r7
 8000e52:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e56:	42a7      	cmp	r7, r4
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x150>
 8000e5a:	eb1c 0404 	adds.w	r4, ip, r4
 8000e5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x14e>
 8000e64:	42a7      	cmp	r7, r4
 8000e66:	f200 80b4 	bhi.w	8000fd2 <__udivmoddi4+0x2b6>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	1be4      	subs	r4, r4, r7
 8000e6e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000e72:	e79b      	b.n	8000dac <__udivmoddi4+0x90>
 8000e74:	f1c6 0720 	rsb	r7, r6, #32
 8000e78:	40b3      	lsls	r3, r6
 8000e7a:	fa01 f406 	lsl.w	r4, r1, r6
 8000e7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e82:	40f9      	lsrs	r1, r7
 8000e84:	40b2      	lsls	r2, r6
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa20 f307 	lsr.w	r3, r0, r7
 8000e8e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e92:	431c      	orrs	r4, r3
 8000e94:	fa1f fe8c 	uxth.w	lr, ip
 8000e98:	fa00 f306 	lsl.w	r3, r0, r6
 8000e9c:	0c20      	lsrs	r0, r4, #16
 8000e9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ea2:	fb09 1118 	mls	r1, r9, r8, r1
 8000ea6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eaa:	fb08 f00e 	mul.w	r0, r8, lr
 8000eae:	4288      	cmp	r0, r1
 8000eb0:	d90f      	bls.n	8000ed2 <__udivmoddi4+0x1b6>
 8000eb2:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb6:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eba:	bf2c      	ite	cs
 8000ebc:	f04f 0b01 	movcs.w	fp, #1
 8000ec0:	f04f 0b00 	movcc.w	fp, #0
 8000ec4:	4288      	cmp	r0, r1
 8000ec6:	d903      	bls.n	8000ed0 <__udivmoddi4+0x1b4>
 8000ec8:	f1bb 0f00 	cmp.w	fp, #0
 8000ecc:	f000 808d 	beq.w	8000fea <__udivmoddi4+0x2ce>
 8000ed0:	46d0      	mov	r8, sl
 8000ed2:	1a09      	subs	r1, r1, r0
 8000ed4:	b2a4      	uxth	r4, r4
 8000ed6:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eda:	fb09 1110 	mls	r1, r9, r0, r1
 8000ede:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ee2:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ee6:	458e      	cmp	lr, r1
 8000ee8:	d907      	bls.n	8000efa <__udivmoddi4+0x1de>
 8000eea:	eb1c 0101 	adds.w	r1, ip, r1
 8000eee:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ef2:	d201      	bcs.n	8000ef8 <__udivmoddi4+0x1dc>
 8000ef4:	458e      	cmp	lr, r1
 8000ef6:	d87f      	bhi.n	8000ff8 <__udivmoddi4+0x2dc>
 8000ef8:	4620      	mov	r0, r4
 8000efa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000efe:	eba1 010e 	sub.w	r1, r1, lr
 8000f02:	fba0 9802 	umull	r9, r8, r0, r2
 8000f06:	4541      	cmp	r1, r8
 8000f08:	464c      	mov	r4, r9
 8000f0a:	46c6      	mov	lr, r8
 8000f0c:	d302      	bcc.n	8000f14 <__udivmoddi4+0x1f8>
 8000f0e:	d106      	bne.n	8000f1e <__udivmoddi4+0x202>
 8000f10:	454b      	cmp	r3, r9
 8000f12:	d204      	bcs.n	8000f1e <__udivmoddi4+0x202>
 8000f14:	3801      	subs	r0, #1
 8000f16:	ebb9 0402 	subs.w	r4, r9, r2
 8000f1a:	eb68 0e0c 	sbc.w	lr, r8, ip
 8000f1e:	2d00      	cmp	r5, #0
 8000f20:	d070      	beq.n	8001004 <__udivmoddi4+0x2e8>
 8000f22:	1b1a      	subs	r2, r3, r4
 8000f24:	eb61 010e 	sbc.w	r1, r1, lr
 8000f28:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2c:	fa01 f707 	lsl.w	r7, r1, r7
 8000f30:	40f1      	lsrs	r1, r6
 8000f32:	2600      	movs	r6, #0
 8000f34:	431f      	orrs	r7, r3
 8000f36:	e9c5 7100 	strd	r7, r1, [r5]
 8000f3a:	e73c      	b.n	8000db6 <__udivmoddi4+0x9a>
 8000f3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f40:	f1c3 0020 	rsb	r0, r3, #32
 8000f44:	fa01 f203 	lsl.w	r2, r1, r3
 8000f48:	fa21 f600 	lsr.w	r6, r1, r0
 8000f4c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000f50:	fa24 f100 	lsr.w	r1, r4, r0
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	409c      	lsls	r4, r3
 8000f5a:	4311      	orrs	r1, r2
 8000f5c:	fbb6 f0fe 	udiv	r0, r6, lr
 8000f60:	0c0a      	lsrs	r2, r1, #16
 8000f62:	fb0e 6610 	mls	r6, lr, r0, r6
 8000f66:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8000f6a:	fb00 f607 	mul.w	r6, r0, r7
 8000f6e:	4296      	cmp	r6, r2
 8000f70:	d90e      	bls.n	8000f90 <__udivmoddi4+0x274>
 8000f72:	eb1c 0202 	adds.w	r2, ip, r2
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	bf2c      	ite	cs
 8000f7c:	f04f 0901 	movcs.w	r9, #1
 8000f80:	f04f 0900 	movcc.w	r9, #0
 8000f84:	4296      	cmp	r6, r2
 8000f86:	d902      	bls.n	8000f8e <__udivmoddi4+0x272>
 8000f88:	f1b9 0f00 	cmp.w	r9, #0
 8000f8c:	d031      	beq.n	8000ff2 <__udivmoddi4+0x2d6>
 8000f8e:	4640      	mov	r0, r8
 8000f90:	1b92      	subs	r2, r2, r6
 8000f92:	b289      	uxth	r1, r1
 8000f94:	fbb2 f6fe 	udiv	r6, r2, lr
 8000f98:	fb0e 2216 	mls	r2, lr, r6, r2
 8000f9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000fa0:	fb06 f207 	mul.w	r2, r6, r7
 8000fa4:	428a      	cmp	r2, r1
 8000fa6:	d907      	bls.n	8000fb8 <__udivmoddi4+0x29c>
 8000fa8:	eb1c 0101 	adds.w	r1, ip, r1
 8000fac:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb0:	d201      	bcs.n	8000fb6 <__udivmoddi4+0x29a>
 8000fb2:	428a      	cmp	r2, r1
 8000fb4:	d823      	bhi.n	8000ffe <__udivmoddi4+0x2e2>
 8000fb6:	4646      	mov	r6, r8
 8000fb8:	1a89      	subs	r1, r1, r2
 8000fba:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fbe:	e725      	b.n	8000e0c <__udivmoddi4+0xf0>
 8000fc0:	462e      	mov	r6, r5
 8000fc2:	4628      	mov	r0, r5
 8000fc4:	e6f7      	b.n	8000db6 <__udivmoddi4+0x9a>
 8000fc6:	1a84      	subs	r4, r0, r2
 8000fc8:	eb61 0303 	sbc.w	r3, r1, r3
 8000fcc:	2001      	movs	r0, #1
 8000fce:	461f      	mov	r7, r3
 8000fd0:	e70b      	b.n	8000dea <__udivmoddi4+0xce>
 8000fd2:	4464      	add	r4, ip
 8000fd4:	3802      	subs	r0, #2
 8000fd6:	e749      	b.n	8000e6c <__udivmoddi4+0x150>
 8000fd8:	4464      	add	r4, ip
 8000fda:	3802      	subs	r0, #2
 8000fdc:	e6e1      	b.n	8000da2 <__udivmoddi4+0x86>
 8000fde:	3a02      	subs	r2, #2
 8000fe0:	4461      	add	r1, ip
 8000fe2:	e72e      	b.n	8000e42 <__udivmoddi4+0x126>
 8000fe4:	3e02      	subs	r6, #2
 8000fe6:	4462      	add	r2, ip
 8000fe8:	e6c6      	b.n	8000d78 <__udivmoddi4+0x5c>
 8000fea:	f1a8 0802 	sub.w	r8, r8, #2
 8000fee:	4461      	add	r1, ip
 8000ff0:	e76f      	b.n	8000ed2 <__udivmoddi4+0x1b6>
 8000ff2:	3802      	subs	r0, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	e7cb      	b.n	8000f90 <__udivmoddi4+0x274>
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	4461      	add	r1, ip
 8000ffc:	e77d      	b.n	8000efa <__udivmoddi4+0x1de>
 8000ffe:	3e02      	subs	r6, #2
 8001000:	4461      	add	r1, ip
 8001002:	e7d9      	b.n	8000fb8 <__udivmoddi4+0x29c>
 8001004:	462e      	mov	r6, r5
 8001006:	e6d6      	b.n	8000db6 <__udivmoddi4+0x9a>

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af02      	add	r7, sp, #8
 8001012:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8001018:	2334      	movs	r3, #52	; 0x34
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001020:	4a0a      	ldr	r2, [pc, #40]	; (800104c <tx_application_define+0x40>)
 8001022:	490b      	ldr	r1, [pc, #44]	; (8001050 <tx_application_define+0x44>)
 8001024:	480b      	ldr	r0, [pc, #44]	; (8001054 <tx_application_define+0x48>)
 8001026:	f012 feed 	bl	8013e04 <_txe_byte_pool_create>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d109      	bne.n	8001044 <tx_application_define+0x38>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8001030:	4b08      	ldr	r3, [pc, #32]	; (8001054 <tx_application_define+0x48>)
 8001032:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8001034:	68b8      	ldr	r0, [r7, #8]
 8001036:	f003 fba1 	bl	800477c <App_ThreadX_Init>
 800103a:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d000      	beq.n	8001044 <tx_application_define+0x38>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8001042:	e7fe      	b.n	8001042 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000094 	.word	0x20000094
 8001050:	08014e78 	.word	0x08014e78
 8001054:	20002494 	.word	0x20002494

08001058 <BSP_I2C1_Init>:
#define i2c_initialized (1)
#define i2c_uninitialized (0)


void BSP_I2C1_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	if(hi2c1.State == HAL_I2C_STATE_RESET)
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <BSP_I2C1_Init+0x18>)
 800105e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001062:	b2db      	uxtb	r3, r3
 8001064:	2b00      	cmp	r3, #0
 8001066:	d101      	bne.n	800106c <BSP_I2C1_Init+0x14>
	{
        I2C1_Init();
 8001068:	f004 fcf2 	bl	8005a50 <I2C1_Init>
	}
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20002cc8 	.word	0x20002cc8

08001074 <BSP_I2C1_DeInit>:

void BSP_I2C1_DeInit(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
	HAL_I2C_DeInit(&hi2c1);
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <BSP_I2C1_DeInit+0x10>)
 800107a:	f008 f864 	bl	8009146 <HAL_I2C_DeInit>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20002cc8 	.word	0x20002cc8

08001088 <BSP_I2C2_Init>:

void BSP_I2C2_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	if(hi2c2.State == HAL_I2C_STATE_RESET)
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <BSP_I2C2_Init+0x18>)
 800108e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001092:	b2db      	uxtb	r3, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	d101      	bne.n	800109c <BSP_I2C2_Init+0x14>
	{
        I2C2_Init();
 8001098:	f004 fd1a 	bl	8005ad0 <I2C2_Init>
	}
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20002d14 	.word	0x20002d14

080010a4 <BSP_I2C2_DeInit>:

void BSP_I2C2_DeInit(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	HAL_I2C_DeInit(&hi2c2);
 80010a8:	4802      	ldr	r0, [pc, #8]	; (80010b4 <BSP_I2C2_DeInit+0x10>)
 80010aa:	f008 f84c 	bl	8009146 <HAL_I2C_DeInit>
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20002d14 	.word	0x20002d14

080010b8 <BSP_I2C1_WriteReg16>:
int32_t BSP_I2C1_ReadReg(uint16_t Address, uint16_t Reg, uint8_t *pData, uint16_t Length){
    int32_t ret = HAL_I2C_Mem_Read(&hi2c1, Address, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 1000);
    return ret;
}

int32_t BSP_I2C1_WriteReg16(uint16_t Address, uint16_t Reg, uint8_t *pData, uint16_t Length){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	; 0x28
 80010bc:	af04      	add	r7, sp, #16
 80010be:	60ba      	str	r2, [r7, #8]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4603      	mov	r3, r0
 80010c4:	81fb      	strh	r3, [r7, #14]
 80010c6:	460b      	mov	r3, r1
 80010c8:	81bb      	strh	r3, [r7, #12]
 80010ca:	4613      	mov	r3, r2
 80010cc:	80fb      	strh	r3, [r7, #6]
    int32_t ret = HAL_I2C_Mem_Write(&hi2c1, Address, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, 1000);
 80010ce:	89ba      	ldrh	r2, [r7, #12]
 80010d0:	89f9      	ldrh	r1, [r7, #14]
 80010d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d6:	9302      	str	r3, [sp, #8]
 80010d8:	88fb      	ldrh	r3, [r7, #6]
 80010da:	9301      	str	r3, [sp, #4]
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2302      	movs	r3, #2
 80010e2:	4805      	ldr	r0, [pc, #20]	; (80010f8 <BSP_I2C1_WriteReg16+0x40>)
 80010e4:	f008 f85e 	bl	80091a4 <HAL_I2C_Mem_Write>
 80010e8:	4603      	mov	r3, r0
 80010ea:	617b      	str	r3, [r7, #20]
    return ret;
 80010ec:	697b      	ldr	r3, [r7, #20]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3718      	adds	r7, #24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20002cc8 	.word	0x20002cc8

080010fc <BSP_I2C1_ReadReg16>:

int32_t BSP_I2C1_ReadReg16(uint16_t Address, uint16_t Reg, uint8_t *pData, uint16_t Length){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af04      	add	r7, sp, #16
 8001102:	60ba      	str	r2, [r7, #8]
 8001104:	461a      	mov	r2, r3
 8001106:	4603      	mov	r3, r0
 8001108:	81fb      	strh	r3, [r7, #14]
 800110a:	460b      	mov	r3, r1
 800110c:	81bb      	strh	r3, [r7, #12]
 800110e:	4613      	mov	r3, r2
 8001110:	80fb      	strh	r3, [r7, #6]
    int32_t ret = HAL_I2C_Mem_Read(&hi2c1, Address, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, 1000);
 8001112:	89ba      	ldrh	r2, [r7, #12]
 8001114:	89f9      	ldrh	r1, [r7, #14]
 8001116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111a:	9302      	str	r3, [sp, #8]
 800111c:	88fb      	ldrh	r3, [r7, #6]
 800111e:	9301      	str	r3, [sp, #4]
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	2302      	movs	r3, #2
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <BSP_I2C1_ReadReg16+0x40>)
 8001128:	f008 f950 	bl	80093cc <HAL_I2C_Mem_Read>
 800112c:	4603      	mov	r3, r0
 800112e:	617b      	str	r3, [r7, #20]
    return ret;
 8001130:	697b      	ldr	r3, [r7, #20]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20002cc8 	.word	0x20002cc8

08001140 <BSP_I2C2_WriteRegHTS221>:

int32_t BSP_I2C2_WriteRegHTS221(uint8_t Reg, uint8_t *pData, uint8_t Length){
 8001140:	b580      	push	{r7, lr}
 8001142:	b088      	sub	sp, #32
 8001144:	af04      	add	r7, sp, #16
 8001146:	4603      	mov	r3, r0
 8001148:	6039      	str	r1, [r7, #0]
 800114a:	71fb      	strb	r3, [r7, #7]
 800114c:	4613      	mov	r3, r2
 800114e:	71bb      	strb	r3, [r7, #6]
    int32_t ret = HAL_I2C_Mem_Write(&hi2c2, HTS221_I2C_ADDR, Reg | 0x80, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001156:	b2db      	uxtb	r3, r3
 8001158:	b29a      	uxth	r2, r3
 800115a:	79bb      	ldrb	r3, [r7, #6]
 800115c:	b29b      	uxth	r3, r3
 800115e:	2164      	movs	r1, #100	; 0x64
 8001160:	9102      	str	r1, [sp, #8]
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	2301      	movs	r3, #1
 800116a:	21be      	movs	r1, #190	; 0xbe
 800116c:	4804      	ldr	r0, [pc, #16]	; (8001180 <BSP_I2C2_WriteRegHTS221+0x40>)
 800116e:	f008 f819 	bl	80091a4 <HAL_I2C_Mem_Write>
 8001172:	4603      	mov	r3, r0
 8001174:	60fb      	str	r3, [r7, #12]
    return ret;
 8001176:	68fb      	ldr	r3, [r7, #12]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20002d14 	.word	0x20002d14

08001184 <BSP_I2C2_ReadRegHTS221>:

int32_t BSP_I2C2_ReadRegHTS221(uint8_t Reg, uint8_t *pData, uint8_t Length){
 8001184:	b580      	push	{r7, lr}
 8001186:	b088      	sub	sp, #32
 8001188:	af04      	add	r7, sp, #16
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	71fb      	strb	r3, [r7, #7]
 8001190:	4613      	mov	r3, r2
 8001192:	71bb      	strb	r3, [r7, #6]
    int32_t ret = HAL_I2C_Mem_Read(&hi2c2, HTS221_I2C_ADDR, Reg | 0x80, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800119a:	b2db      	uxtb	r3, r3
 800119c:	b29a      	uxth	r2, r3
 800119e:	79bb      	ldrb	r3, [r7, #6]
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	2164      	movs	r1, #100	; 0x64
 80011a4:	9102      	str	r1, [sp, #8]
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	21be      	movs	r1, #190	; 0xbe
 80011b0:	4804      	ldr	r0, [pc, #16]	; (80011c4 <BSP_I2C2_ReadRegHTS221+0x40>)
 80011b2:	f008 f90b 	bl	80093cc <HAL_I2C_Mem_Read>
 80011b6:	4603      	mov	r3, r0
 80011b8:	60fb      	str	r3, [r7, #12]
    return ret;
 80011ba:	68fb      	ldr	r3, [r7, #12]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20002d14 	.word	0x20002d14

080011c8 <BSP_I2C2_ReadRegISM330DHCX>:

int32_t BSP_I2C2_ReadRegISM330DHCX(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b088      	sub	sp, #32
 80011cc:	af04      	add	r7, sp, #16
 80011ce:	4603      	mov	r3, r0
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	4613      	mov	r3, r2
 80011d6:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Read(&hi2c2, ISM330DHCX_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	b29a      	uxth	r2, r3
 80011dc:	79bb      	ldrb	r3, [r7, #6]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	2164      	movs	r1, #100	; 0x64
 80011e2:	9102      	str	r1, [sp, #8]
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	21d6      	movs	r1, #214	; 0xd6
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <BSP_I2C2_ReadRegISM330DHCX+0x3c>)
 80011f0:	f008 f8ec 	bl	80093cc <HAL_I2C_Mem_Read>
 80011f4:	4603      	mov	r3, r0
 80011f6:	60fb      	str	r3, [r7, #12]
    return ret;
 80011f8:	68fb      	ldr	r3, [r7, #12]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20002d14 	.word	0x20002d14

08001208 <BSP_I2C2_WriteRegISM330DHCX>:

int32_t BSP_I2C2_WriteRegISM330DHCX(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af04      	add	r7, sp, #16
 800120e:	4603      	mov	r3, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	71fb      	strb	r3, [r7, #7]
 8001214:	4613      	mov	r3, r2
 8001216:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Write(&hi2c2, ISM330DHCX_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	b29a      	uxth	r2, r3
 800121c:	79bb      	ldrb	r3, [r7, #6]
 800121e:	b29b      	uxth	r3, r3
 8001220:	2164      	movs	r1, #100	; 0x64
 8001222:	9102      	str	r1, [sp, #8]
 8001224:	9301      	str	r3, [sp, #4]
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2301      	movs	r3, #1
 800122c:	21d6      	movs	r1, #214	; 0xd6
 800122e:	4805      	ldr	r0, [pc, #20]	; (8001244 <BSP_I2C2_WriteRegISM330DHCX+0x3c>)
 8001230:	f007 ffb8 	bl	80091a4 <HAL_I2C_Mem_Write>
 8001234:	4603      	mov	r3, r0
 8001236:	60fb      	str	r3, [r7, #12]
    return ret;
 8001238:	68fb      	ldr	r3, [r7, #12]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20002d14 	.word	0x20002d14

08001248 <BSP_ReadPinISM330DHCX>:

int32_t BSP_ReadPinISM330DHCX(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(Mems_ISM330DLC_INT1_GPIO_Port, Mems_ISM330DLC_INT1_Pin);
 800124c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001250:	4802      	ldr	r0, [pc, #8]	; (800125c <BSP_ReadPinISM330DHCX+0x14>)
 8001252:	f007 fe9f 	bl	8008f94 <HAL_GPIO_ReadPin>
 8001256:	4603      	mov	r3, r0
}
 8001258:	4618      	mov	r0, r3
 800125a:	bd80      	pop	{r7, pc}
 800125c:	42021000 	.word	0x42021000

08001260 <BSP_ISM330DHCX_IO_Init>:

void BSP_ISM330DHCX_IO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    MotionSensor_GPIO_Init();
 8001264:	f004 fa0e 	bl	8005684 <MotionSensor_GPIO_Init>
	BSP_I2C2_Init();
 8001268:	f7ff ff0e 	bl	8001088 <BSP_I2C2_Init>
}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}

08001270 <BSP_LPS22HH_IO_Init>:

void BSP_LPS22HH_IO_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	PressureSensor_GPIO_Init();
 8001274:	f004 fa26 	bl	80056c4 <PressureSensor_GPIO_Init>
	BSP_I2C2_Init();
 8001278:	f7ff ff06 	bl	8001088 <BSP_I2C2_Init>
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}

08001280 <BSP_I2C2_ReadRegLPS22HH>:

int32_t BSP_I2C2_ReadRegLPS22HH(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af04      	add	r7, sp, #16
 8001286:	4603      	mov	r3, r0
 8001288:	6039      	str	r1, [r7, #0]
 800128a:	71fb      	strb	r3, [r7, #7]
 800128c:	4613      	mov	r3, r2
 800128e:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Read(&hi2c2, LPS22HH_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	b29a      	uxth	r2, r3
 8001294:	79bb      	ldrb	r3, [r7, #6]
 8001296:	b29b      	uxth	r3, r3
 8001298:	2164      	movs	r1, #100	; 0x64
 800129a:	9102      	str	r1, [sp, #8]
 800129c:	9301      	str	r3, [sp, #4]
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	2301      	movs	r3, #1
 80012a4:	21ba      	movs	r1, #186	; 0xba
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <BSP_I2C2_ReadRegLPS22HH+0x3c>)
 80012a8:	f008 f890 	bl	80093cc <HAL_I2C_Mem_Read>
 80012ac:	4603      	mov	r3, r0
 80012ae:	60fb      	str	r3, [r7, #12]
    return ret;
 80012b0:	68fb      	ldr	r3, [r7, #12]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20002d14 	.word	0x20002d14

080012c0 <BSP_I2C2_WriteRegLPS22HH>:

int32_t BSP_I2C2_WriteRegLPS22HH(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b088      	sub	sp, #32
 80012c4:	af04      	add	r7, sp, #16
 80012c6:	4603      	mov	r3, r0
 80012c8:	6039      	str	r1, [r7, #0]
 80012ca:	71fb      	strb	r3, [r7, #7]
 80012cc:	4613      	mov	r3, r2
 80012ce:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Write(&hi2c2, LPS22HH_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	2164      	movs	r1, #100	; 0x64
 80012da:	9102      	str	r1, [sp, #8]
 80012dc:	9301      	str	r3, [sp, #4]
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	2301      	movs	r3, #1
 80012e4:	21ba      	movs	r1, #186	; 0xba
 80012e6:	4813      	ldr	r0, [pc, #76]	; (8001334 <BSP_I2C2_WriteRegLPS22HH+0x74>)
 80012e8:	f007 ff5c 	bl	80091a4 <HAL_I2C_Mem_Write>
 80012ec:	4603      	mov	r3, r0
 80012ee:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK && hi2c2.ErrorCode == HAL_I2C_ERROR_AF)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d013      	beq.n	800131e <BSP_I2C2_WriteRegLPS22HH+0x5e>
 80012f6:	4b0f      	ldr	r3, [pc, #60]	; (8001334 <BSP_I2C2_WriteRegLPS22HH+0x74>)
 80012f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	d10f      	bne.n	800131e <BSP_I2C2_WriteRegLPS22HH+0x5e>
	{
		ret = HAL_I2C_Mem_Write(&hi2c2, LPS22HH_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100); //Retry
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	b29a      	uxth	r2, r3
 8001302:	79bb      	ldrb	r3, [r7, #6]
 8001304:	b29b      	uxth	r3, r3
 8001306:	2164      	movs	r1, #100	; 0x64
 8001308:	9102      	str	r1, [sp, #8]
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	2301      	movs	r3, #1
 8001312:	21ba      	movs	r1, #186	; 0xba
 8001314:	4807      	ldr	r0, [pc, #28]	; (8001334 <BSP_I2C2_WriteRegLPS22HH+0x74>)
 8001316:	f007 ff45 	bl	80091a4 <HAL_I2C_Mem_Write>
 800131a:	4603      	mov	r3, r0
 800131c:	60fb      	str	r3, [r7, #12]
	}

	if(ret != HAL_OK)
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d002      	beq.n	800132a <BSP_I2C2_WriteRegLPS22HH+0x6a>
	{
		return hi2c2.ErrorCode;
 8001324:	4b03      	ldr	r3, [pc, #12]	; (8001334 <BSP_I2C2_WriteRegLPS22HH+0x74>)
 8001326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001328:	e000      	b.n	800132c <BSP_I2C2_WriteRegLPS22HH+0x6c>
	}
    return ret;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20002d14 	.word	0x20002d14

08001338 <BSP_ReadPinLPS22HH>:

int32_t BSP_ReadPinLPS22HH(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Mems_INT_LPS22HH_GPIO_Port, Mems_INT_LPS22HH_Pin);
 800133c:	2104      	movs	r1, #4
 800133e:	4803      	ldr	r0, [pc, #12]	; (800134c <BSP_ReadPinLPS22HH+0x14>)
 8001340:	f007 fe28 	bl	8008f94 <HAL_GPIO_ReadPin>
 8001344:	4603      	mov	r3, r0
}
 8001346:	4618      	mov	r0, r3
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	42021800 	.word	0x42021800

08001350 <BSP_IIS2MDC_IO_Init>:

void BSP_IIS2MDC_IO_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
	MagSensor_GPIO_Init();
 8001354:	f004 f9d6 	bl	8005704 <MagSensor_GPIO_Init>
	BSP_I2C2_Init();
 8001358:	f7ff fe96 	bl	8001088 <BSP_I2C2_Init>
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}

08001360 <BSP_I2C2_ReadRegIIS2MDC>:

int32_t BSP_I2C2_ReadRegIIS2MDC(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af04      	add	r7, sp, #16
 8001366:	4603      	mov	r3, r0
 8001368:	6039      	str	r1, [r7, #0]
 800136a:	71fb      	strb	r3, [r7, #7]
 800136c:	4613      	mov	r3, r2
 800136e:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Read(&hi2c2, IIS2MDC_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	b29a      	uxth	r2, r3
 8001374:	79bb      	ldrb	r3, [r7, #6]
 8001376:	b29b      	uxth	r3, r3
 8001378:	2164      	movs	r1, #100	; 0x64
 800137a:	9102      	str	r1, [sp, #8]
 800137c:	9301      	str	r3, [sp, #4]
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2301      	movs	r3, #1
 8001384:	213c      	movs	r1, #60	; 0x3c
 8001386:	4808      	ldr	r0, [pc, #32]	; (80013a8 <BSP_I2C2_ReadRegIIS2MDC+0x48>)
 8001388:	f008 f820 	bl	80093cc <HAL_I2C_Mem_Read>
 800138c:	4603      	mov	r3, r0
 800138e:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK)
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d002      	beq.n	800139c <BSP_I2C2_ReadRegIIS2MDC+0x3c>
	{
		return hi2c2.ErrorCode;
 8001396:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <BSP_I2C2_ReadRegIIS2MDC+0x48>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139a:	e000      	b.n	800139e <BSP_I2C2_ReadRegIIS2MDC+0x3e>
	}
    return ret;
 800139c:	68fb      	ldr	r3, [r7, #12]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20002d14 	.word	0x20002d14

080013ac <BSP_I2C2_WriteRegIIS2MDC>:

int32_t BSP_I2C2_WriteRegIIS2MDC(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af04      	add	r7, sp, #16
 80013b2:	4603      	mov	r3, r0
 80013b4:	6039      	str	r1, [r7, #0]
 80013b6:	71fb      	strb	r3, [r7, #7]
 80013b8:	4613      	mov	r3, r2
 80013ba:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Write(&hi2c2, IIS2MDC_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	b29a      	uxth	r2, r3
 80013c0:	79bb      	ldrb	r3, [r7, #6]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	2164      	movs	r1, #100	; 0x64
 80013c6:	9102      	str	r1, [sp, #8]
 80013c8:	9301      	str	r3, [sp, #4]
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	213c      	movs	r1, #60	; 0x3c
 80013d2:	4808      	ldr	r0, [pc, #32]	; (80013f4 <BSP_I2C2_WriteRegIIS2MDC+0x48>)
 80013d4:	f007 fee6 	bl	80091a4 <HAL_I2C_Mem_Write>
 80013d8:	4603      	mov	r3, r0
 80013da:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK)
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <BSP_I2C2_WriteRegIIS2MDC+0x3c>
	{
		return hi2c2.ErrorCode;
 80013e2:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <BSP_I2C2_WriteRegIIS2MDC+0x48>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	e000      	b.n	80013ea <BSP_I2C2_WriteRegIIS2MDC+0x3e>
	}
    return ret;
 80013e8:	68fb      	ldr	r3, [r7, #12]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20002d14 	.word	0x20002d14

080013f8 <BSP_ReadPinIIS2MDC>:

int32_t BSP_ReadPinIIS2MDC(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Mems_INT_IIS2MDC_GPIO_Port, Mems_INT_IIS2MDC_Pin);
 80013fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001400:	4802      	ldr	r0, [pc, #8]	; (800140c <BSP_ReadPinIIS2MDC+0x14>)
 8001402:	f007 fdc7 	bl	8008f94 <HAL_GPIO_ReadPin>
 8001406:	4603      	mov	r3, r0
}
 8001408:	4618      	mov	r0, r3
 800140a:	bd80      	pop	{r7, pc}
 800140c:	42020c00 	.word	0x42020c00

08001410 <BSP_GetTick>:

uint32_t BSP_GetTick(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 8001414:	f005 fb8c 	bl	8006b30 <HAL_GetTick>
 8001418:	4603      	mov	r3, r0
}
 800141a:	4618      	mov	r0, r3
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <BSP_I2C2_ReadRegVEML6030>:

int32_t BSP_I2C2_ReadRegVEML6030(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af04      	add	r7, sp, #16
 8001426:	4603      	mov	r3, r0
 8001428:	6039      	str	r1, [r7, #0]
 800142a:	71fb      	strb	r3, [r7, #7]
 800142c:	4613      	mov	r3, r2
 800142e:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Read(&hi2c2, VEML6030_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	b29a      	uxth	r2, r3
 8001434:	79bb      	ldrb	r3, [r7, #6]
 8001436:	b29b      	uxth	r3, r3
 8001438:	2164      	movs	r1, #100	; 0x64
 800143a:	9102      	str	r1, [sp, #8]
 800143c:	9301      	str	r3, [sp, #4]
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2301      	movs	r3, #1
 8001444:	2120      	movs	r1, #32
 8001446:	4808      	ldr	r0, [pc, #32]	; (8001468 <BSP_I2C2_ReadRegVEML6030+0x48>)
 8001448:	f007 ffc0 	bl	80093cc <HAL_I2C_Mem_Read>
 800144c:	4603      	mov	r3, r0
 800144e:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d002      	beq.n	800145c <BSP_I2C2_ReadRegVEML6030+0x3c>
	{
		return hi2c2.ErrorCode;
 8001456:	4b04      	ldr	r3, [pc, #16]	; (8001468 <BSP_I2C2_ReadRegVEML6030+0x48>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145a:	e000      	b.n	800145e <BSP_I2C2_ReadRegVEML6030+0x3e>
	}
    return ret;
 800145c:	68fb      	ldr	r3, [r7, #12]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20002d14 	.word	0x20002d14

0800146c <BSP_I2C2_WriteRegVEML6030>:

int32_t BSP_I2C2_WriteRegVEML6030(uint8_t Reg, uint8_t *pData, uint8_t Length)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af04      	add	r7, sp, #16
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	71fb      	strb	r3, [r7, #7]
 8001478:	4613      	mov	r3, r2
 800147a:	71bb      	strb	r3, [r7, #6]
	int32_t ret = HAL_I2C_Mem_Write(&hi2c2, VEML6030_I2C_ADDR, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, 100);
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	b29a      	uxth	r2, r3
 8001480:	79bb      	ldrb	r3, [r7, #6]
 8001482:	b29b      	uxth	r3, r3
 8001484:	2164      	movs	r1, #100	; 0x64
 8001486:	9102      	str	r1, [sp, #8]
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2301      	movs	r3, #1
 8001490:	2120      	movs	r1, #32
 8001492:	4808      	ldr	r0, [pc, #32]	; (80014b4 <BSP_I2C2_WriteRegVEML6030+0x48>)
 8001494:	f007 fe86 	bl	80091a4 <HAL_I2C_Mem_Write>
 8001498:	4603      	mov	r3, r0
 800149a:	60fb      	str	r3, [r7, #12]
	if(ret != HAL_OK)
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d002      	beq.n	80014a8 <BSP_I2C2_WriteRegVEML6030+0x3c>
	{
		return hi2c2.ErrorCode;
 80014a2:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <BSP_I2C2_WriteRegVEML6030+0x48>)
 80014a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a6:	e000      	b.n	80014aa <BSP_I2C2_WriteRegVEML6030+0x3e>
	}
    return ret;
 80014a8:	68fb      	ldr	r3, [r7, #12]
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20002d14 	.word	0x20002d14

080014b8 <BSP_LEDToggleRed>:
#include "BSP_LED.h"
#include "stm32u5xx_hal.h"
#include "main.h"

void BSP_LEDToggleRed(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80014bc:	2140      	movs	r1, #64	; 0x40
 80014be:	4802      	ldr	r0, [pc, #8]	; (80014c8 <BSP_LEDToggleRed+0x10>)
 80014c0:	f007 fd98 	bl	8008ff4 <HAL_GPIO_TogglePin>
}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	42021c00 	.word	0x42021c00

080014cc <BSP_LEDToggleGreen>:

void BSP_LEDToggleGreen(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 80014d0:	2180      	movs	r1, #128	; 0x80
 80014d2:	4802      	ldr	r0, [pc, #8]	; (80014dc <BSP_LEDToggleGreen+0x10>)
 80014d4:	f007 fd8e 	bl	8008ff4 <HAL_GPIO_TogglePin>
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	42021c00 	.word	0x42021c00

080014e0 <BSP_CameraInit>:

static void BSP_CameraHwReset(void);
static void BSP_CameraHWInit(void);

BSP_CameraStatus_t BSP_CameraInit(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	BSP_CameraHwReset();//Reset it
 80014e4:	f000 f818 	bl	8001518 <BSP_CameraHwReset>
    BSP_CameraHWInit(); //Init OV5460 driver
 80014e8:	f000 f83a 	bl	8001560 <BSP_CameraHWInit>
	return CameraOK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <BSP_CameraStart>:

void BSP_CameraStart(uint8_t* Buffer){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	  HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)Buffer, CAMERA_DATA_SIZE);
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001502:	2100      	movs	r1, #0
 8001504:	4803      	ldr	r0, [pc, #12]	; (8001514 <BSP_CameraStart+0x20>)
 8001506:	f005 fd85 	bl	8007014 <HAL_DCMI_Start_DMA>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20002c00 	.word	0x20002c00

08001518 <BSP_CameraHwReset>:
void BSP_CameraStop(void){
	  HAL_DCMI_Stop(&hdcmi);
}

static void BSP_CameraHwReset(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
    /* Camera sensor RESET sequence */
    /* Assert the camera STANDBY and RSTI pins */

    HAL_GPIO_WritePin(CAM_XSDN_GPIO_Port, CAM_XSDN_Pin, GPIO_PIN_SET);
 800151c:	2201      	movs	r2, #1
 800151e:	2108      	movs	r1, #8
 8001520:	480e      	ldr	r0, [pc, #56]	; (800155c <BSP_CameraHwReset+0x44>)
 8001522:	f007 fd4f 	bl	8008fc4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CAM_RSTI_GPIO_Port, CAM_RSTI_Pin, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	2104      	movs	r1, #4
 800152a:	480c      	ldr	r0, [pc, #48]	; (800155c <BSP_CameraHwReset+0x44>)
 800152c:	f007 fd4a 	bl	8008fc4 <HAL_GPIO_WritePin>
    HAL_Delay(100);   /* RST and XSDN signals asserted during 100ms */
 8001530:	2064      	movs	r0, #100	; 0x64
 8001532:	f005 fb09 	bl	8006b48 <HAL_Delay>

    /* De-assert the camera STANDBY pin (active high) */
    HAL_GPIO_WritePin(CAM_XSDN_GPIO_Port, CAM_XSDN_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	2108      	movs	r1, #8
 800153a:	4808      	ldr	r0, [pc, #32]	; (800155c <BSP_CameraHwReset+0x44>)
 800153c:	f007 fd42 	bl	8008fc4 <HAL_GPIO_WritePin>
    HAL_Delay(3);     /* RST de-asserted and XSDN de-asserted during 3ms */
 8001540:	2003      	movs	r0, #3
 8001542:	f005 fb01 	bl	8006b48 <HAL_Delay>

    /* De-assert the camera RSTI pin (active low) */
    HAL_GPIO_WritePin(CAM_RSTI_GPIO_Port, CAM_RSTI_Pin, GPIO_PIN_SET);
 8001546:	2201      	movs	r2, #1
 8001548:	2104      	movs	r1, #4
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <BSP_CameraHwReset+0x44>)
 800154c:	f007 fd3a 	bl	8008fc4 <HAL_GPIO_WritePin>
    HAL_Delay(20);     /* RST de-asserted during 20ms */
 8001550:	2014      	movs	r0, #20
 8001552:	f005 faf9 	bl	8006b48 <HAL_Delay>
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	42022000 	.word	0x42022000

08001560 <BSP_CameraHWInit>:

static void BSP_CameraHWInit(void){
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af00      	add	r7, sp, #0
	  uint32_t temp = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
	  OV5640_IO_t              IO;
	  static OV5640_Handle_t   OV5640_Handle;
	  IO.Address = CAMERA_OV5640_ADDRESS;
 800156a:	2378      	movs	r3, #120	; 0x78
 800156c:	80bb      	strh	r3, [r7, #4]
	  IO.Init = BSP_I2C1_Init;
 800156e:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <BSP_CameraHWInit+0x4c>)
 8001570:	60bb      	str	r3, [r7, #8]
	  IO.DeInit = BSP_I2C1_DeInit;
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <BSP_CameraHWInit+0x50>)
 8001574:	60fb      	str	r3, [r7, #12]
      IO.Read = BSP_I2C1_ReadReg16;
 8001576:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <BSP_CameraHWInit+0x54>)
 8001578:	617b      	str	r3, [r7, #20]
      IO.Write = BSP_I2C1_WriteReg16;
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <BSP_CameraHWInit+0x58>)
 800157c:	613b      	str	r3, [r7, #16]
      IO.GetTick = BSP_GetTick;
 800157e:	4b0f      	ldr	r3, [pc, #60]	; (80015bc <BSP_CameraHWInit+0x5c>)
 8001580:	61bb      	str	r3, [r7, #24]
      OV5640_LinkBus(&OV5640_Handle, &IO);
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	4619      	mov	r1, r3
 8001586:	480e      	ldr	r0, [pc, #56]	; (80015c0 <BSP_CameraHWInit+0x60>)
 8001588:	f002 fb26 	bl	8003bd8 <OV5640_LinkBus>
      OV5640_ReadID(&OV5640_Handle,&temp);
 800158c:	f107 031c 	add.w	r3, r7, #28
 8001590:	4619      	mov	r1, r3
 8001592:	480b      	ldr	r0, [pc, #44]	; (80015c0 <BSP_CameraHWInit+0x60>)
 8001594:	f002 fefc 	bl	8004390 <OV5640_ReadID>
      OV5640_Init(&OV5640_Handle, OV5640_R480x272, CAMERA_PF);
 8001598:	2200      	movs	r2, #0
 800159a:	2102      	movs	r1, #2
 800159c:	4808      	ldr	r0, [pc, #32]	; (80015c0 <BSP_CameraHWInit+0x60>)
 800159e:	f002 fb3f 	bl	8003c20 <OV5640_Init>
}
 80015a2:	bf00      	nop
 80015a4:	3720      	adds	r7, #32
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	08001059 	.word	0x08001059
 80015b0:	08001075 	.word	0x08001075
 80015b4:	080010fd 	.word	0x080010fd
 80015b8:	080010b9 	.word	0x080010b9
 80015bc:	08001411 	.word	0x08001411
 80015c0:	200024c8 	.word	0x200024c8

080015c4 <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
    UNUSED(hdcmi);
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <BSP_TempHumSensorInit>:

static VEML6030_Handle_t AmbientLightSensor = {0};


int32_t BSP_TempHumSensorInit(void)
{
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b08a      	sub	sp, #40	; 0x28
 80015dc:	af00      	add	r7, sp, #0
	int32_t ret = 0;
 80015de:	2300      	movs	r3, #0
 80015e0:	627b      	str	r3, [r7, #36]	; 0x24
	HTS221_IO_t TempSensor_IO = {.Init = BSP_I2C2_Init,
 80015e2:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <BSP_TempHumSensorInit+0x48>)
 80015e4:	f107 040c 	add.w	r4, r7, #12
 80015e8:	461d      	mov	r5, r3
 80015ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ee:	e895 0003 	ldmia.w	r5, {r0, r1}
 80015f2:	e884 0003 	stmia.w	r4, {r0, r1}
								 .Write = BSP_I2C2_WriteRegHTS221,
								 .GetTick = BSP_GetTick,
								 .ReadPin = NULL
	};

	HTS221_Init_Struct_t Settings = { .DataReadyConfig = HTS221_DataReadyDisable,
 80015f6:	4a0b      	ldr	r2, [pc, #44]	; (8001624 <BSP_TempHumSensorInit+0x4c>)
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015fe:	6018      	str	r0, [r3, #0]
 8001600:	3304      	adds	r3, #4
 8001602:	8019      	strh	r1, [r3, #0]
									  .HumidityResolution = HTS221_Hum64Samples,
									  .OutputDataRate = HTS221_1_0Hz,
									  .TemperatureResolution = HTS221_Temp32amples

	};
	ret = HTS221_Init(&TempSensor_Handle, Settings, &TempSensor_IO);
 8001604:	f107 030c 	add.w	r3, r7, #12
 8001608:	1d3a      	adds	r2, r7, #4
 800160a:	ca06      	ldmia	r2, {r1, r2}
 800160c:	4806      	ldr	r0, [pc, #24]	; (8001628 <BSP_TempHumSensorInit+0x50>)
 800160e:	f000 fa37 	bl	8001a80 <HTS221_Init>
 8001612:	6278      	str	r0, [r7, #36]	; 0x24
	return ret;
 8001614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001616:	4618      	mov	r0, r3
 8001618:	3728      	adds	r7, #40	; 0x28
 800161a:	46bd      	mov	sp, r7
 800161c:	bdb0      	pop	{r4, r5, r7, pc}
 800161e:	bf00      	nop
 8001620:	08014e8c 	.word	0x08014e8c
 8001624:	08014ea4 	.word	0x08014ea4
 8001628:	200024ec 	.word	0x200024ec

0800162c <BSP_ReadTemperature>:

int32_t BSP_ReadTemperature(float *result)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	return HTS221_ReadTemperature(&TempSensor_Handle, result);
 8001634:	6879      	ldr	r1, [r7, #4]
 8001636:	4804      	ldr	r0, [pc, #16]	; (8001648 <BSP_ReadTemperature+0x1c>)
 8001638:	f000 fa84 	bl	8001b44 <HTS221_ReadTemperature>
 800163c:	4603      	mov	r3, r0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200024ec 	.word	0x200024ec

0800164c <BSP_ReadHumidity>:


int32_t BSP_ReadHumidity(float *result)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	return HTS221_ReadHumidity(&TempSensor_Handle, result);
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	4804      	ldr	r0, [pc, #16]	; (8001668 <BSP_ReadHumidity+0x1c>)
 8001658:	f000 fab9 	bl	8001bce <HTS221_ReadHumidity>
 800165c:	4603      	mov	r3, r0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200024ec 	.word	0x200024ec

0800166c <BSP_PressureSensorInit>:
{
	return HTS221_DisableHeater(&TempSensor_Handle);
}

int32_t BSP_PressureSensorInit(void)
{
 800166c:	b5b0      	push	{r4, r5, r7, lr}
 800166e:	b090      	sub	sp, #64	; 0x40
 8001670:	af04      	add	r7, sp, #16
	LPS22HH_IO_t PressureSensor_IO =
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <BSP_PressureSensorInit+0x54>)
 8001674:	f107 0414 	add.w	r4, r7, #20
 8001678:	461d      	mov	r5, r3
 800167a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800167c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800167e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001682:	e884 0003 	stmia.w	r4, {r0, r1}
			.Write = BSP_I2C2_WriteRegLPS22HH,
			.GetTick = BSP_GetTick,
			.ReadPin = BSP_ReadPinLPS22HH
	};

	LPS22HH_Init_Struct_t PressureSettings =
 8001686:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <BSP_PressureSensorInit+0x58>)
 8001688:	463c      	mov	r4, r7
 800168a:	461d      	mov	r5, r3
 800168c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800168e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001690:	682b      	ldr	r3, [r5, #0]
 8001692:	6023      	str	r3, [r4, #0]
			.F_MODE = LPS22HH_FifoBypass,
			.WTM = LPS22HH_DefaultSetting,
			.REF_P = LPS22HH_DefaultSetting
	};

	int32_t ret = LPS22HH_Init(&PressureSensor, PressureSettings, &PressureSensor_IO);
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	9302      	str	r3, [sp, #8]
 800169a:	466a      	mov	r2, sp
 800169c:	f107 030c 	add.w	r3, r7, #12
 80016a0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80016a4:	e882 0003 	stmia.w	r2, {r0, r1}
 80016a8:	463b      	mov	r3, r7
 80016aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ac:	4806      	ldr	r0, [pc, #24]	; (80016c8 <BSP_PressureSensorInit+0x5c>)
 80016ae:	f001 fedb 	bl	8003468 <LPS22HH_Init>
 80016b2:	62f8      	str	r0, [r7, #44]	; 0x2c
	return ret;
 80016b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3730      	adds	r7, #48	; 0x30
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bdb0      	pop	{r4, r5, r7, pc}
 80016be:	bf00      	nop
 80016c0:	08014eac 	.word	0x08014eac
 80016c4:	08014ec4 	.word	0x08014ec4
 80016c8:	20002514 	.word	0x20002514

080016cc <BSP_ReadPressure>:

int32_t BSP_ReadPressure(float *result)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	int32_t ret = LPS22HH_ReadPressure(&PressureSensor, result);
 80016d4:	6879      	ldr	r1, [r7, #4]
 80016d6:	4804      	ldr	r0, [pc, #16]	; (80016e8 <BSP_ReadPressure+0x1c>)
 80016d8:	f001 ff50 	bl	800357c <LPS22HH_ReadPressure>
 80016dc:	60f8      	str	r0, [r7, #12]
	return ret;
 80016de:	68fb      	ldr	r3, [r7, #12]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20002514 	.word	0x20002514

080016ec <BSP_MagnetometerInit>:
    return ret;
}
*/

int32_t BSP_MagnetometerInit(void)
{
 80016ec:	b5b0      	push	{r4, r5, r7, lr}
 80016ee:	b090      	sub	sp, #64	; 0x40
 80016f0:	af04      	add	r7, sp, #16
    IIS2MDC_IO_t MagnetometerIO =
 80016f2:	4b13      	ldr	r3, [pc, #76]	; (8001740 <BSP_MagnetometerInit+0x54>)
 80016f4:	f107 0414 	add.w	r4, r7, #20
 80016f8:	461d      	mov	r5, r3
 80016fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016fe:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001702:	e884 0003 	stmia.w	r4, {r0, r1}
			.Write = BSP_I2C2_WriteRegIIS2MDC,
			.GetTick = BSP_GetTick,
			.ReadPin = BSP_ReadPinIIS2MDC
    };

    IIS2MDC_InitStruct_t MagnetometerSettings =
 8001706:	4b0f      	ldr	r3, [pc, #60]	; (8001744 <BSP_MagnetometerInit+0x58>)
 8001708:	463c      	mov	r4, r7
 800170a:	461d      	mov	r5, r3
 800170c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800170e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001710:	682b      	ldr	r3, [r5, #0]
 8001712:	6023      	str	r3, [r4, #0]
			.OffsetX = 0,
			.OffsetY = 0,
			.OffsetZ = 0
    };

    int32_t ret = IIS2MDC_Init(&Magnetometer, MagnetometerSettings, &MagnetometerIO);
 8001714:	f107 0314 	add.w	r3, r7, #20
 8001718:	9302      	str	r3, [sp, #8]
 800171a:	466a      	mov	r2, sp
 800171c:	f107 030c 	add.w	r3, r7, #12
 8001720:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001724:	e882 0003 	stmia.w	r2, {r0, r1}
 8001728:	463b      	mov	r3, r7
 800172a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800172c:	4806      	ldr	r0, [pc, #24]	; (8001748 <BSP_MagnetometerInit+0x5c>)
 800172e:	f000 fd9d 	bl	800226c <IIS2MDC_Init>
 8001732:	62f8      	str	r0, [r7, #44]	; 0x2c
    return ret;
 8001734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001736:	4618      	mov	r0, r3
 8001738:	3730      	adds	r7, #48	; 0x30
 800173a:	46bd      	mov	sp, r7
 800173c:	bdb0      	pop	{r4, r5, r7, pc}
 800173e:	bf00      	nop
 8001740:	08014ed8 	.word	0x08014ed8
 8001744:	08014ef0 	.word	0x08014ef0
 8001748:	2000253c 	.word	0x2000253c

0800174c <BSP_ReadMagnetometerXYZ>:

int32_t BSP_ReadMagnetometerXYZ(float *Mx, float *My, float *Mz)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
    int32_t ret = IIS2MDC_ReadMagnetismXYZ(&Magnetometer, Mx, My, Mz);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	68ba      	ldr	r2, [r7, #8]
 800175c:	68f9      	ldr	r1, [r7, #12]
 800175e:	4804      	ldr	r0, [pc, #16]	; (8001770 <BSP_ReadMagnetometerXYZ+0x24>)
 8001760:	f000 fe7a 	bl	8002458 <IIS2MDC_ReadMagnetismXYZ>
 8001764:	6178      	str	r0, [r7, #20]
    return ret;
 8001766:	697b      	ldr	r3, [r7, #20]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	2000253c 	.word	0x2000253c

08001774 <BSP_GetTempPeriod>:
	int32_t ret = IIS2MDC_ReadMagnetismZ(&Magnetometer, Mz);
	return ret;
}

int32_t BSP_GetTempPeriod(uint32_t *Period)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
    int32_t ret = HTS221_GetSamplePeriod(&TempSensor_Handle, Period);
 800177c:	6879      	ldr	r1, [r7, #4]
 800177e:	4804      	ldr	r0, [pc, #16]	; (8001790 <BSP_GetTempPeriod+0x1c>)
 8001780:	f000 fcc4 	bl	800210c <HTS221_GetSamplePeriod>
 8001784:	60f8      	str	r0, [r7, #12]
    return ret;
 8001786:	68fb      	ldr	r3, [r7, #12]
}
 8001788:	4618      	mov	r0, r3
 800178a:	3710      	adds	r7, #16
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	200024ec 	.word	0x200024ec

08001794 <BSP_GetMagneticPeriod>:


int32_t BSP_GetMagneticPeriod(uint32_t *Period)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
    int32_t ret = IIS2MDC_GetSamplePeriod(&Magnetometer, Period);
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	4804      	ldr	r0, [pc, #16]	; (80017b0 <BSP_GetMagneticPeriod+0x1c>)
 80017a0:	f001 f840 	bl	8002824 <IIS2MDC_GetSamplePeriod>
 80017a4:	60f8      	str	r0, [r7, #12]
    return ret;
 80017a6:	68fb      	ldr	r3, [r7, #12]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	2000253c 	.word	0x2000253c

080017b4 <BSP_GetPressurePeriod>:

int32_t BSP_GetPressurePeriod(uint32_t *Period){
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
    int32_t ret = LPS22HH_GetSamplePeriod(&PressureSensor, Period);
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	4804      	ldr	r0, [pc, #16]	; (80017d0 <BSP_GetPressurePeriod+0x1c>)
 80017c0:	f002 f936 	bl	8003a30 <LPS22HH_GetSamplePeriod>
 80017c4:	60f8      	str	r0, [r7, #12]
    return ret;
 80017c6:	68fb      	ldr	r3, [r7, #12]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20002514 	.word	0x20002514

080017d4 <BSP_AmbientLightInit>:

int32_t BSP_AmbientLightInit(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b088      	sub	sp, #32
 80017d8:	af00      	add	r7, sp, #0
    VEML6030_IO_t IO = {
 80017da:	1d3b      	adds	r3, r7, #4
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
 80017e8:	615a      	str	r2, [r3, #20]
 80017ea:	4b0c      	ldr	r3, [pc, #48]	; (800181c <BSP_AmbientLightInit+0x48>)
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <BSP_AmbientLightInit+0x4c>)
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <BSP_AmbientLightInit+0x50>)
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <BSP_AmbientLightInit+0x54>)
 80017f8:	617b      	str	r3, [r7, #20]
			.GetTick = BSP_GetTick,
			.Read = BSP_I2C2_ReadRegVEML6030,
			.Write = BSP_I2C2_WriteRegVEML6030
    };

    VEML_InitSettings_t Settings =
 80017fa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80017fe:	803b      	strh	r3, [r7, #0]
 8001800:	2300      	movs	r3, #0
 8001802:	70bb      	strb	r3, [r7, #2]
    {
    		.ALSConfig = VEML6030_INTTIME_100 | VEML6030_ALS_GAIN_DIV4 | VEML6030_PERS_1,
			.PowerSavingMode = VEML_POWERSAVING_MODE1
    };

    int32_t ret = VEML6030_Init(&AmbientLightSensor, Settings, &IO);
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	461a      	mov	r2, r3
 8001808:	6839      	ldr	r1, [r7, #0]
 800180a:	4808      	ldr	r0, [pc, #32]	; (800182c <BSP_AmbientLightInit+0x58>)
 800180c:	f002 fe10 	bl	8004430 <VEML6030_Init>
 8001810:	61f8      	str	r0, [r7, #28]
    return ret;
 8001812:	69fb      	ldr	r3, [r7, #28]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3720      	adds	r7, #32
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	08001089 	.word	0x08001089
 8001820:	0800146d 	.word	0x0800146d
 8001824:	08001421 	.word	0x08001421
 8001828:	08001411 	.word	0x08001411
 800182c:	20002564 	.word	0x20002564

08001830 <BSP_ReadAmbientLight>:

int32_t BSP_ReadAmbientLight(float *Light)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
    int32_t ret = VEML6030_ReadLight(&AmbientLightSensor, Light);
 8001838:	6879      	ldr	r1, [r7, #4]
 800183a:	4804      	ldr	r0, [pc, #16]	; (800184c <BSP_ReadAmbientLight+0x1c>)
 800183c:	f002 fe92 	bl	8004564 <VEML6030_ReadLight>
 8001840:	60f8      	str	r0, [r7, #12]
    return ret;
 8001842:	68fb      	ldr	r3, [r7, #12]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20002564 	.word	0x20002564

08001850 <BSP_MotionSensorInit>:
#include "tim.h"

static ISM330DHCX_Handle_t MotionSensor;

int32_t BSP_MotionSensorInit(void)
{
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	b0a6      	sub	sp, #152	; 0x98
 8001854:	af0c      	add	r7, sp, #48	; 0x30
	int32_t ret = 0;
 8001856:	2300      	movs	r3, #0
 8001858:	663b      	str	r3, [r7, #96]	; 0x60
	float JunkData[3];
	uint8_t DiscardedXLSamples = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint8_t DiscardedGyroSamples = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	ISM330DHCX_IO_t SensorIO =
 8001866:	4b39      	ldr	r3, [pc, #228]	; (800194c <BSP_MotionSensorInit+0xfc>)
 8001868:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800186c:	461d      	mov	r5, r3
 800186e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001870:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001872:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001876:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			.GetTick = BSP_GetTick,
			.ReadInt1Pin = BSP_ReadPinISM330DHCX,
			.ReadInt2Pin = NULL
	};

	ISM330DHCX_Init_Struct_t Init =
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	2234      	movs	r2, #52	; 0x34
 800187e:	2100      	movs	r1, #0
 8001880:	4618      	mov	r0, r3
 8001882:	f012 fde9 	bl	8014458 <memset>
 8001886:	2304      	movs	r3, #4
 8001888:	71bb      	strb	r3, [r7, #6]
 800188a:	2330      	movs	r3, #48	; 0x30
 800188c:	773b      	strb	r3, [r7, #28]
 800188e:	2302      	movs	r3, #2
 8001890:	77fb      	strb	r3, [r7, #31]
 8001892:	2360      	movs	r3, #96	; 0x60
 8001894:	f887 3020 	strb.w	r3, [r7, #32]
 8001898:	230c      	movs	r3, #12
 800189a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800189e:	2330      	movs	r3, #48	; 0x30
 80018a0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80018a4:	2308      	movs	r3, #8
 80018a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80018aa:	2303      	movs	r3, #3
 80018ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

			.TIMESTAMP_EN = ISM330DHCX_DefaultSetting

	};

	ret = ISM330DHCX_Init(&MotionSensor, Init, &SensorIO);
 80018b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018b4:	930a      	str	r3, [sp, #40]	; 0x28
 80018b6:	466d      	mov	r5, sp
 80018b8:	f107 0410 	add.w	r4, r7, #16
 80018bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80018cc:	1d3b      	adds	r3, r7, #4
 80018ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018d0:	481f      	ldr	r0, [pc, #124]	; (8001950 <BSP_MotionSensorInit+0x100>)
 80018d2:	f001 f87b 	bl	80029cc <ISM330DHCX_Init>
 80018d6:	6638      	str	r0, [r7, #96]	; 0x60
	if(ret !=ISM330DHCX_Ok)
 80018d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d029      	beq.n	8001932 <BSP_MotionSensorInit+0xe2>
	{
		return ret;
 80018de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018e0:	e030      	b.n	8001944 <BSP_MotionSensorInit+0xf4>
	}

	//Discard Junk Samples
	while(DiscardedXLSamples < 6 && DiscardedGyroSamples < 6)
	{
        if(BSP_ReadAccelXYZ(&JunkData[0],&JunkData[1],&JunkData[2]) ==ISM330DHCX_DataReady)
 80018e2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018e6:	f103 0208 	add.w	r2, r3, #8
 80018ea:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018ee:	1d19      	adds	r1, r3, #4
 80018f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018f4:	4618      	mov	r0, r3
 80018f6:	f000 f82d 	bl	8001954 <BSP_ReadAccelXYZ>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d104      	bne.n	800190a <BSP_MotionSensorInit+0xba>
        {
        	DiscardedXLSamples++;
 8001900:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001904:	3301      	adds	r3, #1
 8001906:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        }

        if(BSP_ReadGyroXYZ(&JunkData[0],&JunkData[1],&JunkData[2]) ==ISM330DHCX_DataReady)
 800190a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800190e:	f103 0208 	add.w	r2, r3, #8
 8001912:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001916:	1d19      	adds	r1, r3, #4
 8001918:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800191c:	4618      	mov	r0, r3
 800191e:	f000 f835 	bl	800198c <BSP_ReadGyroXYZ>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d104      	bne.n	8001932 <BSP_MotionSensorInit+0xe2>
        {
        	DiscardedGyroSamples++;
 8001928:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800192c:	3301      	adds	r3, #1
 800192e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	while(DiscardedXLSamples < 6 && DiscardedGyroSamples < 6)
 8001932:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001936:	2b05      	cmp	r3, #5
 8001938:	d803      	bhi.n	8001942 <BSP_MotionSensorInit+0xf2>
 800193a:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800193e:	2b05      	cmp	r3, #5
 8001940:	d9cf      	bls.n	80018e2 <BSP_MotionSensorInit+0x92>
        }
	}
	return ISM330DHCX_Ok;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3768      	adds	r7, #104	; 0x68
 8001948:	46bd      	mov	sp, r7
 800194a:	bdb0      	pop	{r4, r5, r7, pc}
 800194c:	08014f04 	.word	0x08014f04
 8001950:	20002590 	.word	0x20002590

08001954 <BSP_ReadAccelXYZ>:

int32_t BSP_ReadAccelXYZ(float *Ax, float *Ay, float *Az)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
    int32_t ret = 0;
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
    ret = ISM330DHCX_ReadAccel(&MotionSensor, Ax, Ay, Az);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	68f9      	ldr	r1, [r7, #12]
 800196a:	4807      	ldr	r0, [pc, #28]	; (8001988 <BSP_ReadAccelXYZ+0x34>)
 800196c:	f001 f8de 	bl	8002b2c <ISM330DHCX_ReadAccel>
 8001970:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_DataReady)
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <BSP_ReadAccelXYZ+0x28>
    {
    	return ret;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	e000      	b.n	800197e <BSP_ReadAccelXYZ+0x2a>
    }
    return ISM330DHCX_DataReady;
 800197c:	2300      	movs	r3, #0

}
 800197e:	4618      	mov	r0, r3
 8001980:	3718      	adds	r7, #24
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20002590 	.word	0x20002590

0800198c <BSP_ReadGyroXYZ>:

int32_t BSP_ReadGyroXYZ(float *Wx, float *Wy, float *Wz)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
    int32_t ret = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
    ret = ISM330DHCX_ReadGyro(&MotionSensor, Wx, Wy, Wz);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68ba      	ldr	r2, [r7, #8]
 80019a0:	68f9      	ldr	r1, [r7, #12]
 80019a2:	4807      	ldr	r0, [pc, #28]	; (80019c0 <BSP_ReadGyroXYZ+0x34>)
 80019a4:	f001 f921 	bl	8002bea <ISM330DHCX_ReadGyro>
 80019a8:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_DataReady)
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <BSP_ReadGyroXYZ+0x28>
    {
    	return ret;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	e000      	b.n	80019b6 <BSP_ReadGyroXYZ+0x2a>
    }
    return ISM330DHCX_DataReady;
 80019b4:	2300      	movs	r3, #0

}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20002590 	.word	0x20002590

080019c4 <BSP_SynchronizeIRQ>:
	int32_t ret = ISM330DHCX_GetGyroPeriod(&MotionSensor, Period);
	return ret;
}

void BSP_SynchronizeIRQ(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
    float dummy_data[3];
    //Read any data thats available
    BSP_ReadAccelXYZ(&dummy_data[0],&dummy_data[1],&dummy_data[2]);
 80019ca:	1d3b      	adds	r3, r7, #4
 80019cc:	f103 0208 	add.w	r2, r3, #8
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	1d19      	adds	r1, r3, #4
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff ffbc 	bl	8001954 <BSP_ReadAccelXYZ>
    BSP_ReadGyroXYZ(&dummy_data[0],&dummy_data[1],&dummy_data[2]);
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	f103 0208 	add.w	r2, r3, #8
 80019e2:	1d3b      	adds	r3, r7, #4
 80019e4:	1d19      	adds	r1, r3, #4
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff ffcf 	bl	800198c <BSP_ReadGyroXYZ>
    //Wait for New Data
    while(BSP_ReadAccelXYZ(&dummy_data[0],&dummy_data[1],&dummy_data[2]) == ISM330DHCX_DataNotReady);
 80019ee:	bf00      	nop
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	f103 0208 	add.w	r2, r3, #8
 80019f6:	1d3b      	adds	r3, r7, #4
 80019f8:	1d19      	adds	r1, r3, #4
 80019fa:	1d3b      	adds	r3, r7, #4
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff ffa9 	bl	8001954 <BSP_ReadAccelXYZ>
 8001a02:	4603      	mov	r3, r0
 8001a04:	f64b 62ef 	movw	r2, #48879	; 0xbeef
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d0f1      	beq.n	80019f0 <BSP_SynchronizeIRQ+0x2c>
    BSP_ReadGyroXYZ(&dummy_data[0],&dummy_data[1],&dummy_data[2]);
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	f103 0208 	add.w	r2, r3, #8
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	1d19      	adds	r1, r3, #4
 8001a16:	1d3b      	adds	r3, r7, #4
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff ffb7 	bl	800198c <BSP_ReadGyroXYZ>
    HAL_TIM_Base_Start_IT(&htim7);
 8001a1e:	4803      	ldr	r0, [pc, #12]	; (8001a2c <BSP_SynchronizeIRQ+0x68>)
 8001a20:	f00d fd70 	bl	800f504 <HAL_TIM_Base_Start_IT>
}
 8001a24:	bf00      	nop
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20002efc 	.word	0x20002efc

08001a30 <BSP_RamInit>:
#include "octospi.h"
#include <stdint.h>



void BSP_RamInit(void){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
    OSPI_DelayBlockConfig();
 8001a34:	f004 fc4e 	bl	80062d4 <OSPI_DelayBlockConfig>
    OSPI_EnableMemMappedMode();
 8001a38:	f004 fbf0 	bl	800621c <OSPI_EnableMemMappedMode>
    BSP_RamErase();
 8001a3c:	f000 f802 	bl	8001a44 <BSP_RamErase>
   // BSP_RamTest();
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <BSP_RamErase>:

void BSP_RamErase(void){
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
	  uint32_t *pRam = (uint32_t*)OSPI1_RAM_BASE;
 8001a4a:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8001a4e:	603b      	str	r3, [r7, #0]
	  for(uint32_t i = 0; i < (OSPI1_RAM_LENGTH / 4); i = i + 1){
 8001a50:	2300      	movs	r3, #0
 8001a52:	607b      	str	r3, [r7, #4]
 8001a54:	e008      	b.n	8001a68 <BSP_RamErase+0x24>
		  *(pRam + i) = 0;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	683a      	ldr	r2, [r7, #0]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
	  for(uint32_t i = 0; i < (OSPI1_RAM_LENGTH / 4); i = i + 1){
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3301      	adds	r3, #1
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a6e:	d3f2      	bcc.n	8001a56 <BSP_RamErase+0x12>
	  }
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
	...

08001a80 <HTS221_Init>:
static int32_t HTS221_CalculateTemperature(HTS221_Handle_t *Handle, float *temperature);
static int32_t HTS221_CalculateHumidity(HTS221_Handle_t *Handle, float *humidity);


int32_t HTS221_Init(HTS221_Handle_t *Handle, HTS221_Init_Struct_t Settings, HTS221_IO_t *IO)
{
 8001a80:	b5b0      	push	{r4, r5, r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	1d38      	adds	r0, r7, #4
 8001a8a:	e880 0006 	stmia.w	r0, {r1, r2}
 8001a8e:	603b      	str	r3, [r7, #0]
    if(Handle == NULL)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d102      	bne.n	8001a9c <HTS221_Init+0x1c>
    {
    	return HTS221_Error;
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	e036      	b.n	8001b0a <HTS221_Init+0x8a>
    }
    Handle->IO = *IO;
 8001a9c:	68fa      	ldr	r2, [r7, #12]
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	4614      	mov	r4, r2
 8001aa2:	461d      	mov	r5, r3
 8001aa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aa8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001aac:	e884 0003 	stmia.w	r4, {r0, r1}
    Handle->Context.Handle = Handle;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	619a      	str	r2, [r3, #24]
    Handle->Context.Read = HTS221_ReadRegWrapper;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	4a16      	ldr	r2, [pc, #88]	; (8001b14 <HTS221_Init+0x94>)
 8001aba:	61da      	str	r2, [r3, #28]
    Handle->Context.Write = HTS221_WriteRegWrapper;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4a16      	ldr	r2, [pc, #88]	; (8001b18 <HTS221_Init+0x98>)
 8001ac0:	621a      	str	r2, [r3, #32]

    if(Settings.DataReadyConfig == HTS221_DataReadyEnable && Handle->IO.ReadPin == NULL)
 8001ac2:	7a7b      	ldrb	r3, [r7, #9]
 8001ac4:	2b04      	cmp	r3, #4
 8001ac6:	d106      	bne.n	8001ad6 <HTS221_Init+0x56>
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d102      	bne.n	8001ad6 <HTS221_Init+0x56>
    {
    	return HTS221_Error; //Must provide a read pin function if using the data ready pin
 8001ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad4:	e019      	b.n	8001b0a <HTS221_Init+0x8a>
    }
    Handle->DRDY_Config = Settings.DataReadyConfig;
 8001ad6:	7a7a      	ldrb	r2, [r7, #9]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    Handle->DRDY_Polarity = Settings.DataReadySignalPolarity;
 8001ade:	79fa      	ldrb	r2, [r7, #7]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    //Initialized Bus
    if(Handle->IO.Init != NULL)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d002      	beq.n	8001af4 <HTS221_Init+0x74>
    {
        Handle->IO.Init();
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4798      	blx	r3
    }

    Handle->OutputDataRate = Settings.OutputDataRate;
 8001af4:	79ba      	ldrb	r2, [r7, #6]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    //Initialize Device
    return HTS221_RegisterInit(Handle, Settings);
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f000 f8d6 	bl	8001cb4 <HTS221_RegisterInit>
 8001b08:	4603      	mov	r3, r0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bdb0      	pop	{r4, r5, r7, pc}
 8001b12:	bf00      	nop
 8001b14:	08001c59 	.word	0x08001c59
 8001b18:	08001c87 	.word	0x08001c87

08001b1c <HTS221_ResetRegisters>:
	temp &= ~HTS221_HEATER_ENABLE;                                           //Modify Reg
	return HTS221_WriteReg(&Handle->Context,HTS221_REG_CTRL_REG2, &temp, 1); //Store Reg
}

int32_t HTS221_ResetRegisters(HTS221_Handle_t *Handle)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
	uint8_t temp = HTS221_RebootSignal;
 8001b24:	2380      	movs	r3, #128	; 0x80
 8001b26:	73fb      	strb	r3, [r7, #15]
    return HTS221_WriteReg(&Handle->Context, HTS221_REG_CTRL_REG2, &temp, 1);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f103 0018 	add.w	r0, r3, #24
 8001b2e:	f107 020f 	add.w	r2, r7, #15
 8001b32:	2301      	movs	r3, #1
 8001b34:	2121      	movs	r1, #33	; 0x21
 8001b36:	f000 fb44 	bl	80021c2 <HTS221_WriteReg>
 8001b3a:	4603      	mov	r3, r0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3710      	adds	r7, #16
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <HTS221_ReadTemperature>:
	//turn on
	return HTS221_PowerUp(Handle);
}

int32_t HTS221_ReadTemperature(HTS221_Handle_t *Handle, float *temperature)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
    int32_t ret = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
    uint8_t reg = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	73fb      	strb	r3, [r7, #15]
	//Check if DRDY is used
	if(Handle->DRDY_Config == HTS221_DataReadyEnable)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b5c:	2b04      	cmp	r3, #4
 8001b5e:	d116      	bne.n	8001b8e <HTS221_ReadTemperature+0x4a>
	{
		//If its used, read it.
		int32_t PinState = Handle->IO.ReadPin();
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	4798      	blx	r3
 8001b66:	6138      	str	r0, [r7, #16]
		//If Its High and Polarity is Active Low OR If its Low and Polarity is Active High, return data not ready
        if((Handle->DRDY_Polarity == HTS221_DataActiveHigh && PinState == 0) || (Handle->DRDY_Polarity == HTS221_DataActiveLow && PinState != 0))
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d102      	bne.n	8001b78 <HTS221_ReadTemperature+0x34>
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d007      	beq.n	8001b88 <HTS221_ReadTemperature+0x44>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b7e:	2b80      	cmp	r3, #128	; 0x80
 8001b80:	d11c      	bne.n	8001bbc <HTS221_ReadTemperature+0x78>
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d019      	beq.n	8001bbc <HTS221_ReadTemperature+0x78>
        {
            return HTS221_DataNotReady;
 8001b88:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8001b8c:	e01b      	b.n	8001bc6 <HTS221_ReadTemperature+0x82>
        }
	} else
	{
		//Otherwise, read the status reg
        ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_STATUS_REG, &reg, 1);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f103 0018 	add.w	r0, r3, #24
 8001b94:	f107 020f 	add.w	r2, r7, #15
 8001b98:	2301      	movs	r3, #1
 8001b9a:	2127      	movs	r1, #39	; 0x27
 8001b9c:	f000 fae8 	bl	8002170 <HTS221_ReadReg>
 8001ba0:	6178      	str	r0, [r7, #20]
        if(ret != HTS221_Ok)
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <HTS221_ReadTemperature+0x68>
        {
        	return ret;
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	e00c      	b.n	8001bc6 <HTS221_ReadTemperature+0x82>
        } else if ((reg & HTS221_TEMPDATA_Msk) == 0)
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d102      	bne.n	8001bbc <HTS221_ReadTemperature+0x78>
        {
        	return HTS221_DataNotReady;
 8001bb6:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8001bba:	e004      	b.n	8001bc6 <HTS221_ReadTemperature+0x82>
        }
	}
    return HTS221_CalculateTemperature(Handle, temperature);
 8001bbc:	6839      	ldr	r1, [r7, #0]
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f000 f8b6 	bl	8001d30 <HTS221_CalculateTemperature>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HTS221_ReadHumidity>:
int32_t HTS221_ReadHumidity(HTS221_Handle_t *Handle, float *humidity)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b086      	sub	sp, #24
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
    int32_t ret = 0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]
    uint8_t reg = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	73fb      	strb	r3, [r7, #15]
	//Check if DRDY is used
	if(Handle->DRDY_Config == HTS221_DataReadyEnable)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d116      	bne.n	8001c18 <HTS221_ReadHumidity+0x4a>
	{
		//If its used, read it.
		int32_t PinState = Handle->IO.ReadPin();
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	4798      	blx	r3
 8001bf0:	6138      	str	r0, [r7, #16]
		//If Its High and Polarity is Active Low OR If its Low and Polarity is Active High, return data not ready
        if((Handle->DRDY_Polarity == HTS221_DataActiveHigh && PinState == 0) || (Handle->DRDY_Polarity == HTS221_DataActiveLow && PinState != 0))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d102      	bne.n	8001c02 <HTS221_ReadHumidity+0x34>
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d007      	beq.n	8001c12 <HTS221_ReadHumidity+0x44>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c08:	2b80      	cmp	r3, #128	; 0x80
 8001c0a:	d11c      	bne.n	8001c46 <HTS221_ReadHumidity+0x78>
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d019      	beq.n	8001c46 <HTS221_ReadHumidity+0x78>
        {
            return HTS221_DataNotReady;
 8001c12:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8001c16:	e01b      	b.n	8001c50 <HTS221_ReadHumidity+0x82>
        }
	} else
	{
		//Otherwise, read the status reg
        ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_STATUS_REG, &reg, 1);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f103 0018 	add.w	r0, r3, #24
 8001c1e:	f107 020f 	add.w	r2, r7, #15
 8001c22:	2301      	movs	r3, #1
 8001c24:	2127      	movs	r1, #39	; 0x27
 8001c26:	f000 faa3 	bl	8002170 <HTS221_ReadReg>
 8001c2a:	6178      	str	r0, [r7, #20]
        if(ret != HTS221_Ok)
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <HTS221_ReadHumidity+0x68>
        {
        	return ret;
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	e00c      	b.n	8001c50 <HTS221_ReadHumidity+0x82>
        } else if ((reg & HTS221_HUMDATA_Msk) == 0)
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d102      	bne.n	8001c46 <HTS221_ReadHumidity+0x78>
        {
        	return HTS221_DataNotReady;
 8001c40:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8001c44:	e004      	b.n	8001c50 <HTS221_ReadHumidity+0x82>
        }
	}

	return HTS221_CalculateHumidity(Handle, humidity);
 8001c46:	6839      	ldr	r1, [r7, #0]
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 f96b 	bl	8001f24 <HTS221_CalculateHumidity>
 8001c4e:	4603      	mov	r3, r0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3718      	adds	r7, #24
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <HTS221_ReadRegWrapper>:
	return HTS221_WriteReg(&Handle->Context,HTS221_REG_CTRL_REG1, &temp, 1); //Store Reg
}


static int32_t HTS221_ReadRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	607a      	str	r2, [r7, #4]
 8001c62:	461a      	mov	r2, r3
 8001c64:	460b      	mov	r3, r1
 8001c66:	72fb      	strb	r3, [r7, #11]
 8001c68:	4613      	mov	r3, r2
 8001c6a:	72bb      	strb	r3, [r7, #10]
	HTS221_Handle_t *HTS221_Handle = Handle;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	617b      	str	r3, [r7, #20]
	return HTS221_Handle->IO.Read(Reg, Buffer, Length);
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	7aba      	ldrb	r2, [r7, #10]
 8001c76:	7af8      	ldrb	r0, [r7, #11]
 8001c78:	6879      	ldr	r1, [r7, #4]
 8001c7a:	4798      	blx	r3
 8001c7c:	4603      	mov	r3, r0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HTS221_WriteRegWrapper>:

static int32_t HTS221_WriteRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b086      	sub	sp, #24
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	607a      	str	r2, [r7, #4]
 8001c90:	461a      	mov	r2, r3
 8001c92:	460b      	mov	r3, r1
 8001c94:	72fb      	strb	r3, [r7, #11]
 8001c96:	4613      	mov	r3, r2
 8001c98:	72bb      	strb	r3, [r7, #10]
	HTS221_Handle_t *HTS221_Handle = Handle;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	617b      	str	r3, [r7, #20]
	return HTS221_Handle->IO.Write(Reg, Buffer, Length);
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	7aba      	ldrb	r2, [r7, #10]
 8001ca4:	7af8      	ldrb	r0, [r7, #11]
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	4798      	blx	r3
 8001caa:	4603      	mov	r3, r0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <HTS221_RegisterInit>:

static int32_t HTS221_RegisterInit(HTS221_Handle_t *Handle, HTS221_Init_Struct_t Settings)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	e883 0006 	stmia.w	r3, {r1, r2}
    int32_t ret =  0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
    uint8_t temp = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	74fb      	strb	r3, [r7, #19]

    //reset registers to factory default
    ret = HTS221_ResetRegisters(Handle);
 8001cca:	68f8      	ldr	r0, [r7, #12]
 8001ccc:	f7ff ff26 	bl	8001b1c <HTS221_ResetRegisters>
 8001cd0:	6178      	str	r0, [r7, #20]
    if(ret != HTS221_Ok)
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <HTS221_RegisterInit+0x28>
    {
    	return ret;
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	e025      	b.n	8001d28 <HTS221_RegisterInit+0x74>
    }

    temp = HTS221_BDU_ENABLE | Settings.OutputDataRate;
 8001cdc:	79bb      	ldrb	r3, [r7, #6]
 8001cde:	f043 0304 	orr.w	r3, r3, #4
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	74fb      	strb	r3, [r7, #19]
    ret = HTS221_WriteReg(&Handle->Context, HTS221_REG_CTRL_REG1, &temp,1);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f103 0018 	add.w	r0, r3, #24
 8001cec:	f107 0213 	add.w	r2, r7, #19
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	2120      	movs	r1, #32
 8001cf4:	f000 fa65 	bl	80021c2 <HTS221_WriteReg>
 8001cf8:	6178      	str	r0, [r7, #20]
    if(ret != HTS221_Ok)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <HTS221_RegisterInit+0x50>
    {
    	return ret;
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	e011      	b.n	8001d28 <HTS221_RegisterInit+0x74>
    }

    temp = Settings.DataReadySignalPolarity | Settings.DataReadyOutputMode | Settings.DataReadyConfig;
 8001d04:	79fa      	ldrb	r2, [r7, #7]
 8001d06:	7a3b      	ldrb	r3, [r7, #8]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	b2da      	uxtb	r2, r3
 8001d0c:	7a7b      	ldrb	r3, [r7, #9]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	74fb      	strb	r3, [r7, #19]
    return HTS221_WriteReg(&Handle->Context, HTS221_REG_CTRL_REG3, &temp,1);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f103 0018 	add.w	r0, r3, #24
 8001d1a:	f107 0213 	add.w	r2, r7, #19
 8001d1e:	2301      	movs	r3, #1
 8001d20:	2122      	movs	r1, #34	; 0x22
 8001d22:	f000 fa4e 	bl	80021c2 <HTS221_WriteReg>
 8001d26:	4603      	mov	r3, r0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <HTS221_CalculateTemperature>:

static int32_t HTS221_CalculateTemperature(HTS221_Handle_t *Handle, float *temperature)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08a      	sub	sp, #40	; 0x28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
	int32_t ret = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t Buffer[2] = {0};
 8001d3e:	2300      	movs	r3, #0
 8001d40:	81bb      	strh	r3, [r7, #12]
	int16_t temp = 0;
 8001d42:	2300      	movs	r3, #0
 8001d44:	847b      	strh	r3, [r7, #34]	; 0x22
    float T0_OUT = 0, T1_OUT = 0;
 8001d46:	f04f 0300 	mov.w	r3, #0
 8001d4a:	61fb      	str	r3, [r7, #28]
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	61bb      	str	r3, [r7, #24]
    float T1_DEGC = 0,  T0_DEGC = 0;
 8001d52:	f04f 0300 	mov.w	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]


    //Fetch T0
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T0_OUT, Buffer, 2);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f103 0018 	add.w	r0, r3, #24
 8001d64:	f107 020c 	add.w	r2, r7, #12
 8001d68:	2302      	movs	r3, #2
 8001d6a:	213c      	movs	r1, #60	; 0x3c
 8001d6c:	f000 fa00 	bl	8002170 <HTS221_ReadReg>
 8001d70:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <HTS221_CalculateTemperature+0x4c>
    {
    	return ret;
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	e0ce      	b.n	8001f1a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001d7c:	7b7b      	ldrb	r3, [r7, #13]
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	021b      	lsls	r3, r3, #8
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	7b3b      	ldrb	r3, [r7, #12]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	4413      	add	r3, r2
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	847b      	strh	r3, [r7, #34]	; 0x22
    T0_OUT = temp * 1.0f;
 8001d8e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001d92:	ee07 3a90 	vmov	s15, r3
 8001d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d9a:	edc7 7a07 	vstr	s15, [r7, #28]

    //Fetch T1
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T1_OUT, Buffer, 2);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f103 0018 	add.w	r0, r3, #24
 8001da4:	f107 020c 	add.w	r2, r7, #12
 8001da8:	2302      	movs	r3, #2
 8001daa:	213e      	movs	r1, #62	; 0x3e
 8001dac:	f000 f9e0 	bl	8002170 <HTS221_ReadReg>
 8001db0:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <HTS221_CalculateTemperature+0x8c>
    {
    	return ret;
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dba:	e0ae      	b.n	8001f1a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001dbc:	7b7b      	ldrb	r3, [r7, #13]
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	021b      	lsls	r3, r3, #8
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	7b3b      	ldrb	r3, [r7, #12]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	4413      	add	r3, r2
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	847b      	strh	r3, [r7, #34]	; 0x22
    T1_OUT = temp * 1.0f;
 8001dce:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001dd2:	ee07 3a90 	vmov	s15, r3
 8001dd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dda:	edc7 7a06 	vstr	s15, [r7, #24]

    //Fetch T0DegC
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T0_degC_x8, Buffer, 1); //Get LSB, store in Buffer16
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f103 0018 	add.w	r0, r3, #24
 8001de4:	f107 020c 	add.w	r2, r7, #12
 8001de8:	2301      	movs	r3, #1
 8001dea:	2132      	movs	r1, #50	; 0x32
 8001dec:	f000 f9c0 	bl	8002170 <HTS221_ReadReg>
 8001df0:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <HTS221_CalculateTemperature+0xcc>
    {
    	return ret;
 8001df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dfa:	e08e      	b.n	8001f1a <HTS221_CalculateTemperature+0x1ea>
    }

    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T1_T0_msb, &Buffer[1], 1);  //Get MSB, store in Buffer8
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f103 0018 	add.w	r0, r3, #24
 8001e02:	f107 030c 	add.w	r3, r7, #12
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	2301      	movs	r3, #1
 8001e0a:	2135      	movs	r1, #53	; 0x35
 8001e0c:	f000 f9b0 	bl	8002170 <HTS221_ReadReg>
 8001e10:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <HTS221_CalculateTemperature+0xec>
    {
    	return ret;
 8001e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1a:	e07e      	b.n	8001f1a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = ((Buffer[1] & 0x03) << 8) + Buffer[0];
 8001e1c:	7b7b      	ldrb	r3, [r7, #13]
 8001e1e:	021b      	lsls	r3, r3, #8
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	7b3b      	ldrb	r3, [r7, #12]
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	847b      	strh	r3, [r7, #34]	; 0x22
    T0_DEGC = temp / 8.0f; //Calculate
 8001e32:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001e36:	ee07 3a90 	vmov	s15, r3
 8001e3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e3e:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001e42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e46:	edc7 7a04 	vstr	s15, [r7, #16]

    //Fetch T1DegC
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_T1_degC_x8, Buffer, 1); //Get LSB, store in Buffer16
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f103 0018 	add.w	r0, r3, #24
 8001e50:	f107 020c 	add.w	r2, r7, #12
 8001e54:	2301      	movs	r3, #1
 8001e56:	2133      	movs	r1, #51	; 0x33
 8001e58:	f000 f98a 	bl	8002170 <HTS221_ReadReg>
 8001e5c:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <HTS221_CalculateTemperature+0x138>
    {
    	return ret;
 8001e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e66:	e058      	b.n	8001f1a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = ((Buffer[1] & 0x0C) << 6) + Buffer[0];
 8001e68:	7b7b      	ldrb	r3, [r7, #13]
 8001e6a:	019b      	lsls	r3, r3, #6
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	7b3b      	ldrb	r3, [r7, #12]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	4413      	add	r3, r2
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	847b      	strh	r3, [r7, #34]	; 0x22
    T1_DEGC = temp / 8.0f; //Calculate
 8001e7e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001e82:	ee07 3a90 	vmov	s15, r3
 8001e86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e8a:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001e8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e92:	edc7 7a05 	vstr	s15, [r7, #20]

    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_TEMP_OUT_L, Buffer, 2);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f103 0018 	add.w	r0, r3, #24
 8001e9c:	f107 020c 	add.w	r2, r7, #12
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	212a      	movs	r1, #42	; 0x2a
 8001ea4:	f000 f964 	bl	8002170 <HTS221_ReadReg>
 8001ea8:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <HTS221_CalculateTemperature+0x184>
    {
    	return ret;
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	e032      	b.n	8001f1a <HTS221_CalculateTemperature+0x1ea>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001eb4:	7b7b      	ldrb	r3, [r7, #13]
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	021b      	lsls	r3, r3, #8
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	7b3b      	ldrb	r3, [r7, #12]
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	4413      	add	r3, r2
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	847b      	strh	r3, [r7, #34]	; 0x22
    *temperature = (((T1_DEGC - T0_DEGC) * temp) + ((T1_OUT * T0_DEGC) - (T0_OUT * T1_DEGC))) / (T1_OUT - T0_OUT); //Linear Interpolation
 8001ec6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001eca:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ece:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ed2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001ed6:	ee07 3a90 	vmov	s15, r3
 8001eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ede:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ee2:	edd7 6a06 	vldr	s13, [r7, #24]
 8001ee6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001eea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001eee:	ed97 6a07 	vldr	s12, [r7, #28]
 8001ef2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ef6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001efa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001efe:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001f02:	ed97 7a06 	vldr	s14, [r7, #24]
 8001f06:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	edc3 7a00 	vstr	s15, [r3]
    return HTS221_Ok;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3728      	adds	r7, #40	; 0x28
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
	...

08001f24 <HTS221_CalculateHumidity>:

static int32_t HTS221_CalculateHumidity(HTS221_Handle_t *Handle, float *humidity)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	; 0x28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
	int32_t ret = 0;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t Buffer[2] = {0};
 8001f32:	2300      	movs	r3, #0
 8001f34:	813b      	strh	r3, [r7, #8]
	int16_t temp = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	847b      	strh	r3, [r7, #34]	; 0x22
    float H0_OUT = 0, H1_OUT = 0;
 8001f3a:	f04f 0300 	mov.w	r3, #0
 8001f3e:	61fb      	str	r3, [r7, #28]
 8001f40:	f04f 0300 	mov.w	r3, #0
 8001f44:	61bb      	str	r3, [r7, #24]
    float H1_REL = 0,  H0_REL = 0;
 8001f46:	f04f 0300 	mov.w	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
 8001f4c:	f04f 0300 	mov.w	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
    float result = 0;
 8001f52:	f04f 0300 	mov.w	r3, #0
 8001f56:	60fb      	str	r3, [r7, #12]

    //Fetch H0
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_H0_T0_OUT, Buffer, 2);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f103 0018 	add.w	r0, r3, #24
 8001f5e:	f107 0208 	add.w	r2, r7, #8
 8001f62:	2302      	movs	r3, #2
 8001f64:	2136      	movs	r1, #54	; 0x36
 8001f66:	f000 f903 	bl	8002170 <HTS221_ReadReg>
 8001f6a:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HTS221_CalculateHumidity+0x52>
    {
    	return ret;
 8001f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f74:	e0c1      	b.n	80020fa <HTS221_CalculateHumidity+0x1d6>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001f76:	7a7b      	ldrb	r3, [r7, #9]
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	021b      	lsls	r3, r3, #8
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	7a3b      	ldrb	r3, [r7, #8]
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	4413      	add	r3, r2
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	847b      	strh	r3, [r7, #34]	; 0x22
    H0_OUT = temp * 1.0f;
 8001f88:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001f8c:	ee07 3a90 	vmov	s15, r3
 8001f90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f94:	edc7 7a07 	vstr	s15, [r7, #28]

    //Fetch H1
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_H1_T0_OUT, Buffer, 2);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f103 0018 	add.w	r0, r3, #24
 8001f9e:	f107 0208 	add.w	r2, r7, #8
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	213a      	movs	r1, #58	; 0x3a
 8001fa6:	f000 f8e3 	bl	8002170 <HTS221_ReadReg>
 8001faa:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <HTS221_CalculateHumidity+0x92>
    {
    	return ret;
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	e0a1      	b.n	80020fa <HTS221_CalculateHumidity+0x1d6>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 8001fb6:	7a7b      	ldrb	r3, [r7, #9]
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	021b      	lsls	r3, r3, #8
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	7a3b      	ldrb	r3, [r7, #8]
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	4413      	add	r3, r2
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	847b      	strh	r3, [r7, #34]	; 0x22
    H1_OUT = temp * 1.0f;
 8001fc8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001fcc:	ee07 3a90 	vmov	s15, r3
 8001fd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fd4:	edc7 7a06 	vstr	s15, [r7, #24]

    //Fetch H0_Rh
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_H0_rH_x2, Buffer, 1);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f103 0018 	add.w	r0, r3, #24
 8001fde:	f107 0208 	add.w	r2, r7, #8
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	2130      	movs	r1, #48	; 0x30
 8001fe6:	f000 f8c3 	bl	8002170 <HTS221_ReadReg>
 8001fea:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8001fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <HTS221_CalculateHumidity+0xd2>
    {
    	return ret;
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff4:	e081      	b.n	80020fa <HTS221_CalculateHumidity+0x1d6>
    }
    H0_REL = Buffer[0] / 2.0f;
 8001ff6:	7a3b      	ldrb	r3, [r7, #8]
 8001ff8:	ee07 3a90 	vmov	s15, r3
 8001ffc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002000:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002004:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002008:	edc7 7a04 	vstr	s15, [r7, #16]

    //Fetch H0_Rh
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_H1_rH_x2, Buffer, 1);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f103 0018 	add.w	r0, r3, #24
 8002012:	f107 0208 	add.w	r2, r7, #8
 8002016:	2301      	movs	r3, #1
 8002018:	2131      	movs	r1, #49	; 0x31
 800201a:	f000 f8a9 	bl	8002170 <HTS221_ReadReg>
 800201e:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8002020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HTS221_CalculateHumidity+0x106>
    {
    	return ret;
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	e067      	b.n	80020fa <HTS221_CalculateHumidity+0x1d6>
    }
    H1_REL = Buffer[0] / 2.0f;
 800202a:	7a3b      	ldrb	r3, [r7, #8]
 800202c:	ee07 3a90 	vmov	s15, r3
 8002030:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002034:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002038:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800203c:	edc7 7a05 	vstr	s15, [r7, #20]

    //Fetch Measurement
    ret = HTS221_ReadReg(&Handle->Context, HTS221_REG_HUMIDITY_OUT_L, Buffer, 2);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f103 0018 	add.w	r0, r3, #24
 8002046:	f107 0208 	add.w	r2, r7, #8
 800204a:	2302      	movs	r3, #2
 800204c:	2128      	movs	r1, #40	; 0x28
 800204e:	f000 f88f 	bl	8002170 <HTS221_ReadReg>
 8002052:	6278      	str	r0, [r7, #36]	; 0x24
    if(ret != HTS221_Ok)
 8002054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <HTS221_CalculateHumidity+0x13a>
    {
    	return ret;
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	e04d      	b.n	80020fa <HTS221_CalculateHumidity+0x1d6>
    }
    temp = (Buffer[1] << 8) + Buffer[0];
 800205e:	7a7b      	ldrb	r3, [r7, #9]
 8002060:	b29b      	uxth	r3, r3
 8002062:	021b      	lsls	r3, r3, #8
 8002064:	b29a      	uxth	r2, r3
 8002066:	7a3b      	ldrb	r3, [r7, #8]
 8002068:	b29b      	uxth	r3, r3
 800206a:	4413      	add	r3, r2
 800206c:	b29b      	uxth	r3, r3
 800206e:	847b      	strh	r3, [r7, #34]	; 0x22
    result = (((H1_REL - H0_REL) * temp) + ((H1_OUT * H0_REL) - (H0_OUT * H1_REL))) / (H1_OUT - H0_OUT); //Linear Interpolation
 8002070:	ed97 7a05 	vldr	s14, [r7, #20]
 8002074:	edd7 7a04 	vldr	s15, [r7, #16]
 8002078:	ee37 7a67 	vsub.f32	s14, s14, s15
 800207c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002080:	ee07 3a90 	vmov	s15, r3
 8002084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002088:	ee27 7a27 	vmul.f32	s14, s14, s15
 800208c:	edd7 6a06 	vldr	s13, [r7, #24]
 8002090:	edd7 7a04 	vldr	s15, [r7, #16]
 8002094:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002098:	ed97 6a07 	vldr	s12, [r7, #28]
 800209c:	edd7 7a05 	vldr	s15, [r7, #20]
 80020a0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80020a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80020a8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80020ac:	ed97 7a06 	vldr	s14, [r7, #24]
 80020b0:	edd7 7a07 	vldr	s15, [r7, #28]
 80020b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020bc:	edc7 7a03 	vstr	s15, [r7, #12]
    if(result > 100.0)
 80020c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80020c4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002104 <HTS221_CalculateHumidity+0x1e0>
 80020c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d0:	dd03      	ble.n	80020da <HTS221_CalculateHumidity+0x1b6>
    {
    	*humidity = 100.0;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	4a0c      	ldr	r2, [pc, #48]	; (8002108 <HTS221_CalculateHumidity+0x1e4>)
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	e00e      	b.n	80020f8 <HTS221_CalculateHumidity+0x1d4>
    } else if (result < 0.0)
 80020da:	edd7 7a03 	vldr	s15, [r7, #12]
 80020de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e6:	d504      	bpl.n	80020f2 <HTS221_CalculateHumidity+0x1ce>
    {
    	*humidity = 0.0;
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	e002      	b.n	80020f8 <HTS221_CalculateHumidity+0x1d4>
    } else
    {
    	*humidity = result;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	601a      	str	r2, [r3, #0]
    }

    return HTS221_Ok;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3728      	adds	r7, #40	; 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	42c80000 	.word	0x42c80000
 8002108:	42c80000 	.word	0x42c80000

0800210c <HTS221_GetSamplePeriod>:

int32_t HTS221_GetSamplePeriod(HTS221_Handle_t *Handle, uint32_t *Period)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
	switch(Handle->OutputDataRate)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800211c:	2b03      	cmp	r3, #3
 800211e:	d81d      	bhi.n	800215c <HTS221_GetSamplePeriod+0x50>
 8002120:	a201      	add	r2, pc, #4	; (adr r2, 8002128 <HTS221_GetSamplePeriod+0x1c>)
 8002122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002126:	bf00      	nop
 8002128:	08002139 	.word	0x08002139
 800212c:	08002143 	.word	0x08002143
 8002130:	0800214d 	.word	0x0800214d
 8002134:	08002155 	.word	0x08002155
	{
	case(HTS221_OneShotMode):
			*Period = 0;
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
	        return HTS221_PeriodOneShot;
 800213e:	2301      	movs	r3, #1
 8002140:	e010      	b.n	8002164 <HTS221_GetSamplePeriod+0x58>
			break;
	case(HTS221_1_0Hz):
			*Period = 1000;
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002148:	601a      	str	r2, [r3, #0]
			break;
 800214a:	e00a      	b.n	8002162 <HTS221_GetSamplePeriod+0x56>
	case(HTS221_7_0p0Hz):
			*Period = 143;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	228f      	movs	r2, #143	; 0x8f
 8002150:	601a      	str	r2, [r3, #0]
	        break;
 8002152:	e006      	b.n	8002162 <HTS221_GetSamplePeriod+0x56>
	case(HTS221_12_5Hz):
			*Period = 80;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	2250      	movs	r2, #80	; 0x50
 8002158:	601a      	str	r2, [r3, #0]
	        break;
 800215a:	e002      	b.n	8002162 <HTS221_GetSamplePeriod+0x56>
	default:
		   return HTS221_ODR_Error;
 800215c:	f06f 0301 	mvn.w	r3, #1
 8002160:	e000      	b.n	8002164 <HTS221_GetSamplePeriod+0x58>
	}
	return HTS221_Ok;
 8002162:	2300      	movs	r3, #0
}
 8002164:	4618      	mov	r0, r3
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <HTS221_ReadReg>:
#include "stddef.h"

static int32_t HTS221_ValidateParams(uint8_t Reg, uint8_t *Buffer, uint8_t Length);

int32_t HTS221_ReadReg(HTS221_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002170:	b590      	push	{r4, r7, lr}
 8002172:	b087      	sub	sp, #28
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	607a      	str	r2, [r7, #4]
 800217a:	461a      	mov	r2, r3
 800217c:	460b      	mov	r3, r1
 800217e:	72fb      	strb	r3, [r7, #11]
 8002180:	4613      	mov	r3, r2
 8002182:	72bb      	strb	r3, [r7, #10]
	int32_t ret = HTS221_ValidateParams(Reg,Buffer,Length);
 8002184:	7aba      	ldrb	r2, [r7, #10]
 8002186:	7afb      	ldrb	r3, [r7, #11]
 8002188:	6879      	ldr	r1, [r7, #4]
 800218a:	4618      	mov	r0, r3
 800218c:	f000 f842 	bl	8002214 <HTS221_ValidateParams>
 8002190:	6178      	str	r0, [r7, #20]
	if(ret != HTS221_REG_NO_ERR)
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <HTS221_ReadReg+0x2c>
	{
        return ret;
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	e00e      	b.n	80021ba <HTS221_ReadReg+0x4a>
	}

    if(Context->Read != NULL)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d009      	beq.n	80021b8 <HTS221_ReadReg+0x48>
    {
        return Context->Read(Context->Handle, Reg, Buffer, Length);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	685c      	ldr	r4, [r3, #4]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6818      	ldr	r0, [r3, #0]
 80021ac:	7abb      	ldrb	r3, [r7, #10]
 80021ae:	7af9      	ldrb	r1, [r7, #11]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	47a0      	blx	r4
 80021b4:	4603      	mov	r3, r0
 80021b6:	e000      	b.n	80021ba <HTS221_ReadReg+0x4a>
    }

    return HTS221_REG_CONTEXT_ERR;
 80021b8:	2308      	movs	r3, #8
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	371c      	adds	r7, #28
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd90      	pop	{r4, r7, pc}

080021c2 <HTS221_WriteReg>:

int32_t HTS221_WriteReg(HTS221_Context_t *Context,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80021c2:	b590      	push	{r4, r7, lr}
 80021c4:	b087      	sub	sp, #28
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	60f8      	str	r0, [r7, #12]
 80021ca:	607a      	str	r2, [r7, #4]
 80021cc:	461a      	mov	r2, r3
 80021ce:	460b      	mov	r3, r1
 80021d0:	72fb      	strb	r3, [r7, #11]
 80021d2:	4613      	mov	r3, r2
 80021d4:	72bb      	strb	r3, [r7, #10]
	int32_t ret = HTS221_ValidateParams(Reg,Buffer,Length);
 80021d6:	7aba      	ldrb	r2, [r7, #10]
 80021d8:	7afb      	ldrb	r3, [r7, #11]
 80021da:	6879      	ldr	r1, [r7, #4]
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 f819 	bl	8002214 <HTS221_ValidateParams>
 80021e2:	6178      	str	r0, [r7, #20]
	if(ret != HTS221_REG_NO_ERR)
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HTS221_WriteReg+0x2c>
	{
        return ret;
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	e00e      	b.n	800220c <HTS221_WriteReg+0x4a>
	}

	if(Context->Write != NULL)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d009      	beq.n	800220a <HTS221_WriteReg+0x48>
	{
	    return Context->Write(Context->Handle, Reg, Buffer, Length);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	689c      	ldr	r4, [r3, #8]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6818      	ldr	r0, [r3, #0]
 80021fe:	7abb      	ldrb	r3, [r7, #10]
 8002200:	7af9      	ldrb	r1, [r7, #11]
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	47a0      	blx	r4
 8002206:	4603      	mov	r3, r0
 8002208:	e000      	b.n	800220c <HTS221_WriteReg+0x4a>
	}

	return HTS221_REG_CONTEXT_ERR;
 800220a:	2308      	movs	r3, #8
}
 800220c:	4618      	mov	r0, r3
 800220e:	371c      	adds	r7, #28
 8002210:	46bd      	mov	sp, r7
 8002212:	bd90      	pop	{r4, r7, pc}

08002214 <HTS221_ValidateParams>:

static int32_t HTS221_ValidateParams(uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	6039      	str	r1, [r7, #0]
 800221e:	71fb      	strb	r3, [r7, #7]
 8002220:	4613      	mov	r3, r2
 8002222:	71bb      	strb	r3, [r7, #6]
	uint32_t ret = 0;
 8002224:	2300      	movs	r3, #0
 8002226:	60fb      	str	r3, [r7, #12]

	if(Reg < HTS221_REG_WHO_AM_I || Reg > 0x3F)
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	2b0e      	cmp	r3, #14
 800222c:	d902      	bls.n	8002234 <HTS221_ValidateParams+0x20>
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	2b3f      	cmp	r3, #63	; 0x3f
 8002232:	d903      	bls.n	800223c <HTS221_ValidateParams+0x28>
	{
		 ret |= HTS221_REG_PARAM_ERR;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	60fb      	str	r3, [r7, #12]
	}

	if(Buffer == NULL)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d103      	bne.n	800224a <HTS221_ValidateParams+0x36>
	{
		ret |= HTS221_BUFFER_PARAM_ERR;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f043 0302 	orr.w	r3, r3, #2
 8002248:	60fb      	str	r3, [r7, #12]
	}

	if(Length == 0 || Length > (0x3F - HTS221_REG_WHO_AM_I))
 800224a:	79bb      	ldrb	r3, [r7, #6]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d002      	beq.n	8002256 <HTS221_ValidateParams+0x42>
 8002250:	79bb      	ldrb	r3, [r7, #6]
 8002252:	2b30      	cmp	r3, #48	; 0x30
 8002254:	d903      	bls.n	800225e <HTS221_ValidateParams+0x4a>
	{  //0x3F - 0x0F = 0x30 readable registers
        ret |= HTS221_LENGTH_PARAM_ERR;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f043 0304 	orr.w	r3, r3, #4
 800225c:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 800225e:	68fb      	ldr	r3, [r7, #12]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <IIS2MDC_Init>:
static void ConvertMagData(uint8_t *buffer, float *magnetism);
static void DeConvertMagData(float magnetism, uint8_t *buffer);


int32_t IIS2MDC_Init(IIS2MDC_Handle_t *Handle, IIS2MDC_InitStruct_t Settings, IIS2MDC_IO_t *IO)
{
 800226c:	b084      	sub	sp, #16
 800226e:	b5b0      	push	{r4, r5, r7, lr}
 8002270:	b086      	sub	sp, #24
 8002272:	af02      	add	r7, sp, #8
 8002274:	6078      	str	r0, [r7, #4]
 8002276:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800227a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if(Handle->Status != IIS2MDC_Initialized)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002284:	2b01      	cmp	r3, #1
 8002286:	f000 80a5 	beq.w	80023d4 <IIS2MDC_Init+0x168>
    {
        if(Handle == NULL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d102      	bne.n	8002296 <IIS2MDC_Init+0x2a>
        {
            return IIS2MDC_HandleError;
 8002290:	f04f 33ff 	mov.w	r3, #4294967295
 8002294:	e09f      	b.n	80023d6 <IIS2MDC_Init+0x16a>
        }

        if(IO->Read == NULL || IO->Write == NULL || IO->GetTick == NULL)
 8002296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d007      	beq.n	80022ae <IIS2MDC_Init+0x42>
 800229e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <IIS2MDC_Init+0x42>
 80022a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d102      	bne.n	80022b4 <IIS2MDC_Init+0x48>
        {
        	return IIS2MDC_IOError;
 80022ae:	f06f 0301 	mvn.w	r3, #1
 80022b2:	e090      	b.n	80023d6 <IIS2MDC_Init+0x16a>
        }

        if(Settings.IntThreshold > 49150.5  || Settings.OffsetX > 49150.5 || Settings.OffsetY > 49150.5  || Settings.OffsetZ > 49150.5)
 80022b4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80022b8:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80023e4 <IIS2MDC_Init+0x178>
 80022bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c4:	dc1a      	bgt.n	80022fc <IIS2MDC_Init+0x90>
 80022c6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80022ca:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80023e4 <IIS2MDC_Init+0x178>
 80022ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d6:	dc11      	bgt.n	80022fc <IIS2MDC_Init+0x90>
 80022d8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80022dc:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80023e4 <IIS2MDC_Init+0x178>
 80022e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022e8:	dc08      	bgt.n	80022fc <IIS2MDC_Init+0x90>
 80022ea:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80022ee:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80023e4 <IIS2MDC_Init+0x178>
 80022f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022fa:	dd02      	ble.n	8002302 <IIS2MDC_Init+0x96>
        {
        	return IIS2MDC_FloatError;
 80022fc:	f06f 0303 	mvn.w	r3, #3
 8002300:	e069      	b.n	80023d6 <IIS2MDC_Init+0x16a>
        }

        if(Settings.IntThreshold < -49150.5 || Settings.OffsetX < -49150.5 || Settings.OffsetY < -49150.5  || Settings.OffsetZ < -49150.5)
 8002302:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002306:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80023e8 <IIS2MDC_Init+0x17c>
 800230a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800230e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002312:	d41a      	bmi.n	800234a <IIS2MDC_Init+0xde>
 8002314:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002318:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80023e8 <IIS2MDC_Init+0x17c>
 800231c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002324:	d411      	bmi.n	800234a <IIS2MDC_Init+0xde>
 8002326:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800232a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80023e8 <IIS2MDC_Init+0x17c>
 800232e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002336:	d408      	bmi.n	800234a <IIS2MDC_Init+0xde>
 8002338:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800233c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80023e8 <IIS2MDC_Init+0x17c>
 8002340:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002348:	d502      	bpl.n	8002350 <IIS2MDC_Init+0xe4>
        {
        	return IIS2MDC_FloatError;
 800234a:	f06f 0303 	mvn.w	r3, #3
 800234e:	e042      	b.n	80023d6 <IIS2MDC_Init+0x16a>
        }

        Handle->IO = *IO;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002354:	f103 040c 	add.w	r4, r3, #12
 8002358:	4615      	mov	r5, r2
 800235a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800235c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800235e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002362:	e884 0003 	stmia.w	r4, {r0, r1}
        Handle->Context.Handle = Handle;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	601a      	str	r2, [r3, #0]
        Handle->Context.Read = IIS2MDC_ReadRegWrapper;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a1f      	ldr	r2, [pc, #124]	; (80023ec <IIS2MDC_Init+0x180>)
 8002370:	605a      	str	r2, [r3, #4]
        Handle->Context.Write = IIS2MDC_WriteRegWrapper;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a1e      	ldr	r2, [pc, #120]	; (80023f0 <IIS2MDC_Init+0x184>)
 8002376:	609a      	str	r2, [r3, #8]
        if((Settings.ConfigRegA & IIS2MDC_ODR_Msk) == IIS2MDC_ODR_OneShot)
 8002378:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800237c:	f003 030f 	and.w	r3, r3, #15
 8002380:	2b01      	cmp	r3, #1
 8002382:	d104      	bne.n	800238e <IIS2MDC_Init+0x122>
        {
        	Handle->DataMode = IIS2MDC_OneShotMode;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 800238c:	e003      	b.n	8002396 <IIS2MDC_Init+0x12a>
        } else
        {
        	Handle->DataMode = IIS2MDC_Continuous;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        }

        Handle->OutputDataRate = Settings.ConfigRegA & IIS2MDC_ODR_Msk;
 8002396:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800239a:	f003 030f 	and.w	r3, r3, #15
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        int32_t ret = IIS2MDC_RegisterInit(Handle, Settings);
 80023a6:	466a      	mov	r2, sp
 80023a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023b0:	e882 0003 	stmia.w	r2, {r0, r1}
 80023b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 f8d8 	bl	8002570 <IIS2MDC_RegisterInit>
 80023c0:	60f8      	str	r0, [r7, #12]
        if(ret != IIS2MDC_Ok)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <IIS2MDC_Init+0x160>
        {
        	return ret;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	e004      	b.n	80023d6 <IIS2MDC_Init+0x16a>
        }
        Handle->Status = IIS2MDC_Initialized;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    return IIS2MDC_Ok;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80023e0:	b004      	add	sp, #16
 80023e2:	4770      	bx	lr
 80023e4:	473ffe80 	.word	0x473ffe80
 80023e8:	c73ffe80 	.word	0xc73ffe80
 80023ec:	08002535 	.word	0x08002535
 80023f0:	080024f9 	.word	0x080024f9

080023f4 <IIS2MDC_ResetDevice>:

    return IIS2MDC_Ok;
}

int32_t IIS2MDC_ResetDevice(IIS2MDC_Handle_t *Handle)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
	int32_t ret = IIS2MDC_Ok;
 80023fc:	2300      	movs	r3, #0
 80023fe:	60fb      	str	r3, [r7, #12]
	if(Handle == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d102      	bne.n	800240c <IIS2MDC_ResetDevice+0x18>
	{
		return IIS2MDC_HandleError;
 8002406:	f04f 33ff 	mov.w	r3, #4294967295
 800240a:	e021      	b.n	8002450 <IIS2MDC_ResetDevice+0x5c>
	}

    if(Handle->IO.Write == NULL || Handle->IO.Read == NULL || Handle->IO.GetTick == NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	695b      	ldr	r3, [r3, #20]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d007      	beq.n	8002424 <IIS2MDC_ResetDevice+0x30>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <IIS2MDC_ResetDevice+0x30>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d102      	bne.n	800242a <IIS2MDC_ResetDevice+0x36>
    {
    	return IIS2MDC_IOError;
 8002424:	f06f 0301 	mvn.w	r3, #1
 8002428:	e012      	b.n	8002450 <IIS2MDC_ResetDevice+0x5c>
    }

	ret = IIS2MDC_Reboot(Handle);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f98b 	bl	8002746 <IIS2MDC_Reboot>
 8002430:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <IIS2MDC_ResetDevice+0x48>
	{
		return ret;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	e009      	b.n	8002450 <IIS2MDC_ResetDevice+0x5c>
	}


	ret = IIS2MDC_SWReset(Handle);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 f94b 	bl	80026d8 <IIS2MDC_SWReset>
 8002442:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <IIS2MDC_ResetDevice+0x5a>
	{
		return ret;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	e000      	b.n	8002450 <IIS2MDC_ResetDevice+0x5c>
	}

	return IIS2MDC_Ok;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <IIS2MDC_ReadMagnetismXYZ>:
	}
	return IIS2MDC_Ok;
}

int32_t IIS2MDC_ReadMagnetismXYZ(IIS2MDC_Handle_t *Handle, float *Mx, float *My, float *Mz)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b088      	sub	sp, #32
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
	if(Handle->Status != IIS2MDC_Initialized)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800246c:	2b01      	cmp	r3, #1
 800246e:	d002      	beq.n	8002476 <IIS2MDC_ReadMagnetismXYZ+0x1e>
	{
		return IIS2MDC_InitError;
 8002470:	f06f 0302 	mvn.w	r3, #2
 8002474:	e03c      	b.n	80024f0 <IIS2MDC_ReadMagnetismXYZ+0x98>
	}

	uint8_t Buffer[6] = {0};
 8002476:	2300      	movs	r3, #0
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	2300      	movs	r3, #0
 800247c:	833b      	strh	r3, [r7, #24]
	uint32_t ret = IIS2MDC_ReadReg(&Handle->Context, IIS2MDC_REG_STATUS_REG, Buffer, 1);
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f107 0214 	add.w	r2, r7, #20
 8002484:	2301      	movs	r3, #1
 8002486:	2167      	movs	r1, #103	; 0x67
 8002488:	f000 fa58 	bl	800293c <IIS2MDC_ReadReg>
 800248c:	4603      	mov	r3, r0
 800248e:	61fb      	str	r3, [r7, #28]
	if(ret != IIS2MDC_Ok)
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <IIS2MDC_ReadMagnetismXYZ+0x42>
	{
		return ret;
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	e02a      	b.n	80024f0 <IIS2MDC_ReadMagnetismXYZ+0x98>
	}
	if(Buffer[0] & (IIS2MDC_XDATA_Msk | IIS2MDC_YDATA_Msk | IIS2MDC_ZDATA_Msk))
 800249a:	7d3b      	ldrb	r3, [r7, #20]
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d023      	beq.n	80024ec <IIS2MDC_ReadMagnetismXYZ+0x94>
	{
		ret = IIS2MDC_ReadReg(&Handle->Context, IIS2MDC_REG_OUTX_L_REG, Buffer, 6);
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f107 0214 	add.w	r2, r7, #20
 80024aa:	2306      	movs	r3, #6
 80024ac:	2168      	movs	r1, #104	; 0x68
 80024ae:	f000 fa45 	bl	800293c <IIS2MDC_ReadReg>
 80024b2:	4603      	mov	r3, r0
 80024b4:	61fb      	str	r3, [r7, #28]
		if(ret != IIS2MDC_Ok)
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <IIS2MDC_ReadMagnetismXYZ+0x68>
		{
			return ret;
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	e017      	b.n	80024f0 <IIS2MDC_ReadMagnetismXYZ+0x98>
		}
		ConvertMagData(Buffer, Mx);
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	68b9      	ldr	r1, [r7, #8]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 f965 	bl	8002796 <ConvertMagData>
		ConvertMagData(&Buffer[2], My);
 80024cc:	f107 0314 	add.w	r3, r7, #20
 80024d0:	3302      	adds	r3, #2
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f000 f95e 	bl	8002796 <ConvertMagData>
		ConvertMagData(&Buffer[4], Mz);
 80024da:	f107 0314 	add.w	r3, r7, #20
 80024de:	3304      	adds	r3, #4
 80024e0:	6839      	ldr	r1, [r7, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 f957 	bl	8002796 <ConvertMagData>
		return IIS2MDC_DataReady;
 80024e8:	2300      	movs	r3, #0
 80024ea:	e001      	b.n	80024f0 <IIS2MDC_ReadMagnetismXYZ+0x98>
	}
	return IIS2MDC_DataNotReady;
 80024ec:	f64b 63ef 	movw	r3, #48879	; 0xbeef
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3720      	adds	r7, #32
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <IIS2MDC_WriteRegWrapper>:
	return IIS2MDC_DataNotReady;
}


static int32_t IIS2MDC_WriteRegWrapper(void *Handle,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	461a      	mov	r2, r3
 8002504:	460b      	mov	r3, r1
 8002506:	72fb      	strb	r3, [r7, #11]
 8002508:	4613      	mov	r3, r2
 800250a:	72bb      	strb	r3, [r7, #10]
	IIS2MDC_Handle_t *Dev= Handle;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	617b      	str	r3, [r7, #20]
	if(Dev->IO.Write != NULL)
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d007      	beq.n	8002528 <IIS2MDC_WriteRegWrapper+0x30>
	{
		return Dev->IO.Write(Reg,Buffer,Length);
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	7aba      	ldrb	r2, [r7, #10]
 800251e:	7af8      	ldrb	r0, [r7, #11]
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	4798      	blx	r3
 8002524:	4603      	mov	r3, r0
 8002526:	e001      	b.n	800252c <IIS2MDC_WriteRegWrapper+0x34>
	}
    return IIS2MDC_IOError;
 8002528:	f06f 0301 	mvn.w	r3, #1
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <IIS2MDC_ReadRegWrapper>:

static int32_t IIS2MDC_ReadRegWrapper(void *Handle,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	607a      	str	r2, [r7, #4]
 800253e:	461a      	mov	r2, r3
 8002540:	460b      	mov	r3, r1
 8002542:	72fb      	strb	r3, [r7, #11]
 8002544:	4613      	mov	r3, r2
 8002546:	72bb      	strb	r3, [r7, #10]
	IIS2MDC_Handle_t *Dev= Handle;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	617b      	str	r3, [r7, #20]
	if(Dev->IO.Read != NULL)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d007      	beq.n	8002564 <IIS2MDC_ReadRegWrapper+0x30>
	{
		return Dev->IO.Read(Reg,Buffer,Length);
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	7aba      	ldrb	r2, [r7, #10]
 800255a:	7af8      	ldrb	r0, [r7, #11]
 800255c:	6879      	ldr	r1, [r7, #4]
 800255e:	4798      	blx	r3
 8002560:	4603      	mov	r3, r0
 8002562:	e001      	b.n	8002568 <IIS2MDC_ReadRegWrapper+0x34>
	}
    return IIS2MDC_IOError;
 8002564:	f06f 0301 	mvn.w	r3, #1
}
 8002568:	4618      	mov	r0, r3
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <IIS2MDC_RegisterInit>:

static int32_t IIS2MDC_RegisterInit(IIS2MDC_Handle_t *Handle, IIS2MDC_InitStruct_t Settings)
{
 8002570:	b084      	sub	sp, #16
 8002572:	b580      	push	{r7, lr}
 8002574:	b084      	sub	sp, #16
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
 800257a:	f107 001c 	add.w	r0, r7, #28
 800257e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t ret = IIS2MDC_ResetDevice(Handle);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7ff ff36 	bl	80023f4 <IIS2MDC_ResetDevice>
 8002588:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <IIS2MDC_RegisterInit+0x24>
	{
		return ret;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	e09a      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}

	uint8_t Buffer[2] = {0};
 8002594:	2300      	movs	r3, #0
 8002596:	813b      	strh	r3, [r7, #8]

	DeConvertMagData(Settings.IntThreshold, Buffer);
 8002598:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800259c:	f107 0308 	add.w	r3, r7, #8
 80025a0:	4618      	mov	r0, r3
 80025a2:	eeb0 0a67 	vmov.f32	s0, s15
 80025a6:	f000 f91a 	bl	80027de <DeConvertMagData>
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_INT_THS_H_REG,Buffer,2);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f107 0208 	add.w	r2, r7, #8
 80025b0:	2302      	movs	r3, #2
 80025b2:	2166      	movs	r1, #102	; 0x66
 80025b4:	f000 f9e6 	bl	8002984 <IIS2MDC_WriteReg>
 80025b8:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <IIS2MDC_RegisterInit+0x54>
	{
		return ret;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	e082      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}


	DeConvertMagData(Settings.OffsetX, Buffer);
 80025c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80025c8:	f107 0308 	add.w	r3, r7, #8
 80025cc:	4618      	mov	r0, r3
 80025ce:	eeb0 0a67 	vmov.f32	s0, s15
 80025d2:	f000 f904 	bl	80027de <DeConvertMagData>
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_OFFSET_X_REG_L,Buffer,2);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f107 0208 	add.w	r2, r7, #8
 80025dc:	2302      	movs	r3, #2
 80025de:	2145      	movs	r1, #69	; 0x45
 80025e0:	f000 f9d0 	bl	8002984 <IIS2MDC_WriteReg>
 80025e4:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <IIS2MDC_RegisterInit+0x80>
	{
		return ret;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	e06c      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}

	DeConvertMagData(Settings.OffsetY, Buffer);
 80025f0:	edd7 7a08 	vldr	s15, [r7, #32]
 80025f4:	f107 0308 	add.w	r3, r7, #8
 80025f8:	4618      	mov	r0, r3
 80025fa:	eeb0 0a67 	vmov.f32	s0, s15
 80025fe:	f000 f8ee 	bl	80027de <DeConvertMagData>
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_OFFSET_Y_REG_L,Buffer,2);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f107 0208 	add.w	r2, r7, #8
 8002608:	2302      	movs	r3, #2
 800260a:	2147      	movs	r1, #71	; 0x47
 800260c:	f000 f9ba 	bl	8002984 <IIS2MDC_WriteReg>
 8002610:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <IIS2MDC_RegisterInit+0xac>
	{
		return ret;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	e056      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}

	DeConvertMagData(Settings.OffsetZ, Buffer);
 800261c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002620:	f107 0308 	add.w	r3, r7, #8
 8002624:	4618      	mov	r0, r3
 8002626:	eeb0 0a67 	vmov.f32	s0, s15
 800262a:	f000 f8d8 	bl	80027de <DeConvertMagData>
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_OFFSET_Z_REG_L,Buffer,2);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f107 0208 	add.w	r2, r7, #8
 8002634:	2302      	movs	r3, #2
 8002636:	2149      	movs	r1, #73	; 0x49
 8002638:	f000 f9a4 	bl	8002984 <IIS2MDC_WriteReg>
 800263c:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <IIS2MDC_RegisterInit+0xd8>
	{
		return ret;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	e040      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}

	Buffer[0] = Settings.ConfigRegA;
 8002648:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800264c:	723b      	strb	r3, [r7, #8]
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_CFG_REG_A,Buffer,1);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f107 0208 	add.w	r2, r7, #8
 8002654:	2301      	movs	r3, #1
 8002656:	2160      	movs	r1, #96	; 0x60
 8002658:	f000 f994 	bl	8002984 <IIS2MDC_WriteReg>
 800265c:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <IIS2MDC_RegisterInit+0xf8>
	{
		return ret;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	e030      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}

	Buffer[0] = Settings.ConfigRegB;
 8002668:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800266c:	723b      	strb	r3, [r7, #8]
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_CFG_REG_B,Buffer,1);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f107 0208 	add.w	r2, r7, #8
 8002674:	2301      	movs	r3, #1
 8002676:	2161      	movs	r1, #97	; 0x61
 8002678:	f000 f984 	bl	8002984 <IIS2MDC_WriteReg>
 800267c:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <IIS2MDC_RegisterInit+0x118>
	{
		return ret;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	e020      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}

	Buffer[0] = Settings.ConfigRegC;
 8002688:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800268c:	723b      	strb	r3, [r7, #8]
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_CFG_REG_C,Buffer,1);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f107 0208 	add.w	r2, r7, #8
 8002694:	2301      	movs	r3, #1
 8002696:	2162      	movs	r1, #98	; 0x62
 8002698:	f000 f974 	bl	8002984 <IIS2MDC_WriteReg>
 800269c:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <IIS2MDC_RegisterInit+0x138>
	{
		return ret;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	e010      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}

	Buffer[0] = Settings.IntCtrlReg;
 80026a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80026ac:	723b      	strb	r3, [r7, #8]
	ret = IIS2MDC_WriteReg(&Handle->Context,IIS2MDC_REG_INT_CTRL_REG,Buffer,1);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f107 0208 	add.w	r2, r7, #8
 80026b4:	2301      	movs	r3, #1
 80026b6:	2163      	movs	r1, #99	; 0x63
 80026b8:	f000 f964 	bl	8002984 <IIS2MDC_WriteReg>
 80026bc:	60f8      	str	r0, [r7, #12]
	if(ret != IIS2MDC_Ok)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <IIS2MDC_RegisterInit+0x158>
	{
		return ret;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	e000      	b.n	80026ca <IIS2MDC_RegisterInit+0x15a>
	}

    return IIS2MDC_Ok;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026d4:	b004      	add	sp, #16
 80026d6:	4770      	bx	lr

080026d8 <IIS2MDC_SWReset>:

static int32_t IIS2MDC_SWReset(IIS2MDC_Handle_t *Handle)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
    int32_t ret = 0;
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
    uint8_t Buffer = IIS2MDC_ResetSignal;
 80026e4:	2320      	movs	r3, #32
 80026e6:	73fb      	strb	r3, [r7, #15]
    ret = IIS2MDC_WriteReg(&Handle->Context, IIS2MDC_REG_CFG_REG_A, &Buffer, 1);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f107 020f 	add.w	r2, r7, #15
 80026ee:	2301      	movs	r3, #1
 80026f0:	2160      	movs	r1, #96	; 0x60
 80026f2:	f000 f947 	bl	8002984 <IIS2MDC_WriteReg>
 80026f6:	6178      	str	r0, [r7, #20]
    if(ret != IIS2MDC_Ok)
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <IIS2MDC_SWReset+0x2a>
    {
    	return ret;
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	e01d      	b.n	800273e <IIS2MDC_SWReset+0x66>
    }

    uint32_t timeout = Handle->IO.GetTick();
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a1b      	ldr	r3, [r3, #32]
 8002706:	4798      	blx	r3
 8002708:	6138      	str	r0, [r7, #16]
    while(Buffer & IIS2MDC_ResetSignal)
 800270a:	e012      	b.n	8002732 <IIS2MDC_SWReset+0x5a>
    {
        ret = IIS2MDC_ReadReg(&Handle->Context, IIS2MDC_REG_CFG_REG_A, &Buffer, 1);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f107 020f 	add.w	r2, r7, #15
 8002712:	2301      	movs	r3, #1
 8002714:	2160      	movs	r1, #96	; 0x60
 8002716:	f000 f911 	bl	800293c <IIS2MDC_ReadReg>
 800271a:	6178      	str	r0, [r7, #20]
        if(Handle->IO.GetTick() > timeout + 100)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	4798      	blx	r3
 8002722:	4602      	mov	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	3364      	adds	r3, #100	; 0x64
 8002728:	429a      	cmp	r2, r3
 800272a:	d902      	bls.n	8002732 <IIS2MDC_SWReset+0x5a>
        {
        	return IIS2MDC_Timeout;
 800272c:	f06f 0305 	mvn.w	r3, #5
 8002730:	e005      	b.n	800273e <IIS2MDC_SWReset+0x66>
    while(Buffer & IIS2MDC_ResetSignal)
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	f003 0320 	and.w	r3, r3, #32
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1e7      	bne.n	800270c <IIS2MDC_SWReset+0x34>
        }
    }
    return IIS2MDC_Ok;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <IIS2MDC_Reboot>:

static int32_t IIS2MDC_Reboot(IIS2MDC_Handle_t *Handle)
{
 8002746:	b590      	push	{r4, r7, lr}
 8002748:	b087      	sub	sp, #28
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
    int32_t ret = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	617b      	str	r3, [r7, #20]
    uint8_t Buffer = IIS2MDC_RebootSignal;
 8002752:	2340      	movs	r3, #64	; 0x40
 8002754:	73fb      	strb	r3, [r7, #15]
    ret = IIS2MDC_WriteReg(&Handle->Context, IIS2MDC_REG_CFG_REG_A, &Buffer, 1);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f107 020f 	add.w	r2, r7, #15
 800275c:	2301      	movs	r3, #1
 800275e:	2160      	movs	r1, #96	; 0x60
 8002760:	f000 f910 	bl	8002984 <IIS2MDC_WriteReg>
 8002764:	6178      	str	r0, [r7, #20]
    if(ret != IIS2MDC_Ok)
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <IIS2MDC_Reboot+0x2a>
    {
    	return ret;
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	e00e      	b.n	800278e <IIS2MDC_Reboot+0x48>
    }
    uint32_t timeout = Handle->IO.GetTick();
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	4798      	blx	r3
 8002776:	6138      	str	r0, [r7, #16]
    while((timeout + 20) > Handle->IO.GetTick()); //Delay 20ms
 8002778:	bf00      	nop
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	f103 0414 	add.w	r4, r3, #20
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	4798      	blx	r3
 8002786:	4603      	mov	r3, r0
 8002788:	429c      	cmp	r4, r3
 800278a:	d8f6      	bhi.n	800277a <IIS2MDC_Reboot+0x34>
    return IIS2MDC_Ok;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	371c      	adds	r7, #28
 8002792:	46bd      	mov	sp, r7
 8002794:	bd90      	pop	{r4, r7, pc}

08002796 <ConvertMagData>:

static void ConvertMagData(uint8_t *buffer, float *magnetism)
{
 8002796:	b480      	push	{r7}
 8002798:	b085      	sub	sp, #20
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
 800279e:	6039      	str	r1, [r7, #0]
	int16_t result = (buffer[1] * 256) + buffer[0];
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3301      	adds	r3, #1
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	021b      	lsls	r3, r3, #8
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	4413      	add	r3, r2
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	81fb      	strh	r3, [r7, #14]
	*magnetism = result * 1.5f;
 80027b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027bc:	ee07 3a90 	vmov	s15, r3
 80027c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027c4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80027c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	edc3 7a00 	vstr	s15, [r3]
}
 80027d2:	bf00      	nop
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <DeConvertMagData>:

static void DeConvertMagData(float magnetism, uint8_t *buffer)
{
 80027de:	b480      	push	{r7}
 80027e0:	b085      	sub	sp, #20
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	ed87 0a01 	vstr	s0, [r7, #4]
 80027e8:	6038      	str	r0, [r7, #0]
    int16_t result = magnetism / 1.5f;
 80027ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80027ee:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80027f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027fa:	ee17 3a90 	vmov	r3, s15
 80027fe:	81fb      	strh	r3, [r7, #14]
    buffer[1] = (result & 0xFF00) >> 8;
 8002800:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002804:	121a      	asrs	r2, r3, #8
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	3301      	adds	r3, #1
 800280a:	b2d2      	uxtb	r2, r2
 800280c:	701a      	strb	r2, [r3, #0]
    buffer[0] = result & 0x00FF;
 800280e:	89fb      	ldrh	r3, [r7, #14]
 8002810:	b2da      	uxtb	r2, r3
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	701a      	strb	r2, [r3, #0]
}
 8002816:	bf00      	nop
 8002818:	3714      	adds	r7, #20
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
	...

08002824 <IIS2MDC_GetSamplePeriod>:

int32_t IIS2MDC_GetSamplePeriod(IIS2MDC_Handle_t *Handle, uint32_t *Period)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
	if(Handle->Status != IIS2MDC_Initialized)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002834:	2b01      	cmp	r3, #1
 8002836:	d002      	beq.n	800283e <IIS2MDC_GetSamplePeriod+0x1a>
	{
		return IIS2MDC_InitError;
 8002838:	f06f 0302 	mvn.w	r3, #2
 800283c:	e03a      	b.n	80028b4 <IIS2MDC_GetSamplePeriod+0x90>
	}

	switch(Handle->OutputDataRate)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002844:	2b0c      	cmp	r3, #12
 8002846:	d832      	bhi.n	80028ae <IIS2MDC_GetSamplePeriod+0x8a>
 8002848:	a201      	add	r2, pc, #4	; (adr r2, 8002850 <IIS2MDC_GetSamplePeriod+0x2c>)
 800284a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284e:	bf00      	nop
 8002850:	0800288f 	.word	0x0800288f
 8002854:	08002885 	.word	0x08002885
 8002858:	080028af 	.word	0x080028af
 800285c:	080028af 	.word	0x080028af
 8002860:	08002897 	.word	0x08002897
 8002864:	080028af 	.word	0x080028af
 8002868:	080028af 	.word	0x080028af
 800286c:	080028af 	.word	0x080028af
 8002870:	0800289f 	.word	0x0800289f
 8002874:	080028af 	.word	0x080028af
 8002878:	080028af 	.word	0x080028af
 800287c:	080028af 	.word	0x080028af
 8002880:	080028a7 	.word	0x080028a7
	{
	case(IIS2MDC_ODR_OneShot):
			*Period = 0;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	2200      	movs	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
	        return IIS2MDC_ODR_PeriodOneShot;
 800288a:	2301      	movs	r3, #1
 800288c:	e012      	b.n	80028b4 <IIS2MDC_GetSamplePeriod+0x90>
	case(IIS2MDC_ODR_10Hz):
			*Period =  (1000 / 10);
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	2264      	movs	r2, #100	; 0x64
 8002892:	601a      	str	r2, [r3, #0]
	        break;
 8002894:	e00d      	b.n	80028b2 <IIS2MDC_GetSamplePeriod+0x8e>
	case(IIS2MDC_ODR_20Hz):
			*Period = (1000 / 20);
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	2232      	movs	r2, #50	; 0x32
 800289a:	601a      	str	r2, [r3, #0]
	        break;
 800289c:	e009      	b.n	80028b2 <IIS2MDC_GetSamplePeriod+0x8e>
	case(IIS2MDC_ODR_50Hz):
			*Period = (1000 / 50);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	2214      	movs	r2, #20
 80028a2:	601a      	str	r2, [r3, #0]
	        break;
 80028a4:	e005      	b.n	80028b2 <IIS2MDC_GetSamplePeriod+0x8e>
	case(IIS2MDC_ODR_100Hz):
			*Period = (1000 / 100);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	220a      	movs	r2, #10
 80028aa:	601a      	str	r2, [r3, #0]
	        break;
 80028ac:	e001      	b.n	80028b2 <IIS2MDC_GetSamplePeriod+0x8e>
	default:
		    return IIS2MDC_ODR_Error;
 80028ae:	2302      	movs	r3, #2
 80028b0:	e000      	b.n	80028b4 <IIS2MDC_GetSamplePeriod+0x90>
	}

	return IIS2MDC_Ok;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <IIS2MDC_ValidateParams>:

#include "IIS2MDC_Registers.h"
#include <stddef.h>

static int32_t IIS2MDC_ValidateParams(IIS2MDC_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	461a      	mov	r2, r3
 80028cc:	460b      	mov	r3, r1
 80028ce:	72fb      	strb	r3, [r7, #11]
 80028d0:	4613      	mov	r3, r2
 80028d2:	72bb      	strb	r3, [r7, #10]
	int32_t ret = IIS2MDC_REG_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]
    if(Context == NULL || Context->Read == NULL || Context->Write == NULL || Context->Handle == NULL)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00b      	beq.n	80028f6 <IIS2MDC_ValidateParams+0x36>
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d007      	beq.n	80028f6 <IIS2MDC_ValidateParams+0x36>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <IIS2MDC_ValidateParams+0x36>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d103      	bne.n	80028fe <IIS2MDC_ValidateParams+0x3e>
    {
    	ret |= IIS2MDC_REG_CONTEXT_ERR;
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 80028fc:	617b      	str	r3, [r7, #20]
    }

    if(Reg < IIS2MDC_REG_OFFSET_X_REG_L || Reg > IIS2MDC_REG_TEMP_OUT_H_REG)
 80028fe:	7afb      	ldrb	r3, [r7, #11]
 8002900:	2b44      	cmp	r3, #68	; 0x44
 8002902:	d902      	bls.n	800290a <IIS2MDC_ValidateParams+0x4a>
 8002904:	7afb      	ldrb	r3, [r7, #11]
 8002906:	2b6f      	cmp	r3, #111	; 0x6f
 8002908:	d903      	bls.n	8002912 <IIS2MDC_ValidateParams+0x52>
    {
    	ret |= IIS2MDC_REG_ADDR_ERR;
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f043 4310 	orr.w	r3, r3, #2415919104	; 0x90000000
 8002910:	617b      	str	r3, [r7, #20]
    }

    if(Buffer == NULL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d103      	bne.n	8002920 <IIS2MDC_ValidateParams+0x60>
    {
    	ret |= IIS2MDC_REG_BUFFER_ERR;
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800291e:	617b      	str	r3, [r7, #20]
    }

    if(Length == 0)
 8002920:	7abb      	ldrb	r3, [r7, #10]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d103      	bne.n	800292e <IIS2MDC_ValidateParams+0x6e>
    {
       ret |= IIS2MDC_REG_LENGTH_ERR;
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 800292c:	617b      	str	r3, [r7, #20]
    }

    return ret;
 800292e:	697b      	ldr	r3, [r7, #20]

}
 8002930:	4618      	mov	r0, r3
 8002932:	371c      	adds	r7, #28
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <IIS2MDC_ReadReg>:

int32_t IIS2MDC_ReadReg(IIS2MDC_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 800293c:	b590      	push	{r4, r7, lr}
 800293e:	b087      	sub	sp, #28
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	607a      	str	r2, [r7, #4]
 8002946:	461a      	mov	r2, r3
 8002948:	460b      	mov	r3, r1
 800294a:	72fb      	strb	r3, [r7, #11]
 800294c:	4613      	mov	r3, r2
 800294e:	72bb      	strb	r3, [r7, #10]
	int32_t ret = IIS2MDC_ValidateParams(Context,Reg,Buffer,Length);
 8002950:	7abb      	ldrb	r3, [r7, #10]
 8002952:	7af9      	ldrb	r1, [r7, #11]
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f7ff ffb2 	bl	80028c0 <IIS2MDC_ValidateParams>
 800295c:	6178      	str	r0, [r7, #20]
	if(ret != IIS2MDC_REG_OK)
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <IIS2MDC_ReadReg+0x2c>
	{
		return ret;
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	e009      	b.n	800297c <IIS2MDC_ReadReg+0x40>
	}

	ret = Context->Read(Context->Handle, Reg, Buffer, Length);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	685c      	ldr	r4, [r3, #4]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6818      	ldr	r0, [r3, #0]
 8002970:	7abb      	ldrb	r3, [r7, #10]
 8002972:	7af9      	ldrb	r1, [r7, #11]
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	47a0      	blx	r4
 8002978:	6178      	str	r0, [r7, #20]
	return ret;
 800297a:	697b      	ldr	r3, [r7, #20]
}
 800297c:	4618      	mov	r0, r3
 800297e:	371c      	adds	r7, #28
 8002980:	46bd      	mov	sp, r7
 8002982:	bd90      	pop	{r4, r7, pc}

08002984 <IIS2MDC_WriteReg>:

int32_t IIS2MDC_WriteReg(IIS2MDC_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b087      	sub	sp, #28
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	607a      	str	r2, [r7, #4]
 800298e:	461a      	mov	r2, r3
 8002990:	460b      	mov	r3, r1
 8002992:	72fb      	strb	r3, [r7, #11]
 8002994:	4613      	mov	r3, r2
 8002996:	72bb      	strb	r3, [r7, #10]
	int32_t ret = IIS2MDC_ValidateParams(Context,Reg,Buffer,Length);
 8002998:	7abb      	ldrb	r3, [r7, #10]
 800299a:	7af9      	ldrb	r1, [r7, #11]
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f7ff ff8e 	bl	80028c0 <IIS2MDC_ValidateParams>
 80029a4:	6178      	str	r0, [r7, #20]
	if(ret != IIS2MDC_REG_OK)
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <IIS2MDC_WriteReg+0x2c>
	{
		return ret;
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	e009      	b.n	80029c4 <IIS2MDC_WriteReg+0x40>
	}

	ret = Context->Write(Context->Handle, Reg, Buffer, Length);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	689c      	ldr	r4, [r3, #8]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	7abb      	ldrb	r3, [r7, #10]
 80029ba:	7af9      	ldrb	r1, [r7, #11]
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	47a0      	blx	r4
 80029c0:	6178      	str	r0, [r7, #20]
	return ret;
 80029c2:	697b      	ldr	r3, [r7, #20]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	371c      	adds	r7, #28
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd90      	pop	{r4, r7, pc}

080029cc <ISM330DHCX_Init>:
#define T_DATA_MASK  (4U)
#define ISM330DHCX_BOOT_BIT_MSK (0x80)


int32_t ISM330DHCX_Init(ISM330DHCX_Handle_t *Handle, ISM330DHCX_Init_Struct_t Settings, ISM330DHCX_IO_t *IO)
{
 80029cc:	b084      	sub	sp, #16
 80029ce:	b5b0      	push	{r4, r5, r7, lr}
 80029d0:	b08c      	sub	sp, #48	; 0x30
 80029d2:	af0a      	add	r7, sp, #40	; 0x28
 80029d4:	6078      	str	r0, [r7, #4]
 80029d6:	f107 001c 	add.w	r0, r7, #28
 80029da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if(Handle == NULL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d102      	bne.n	80029ea <ISM330DHCX_Init+0x1e>
    {
    	return ISM330DHCX_Error;
 80029e4:	f04f 33ff 	mov.w	r3, #4294967295
 80029e8:	e071      	b.n	8002ace <ISM330DHCX_Init+0x102>
    }


    if(ISM330DHCX_RegisterIOBus(Handle, IO) != ISM330DHCX_Ok)
 80029ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f879 	bl	8002ae4 <ISM330DHCX_RegisterIOBus>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d002      	beq.n	80029fe <ISM330DHCX_Init+0x32>
    {
    	return ISM330DHCX_ParamError;
 80029f8:	f06f 0302 	mvn.w	r3, #2
 80029fc:	e067      	b.n	8002ace <ISM330DHCX_Init+0x102>
    }

    //Validate if using INT1
    if(Settings.INT1_CTRL != 0 || ((Settings.INT2_CTRL != 0) && (Settings.INT2_on_INT1 == ISM330DHCX_IRQOnBothPins)))
 80029fe:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d107      	bne.n	8002a16 <ISM330DHCX_Init+0x4a>
 8002a06:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00a      	beq.n	8002a24 <ISM330DHCX_Init+0x58>
 8002a0e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002a12:	2b20      	cmp	r3, #32
 8002a14:	d106      	bne.n	8002a24 <ISM330DHCX_Init+0x58>
    {
    	if(IO->ReadInt1Pin == NULL){
 8002a16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d102      	bne.n	8002a24 <ISM330DHCX_Init+0x58>
        	return ISM330DHCX_ParamError; //If INT1 is used in any capacity, ReadInt1Pin is required
 8002a1e:	f06f 0302 	mvn.w	r3, #2
 8002a22:	e054      	b.n	8002ace <ISM330DHCX_Init+0x102>
    	}

    }

    //Validate if using INT2
    if(Settings.INT2_CTRL != 0 && IO->ReadInt2Pin == NULL)
 8002a24:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d006      	beq.n	8002a3a <ISM330DHCX_Init+0x6e>
 8002a2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d102      	bne.n	8002a3a <ISM330DHCX_Init+0x6e>
    {
    	return ISM330DHCX_ParamError; //If INT2 is used in any capacity, ReadInt2Pin is required
 8002a34:	f06f 0302 	mvn.w	r3, #2
 8002a38:	e049      	b.n	8002ace <ISM330DHCX_Init+0x102>
    }

    Handle->Context.Read = ISM330DHCX_ReadWrapper;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a27      	ldr	r2, [pc, #156]	; (8002adc <ISM330DHCX_Init+0x110>)
 8002a3e:	625a      	str	r2, [r3, #36]	; 0x24
    Handle->Context.Write = ISM330DHCX_WriteWrapper;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a27      	ldr	r2, [pc, #156]	; (8002ae0 <ISM330DHCX_Init+0x114>)
 8002a44:	621a      	str	r2, [r3, #32]
    Handle->Context.Handle = Handle;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	61da      	str	r2, [r3, #28]
    Handle->AccelResolution = Settings.FS_XL;
 8002a4c:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    Handle->GyroResolution = Settings.FS_G;
 8002a56:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    Handle->Int1Mode = Settings.INT1_CTRL;
 8002a60:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    Handle->Int2Mode = Settings.INT2_CTRL;
 8002a6a:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    Handle->IntPinMux = Settings.INT2_on_INT1;
 8002a74:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    Handle->IntPolarity = Settings.H_LACTIVE;
 8002a7e:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    Handle->GyroDataRate = Settings.ODR_G;
 8002a88:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    Handle->AccelDataRate = Settings.ODR_XL;
 8002a92:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    //Initialize Bus
    if(Handle->IO.Init != NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <ISM330DHCX_Init+0xde>
    {
    	Handle->IO.Init();
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4798      	blx	r3
    }

    return ISM330DHCX_RegisterInit(Handle, Settings);
 8002aaa:	466d      	mov	r5, sp
 8002aac:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002ab0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ab2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ab4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ab6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ab8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002abc:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ac0:	f107 031c 	add.w	r3, r7, #28
 8002ac4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f9d5 	bl	8002e76 <ISM330DHCX_RegisterInit>
 8002acc:	4603      	mov	r3, r0

}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002ad8:	b004      	add	sp, #16
 8002ada:	4770      	bx	lr
 8002adc:	08002dff 	.word	0x08002dff
 8002ae0:	08002e3b 	.word	0x08002e3b

08002ae4 <ISM330DHCX_RegisterIOBus>:
    ISM330DHCX_DeInit(Handle);
    return ISM330DHCX_Init(Handle, Settings, IO);
}

int32_t ISM330DHCX_RegisterIOBus(ISM330DHCX_Handle_t *Handle, ISM330DHCX_IO_t *IO)
{
 8002ae4:	b4b0      	push	{r4, r5, r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
    //Validate if Read/Write/GetTick have been provided
    if(IO->Read == NULL || IO->Write==NULL || IO->GetTick == NULL)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d007      	beq.n	8002b06 <ISM330DHCX_RegisterIOBus+0x22>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <ISM330DHCX_RegisterIOBus+0x22>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d102      	bne.n	8002b0c <ISM330DHCX_RegisterIOBus+0x28>
    {
    	return ISM330DHCX_ParamError; //Write, Read, GetTick are required for basic device functionality
 8002b06:	f06f 0302 	mvn.w	r3, #2
 8002b0a:	e00a      	b.n	8002b22 <ISM330DHCX_RegisterIOBus+0x3e>
    }

    Handle->IO = *IO;
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	4614      	mov	r4, r2
 8002b12:	461d      	mov	r5, r3
 8002b14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b18:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    return ISM330DHCX_Ok;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bcb0      	pop	{r4, r5, r7}
 8002b2a:	4770      	bx	lr

08002b2c <ISM330DHCX_ReadAccel>:

int32_t ISM330DHCX_ReadAccel(ISM330DHCX_Handle_t *Handle, float *Ax, float *Ay, float *Az)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b088      	sub	sp, #32
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
 8002b38:	603b      	str	r3, [r7, #0]
	int32_t ret = ISM330DHCX_Ok;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61fb      	str	r3, [r7, #28]
	int16_t buffer[3] = {0,0,0};
 8002b3e:	2300      	movs	r3, #0
 8002b40:	82bb      	strh	r3, [r7, #20]
 8002b42:	2300      	movs	r3, #0
 8002b44:	82fb      	strh	r3, [r7, #22]
 8002b46:	2300      	movs	r3, #0
 8002b48:	833b      	strh	r3, [r7, #24]
    if(Handle == NULL)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d102      	bne.n	8002b56 <ISM330DHCX_ReadAccel+0x2a>
    {
    	return ISM330DHCX_ParamError;
 8002b50:	f06f 0302 	mvn.w	r3, #2
 8002b54:	e045      	b.n	8002be2 <ISM330DHCX_ReadAccel+0xb6>
    }

    //Read Status register
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_STATUS_REG, (uint8_t*)buffer, 1);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f103 001c 	add.w	r0, r3, #28
 8002b5c:	f107 0214 	add.w	r2, r7, #20
 8002b60:	2301      	movs	r3, #1
 8002b62:	211e      	movs	r1, #30
 8002b64:	f000 fc02 	bl	800336c <ISM330DHCX_ReadReg>
 8002b68:	61f8      	str	r0, [r7, #28]
    if(ret != ISM330DHCX_Ok)
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <ISM330DHCX_ReadAccel+0x48>
    {
        return ret;
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	e036      	b.n	8002be2 <ISM330DHCX_ReadAccel+0xb6>
    }
    //Check the XL Bit
    if(!(buffer[0] & XL_DATA_MASK))
 8002b74:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d102      	bne.n	8002b88 <ISM330DHCX_ReadAccel+0x5c>
    {
        return ISM330DHCX_DataNotReady;
 8002b82:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8002b86:	e02c      	b.n	8002be2 <ISM330DHCX_ReadAccel+0xb6>
    }

    //Read the data
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_OUTX_L_A, (uint8_t*)buffer, 6);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f103 001c 	add.w	r0, r3, #28
 8002b8e:	f107 0214 	add.w	r2, r7, #20
 8002b92:	2306      	movs	r3, #6
 8002b94:	2128      	movs	r1, #40	; 0x28
 8002b96:	f000 fbe9 	bl	800336c <ISM330DHCX_ReadReg>
 8002b9a:	61f8      	str	r0, [r7, #28]
    if(ret != ISM330DHCX_Ok)
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <ISM330DHCX_ReadAccel+0x7a>
    {
    	return ret;
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	e01d      	b.n	8002be2 <ISM330DHCX_ReadAccel+0xb6>
    }
    //Convert the data to Gs
    ConvertXLData(Handle->AccelResolution, &buffer[0], Ax);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002bac:	f107 0114 	add.w	r1, r7, #20
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 fb4a 	bl	800324c <ConvertXLData>
    ConvertXLData(Handle->AccelResolution, &buffer[1], Ay);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
 8002bbe:	f107 0314 	add.w	r3, r7, #20
 8002bc2:	3302      	adds	r3, #2
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	f000 fb40 	bl	800324c <ConvertXLData>
    ConvertXLData(Handle->AccelResolution, &buffer[2], Az);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
 8002bd2:	f107 0314 	add.w	r3, r7, #20
 8002bd6:	3304      	adds	r3, #4
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	4619      	mov	r1, r3
 8002bdc:	f000 fb36 	bl	800324c <ConvertXLData>
    return ISM330DHCX_DataReady;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3720      	adds	r7, #32
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <ISM330DHCX_ReadGyro>:

int32_t ISM330DHCX_ReadGyro(ISM330DHCX_Handle_t *Handle, float *Wx, float *Wy, float *Wz)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b088      	sub	sp, #32
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	60f8      	str	r0, [r7, #12]
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
 8002bf6:	603b      	str	r3, [r7, #0]
	int32_t ret = ISM330DHCX_Ok;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	61fb      	str	r3, [r7, #28]
	int16_t buffer[3] = {0,0,0};
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	82bb      	strh	r3, [r7, #20]
 8002c00:	2300      	movs	r3, #0
 8002c02:	82fb      	strh	r3, [r7, #22]
 8002c04:	2300      	movs	r3, #0
 8002c06:	833b      	strh	r3, [r7, #24]
    if(Handle == NULL)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d102      	bne.n	8002c14 <ISM330DHCX_ReadGyro+0x2a>
    {
    	return ISM330DHCX_ParamError;
 8002c0e:	f06f 0302 	mvn.w	r3, #2
 8002c12:	e045      	b.n	8002ca0 <ISM330DHCX_ReadGyro+0xb6>
    }

    //Read Status register
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_STATUS_REG, (uint8_t*)buffer, 1);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f103 001c 	add.w	r0, r3, #28
 8002c1a:	f107 0214 	add.w	r2, r7, #20
 8002c1e:	2301      	movs	r3, #1
 8002c20:	211e      	movs	r1, #30
 8002c22:	f000 fba3 	bl	800336c <ISM330DHCX_ReadReg>
 8002c26:	61f8      	str	r0, [r7, #28]
    if(ret != ISM330DHCX_Ok)
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <ISM330DHCX_ReadGyro+0x48>
    {
        return ret;
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	e036      	b.n	8002ca0 <ISM330DHCX_ReadGyro+0xb6>
    }
    //Check the XL Bit
    if(!(buffer[0] & G_DATA_MASK))
 8002c32:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d102      	bne.n	8002c46 <ISM330DHCX_ReadGyro+0x5c>
    {
        return ISM330DHCX_DataNotReady;
 8002c40:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 8002c44:	e02c      	b.n	8002ca0 <ISM330DHCX_ReadGyro+0xb6>
    }

    //Read the data
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_OUTX_L_G, (uint8_t*)buffer, 6);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f103 001c 	add.w	r0, r3, #28
 8002c4c:	f107 0214 	add.w	r2, r7, #20
 8002c50:	2306      	movs	r3, #6
 8002c52:	2122      	movs	r1, #34	; 0x22
 8002c54:	f000 fb8a 	bl	800336c <ISM330DHCX_ReadReg>
 8002c58:	61f8      	str	r0, [r7, #28]
    if(ret != ISM330DHCX_Ok)
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <ISM330DHCX_ReadGyro+0x7a>
    {
    	return ret;
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	e01d      	b.n	8002ca0 <ISM330DHCX_ReadGyro+0xb6>
    }
    //Convert Gyro Data to DPS
    ConvertGData(Handle->GyroResolution, &buffer[0], Wx);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c6a:	f107 0114 	add.w	r1, r7, #20
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fb2b 	bl	80032cc <ConvertGData>
    ConvertGData(Handle->GyroResolution, &buffer[1], Wy);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	3302      	adds	r3, #2
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	4619      	mov	r1, r3
 8002c86:	f000 fb21 	bl	80032cc <ConvertGData>
    ConvertGData(Handle->GyroResolution, &buffer[2], Wz);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8002c90:	f107 0314 	add.w	r3, r7, #20
 8002c94:	3304      	adds	r3, #4
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	4619      	mov	r1, r3
 8002c9a:	f000 fb17 	bl	80032cc <ConvertGData>
    return ISM330DHCX_DataReady;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3720      	adds	r7, #32
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <ISM330DHCX_Reboot>:
    ConvertTData(buffer, Data);
    return ISM330DHCX_DataReady;
}

int32_t ISM330DHCX_Reboot(ISM330DHCX_Handle_t *Handle)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
    //Put Gyro / Accel In power down mode
	uint32_t ret = ISM330DHCX_Ok;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]
    uint8_t buffer = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL1_XL, &buffer, 1);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f103 001c 	add.w	r0, r3, #28
 8002cbe:	f107 020b 	add.w	r2, r7, #11
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	2110      	movs	r1, #16
 8002cc6:	f000 fb7a 	bl	80033be <ISM330DHCX_WriteReg>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <ISM330DHCX_Reboot+0x30>
    {
    	return ret;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	e038      	b.n	8002d4a <ISM330DHCX_Reboot+0xa2>
    }

    buffer = 0;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL2_G, &buffer, 1);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f103 001c 	add.w	r0, r3, #28
 8002ce2:	f107 020b 	add.w	r2, r7, #11
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	2111      	movs	r1, #17
 8002cea:	f000 fb68 	bl	80033be <ISM330DHCX_WriteReg>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <ISM330DHCX_Reboot+0x54>
    {
    	return ret;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	e026      	b.n	8002d4a <ISM330DHCX_Reboot+0xa2>
    }

	//Set BOOT bit in ctrl 3
    buffer = ISM330DHCX_BOOT_BIT_MSK;
 8002cfc:	2380      	movs	r3, #128	; 0x80
 8002cfe:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, &buffer, 1);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f103 001c 	add.w	r0, r3, #28
 8002d06:	f107 020b 	add.w	r2, r7, #11
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	2112      	movs	r1, #18
 8002d0e:	f000 fb56 	bl	80033be <ISM330DHCX_WriteReg>
 8002d12:	4603      	mov	r3, r0
 8002d14:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d011      	beq.n	8002d40 <ISM330DHCX_Reboot+0x98>
    {
    	return ret;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	e014      	b.n	8002d4a <ISM330DHCX_Reboot+0xa2>
    }

	//Wait for boot bit to become 0
    while(buffer & ISM330DHCX_BOOT_BIT_MSK)
    {
        ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, &buffer, 1);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f103 001c 	add.w	r0, r3, #28
 8002d26:	f107 020b 	add.w	r2, r7, #11
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	2112      	movs	r1, #18
 8002d2e:	f000 fb1d 	bl	800336c <ISM330DHCX_ReadReg>
 8002d32:	4603      	mov	r3, r0
 8002d34:	60fb      	str	r3, [r7, #12]
        if(ret != ISM330DHCX_Ok)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <ISM330DHCX_Reboot+0x98>
        {
        	return ret;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	e004      	b.n	8002d4a <ISM330DHCX_Reboot+0xa2>
    while(buffer & ISM330DHCX_BOOT_BIT_MSK)
 8002d40:	7afb      	ldrb	r3, [r7, #11]
 8002d42:	b25b      	sxtb	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	dbeb      	blt.n	8002d20 <ISM330DHCX_Reboot+0x78>
        }
    }
    return ISM330DHCX_Ok;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <ISM330DHCX_Reset>:

int32_t ISM330DHCX_Reset(ISM330DHCX_Handle_t *Handle)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b084      	sub	sp, #16
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
	//Put Gyro / Accel in power down mode
	uint32_t ret = ISM330DHCX_Ok;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60fb      	str	r3, [r7, #12]
    uint8_t buffer = 0;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL1_XL, &buffer, 1);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f103 001c 	add.w	r0, r3, #28
 8002d68:	f107 020b 	add.w	r2, r7, #11
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	2110      	movs	r1, #16
 8002d70:	f000 fb25 	bl	80033be <ISM330DHCX_WriteReg>
 8002d74:	4603      	mov	r3, r0
 8002d76:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <ISM330DHCX_Reset+0x30>
    {
    	return ret;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	e039      	b.n	8002df6 <ISM330DHCX_Reset+0xa4>
    }

    buffer = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL2_G, &buffer, 1);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f103 001c 	add.w	r0, r3, #28
 8002d8c:	f107 020b 	add.w	r2, r7, #11
 8002d90:	2301      	movs	r3, #1
 8002d92:	2111      	movs	r1, #17
 8002d94:	f000 fb13 	bl	80033be <ISM330DHCX_WriteReg>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <ISM330DHCX_Reset+0x54>
    {
    	return ret;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	e027      	b.n	8002df6 <ISM330DHCX_Reset+0xa4>
    }
	//Set SW Reset bit in CTRL3
    buffer = ISM330DHCX_ResetSignal;
 8002da6:	2301      	movs	r3, #1
 8002da8:	72fb      	strb	r3, [r7, #11]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, &buffer, 1);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f103 001c 	add.w	r0, r3, #28
 8002db0:	f107 020b 	add.w	r2, r7, #11
 8002db4:	2301      	movs	r3, #1
 8002db6:	2112      	movs	r1, #18
 8002db8:	f000 fb01 	bl	80033be <ISM330DHCX_WriteReg>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	60fb      	str	r3, [r7, #12]
    if(ret != ISM330DHCX_Ok)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d011      	beq.n	8002dea <ISM330DHCX_Reset+0x98>
    {
    	return ret;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	e015      	b.n	8002df6 <ISM330DHCX_Reset+0xa4>
    }
	//Poll SW Reset bit
    while(buffer & ISM330DHCX_ResetSignal)
    {
        ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, &buffer, 1);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f103 001c 	add.w	r0, r3, #28
 8002dd0:	f107 020b 	add.w	r2, r7, #11
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	2112      	movs	r1, #18
 8002dd8:	f000 fac8 	bl	800336c <ISM330DHCX_ReadReg>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	60fb      	str	r3, [r7, #12]
        if(ret != ISM330DHCX_Ok)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <ISM330DHCX_Reset+0x98>
        {
        	return ret;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	e005      	b.n	8002df6 <ISM330DHCX_Reset+0xa4>
    while(buffer & ISM330DHCX_ResetSignal)
 8002dea:	7afb      	ldrb	r3, [r7, #11]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1ea      	bne.n	8002dca <ISM330DHCX_Reset+0x78>
        }
    }
    return ISM330DHCX_Ok;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <ISM330DHCX_ReadWrapper>:

static int32_t ISM330DHCX_ReadWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b086      	sub	sp, #24
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	60f8      	str	r0, [r7, #12]
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	72fb      	strb	r3, [r7, #11]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	72bb      	strb	r3, [r7, #10]
    ISM330DHCX_Handle_t *DevicePtr = (ISM330DHCX_Handle_t*)Handle;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	617b      	str	r3, [r7, #20]
    if(DevicePtr->IO.Read != NULL)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d007      	beq.n	8002e2e <ISM330DHCX_ReadWrapper+0x30>
    {
        return DevicePtr->IO.Read(Reg,Buffer,Length);
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	7aba      	ldrb	r2, [r7, #10]
 8002e24:	7af8      	ldrb	r0, [r7, #11]
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	4798      	blx	r3
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	e001      	b.n	8002e32 <ISM330DHCX_ReadWrapper+0x34>
    }
    return ISM330DHCX_ReadRegErr;
 8002e2e:	f06f 0301 	mvn.w	r3, #1
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3718      	adds	r7, #24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <ISM330DHCX_WriteWrapper>:

static int32_t ISM330DHCX_WriteWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b086      	sub	sp, #24
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	60f8      	str	r0, [r7, #12]
 8002e42:	607a      	str	r2, [r7, #4]
 8002e44:	461a      	mov	r2, r3
 8002e46:	460b      	mov	r3, r1
 8002e48:	72fb      	strb	r3, [r7, #11]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	72bb      	strb	r3, [r7, #10]
    ISM330DHCX_Handle_t *DevicePtr = (ISM330DHCX_Handle_t*)Handle;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	617b      	str	r3, [r7, #20]
    if(DevicePtr->IO.Write != NULL)
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d007      	beq.n	8002e6a <ISM330DHCX_WriteWrapper+0x30>
    {
        return DevicePtr->IO.Write(Reg,Buffer,Length);
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	7aba      	ldrb	r2, [r7, #10]
 8002e60:	7af8      	ldrb	r0, [r7, #11]
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	4798      	blx	r3
 8002e66:	4603      	mov	r3, r0
 8002e68:	e001      	b.n	8002e6e <ISM330DHCX_WriteWrapper+0x34>
    }
    return ISM330DHCX_ReadRegErr;
 8002e6a:	f06f 0301 	mvn.w	r3, #1
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3718      	adds	r7, #24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <ISM330DHCX_RegisterInit>:

static int32_t ISM330DHCX_RegisterInit(ISM330DHCX_Handle_t *Handle,ISM330DHCX_Init_Struct_t Settings)
{
 8002e76:	b084      	sub	sp, #16
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002e84:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    int32_t ret = ISM330DHCX_Ok;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	617b      	str	r3, [r7, #20]
    uint8_t buffer[12] = {0};
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	60bb      	str	r3, [r7, #8]
 8002e90:	f107 030c 	add.w	r3, r7, #12
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	605a      	str	r2, [r3, #4]
    ISM330DHCX_Reboot(Handle);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7ff ff04 	bl	8002ca8 <ISM330DHCX_Reboot>
    ISM330DHCX_Reset(Handle);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7ff ff56 	bl	8002d52 <ISM330DHCX_Reset>

    buffer[0] = Settings.SDO_PU_EN | 0x3F;
 8002ea6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002eaa:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_PIN_CTRL, buffer, 1);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f103 001c 	add.w	r0, r3, #28
 8002eb8:	f107 0208 	add.w	r2, r7, #8
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	2102      	movs	r1, #2
 8002ec0:	f000 fa7d 	bl	80033be <ISM330DHCX_WriteReg>
 8002ec4:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <ISM330DHCX_RegisterInit+0x5a>
    {
    	return ret;
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	e1b5      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.WTM & 0x00FF; //WTM Threshold is a 9 bit number
 8002ed0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_FIFO_CTRL1, buffer, 1);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f103 001c 	add.w	r0, r3, #28
 8002edc:	f107 0208 	add.w	r2, r7, #8
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	2107      	movs	r1, #7
 8002ee4:	f000 fa6b 	bl	80033be <ISM330DHCX_WriteReg>
 8002ee8:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <ISM330DHCX_RegisterInit+0x7e>
    {
    	return ret;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	e1a3      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    if(Settings.WTM > 0x00FF)
 8002ef4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002ef6:	2bff      	cmp	r3, #255	; 0xff
 8002ef8:	d906      	bls.n	8002f08 <ISM330DHCX_RegisterInit+0x92>
    {
    	buffer[0] = Settings.STOP_ON_WTM | 0x01;
 8002efa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002efe:	f043 0301 	orr.w	r3, r3, #1
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	723b      	strb	r3, [r7, #8]
 8002f06:	e002      	b.n	8002f0e <ISM330DHCX_RegisterInit+0x98>
    } else
    {
    	buffer[0] = Settings.STOP_ON_WTM;
 8002f08:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002f0c:	723b      	strb	r3, [r7, #8]
    }
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_FIFO_CTRL2, buffer, 1);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f103 001c 	add.w	r0, r3, #28
 8002f14:	f107 0208 	add.w	r2, r7, #8
 8002f18:	2301      	movs	r3, #1
 8002f1a:	2108      	movs	r1, #8
 8002f1c:	f000 fa4f 	bl	80033be <ISM330DHCX_WriteReg>
 8002f20:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <ISM330DHCX_RegisterInit+0xb6>
    {
    	return ret;
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	e187      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.BDR_GY | Settings.BDR_XL;
 8002f2c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8002f30:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002f34:	4313      	orrs	r3, r2
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_FIFO_CTRL3, buffer, 1);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f103 001c 	add.w	r0, r3, #28
 8002f40:	f107 0208 	add.w	r2, r7, #8
 8002f44:	2301      	movs	r3, #1
 8002f46:	2109      	movs	r1, #9
 8002f48:	f000 fa39 	bl	80033be <ISM330DHCX_WriteReg>
 8002f4c:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <ISM330DHCX_RegisterInit+0xe2>
    {
    	return ret;
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	e171      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.DEC_TS_BATCH | Settings.ODR_T_BATCH | Settings.FIFO_MODE;
 8002f58:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002f5c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002f60:	4313      	orrs	r3, r2
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_FIFO_CTRL4, buffer, 1);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f103 001c 	add.w	r0, r3, #28
 8002f74:	f107 0208 	add.w	r2, r7, #8
 8002f78:	2301      	movs	r3, #1
 8002f7a:	210a      	movs	r1, #10
 8002f7c:	f000 fa1f 	bl	80033be <ISM330DHCX_WriteReg>
 8002f80:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <ISM330DHCX_RegisterInit+0x116>
    {
    	return ret;
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	e157      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.CNT_BDR_TH & 0x00FF;
 8002f8c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_COUNTER_BDR_REG2, buffer, 1);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f103 001c 	add.w	r0, r3, #28
 8002f98:	f107 0208 	add.w	r2, r7, #8
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	210c      	movs	r1, #12
 8002fa0:	f000 fa0d 	bl	80033be <ISM330DHCX_WriteReg>
 8002fa4:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <ISM330DHCX_RegisterInit+0x13a>
    {
    	return ret;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	e145      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = ((Settings.CNT_BDR_TH & 0x0700) >> 8) | Settings.dataready_pulsed | Settings.TRIG_COUNTER_BDR;
 8002fb0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002fb2:	121b      	asrs	r3, r3, #8
 8002fb4:	b25b      	sxtb	r3, r3
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	b25a      	sxtb	r2, r3
 8002fbc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002fc0:	b25b      	sxtb	r3, r3
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	b25a      	sxtb	r2, r3
 8002fc6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002fca:	b25b      	sxtb	r3, r3
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	b25b      	sxtb	r3, r3
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_COUNTER_BDR_REG1, buffer, 1);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f103 001c 	add.w	r0, r3, #28
 8002fda:	f107 0208 	add.w	r2, r7, #8
 8002fde:	2301      	movs	r3, #1
 8002fe0:	210b      	movs	r1, #11
 8002fe2:	f000 f9ec 	bl	80033be <ISM330DHCX_WriteReg>
 8002fe6:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <ISM330DHCX_RegisterInit+0x17c>
    {
    	return ret;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	e124      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.INT1_CTRL;
 8002ff2:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8002ff6:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_INT1_CTRL, buffer, 1);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f103 001c 	add.w	r0, r3, #28
 8002ffe:	f107 0208 	add.w	r2, r7, #8
 8003002:	2301      	movs	r3, #1
 8003004:	210d      	movs	r1, #13
 8003006:	f000 f9da 	bl	80033be <ISM330DHCX_WriteReg>
 800300a:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <ISM330DHCX_RegisterInit+0x1a0>
    {
    	return ret;
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	e112      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.INT2_CTRL;
 8003016:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800301a:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_INT2_CTRL, buffer, 1);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f103 001c 	add.w	r0, r3, #28
 8003022:	f107 0208 	add.w	r2, r7, #8
 8003026:	2301      	movs	r3, #1
 8003028:	210e      	movs	r1, #14
 800302a:	f000 f9c8 	bl	80033be <ISM330DHCX_WriteReg>
 800302e:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <ISM330DHCX_RegisterInit+0x1c4>
    {
    	return ret;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	e100      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = 0x40 | Settings.PP_OD | Settings.H_LACTIVE | Settings.SIM | Settings.IF_INC;
 800303a:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 800303e:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8003042:	4313      	orrs	r3, r2
 8003044:	b2da      	uxtb	r2, r3
 8003046:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800304a:	4313      	orrs	r3, r2
 800304c:	b2da      	uxtb	r2, r3
 800304e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003052:	4313      	orrs	r3, r2
 8003054:	b2db      	uxtb	r3, r3
 8003056:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800305a:	b2db      	uxtb	r3, r3
 800305c:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL3_C, buffer, 1);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f103 001c 	add.w	r0, r3, #28
 8003064:	f107 0208 	add.w	r2, r7, #8
 8003068:	2301      	movs	r3, #1
 800306a:	2112      	movs	r1, #18
 800306c:	f000 f9a7 	bl	80033be <ISM330DHCX_WriteReg>
 8003070:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <ISM330DHCX_RegisterInit+0x206>
    {
    	return ret;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	e0df      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.TriggerMode | Settings.XL_HM_MODE | Settings.USR_OFF_W | Settings.FTYPE;
 800307c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003080:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003084:	4313      	orrs	r3, r2
 8003086:	b2da      	uxtb	r2, r3
 8003088:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800308c:	4313      	orrs	r3, r2
 800308e:	b2da      	uxtb	r2, r3
 8003090:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003094:	4313      	orrs	r3, r2
 8003096:	b2db      	uxtb	r3, r3
 8003098:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL6_C, buffer, 1);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f103 001c 	add.w	r0, r3, #28
 80030a0:	f107 0208 	add.w	r2, r7, #8
 80030a4:	2301      	movs	r3, #1
 80030a6:	2115      	movs	r1, #21
 80030a8:	f000 f989 	bl	80033be <ISM330DHCX_WriteReg>
 80030ac:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <ISM330DHCX_RegisterInit+0x242>
    {
    	return ret;
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	e0c1      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.G_HM_MODE | Settings.HP_EN_G | Settings.HPM_G | Settings.USR_OFF_ON_OUT;
 80030b8:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80030bc:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80030c0:	4313      	orrs	r3, r2
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80030c8:	4313      	orrs	r3, r2
 80030ca:	b2da      	uxtb	r2, r3
 80030cc:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80030d0:	4313      	orrs	r3, r2
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL7_G, buffer, 1);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f103 001c 	add.w	r0, r3, #28
 80030dc:	f107 0208 	add.w	r2, r7, #8
 80030e0:	2301      	movs	r3, #1
 80030e2:	2116      	movs	r1, #22
 80030e4:	f000 f96b 	bl	80033be <ISM330DHCX_WriteReg>
 80030e8:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <ISM330DHCX_RegisterInit+0x27e>
    {
    	return ret;
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	e0a3      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.HPCF_XL | Settings.HP_REF_MODE_XL | Settings.FASTSETTL_MODE_XL | Settings.HP_SLOPE_XL_EN;
 80030f4:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 80030f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80030fc:	4313      	orrs	r3, r2
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003104:	4313      	orrs	r3, r2
 8003106:	b2da      	uxtb	r2, r3
 8003108:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800310c:	4313      	orrs	r3, r2
 800310e:	b2db      	uxtb	r3, r3
 8003110:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL8_XL, buffer, 1);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f103 001c 	add.w	r0, r3, #28
 8003118:	f107 0208 	add.w	r2, r7, #8
 800311c:	2301      	movs	r3, #1
 800311e:	2117      	movs	r1, #23
 8003120:	f000 f94d 	bl	80033be <ISM330DHCX_WriteReg>
 8003124:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <ISM330DHCX_RegisterInit+0x2ba>
    {
    	return ret;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	e085      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.DEN_X | Settings.DEN_Y | Settings.DEN_Z | Settings.DEN_XL_G | Settings.DEN_XL_EN | Settings.DEN_LH;
 8003130:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003134:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003138:	4313      	orrs	r3, r2
 800313a:	b2da      	uxtb	r2, r3
 800313c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003140:	4313      	orrs	r3, r2
 8003142:	b2da      	uxtb	r2, r3
 8003144:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003148:	4313      	orrs	r3, r2
 800314a:	b2da      	uxtb	r2, r3
 800314c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003150:	4313      	orrs	r3, r2
 8003152:	b2da      	uxtb	r2, r3
 8003154:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003158:	4313      	orrs	r3, r2
 800315a:	b2db      	uxtb	r3, r3
 800315c:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL9_XL, buffer, 1);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f103 001c 	add.w	r0, r3, #28
 8003164:	f107 0208 	add.w	r2, r7, #8
 8003168:	2301      	movs	r3, #1
 800316a:	2118      	movs	r1, #24
 800316c:	f000 f927 	bl	80033be <ISM330DHCX_WriteReg>
 8003170:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <ISM330DHCX_RegisterInit+0x306>
    {
    	return ret;
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	e05f      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.TIMESTAMP_EN;
 800317c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8003180:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL10_C, buffer, 1);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f103 001c 	add.w	r0, r3, #28
 8003188:	f107 0208 	add.w	r2, r7, #8
 800318c:	2301      	movs	r3, #1
 800318e:	2119      	movs	r1, #25
 8003190:	f000 f915 	bl	80033be <ISM330DHCX_WriteReg>
 8003194:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <ISM330DHCX_RegisterInit+0x32a>
    {
    	return ret;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	e04d      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.ODR_XL | Settings.FS_XL | Settings.LPF2_XL_EN;
 80031a0:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80031a4:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80031a8:	4313      	orrs	r3, r2
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80031b0:	4313      	orrs	r3, r2
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL1_XL, buffer, 1);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f103 001c 	add.w	r0, r3, #28
 80031bc:	f107 0208 	add.w	r2, r7, #8
 80031c0:	2301      	movs	r3, #1
 80031c2:	2110      	movs	r1, #16
 80031c4:	f000 f8fb 	bl	80033be <ISM330DHCX_WriteReg>
 80031c8:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <ISM330DHCX_RegisterInit+0x35e>
    {
    	return ret;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	e033      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }


    buffer[0] = Settings.ODR_G | Settings.FS_G;
 80031d4:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80031d8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80031dc:	4313      	orrs	r3, r2
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	723b      	strb	r3, [r7, #8]
    ret = ISM330DHCX_WriteReg(&Handle->Context, ISM330DHCX_REG_CTRL2_G, buffer, 1);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f103 001c 	add.w	r0, r3, #28
 80031e8:	f107 0208 	add.w	r2, r7, #8
 80031ec:	2301      	movs	r3, #1
 80031ee:	2111      	movs	r1, #17
 80031f0:	f000 f8e5 	bl	80033be <ISM330DHCX_WriteReg>
 80031f4:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <ISM330DHCX_RegisterInit+0x38a>
    {
    	return ret;
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	e01d      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }

    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_OUTX_L_G, buffer, 1);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f103 001c 	add.w	r0, r3, #28
 8003206:	f107 0208 	add.w	r2, r7, #8
 800320a:	2301      	movs	r3, #1
 800320c:	2122      	movs	r1, #34	; 0x22
 800320e:	f000 f8ad 	bl	800336c <ISM330DHCX_ReadReg>
 8003212:	6178      	str	r0, [r7, #20]
    //Discard Data that was collected during configuration
    ret = ISM330DHCX_ReadReg(&Handle->Context, ISM330DHCX_REG_OUTX_L_G, buffer, 12);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f103 001c 	add.w	r0, r3, #28
 800321a:	f107 0208 	add.w	r2, r7, #8
 800321e:	230c      	movs	r3, #12
 8003220:	2122      	movs	r1, #34	; 0x22
 8003222:	f000 f8a3 	bl	800336c <ISM330DHCX_ReadReg>
 8003226:	6178      	str	r0, [r7, #20]
    if(ret != ISM330DHCX_Ok)
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <ISM330DHCX_RegisterInit+0x3bc>
    {
    	return ret;
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	e004      	b.n	800323c <ISM330DHCX_RegisterInit+0x3c6>
    }
    Handle->Status = ISM330DHCX_Initialized;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return ISM330DHCX_Ok;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003246:	b004      	add	sp, #16
 8003248:	4770      	bx	lr
	...

0800324c <ConvertXLData>:

static void ConvertXLData(ISM330DHCX_AccelFullscale_t AccelResolution, int16_t *buffer, float *data)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
 8003258:	73fb      	strb	r3, [r7, #15]
      float ConversionFactor = 0;
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	617b      	str	r3, [r7, #20]
      if(AccelResolution == ISM330DHCX_XL_2g)
 8003260:	7bfb      	ldrb	r3, [r7, #15]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d102      	bne.n	800326c <ConvertXLData+0x20>
      {
    	  ConversionFactor = 0.061;
 8003266:	4b14      	ldr	r3, [pc, #80]	; (80032b8 <ConvertXLData+0x6c>)
 8003268:	617b      	str	r3, [r7, #20]
 800326a:	e00d      	b.n	8003288 <ConvertXLData+0x3c>
      }else if(AccelResolution == ISM330DHCX_XL_16g)
 800326c:	7bfb      	ldrb	r3, [r7, #15]
 800326e:	2b04      	cmp	r3, #4
 8003270:	d102      	bne.n	8003278 <ConvertXLData+0x2c>
	  {
    	  ConversionFactor = 0.488;
 8003272:	4b12      	ldr	r3, [pc, #72]	; (80032bc <ConvertXLData+0x70>)
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	e007      	b.n	8003288 <ConvertXLData+0x3c>
	  }else if(AccelResolution == ISM330DHCX_XL_8g)
 8003278:	7bfb      	ldrb	r3, [r7, #15]
 800327a:	2b0c      	cmp	r3, #12
 800327c:	d102      	bne.n	8003284 <ConvertXLData+0x38>
	  {
		  ConversionFactor = 0.244;
 800327e:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <ConvertXLData+0x74>)
 8003280:	617b      	str	r3, [r7, #20]
 8003282:	e001      	b.n	8003288 <ConvertXLData+0x3c>
	  }else //4g
	  {
		  ConversionFactor = 0.122;
 8003284:	4b0f      	ldr	r3, [pc, #60]	; (80032c4 <ConvertXLData+0x78>)
 8003286:	617b      	str	r3, [r7, #20]
	  }
      *data = (ConversionFactor * (*buffer)) / 1000.0; //Div by 1000 to convert g, not mg
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800328e:	ee07 3a90 	vmov	s15, r3
 8003292:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003296:	edd7 7a05 	vldr	s15, [r7, #20]
 800329a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800329e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80032c8 <ConvertXLData+0x7c>
 80032a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	edc3 7a00 	vstr	s15, [r3]
}
 80032ac:	bf00      	nop
 80032ae:	371c      	adds	r7, #28
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	3d79db23 	.word	0x3d79db23
 80032bc:	3ef9db23 	.word	0x3ef9db23
 80032c0:	3e79db23 	.word	0x3e79db23
 80032c4:	3df9db23 	.word	0x3df9db23
 80032c8:	447a0000 	.word	0x447a0000

080032cc <ConvertGData>:

static void ConvertGData(ISM330DHCX_GyroFullScale_t GyroResolution, int16_t *buffer, float *data)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	4603      	mov	r3, r0
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
 80032d8:	73fb      	strb	r3, [r7, #15]

      float ConversionFactor = 0;
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	617b      	str	r3, [r7, #20]
      if(GyroResolution == ISM330DHCX_G_125DPS)
 80032e0:	7bfb      	ldrb	r3, [r7, #15]
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d102      	bne.n	80032ec <ConvertGData+0x20>
      {
    	  ConversionFactor = 0.004375;
 80032e6:	4b1a      	ldr	r3, [pc, #104]	; (8003350 <ConvertGData+0x84>)
 80032e8:	617b      	str	r3, [r7, #20]
 80032ea:	e019      	b.n	8003320 <ConvertGData+0x54>
      }else if(GyroResolution == ISM330DHCX_G_250DPS)
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d102      	bne.n	80032f8 <ConvertGData+0x2c>
	  {
    	  ConversionFactor = 0.00875;
 80032f2:	4b18      	ldr	r3, [pc, #96]	; (8003354 <ConvertGData+0x88>)
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	e013      	b.n	8003320 <ConvertGData+0x54>
	  }else if(GyroResolution == ISM330DHCX_G_500DPS)
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d102      	bne.n	8003304 <ConvertGData+0x38>
	  {
		  ConversionFactor = 0.0175;
 80032fe:	4b16      	ldr	r3, [pc, #88]	; (8003358 <ConvertGData+0x8c>)
 8003300:	617b      	str	r3, [r7, #20]
 8003302:	e00d      	b.n	8003320 <ConvertGData+0x54>
	  }else if(GyroResolution == ISM330DHCX_G_1000DPS)
 8003304:	7bfb      	ldrb	r3, [r7, #15]
 8003306:	2b08      	cmp	r3, #8
 8003308:	d102      	bne.n	8003310 <ConvertGData+0x44>
	  {
		  ConversionFactor = 0.035;
 800330a:	4b14      	ldr	r3, [pc, #80]	; (800335c <ConvertGData+0x90>)
 800330c:	617b      	str	r3, [r7, #20]
 800330e:	e007      	b.n	8003320 <ConvertGData+0x54>
	  }else if(GyroResolution == ISM330DHCX_G_2000DPS)
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	2b0c      	cmp	r3, #12
 8003314:	d102      	bne.n	800331c <ConvertGData+0x50>
	  {
		  ConversionFactor = 0.070;
 8003316:	4b12      	ldr	r3, [pc, #72]	; (8003360 <ConvertGData+0x94>)
 8003318:	617b      	str	r3, [r7, #20]
 800331a:	e001      	b.n	8003320 <ConvertGData+0x54>
	  }else //4000DPS
	  {
		  ConversionFactor = 0.140;
 800331c:	4b11      	ldr	r3, [pc, #68]	; (8003364 <ConvertGData+0x98>)
 800331e:	617b      	str	r3, [r7, #20]
	  }
      *data = ConversionFactor * (*buffer) / 1000.0; //Div by 1000 to convert to DPS from mDPS
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003326:	ee07 3a90 	vmov	s15, r3
 800332a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800332e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003332:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003336:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8003368 <ConvertGData+0x9c>
 800333a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	edc3 7a00 	vstr	s15, [r3]
}
 8003344:	bf00      	nop
 8003346:	371c      	adds	r7, #28
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr
 8003350:	3b8f5c29 	.word	0x3b8f5c29
 8003354:	3c0f5c29 	.word	0x3c0f5c29
 8003358:	3c8f5c29 	.word	0x3c8f5c29
 800335c:	3d0f5c29 	.word	0x3d0f5c29
 8003360:	3d8f5c29 	.word	0x3d8f5c29
 8003364:	3e0f5c29 	.word	0x3e0f5c29
 8003368:	447a0000 	.word	0x447a0000

0800336c <ISM330DHCX_ReadReg>:
#include <stddef.h>

static int32_t ISM330DHCX_ValidateParams(uint8_t Reg, uint8_t *Buffer, uint8_t Length);

int32_t ISM330DHCX_ReadReg(ISM330DHCX_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 800336c:	b590      	push	{r4, r7, lr}
 800336e:	b087      	sub	sp, #28
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	607a      	str	r2, [r7, #4]
 8003376:	461a      	mov	r2, r3
 8003378:	460b      	mov	r3, r1
 800337a:	72fb      	strb	r3, [r7, #11]
 800337c:	4613      	mov	r3, r2
 800337e:	72bb      	strb	r3, [r7, #10]
	if(Context->Read == NULL)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <ISM330DHCX_ReadReg+0x20>
	{
		return ISM330DHCX_REG_CONTEXT_ERR;
 8003388:	2308      	movs	r3, #8
 800338a:	e014      	b.n	80033b6 <ISM330DHCX_ReadReg+0x4a>
	}

	int32_t ret = ISM330DHCX_ValidateParams(Reg,Buffer,Length);
 800338c:	7aba      	ldrb	r2, [r7, #10]
 800338e:	7afb      	ldrb	r3, [r7, #11]
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4618      	mov	r0, r3
 8003394:	f000 f83c 	bl	8003410 <ISM330DHCX_ValidateParams>
 8003398:	6178      	str	r0, [r7, #20]
	if(ret != ISM330DHCX_REG_NO_ERR)
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <ISM330DHCX_ReadReg+0x38>
	{
        return ret;
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	e008      	b.n	80033b6 <ISM330DHCX_ReadReg+0x4a>
	}

	return Context->Read(Context->Handle, Reg, Buffer, Length);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	689c      	ldr	r4, [r3, #8]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6818      	ldr	r0, [r3, #0]
 80033ac:	7abb      	ldrb	r3, [r7, #10]
 80033ae:	7af9      	ldrb	r1, [r7, #11]
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	47a0      	blx	r4
 80033b4:	4603      	mov	r3, r0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	371c      	adds	r7, #28
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd90      	pop	{r4, r7, pc}

080033be <ISM330DHCX_WriteReg>:

int32_t ISM330DHCX_WriteReg(ISM330DHCX_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80033be:	b590      	push	{r4, r7, lr}
 80033c0:	b087      	sub	sp, #28
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	60f8      	str	r0, [r7, #12]
 80033c6:	607a      	str	r2, [r7, #4]
 80033c8:	461a      	mov	r2, r3
 80033ca:	460b      	mov	r3, r1
 80033cc:	72fb      	strb	r3, [r7, #11]
 80033ce:	4613      	mov	r3, r2
 80033d0:	72bb      	strb	r3, [r7, #10]
	if(Context->Write == NULL)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <ISM330DHCX_WriteReg+0x20>
	{
		return ISM330DHCX_REG_CONTEXT_ERR;
 80033da:	2308      	movs	r3, #8
 80033dc:	e014      	b.n	8003408 <ISM330DHCX_WriteReg+0x4a>
	}

	int32_t ret = ISM330DHCX_ValidateParams(Reg,Buffer,Length);
 80033de:	7aba      	ldrb	r2, [r7, #10]
 80033e0:	7afb      	ldrb	r3, [r7, #11]
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 f813 	bl	8003410 <ISM330DHCX_ValidateParams>
 80033ea:	6178      	str	r0, [r7, #20]
	if(ret != ISM330DHCX_REG_NO_ERR)
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <ISM330DHCX_WriteReg+0x38>
	{
        return ret;
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	e008      	b.n	8003408 <ISM330DHCX_WriteReg+0x4a>
	}

	return Context->Write(Context->Handle, Reg, Buffer, Length);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	685c      	ldr	r4, [r3, #4]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6818      	ldr	r0, [r3, #0]
 80033fe:	7abb      	ldrb	r3, [r7, #10]
 8003400:	7af9      	ldrb	r1, [r7, #11]
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	47a0      	blx	r4
 8003406:	4603      	mov	r3, r0
}
 8003408:	4618      	mov	r0, r3
 800340a:	371c      	adds	r7, #28
 800340c:	46bd      	mov	sp, r7
 800340e:	bd90      	pop	{r4, r7, pc}

08003410 <ISM330DHCX_ValidateParams>:

static int32_t ISM330DHCX_ValidateParams(uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	6039      	str	r1, [r7, #0]
 800341a:	71fb      	strb	r3, [r7, #7]
 800341c:	4613      	mov	r3, r2
 800341e:	71bb      	strb	r3, [r7, #6]
	int32_t ret = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]
	if(Reg < ISM330DHCX_REG_FUNC_CFG_ACCESS || Reg > ISM330DHCX_REG_FIFO_OUT_Z_H)
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d002      	beq.n	8003430 <ISM330DHCX_ValidateParams+0x20>
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	2b7e      	cmp	r3, #126	; 0x7e
 800342e:	d903      	bls.n	8003438 <ISM330DHCX_ValidateParams+0x28>
	{
		ret |= ISM330DHCX_REG_PARAM_ERR;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f043 0301 	orr.w	r3, r3, #1
 8003436:	60fb      	str	r3, [r7, #12]
	}

	if(Buffer == NULL)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d103      	bne.n	8003446 <ISM330DHCX_ValidateParams+0x36>
	{
        ret |= ISM330DHCX_BUFFER_PARAM_ERR;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f043 0302 	orr.w	r3, r3, #2
 8003444:	60fb      	str	r3, [r7, #12]
	}

	if( Length == 0 || Length > (ISM330DHCX_REG_FIFO_OUT_Z_H - ISM330DHCX_REG_FUNC_CFG_ACCESS))
 8003446:	79bb      	ldrb	r3, [r7, #6]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <ISM330DHCX_ValidateParams+0x42>
 800344c:	79bb      	ldrb	r3, [r7, #6]
 800344e:	2b7d      	cmp	r3, #125	; 0x7d
 8003450:	d903      	bls.n	800345a <ISM330DHCX_ValidateParams+0x4a>
	{
		ret |= ISM330DHCX_LENGTH_PARAM_ERR;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f043 0304 	orr.w	r3, r3, #4
 8003458:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 800345a:	68fb      	ldr	r3, [r7, #12]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <LPS22HH_Init>:
static int32_t LPS22HH_ReadRegWrapper(void *Handle,uint8_t Reg, uint8_t *Buffer, uint8_t Length);
static int32_t LPS22HH_RegisterInit(LPS22HH_Handle_t *Handle, LPS22HH_Init_Struct_t Settings);
static void ConvertPressureData(uint8_t *buffer, float *pressure);

int32_t LPS22HH_Init(LPS22HH_Handle_t *Handle, LPS22HH_Init_Struct_t Settings, LPS22HH_IO_t *IO)
{
 8003468:	b084      	sub	sp, #16
 800346a:	b5b0      	push	{r4, r5, r7, lr}
 800346c:	b086      	sub	sp, #24
 800346e:	af02      	add	r7, sp, #8
 8003470:	6078      	str	r0, [r7, #4]
 8003472:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003476:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if(Handle->Status != LPS22HH_Initialized)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003480:	2b01      	cmp	r3, #1
 8003482:	d04a      	beq.n	800351a <LPS22HH_Init+0xb2>
	    {

	    if(Handle == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d102      	bne.n	8003490 <LPS22HH_Init+0x28>
	    {
		    return LPS22HH_HandleError;
 800348a:	f04f 33ff 	mov.w	r3, #4294967295
 800348e:	e045      	b.n	800351c <LPS22HH_Init+0xb4>
	    }

	    if(IO->Write == NULL || IO->Read == NULL || IO->GetTick == NULL)
 8003490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d007      	beq.n	80034a8 <LPS22HH_Init+0x40>
 8003498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <LPS22HH_Init+0x40>
 80034a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d102      	bne.n	80034ae <LPS22HH_Init+0x46>
	    {
            return LPS22HH_IOError;
 80034a8:	f06f 0301 	mvn.w	r3, #1
 80034ac:	e036      	b.n	800351c <LPS22HH_Init+0xb4>
	    }

	    Handle->IO = *IO;
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034b2:	4614      	mov	r4, r2
 80034b4:	461d      	mov	r5, r3
 80034b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034ba:	e895 0003 	ldmia.w	r5, {r0, r1}
 80034be:	e884 0003 	stmia.w	r4, {r0, r1}
	    Handle->DataRate = Settings.ODR;
 80034c2:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	    Handle->Context.Handle = Handle;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	619a      	str	r2, [r3, #24]
	    Handle->Context.Read = LPS22HH_ReadRegWrapper;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a15      	ldr	r2, [pc, #84]	; (800352c <LPS22HH_Init+0xc4>)
 80034d6:	61da      	str	r2, [r3, #28]
	    Handle->Context.Write = LPS22HH_WriteRegWrapper;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a15      	ldr	r2, [pc, #84]	; (8003530 <LPS22HH_Init+0xc8>)
 80034dc:	621a      	str	r2, [r3, #32]

	    if(Handle->IO.Init != NULL)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d002      	beq.n	80034ec <LPS22HH_Init+0x84>
	    {
	    	Handle->IO.Init();
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4798      	blx	r3
	    }

        int32_t ret = LPS22HH_RegisterInit(Handle, Settings);
 80034ec:	466a      	mov	r2, sp
 80034ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80034f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80034f6:	e882 0003 	stmia.w	r2, {r0, r1}
 80034fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 f95f 	bl	80037c4 <LPS22HH_RegisterInit>
 8003506:	60f8      	str	r0, [r7, #12]
        if(ret != LPS22HH_Ok)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <LPS22HH_Init+0xaa>
        {
        	return ret;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	e004      	b.n	800351c <LPS22HH_Init+0xb4>
        }

	    Handle->Status = LPS22HH_Initialized;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	    }
	return LPS22HH_Ok;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003526:	b004      	add	sp, #16
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	08003787 	.word	0x08003787
 8003530:	0800374b 	.word	0x0800374b

08003534 <LPS22HH_ResetDevice>:
	Handle->Status = LPS22HH_Uninitialized;
	return LPS22HH_Ok;
}

int32_t LPS22HH_ResetDevice(LPS22HH_Handle_t *Handle)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
	int32_t ret = LPS22HH_Ok;
 800353c:	2300      	movs	r3, #0
 800353e:	60fb      	str	r3, [r7, #12]
	if(Handle == NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d102      	bne.n	800354c <LPS22HH_ResetDevice+0x18>
	{
		return LPS22HH_HandleError;
 8003546:	f04f 33ff 	mov.w	r3, #4294967295
 800354a:	e012      	b.n	8003572 <LPS22HH_ResetDevice+0x3e>
	}

	ret = LPS22HH_Reboot(Handle);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 f8ab 	bl	80036a8 <LPS22HH_Reboot>
 8003552:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <LPS22HH_ResetDevice+0x2a>
	{
		return ret;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	e009      	b.n	8003572 <LPS22HH_ResetDevice+0x3e>
	}


	ret = LPS22HH_SWReset(Handle);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f850 	bl	8003604 <LPS22HH_SWReset>
 8003564:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <LPS22HH_ResetDevice+0x3c>
	{
		return ret;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	e000      	b.n	8003572 <LPS22HH_ResetDevice+0x3e>
	}

	return LPS22HH_Ok;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <LPS22HH_ReadPressure>:

	return LPS22HH_WriteReg(&Handle->Context,LPS22HH_REG_CTRL_REG2, &buffer, 1); //Store

}
int32_t LPS22HH_ReadPressure(LPS22HH_Handle_t *Handle, float *Pressure)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
	if(Handle->Status != LPS22HH_Initialized)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800358c:	2b01      	cmp	r3, #1
 800358e:	d002      	beq.n	8003596 <LPS22HH_ReadPressure+0x1a>
	{
		return LPS22HH_InitError;
 8003590:	f06f 0302 	mvn.w	r3, #2
 8003594:	e030      	b.n	80035f8 <LPS22HH_ReadPressure+0x7c>
	}

	uint8_t buffer[3] = {0};
 8003596:	4b1a      	ldr	r3, [pc, #104]	; (8003600 <LPS22HH_ReadPressure+0x84>)
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	813b      	strh	r3, [r7, #8]
 800359c:	2300      	movs	r3, #0
 800359e:	72bb      	strb	r3, [r7, #10]

	int32_t ret = LPS22HH_ReadReg(&Handle->Context, LPS22HH_REG_STATUS, buffer, 1);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f103 0018 	add.w	r0, r3, #24
 80035a6:	f107 0208 	add.w	r2, r7, #8
 80035aa:	2301      	movs	r3, #1
 80035ac:	2127      	movs	r1, #39	; 0x27
 80035ae:	f000 fac8 	bl	8003b42 <LPS22HH_ReadReg>
 80035b2:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <LPS22HH_ReadPressure+0x42>
	{
		return ret;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	e01c      	b.n	80035f8 <LPS22HH_ReadPressure+0x7c>
	}

	if(!(buffer[0] & LPS22HH_PDATA_Msk))
 80035be:	7a3b      	ldrb	r3, [r7, #8]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d101      	bne.n	80035cc <LPS22HH_ReadPressure+0x50>
	{
		return LPS22HH_NoNewData;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e015      	b.n	80035f8 <LPS22HH_ReadPressure+0x7c>
	}

	ret = LPS22HH_ReadReg(&Handle->Context, LPS22HH_REG_PRESSURE_OUT_XL, buffer, 3);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f103 0018 	add.w	r0, r3, #24
 80035d2:	f107 0208 	add.w	r2, r7, #8
 80035d6:	2303      	movs	r3, #3
 80035d8:	2128      	movs	r1, #40	; 0x28
 80035da:	f000 fab2 	bl	8003b42 <LPS22HH_ReadReg>
 80035de:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <LPS22HH_ReadPressure+0x6e>
	{
		return ret;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	e006      	b.n	80035f8 <LPS22HH_ReadPressure+0x7c>
	}

	ConvertPressureData(buffer, Pressure);
 80035ea:	f107 0308 	add.w	r3, r7, #8
 80035ee:	6839      	ldr	r1, [r7, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f000 f9e5 	bl	80039c0 <ConvertPressureData>
	return LPS22HH_Ok;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	08014f20 	.word	0x08014f20

08003604 <LPS22HH_SWReset>:


static int32_t LPS22HH_SWReset(LPS22HH_Handle_t *Handle)
{
 8003604:	b590      	push	{r4, r7, lr}
 8003606:	b087      	sub	sp, #28
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
    if(Handle == NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d102      	bne.n	8003618 <LPS22HH_SWReset+0x14>
    {
        return LPS22HH_HandleError;
 8003612:	f04f 33ff 	mov.w	r3, #4294967295
 8003616:	e043      	b.n	80036a0 <LPS22HH_SWReset+0x9c>
    }

    if(Handle->Context.Read == NULL || Handle->Context.Write == NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	69db      	ldr	r3, [r3, #28]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d003      	beq.n	8003628 <LPS22HH_SWReset+0x24>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d102      	bne.n	800362e <LPS22HH_SWReset+0x2a>
    {
    	return LPS22HH_IOError;
 8003628:	f06f 0301 	mvn.w	r3, #1
 800362c:	e038      	b.n	80036a0 <LPS22HH_SWReset+0x9c>
    }


    int32_t ret = 0;
 800362e:	2300      	movs	r3, #0
 8003630:	617b      	str	r3, [r7, #20]
    uint8_t buffer = LPS22HH_ResetSignal;
 8003632:	2304      	movs	r3, #4
 8003634:	73fb      	strb	r3, [r7, #15]
    ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG2, &buffer, 1);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f103 0018 	add.w	r0, r3, #24
 800363c:	f107 020f 	add.w	r2, r7, #15
 8003640:	2301      	movs	r3, #1
 8003642:	2111      	movs	r1, #17
 8003644:	f000 faa2 	bl	8003b8c <LPS22HH_WriteReg>
 8003648:	6178      	str	r0, [r7, #20]
    if(ret != LPS22HH_Ok)
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d001      	beq.n	8003654 <LPS22HH_SWReset+0x50>
    {
    	return ret;
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	e025      	b.n	80036a0 <LPS22HH_SWReset+0x9c>
    }

    uint32_t timer = Handle->IO.GetTick();
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	4798      	blx	r3
 800365a:	6138      	str	r0, [r7, #16]
    while(buffer & LPS22HH_ResetSignal)
 800365c:	e01a      	b.n	8003694 <LPS22HH_SWReset+0x90>
    {
    	ret = LPS22HH_ReadReg(&Handle->Context, LPS22HH_REG_CTRL_REG2, &buffer, 1);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f103 0018 	add.w	r0, r3, #24
 8003664:	f107 020f 	add.w	r2, r7, #15
 8003668:	2301      	movs	r3, #1
 800366a:	2111      	movs	r1, #17
 800366c:	f000 fa69 	bl	8003b42 <LPS22HH_ReadReg>
 8003670:	6178      	str	r0, [r7, #20]
    	if(ret != LPS22HH_Ok)
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <LPS22HH_SWReset+0x78>
    	{
    		return ret;
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	e011      	b.n	80036a0 <LPS22HH_SWReset+0x9c>
    	}

    	if(timer + 100 < Handle->IO.GetTick())
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	f103 0464 	add.w	r4, r3, #100	; 0x64
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	4798      	blx	r3
 8003688:	4603      	mov	r3, r0
 800368a:	429c      	cmp	r4, r3
 800368c:	d202      	bcs.n	8003694 <LPS22HH_SWReset+0x90>
    	{
    		return LPS22HH_Timeout;
 800368e:	f06f 0305 	mvn.w	r3, #5
 8003692:	e005      	b.n	80036a0 <LPS22HH_SWReset+0x9c>
    while(buffer & LPS22HH_ResetSignal)
 8003694:	7bfb      	ldrb	r3, [r7, #15]
 8003696:	f003 0304 	and.w	r3, r3, #4
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1df      	bne.n	800365e <LPS22HH_SWReset+0x5a>
    	}
    }
    return ret;
 800369e:	697b      	ldr	r3, [r7, #20]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	371c      	adds	r7, #28
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd90      	pop	{r4, r7, pc}

080036a8 <LPS22HH_Reboot>:

static int32_t LPS22HH_Reboot(LPS22HH_Handle_t *Handle)
{
 80036a8:	b590      	push	{r4, r7, lr}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
    if(Handle == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d102      	bne.n	80036bc <LPS22HH_Reboot+0x14>
    {
        return LPS22HH_HandleError;
 80036b6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ba:	e042      	b.n	8003742 <LPS22HH_Reboot+0x9a>
    }

    if(Handle->Context.Read == NULL || Handle->Context.Write == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <LPS22HH_Reboot+0x24>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d102      	bne.n	80036d2 <LPS22HH_Reboot+0x2a>
    {
    	return LPS22HH_IOError;
 80036cc:	f06f 0301 	mvn.w	r3, #1
 80036d0:	e037      	b.n	8003742 <LPS22HH_Reboot+0x9a>
    }

    int32_t ret = 0;
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]
    uint8_t buffer = LPS22HH_RebootSignal;
 80036d6:	2380      	movs	r3, #128	; 0x80
 80036d8:	73fb      	strb	r3, [r7, #15]
    ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG2, &buffer, 1);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f103 0018 	add.w	r0, r3, #24
 80036e0:	f107 020f 	add.w	r2, r7, #15
 80036e4:	2301      	movs	r3, #1
 80036e6:	2111      	movs	r1, #17
 80036e8:	f000 fa50 	bl	8003b8c <LPS22HH_WriteReg>
 80036ec:	6178      	str	r0, [r7, #20]
    if(ret != LPS22HH_Ok)
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <LPS22HH_Reboot+0x50>
    {
    	return ret;
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	e024      	b.n	8003742 <LPS22HH_Reboot+0x9a>
    }

    uint32_t timer = Handle->IO.GetTick();
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	4798      	blx	r3
 80036fe:	6138      	str	r0, [r7, #16]
    while(buffer & LPS22HH_RebootSignal)
 8003700:	e01a      	b.n	8003738 <LPS22HH_Reboot+0x90>
    {
    	ret = LPS22HH_ReadReg(&Handle->Context, LPS22HH_REG_INT_SOURCE, &buffer, 1);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f103 0018 	add.w	r0, r3, #24
 8003708:	f107 020f 	add.w	r2, r7, #15
 800370c:	2301      	movs	r3, #1
 800370e:	2124      	movs	r1, #36	; 0x24
 8003710:	f000 fa17 	bl	8003b42 <LPS22HH_ReadReg>
 8003714:	6178      	str	r0, [r7, #20]
    	if(ret != LPS22HH_Ok)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <LPS22HH_Reboot+0x78>
    	{
    		return ret;
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	e010      	b.n	8003742 <LPS22HH_Reboot+0x9a>
    	}

    	if(timer + 100 < Handle->IO.GetTick())
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	f103 0464 	add.w	r4, r3, #100	; 0x64
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	4798      	blx	r3
 800372c:	4603      	mov	r3, r0
 800372e:	429c      	cmp	r4, r3
 8003730:	d202      	bcs.n	8003738 <LPS22HH_Reboot+0x90>
    	{
    		return LPS22HH_Timeout;
 8003732:	f06f 0305 	mvn.w	r3, #5
 8003736:	e004      	b.n	8003742 <LPS22HH_Reboot+0x9a>
    while(buffer & LPS22HH_RebootSignal)
 8003738:	7bfb      	ldrb	r3, [r7, #15]
 800373a:	b25b      	sxtb	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	dbe0      	blt.n	8003702 <LPS22HH_Reboot+0x5a>
    	}

    }
    return ret;
 8003740:	697b      	ldr	r3, [r7, #20]
}
 8003742:	4618      	mov	r0, r3
 8003744:	371c      	adds	r7, #28
 8003746:	46bd      	mov	sp, r7
 8003748:	bd90      	pop	{r4, r7, pc}

0800374a <LPS22HH_WriteRegWrapper>:

static int32_t LPS22HH_WriteRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b086      	sub	sp, #24
 800374e:	af00      	add	r7, sp, #0
 8003750:	60f8      	str	r0, [r7, #12]
 8003752:	607a      	str	r2, [r7, #4]
 8003754:	461a      	mov	r2, r3
 8003756:	460b      	mov	r3, r1
 8003758:	72fb      	strb	r3, [r7, #11]
 800375a:	4613      	mov	r3, r2
 800375c:	72bb      	strb	r3, [r7, #10]
	LPS22HH_Handle_t *Dev = Handle;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	617b      	str	r3, [r7, #20]
	if(Dev->IO.Write != NULL)
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d007      	beq.n	800377a <LPS22HH_WriteRegWrapper+0x30>
	{
		return Dev->IO.Write(Reg, Buffer, Length);
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	7aba      	ldrb	r2, [r7, #10]
 8003770:	7af8      	ldrb	r0, [r7, #11]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	4798      	blx	r3
 8003776:	4603      	mov	r3, r0
 8003778:	e001      	b.n	800377e <LPS22HH_WriteRegWrapper+0x34>
	}
    return LPS22HH_IOError;
 800377a:	f06f 0301 	mvn.w	r3, #1
}
 800377e:	4618      	mov	r0, r3
 8003780:	3718      	adds	r7, #24
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <LPS22HH_ReadRegWrapper>:

static int32_t LPS22HH_ReadRegWrapper(void *Handle,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b086      	sub	sp, #24
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	607a      	str	r2, [r7, #4]
 8003790:	461a      	mov	r2, r3
 8003792:	460b      	mov	r3, r1
 8003794:	72fb      	strb	r3, [r7, #11]
 8003796:	4613      	mov	r3, r2
 8003798:	72bb      	strb	r3, [r7, #10]
	LPS22HH_Handle_t *Dev = Handle;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	617b      	str	r3, [r7, #20]
	if(Dev->IO.Read != NULL)
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d007      	beq.n	80037b6 <LPS22HH_ReadRegWrapper+0x30>
	{
		return Dev->IO.Read(Reg, Buffer, Length);
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	7aba      	ldrb	r2, [r7, #10]
 80037ac:	7af8      	ldrb	r0, [r7, #11]
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	4798      	blx	r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	e001      	b.n	80037ba <LPS22HH_ReadRegWrapper+0x34>
	}
    return LPS22HH_IOError;
 80037b6:	f06f 0301 	mvn.w	r3, #1
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3718      	adds	r7, #24
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
	...

080037c4 <LPS22HH_RegisterInit>:

static int32_t LPS22HH_RegisterInit(LPS22HH_Handle_t *Handle, LPS22HH_Init_Struct_t Settings)
{
 80037c4:	b084      	sub	sp, #16
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b084      	sub	sp, #16
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
 80037ce:	f107 001c 	add.w	r0, r7, #28
 80037d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t ret = LPS22HH_ResetDevice(Handle);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f7ff feac 	bl	8003534 <LPS22HH_ResetDevice>
 80037dc:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <LPS22HH_RegisterInit+0x24>
	{
		return ret;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	e0df      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	uint8_t buffer[2] = {0};
 80037e8:	2300      	movs	r3, #0
 80037ea:	813b      	strh	r3, [r7, #8]
    buffer[0] = Settings.INTERRUPT_CFG;
 80037ec:	7f3b      	ldrb	r3, [r7, #28]
 80037ee:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_INTERRUPT_CFG, &buffer[0], 1);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f103 0018 	add.w	r0, r3, #24
 80037f6:	f107 0208 	add.w	r2, r7, #8
 80037fa:	2301      	movs	r3, #1
 80037fc:	210b      	movs	r1, #11
 80037fe:	f000 f9c5 	bl	8003b8c <LPS22HH_WriteReg>
 8003802:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <LPS22HH_RegisterInit+0x4a>
	{
		return ret;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	e0cc      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	if(Settings.THS_P > 32767)
 800380e:	8bfb      	ldrh	r3, [r7, #30]
 8003810:	b21b      	sxth	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	da04      	bge.n	8003820 <LPS22HH_RegisterInit+0x5c>
	{
		buffer[0] = 32767 & 0x00FF;
 8003816:	23ff      	movs	r3, #255	; 0xff
 8003818:	723b      	strb	r3, [r7, #8]
		buffer[1] = (32767 & 0xFF00) >> 8;
 800381a:	237f      	movs	r3, #127	; 0x7f
 800381c:	727b      	strb	r3, [r7, #9]
 800381e:	e007      	b.n	8003830 <LPS22HH_RegisterInit+0x6c>
	} else
	{
		buffer[0] = Settings.THS_P & 0x00FF;
 8003820:	8bfb      	ldrh	r3, [r7, #30]
 8003822:	b2db      	uxtb	r3, r3
 8003824:	723b      	strb	r3, [r7, #8]
		buffer[1] = (Settings.THS_P & 0xFF00) >> 8;
 8003826:	8bfb      	ldrh	r3, [r7, #30]
 8003828:	0a1b      	lsrs	r3, r3, #8
 800382a:	b29b      	uxth	r3, r3
 800382c:	b2db      	uxtb	r3, r3
 800382e:	727b      	strb	r3, [r7, #9]
	}
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_THS_P_L, &buffer[0], 2);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f103 0018 	add.w	r0, r3, #24
 8003836:	f107 0208 	add.w	r2, r7, #8
 800383a:	2302      	movs	r3, #2
 800383c:	210c      	movs	r1, #12
 800383e:	f000 f9a5 	bl	8003b8c <LPS22HH_WriteReg>
 8003842:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <LPS22HH_RegisterInit+0x8a>
	{
		return ret;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	e0ac      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.IF_CTRL;
 800384e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003852:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_IF_CTRL, &buffer[0], 1);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f103 0018 	add.w	r0, r3, #24
 800385a:	f107 0208 	add.w	r2, r7, #8
 800385e:	2301      	movs	r3, #1
 8003860:	210e      	movs	r1, #14
 8003862:	f000 f993 	bl	8003b8c <LPS22HH_WriteReg>
 8003866:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <LPS22HH_RegisterInit+0xae>
	{
		return ret;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	e09a      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.ODR | Settings.LPFP | 0x02 | Settings.SIM; //Enable BDU = 0x02
 8003872:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8003876:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800387a:	4313      	orrs	r3, r2
 800387c:	b2da      	uxtb	r2, r3
 800387e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003882:	4313      	orrs	r3, r2
 8003884:	b2db      	uxtb	r3, r3
 8003886:	f043 0302 	orr.w	r3, r3, #2
 800388a:	b2db      	uxtb	r3, r3
 800388c:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG1, &buffer[0], 1);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f103 0018 	add.w	r0, r3, #24
 8003894:	f107 0208 	add.w	r2, r7, #8
 8003898:	2301      	movs	r3, #1
 800389a:	2110      	movs	r1, #16
 800389c:	f000 f976 	bl	8003b8c <LPS22HH_WriteReg>
 80038a0:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <LPS22HH_RegisterInit+0xe8>
	{
		return ret;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	e07d      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.CTRL_REG2;
 80038ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80038b0:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG2, &buffer[0], 1);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f103 0018 	add.w	r0, r3, #24
 80038b8:	f107 0208 	add.w	r2, r7, #8
 80038bc:	2301      	movs	r3, #1
 80038be:	2111      	movs	r1, #17
 80038c0:	f000 f964 	bl	8003b8c <LPS22HH_WriteReg>
 80038c4:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <LPS22HH_RegisterInit+0x10c>
	{
		return ret;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	e06b      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.INT_DRDY_Control | Settings.INT_S;
 80038d0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80038d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80038d8:	4313      	orrs	r3, r2
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_CTRL_REG3, &buffer[0], 1);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f103 0018 	add.w	r0, r3, #24
 80038e4:	f107 0208 	add.w	r2, r7, #8
 80038e8:	2301      	movs	r3, #1
 80038ea:	2112      	movs	r1, #18
 80038ec:	f000 f94e 	bl	8003b8c <LPS22HH_WriteReg>
 80038f0:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <LPS22HH_RegisterInit+0x138>
	{
		return ret;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	e055      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	buffer[0] = Settings.STOP_ON_WTM | Settings.F_MODE;
 80038fc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003900:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003904:	4313      	orrs	r3, r2
 8003906:	b2db      	uxtb	r3, r3
 8003908:	723b      	strb	r3, [r7, #8]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_FIFO_CTRL, &buffer[0], 1);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f103 0018 	add.w	r0, r3, #24
 8003910:	f107 0208 	add.w	r2, r7, #8
 8003914:	2301      	movs	r3, #1
 8003916:	2113      	movs	r1, #19
 8003918:	f000 f938 	bl	8003b8c <LPS22HH_WriteReg>
 800391c:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <LPS22HH_RegisterInit+0x164>
	{
		return ret;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	e03f      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	if(Settings.WTM > 255)
	{
		buffer[0] = 255;
	} else
	{
		buffer[0] = Settings.WTM;
 8003928:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800392c:	723b      	strb	r3, [r7, #8]
	}
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_FIFO_WTM, &buffer[0], 1);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f103 0018 	add.w	r0, r3, #24
 8003934:	f107 0208 	add.w	r2, r7, #8
 8003938:	2301      	movs	r3, #1
 800393a:	2114      	movs	r1, #20
 800393c:	f000 f926 	bl	8003b8c <LPS22HH_WriteReg>
 8003940:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <LPS22HH_RegisterInit+0x188>
	{
		return ret;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	e02d      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	if((Settings.REF_P * 4096) > 65535) //float -> LSB = multiply by 4096
 800394c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003950:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80039b8 <LPS22HH_RegisterInit+0x1f4>
 8003954:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003958:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80039bc <LPS22HH_RegisterInit+0x1f8>
 800395c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003964:	dd02      	ble.n	800396c <LPS22HH_RegisterInit+0x1a8>
	{
		return LPS22HH_RefPError;
 8003966:	f06f 0303 	mvn.w	r3, #3
 800396a:	e01d      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	*((uint16_t*)&buffer) = Settings.REF_P * 4096;
 800396c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003970:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80039b8 <LPS22HH_RegisterInit+0x1f4>
 8003974:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003978:	f107 0308 	add.w	r3, r7, #8
 800397c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003980:	ee17 2a90 	vmov	r2, s15
 8003984:	b292      	uxth	r2, r2
 8003986:	801a      	strh	r2, [r3, #0]
	ret = LPS22HH_WriteReg(&Handle->Context, LPS22HH_REG_REF_P_L, &buffer[0], 2);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f103 0018 	add.w	r0, r3, #24
 800398e:	f107 0208 	add.w	r2, r7, #8
 8003992:	2302      	movs	r3, #2
 8003994:	2115      	movs	r1, #21
 8003996:	f000 f8f9 	bl	8003b8c <LPS22HH_WriteReg>
 800399a:	60f8      	str	r0, [r7, #12]
	if(ret != LPS22HH_Ok)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <LPS22HH_RegisterInit+0x1e2>
	{
		return ret;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	e000      	b.n	80039a8 <LPS22HH_RegisterInit+0x1e4>
	}

	return LPS22HH_Ok;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3710      	adds	r7, #16
 80039ac:	46bd      	mov	sp, r7
 80039ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80039b2:	b004      	add	sp, #16
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	45800000 	.word	0x45800000
 80039bc:	477fff00 	.word	0x477fff00

080039c0 <ConvertPressureData>:

static void ConvertPressureData(uint8_t *buffer, float *pressure)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
	int32_t Data;
	//determine sign
	if(buffer[2] & 0x80)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	3302      	adds	r3, #2
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	b25b      	sxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	da03      	bge.n	80039de <ConvertPressureData+0x1e>
	{
		Data = 0xFF000000; //Sign Extend if MSB of 24 Bit number is set
 80039d6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80039da:	60fb      	str	r3, [r7, #12]
 80039dc:	e001      	b.n	80039e2 <ConvertPressureData+0x22>
	} else
	{
		Data = 0;
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
	}
	Data = Data + buffer[2] * 65536 + buffer[1] * 256 + buffer[0]; //Data = Data + Concat buffer[2:0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3302      	adds	r3, #2
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	041a      	lsls	r2, r3, #16
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	441a      	add	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3301      	adds	r3, #1
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	021b      	lsls	r3, r3, #8
 80039f6:	4413      	add	r3, r2
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	7812      	ldrb	r2, [r2, #0]
 80039fc:	4413      	add	r3, r2
 80039fe:	60fb      	str	r3, [r7, #12]
	*pressure = Data / 4096.0;
 8003a00:	68f8      	ldr	r0, [r7, #12]
 8003a02:	f7fc fea7 	bl	8000754 <__aeabi_i2d>
 8003a06:	f04f 0200 	mov.w	r2, #0
 8003a0a:	4b08      	ldr	r3, [pc, #32]	; (8003a2c <ConvertPressureData+0x6c>)
 8003a0c:	f7fd f836 	bl	8000a7c <__aeabi_ddiv>
 8003a10:	4602      	mov	r2, r0
 8003a12:	460b      	mov	r3, r1
 8003a14:	4610      	mov	r0, r2
 8003a16:	4619      	mov	r1, r3
 8003a18:	f7fd f918 	bl	8000c4c <__aeabi_d2f>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	601a      	str	r2, [r3, #0]
}
 8003a22:	bf00      	nop
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40b00000 	.word	0x40b00000

08003a30 <LPS22HH_GetSamplePeriod>:

int32_t LPS22HH_GetSamplePeriod(LPS22HH_Handle_t *Handle, uint32_t *Period)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
	if(Handle->Status != LPS22HH_Initialized)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d002      	beq.n	8003a4a <LPS22HH_GetSamplePeriod+0x1a>
	{
		return LPS22HH_InitError;
 8003a44:	f06f 0302 	mvn.w	r3, #2
 8003a48:	e043      	b.n	8003ad2 <LPS22HH_GetSamplePeriod+0xa2>
	}

	switch(Handle->DataRate)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a50:	2b70      	cmp	r3, #112	; 0x70
 8003a52:	d039      	beq.n	8003ac8 <LPS22HH_GetSamplePeriod+0x98>
 8003a54:	2b70      	cmp	r3, #112	; 0x70
 8003a56:	dc3b      	bgt.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a58:	2b60      	cmp	r3, #96	; 0x60
 8003a5a:	d031      	beq.n	8003ac0 <LPS22HH_GetSamplePeriod+0x90>
 8003a5c:	2b60      	cmp	r3, #96	; 0x60
 8003a5e:	dc37      	bgt.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a60:	2b50      	cmp	r3, #80	; 0x50
 8003a62:	d029      	beq.n	8003ab8 <LPS22HH_GetSamplePeriod+0x88>
 8003a64:	2b50      	cmp	r3, #80	; 0x50
 8003a66:	dc33      	bgt.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a68:	2b40      	cmp	r3, #64	; 0x40
 8003a6a:	d021      	beq.n	8003ab0 <LPS22HH_GetSamplePeriod+0x80>
 8003a6c:	2b40      	cmp	r3, #64	; 0x40
 8003a6e:	dc2f      	bgt.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a70:	2b30      	cmp	r3, #48	; 0x30
 8003a72:	d019      	beq.n	8003aa8 <LPS22HH_GetSamplePeriod+0x78>
 8003a74:	2b30      	cmp	r3, #48	; 0x30
 8003a76:	dc2b      	bgt.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a78:	2b20      	cmp	r3, #32
 8003a7a:	d011      	beq.n	8003aa0 <LPS22HH_GetSamplePeriod+0x70>
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	dc27      	bgt.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d002      	beq.n	8003a8a <LPS22HH_GetSamplePeriod+0x5a>
 8003a84:	2b10      	cmp	r3, #16
 8003a86:	d006      	beq.n	8003a96 <LPS22HH_GetSamplePeriod+0x66>
 8003a88:	e022      	b.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
	{
	case(LPS22HH_OneShot):
			*Period = 0;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]
	        return LPS22HH_OneShotError;
 8003a90:	f06f 0304 	mvn.w	r3, #4
 8003a94:	e01d      	b.n	8003ad2 <LPS22HH_GetSamplePeriod+0xa2>
			break;
	case(LPS22HH_1Hz):
			*Period = 1000 / 1;
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a9c:	601a      	str	r2, [r3, #0]
			break;
 8003a9e:	e017      	b.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_10Hz):
			*Period = 1000 / 10;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	2264      	movs	r2, #100	; 0x64
 8003aa4:	601a      	str	r2, [r3, #0]
			break;
 8003aa6:	e013      	b.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_25Hz):
			*Period = 1000 / 25;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	2228      	movs	r2, #40	; 0x28
 8003aac:	601a      	str	r2, [r3, #0]
			break;
 8003aae:	e00f      	b.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_50Hz):
			*Period = 1000 / 50;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	2214      	movs	r2, #20
 8003ab4:	601a      	str	r2, [r3, #0]
			break;
 8003ab6:	e00b      	b.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_75Hz):
			*Period = 1000 / 75;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	220d      	movs	r2, #13
 8003abc:	601a      	str	r2, [r3, #0]
	        break;
 8003abe:	e007      	b.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_100Hz):
			*Period = 1000 / 100;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	220a      	movs	r2, #10
 8003ac4:	601a      	str	r2, [r3, #0]
			break;
 8003ac6:	e003      	b.n	8003ad0 <LPS22HH_GetSamplePeriod+0xa0>
	case(LPS22HH_200Hz):
			*Period = 1000 / 200;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	2205      	movs	r2, #5
 8003acc:	601a      	str	r2, [r3, #0]
			break;
 8003ace:	bf00      	nop
	}
	return LPS22HH_Ok;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <LPS22HH_ValidateParams>:

#include "LPS22HH_Registers.h"
#include <stddef.h>

static uint32_t LPS22HH_ValidateParams(LPS22HH_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b087      	sub	sp, #28
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	60f8      	str	r0, [r7, #12]
 8003ae6:	607a      	str	r2, [r7, #4]
 8003ae8:	461a      	mov	r2, r3
 8003aea:	460b      	mov	r3, r1
 8003aec:	72fb      	strb	r3, [r7, #11]
 8003aee:	4613      	mov	r3, r2
 8003af0:	72bb      	strb	r3, [r7, #10]
    int32_t ret_status = LPS22HH_REG_OK;
 8003af2:	2300      	movs	r3, #0
 8003af4:	617b      	str	r3, [r7, #20]

    if(Context == NULL)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d103      	bne.n	8003b04 <LPS22HH_ValidateParams+0x26>
    {
    	ret_status |= LPS22HH_REG_CONTEXT_ERR;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f043 0308 	orr.w	r3, r3, #8
 8003b02:	617b      	str	r3, [r7, #20]
    }

    if(Reg < LPS22HH_REG_INTERRUPT_CFG || Reg > LPS22HH_REG_FIFO_DATA_OUT_TEMP_H)
 8003b04:	7afb      	ldrb	r3, [r7, #11]
 8003b06:	2b0a      	cmp	r3, #10
 8003b08:	d902      	bls.n	8003b10 <LPS22HH_ValidateParams+0x32>
 8003b0a:	7afb      	ldrb	r3, [r7, #11]
 8003b0c:	2b7c      	cmp	r3, #124	; 0x7c
 8003b0e:	d903      	bls.n	8003b18 <LPS22HH_ValidateParams+0x3a>
    {
    	ret_status |= LPS22HH_REG_REGADDR_ERR;
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f043 0301 	orr.w	r3, r3, #1
 8003b16:	617b      	str	r3, [r7, #20]
    }

    if(Buffer == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d103      	bne.n	8003b26 <LPS22HH_ValidateParams+0x48>
    {
    	ret_status |= LPS22HH_REG_BUFF_ERR;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	f043 0304 	orr.w	r3, r3, #4
 8003b24:	617b      	str	r3, [r7, #20]
    }

    if(Length == 0)
 8003b26:	7abb      	ldrb	r3, [r7, #10]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d103      	bne.n	8003b34 <LPS22HH_ValidateParams+0x56>
    {
    	ret_status |= LPS22HH_REG_LENGTH_ERR;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f043 0302 	orr.w	r3, r3, #2
 8003b32:	617b      	str	r3, [r7, #20]
    }

    return ret_status;
 8003b34:	697b      	ldr	r3, [r7, #20]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	371c      	adds	r7, #28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <LPS22HH_ReadReg>:

int32_t LPS22HH_ReadReg(LPS22HH_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003b42:	b590      	push	{r4, r7, lr}
 8003b44:	b087      	sub	sp, #28
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	60f8      	str	r0, [r7, #12]
 8003b4a:	607a      	str	r2, [r7, #4]
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	460b      	mov	r3, r1
 8003b50:	72fb      	strb	r3, [r7, #11]
 8003b52:	4613      	mov	r3, r2
 8003b54:	72bb      	strb	r3, [r7, #10]
	int32_t ret = LPS22HH_ValidateParams(Context,Reg,Buffer,Length);
 8003b56:	7abb      	ldrb	r3, [r7, #10]
 8003b58:	7af9      	ldrb	r1, [r7, #11]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f7ff ffbe 	bl	8003ade <LPS22HH_ValidateParams>
 8003b62:	4603      	mov	r3, r0
 8003b64:	617b      	str	r3, [r7, #20]
    if(ret != LPS22HH_REG_OK)
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d001      	beq.n	8003b70 <LPS22HH_ReadReg+0x2e>
    {
    	return ret;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	e009      	b.n	8003b84 <LPS22HH_ReadReg+0x42>
    }

	ret = Context->Read(Context->Handle, Reg, Buffer, Length);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	685c      	ldr	r4, [r3, #4]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	7abb      	ldrb	r3, [r7, #10]
 8003b7a:	7af9      	ldrb	r1, [r7, #11]
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	47a0      	blx	r4
 8003b80:	6178      	str	r0, [r7, #20]
	return ret;
 8003b82:	697b      	ldr	r3, [r7, #20]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	371c      	adds	r7, #28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd90      	pop	{r4, r7, pc}

08003b8c <LPS22HH_WriteReg>:

int32_t LPS22HH_WriteReg(LPS22HH_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8003b8c:	b590      	push	{r4, r7, lr}
 8003b8e:	b087      	sub	sp, #28
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	607a      	str	r2, [r7, #4]
 8003b96:	461a      	mov	r2, r3
 8003b98:	460b      	mov	r3, r1
 8003b9a:	72fb      	strb	r3, [r7, #11]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	72bb      	strb	r3, [r7, #10]
	int32_t ret = LPS22HH_ValidateParams(Context,Reg,Buffer,Length);
 8003ba0:	7abb      	ldrb	r3, [r7, #10]
 8003ba2:	7af9      	ldrb	r1, [r7, #11]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f7ff ff99 	bl	8003ade <LPS22HH_ValidateParams>
 8003bac:	4603      	mov	r3, r0
 8003bae:	617b      	str	r3, [r7, #20]
    if(ret != LPS22HH_REG_OK)
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <LPS22HH_WriteReg+0x2e>
    {
    	return ret;
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	e009      	b.n	8003bce <LPS22HH_WriteReg+0x42>
    }

	ret = Context->Write(Context->Handle, Reg, Buffer, Length);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	689c      	ldr	r4, [r3, #8]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6818      	ldr	r0, [r3, #0]
 8003bc2:	7abb      	ldrb	r3, [r7, #10]
 8003bc4:	7af9      	ldrb	r1, [r7, #11]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	47a0      	blx	r4
 8003bca:	6178      	str	r0, [r7, #20]
	return ret;
 8003bcc:	697b      	ldr	r3, [r7, #20]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	371c      	adds	r7, #28
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd90      	pop	{r4, r7, pc}
	...

08003bd8 <OV5640_LinkBus>:
#define  OV5640_ID                                 0x5640U
static int32_t OV5640_ReadWrapper(void *Handle, uint16_t Reg, uint8_t *Data, uint16_t Length);
static int32_t OV5640_WriteWrapper(void *Handle, uint16_t Reg, uint8_t *Data, uint16_t Length);

void OV5640_LinkBus(OV5640_Handle_t *OV5640_Handle, OV5640_IO_t *CameraIO)
{
 8003bd8:	b5b0      	push	{r4, r5, r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
	OV5640_Handle->IO               = *CameraIO;
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	4614      	mov	r4, r2
 8003be8:	461d      	mov	r5, r3
 8003bea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bee:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003bf2:	e884 0003 	stmia.w	r4, {r0, r1}

	OV5640_Handle->Context.Read  = OV5640_ReadWrapper;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a07      	ldr	r2, [pc, #28]	; (8003c18 <OV5640_LinkBus+0x40>)
 8003bfa:	61da      	str	r2, [r3, #28]
	OV5640_Handle->Context.Write = OV5640_WriteWrapper;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a07      	ldr	r2, [pc, #28]	; (8003c1c <OV5640_LinkBus+0x44>)
 8003c00:	619a      	str	r2, [r3, #24]
	OV5640_Handle->Context.Handle   = OV5640_Handle;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	621a      	str	r2, [r3, #32]

	OV5640_Handle->IO.Init();
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	4798      	blx	r3
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bdb0      	pop	{r4, r5, r7, pc}
 8003c16:	bf00      	nop
 8003c18:	08003d5d 	.word	0x08003d5d
 8003c1c:	08003d8f 	.word	0x08003d8f

08003c20 <OV5640_Init>:

int32_t OV5640_Init(OV5640_Handle_t *OV5640, uint32_t Resolution, uint32_t PixelFormat)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
  uint32_t index;
  int32_t ret = OV5640_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	61bb      	str	r3, [r7, #24]
    {OV5640_SYSTEM_CTROL0, 0x02},
  };
  uint8_t tmp;

    /* Check if resolution is supported */
    if ((Resolution > OV5640_R800x480) ||
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d80e      	bhi.n	8003c54 <OV5640_Init+0x34>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00f      	beq.n	8003c5c <OV5640_Init+0x3c>
        ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d00c      	beq.n	8003c5c <OV5640_Init+0x3c>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d009      	beq.n	8003c5c <OV5640_Init+0x3c>
         (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b07      	cmp	r3, #7
 8003c4c:	d006      	beq.n	8003c5c <OV5640_Init+0x3c>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b08      	cmp	r3, #8
 8003c52:	d003      	beq.n	8003c5c <OV5640_Init+0x3c>
         (PixelFormat != OV5640_JPEG)))
    {
      ret = OV5640_ERROR;
 8003c54:	f04f 33ff 	mov.w	r3, #4294967295
 8003c58:	61bb      	str	r3, [r7, #24]
 8003c5a:	e04a      	b.n	8003cf2 <OV5640_Init+0xd2>
    }
    else
    {
      /* Set common parameters for all resolutions */
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	61fb      	str	r3, [r7, #28]
 8003c60:	e01f      	b.n	8003ca2 <OV5640_Init+0x82>
      {
        if (ret != OV5640_ERROR)
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c68:	d018      	beq.n	8003c9c <OV5640_Init+0x7c>
        {
          tmp = (uint8_t)OV5640_Common[index][1];
 8003c6a:	4a24      	ldr	r2, [pc, #144]	; (8003cfc <OV5640_Init+0xdc>)
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4413      	add	r3, r2
 8003c72:	885b      	ldrh	r3, [r3, #2]
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	75fb      	strb	r3, [r7, #23]

          if (OV5640_WriteReg(&OV5640->Context, OV5640_Common[index][0], &tmp, 1) != OV5640_OK)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f103 0018 	add.w	r0, r3, #24
 8003c7e:	4a1f      	ldr	r2, [pc, #124]	; (8003cfc <OV5640_Init+0xdc>)
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003c86:	f107 0217 	add.w	r2, r7, #23
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f000 f84f 	bl	8003d2e <OV5640_WriteReg>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d002      	beq.n	8003c9c <OV5640_Init+0x7c>
          {
            ret = OV5640_ERROR;
 8003c96:	f04f 33ff 	mov.w	r3, #4294967295
 8003c9a:	61bb      	str	r3, [r7, #24]
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	61fb      	str	r3, [r7, #28]
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	2bfd      	cmp	r3, #253	; 0xfd
 8003ca6:	d9dc      	bls.n	8003c62 <OV5640_Init+0x42>
          }
        }
      }

      if (ret == OV5640_OK)
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d121      	bne.n	8003cf2 <OV5640_Init+0xd2>
      {
        /* Set specific parameters for each resolution */
        if (OV5640_SetResolution(OV5640, Resolution) != OV5640_OK)
 8003cae:	68b9      	ldr	r1, [r7, #8]
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 f89d 	bl	8003df0 <OV5640_SetResolution>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <OV5640_Init+0xa4>
        {
          ret = OV5640_ERROR;
 8003cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc0:	61bb      	str	r3, [r7, #24]
 8003cc2:	e016      	b.n	8003cf2 <OV5640_Init+0xd2>
        }/* Set specific parameters for each pixel format */
        else if (OV5640_SetPixelFormat(OV5640, PixelFormat) != OV5640_OK)
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f000 f988 	bl	8003fdc <OV5640_SetPixelFormat>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <OV5640_Init+0xba>
        {
          ret = OV5640_ERROR;
 8003cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd6:	61bb      	str	r3, [r7, #24]
 8003cd8:	e00b      	b.n	8003cf2 <OV5640_Init+0xd2>
        }/* Set PixelClock, Href and VSync Polarity */
        else if (OV5640_SetPolarities(OV5640, OV5640_POLARITY_PCLK_HIGH, OV5640_POLARITY_HREF_HIGH,
 8003cda:	2300      	movs	r3, #0
 8003cdc:	2201      	movs	r2, #1
 8003cde:	2101      	movs	r1, #1
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 fb0f 	bl	8004304 <OV5640_SetPolarities>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d002      	beq.n	8003cf2 <OV5640_Init+0xd2>
                                      OV5640_POLARITY_VSYNC_HIGH) != OV5640_OK)
        {
          ret = OV5640_ERROR;
 8003cec:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf0:	61bb      	str	r3, [r7, #24]
        }
      }
    }


  return ret;
 8003cf2:	69bb      	ldr	r3, [r7, #24]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3720      	adds	r7, #32
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	08014fdc 	.word	0x08014fdc

08003d00 <OV5640_ReadReg>:

int32_t OV5640_ReadReg(OV5650_Context_t *Context, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8003d00:	b590      	push	{r4, r7, lr}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	607a      	str	r2, [r7, #4]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	817b      	strh	r3, [r7, #10]
 8003d10:	4613      	mov	r3, r2
 8003d12:	813b      	strh	r3, [r7, #8]
  return Context->Read(Context->Handle, reg, pdata, length);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	685c      	ldr	r4, [r3, #4]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6898      	ldr	r0, [r3, #8]
 8003d1c:	893b      	ldrh	r3, [r7, #8]
 8003d1e:	8979      	ldrh	r1, [r7, #10]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	47a0      	blx	r4
 8003d24:	4603      	mov	r3, r0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd90      	pop	{r4, r7, pc}

08003d2e <OV5640_WriteReg>:


int32_t OV5640_WriteReg(OV5650_Context_t *Context, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8003d2e:	b590      	push	{r4, r7, lr}
 8003d30:	b085      	sub	sp, #20
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	60f8      	str	r0, [r7, #12]
 8003d36:	607a      	str	r2, [r7, #4]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	817b      	strh	r3, [r7, #10]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	813b      	strh	r3, [r7, #8]
  return Context->Write(Context->Handle, reg, pdata, length);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681c      	ldr	r4, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6898      	ldr	r0, [r3, #8]
 8003d4a:	893b      	ldrh	r3, [r7, #8]
 8003d4c:	8979      	ldrh	r1, [r7, #10]
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	47a0      	blx	r4
 8003d52:	4603      	mov	r3, r0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3714      	adds	r7, #20
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd90      	pop	{r4, r7, pc}

08003d5c <OV5640_ReadWrapper>:

static int32_t OV5640_ReadWrapper(void *Handle, uint16_t Reg, uint8_t *Data, uint16_t Length){
 8003d5c:	b590      	push	{r4, r7, lr}
 8003d5e:	b087      	sub	sp, #28
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	607a      	str	r2, [r7, #4]
 8003d66:	461a      	mov	r2, r3
 8003d68:	460b      	mov	r3, r1
 8003d6a:	817b      	strh	r3, [r7, #10]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	813b      	strh	r3, [r7, #8]
	OV5640_Handle_t *OV5640 = (OV5640_Handle_t*)Handle;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	617b      	str	r3, [r7, #20]
    return OV5640->IO.Read(OV5640->IO.Address,Reg,Data,Length);
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	691c      	ldr	r4, [r3, #16]
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	8818      	ldrh	r0, [r3, #0]
 8003d7c:	893b      	ldrh	r3, [r7, #8]
 8003d7e:	8979      	ldrh	r1, [r7, #10]
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	47a0      	blx	r4
 8003d84:	4603      	mov	r3, r0
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	371c      	adds	r7, #28
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd90      	pop	{r4, r7, pc}

08003d8e <OV5640_WriteWrapper>:

static int32_t OV5640_WriteWrapper(void *Handle, uint16_t Reg, uint8_t *Data, uint16_t Length){
 8003d8e:	b590      	push	{r4, r7, lr}
 8003d90:	b087      	sub	sp, #28
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	60f8      	str	r0, [r7, #12]
 8003d96:	607a      	str	r2, [r7, #4]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	817b      	strh	r3, [r7, #10]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	813b      	strh	r3, [r7, #8]
	OV5640_Handle_t *OV5640 = (OV5640_Handle_t*)Handle;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	617b      	str	r3, [r7, #20]
	return OV5640->IO.Write(OV5640->IO.Address,Reg,Data,Length);
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	68dc      	ldr	r4, [r3, #12]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	8818      	ldrh	r0, [r3, #0]
 8003dae:	893b      	ldrh	r3, [r7, #8]
 8003db0:	8979      	ldrh	r1, [r7, #10]
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	47a0      	blx	r4
 8003db6:	4603      	mov	r3, r0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	371c      	adds	r7, #28
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd90      	pop	{r4, r7, pc}

08003dc0 <OV5640_Delay>:

static int32_t OV5640_Delay(OV5640_Handle_t *OV5640, uint32_t Delay)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = OV5640->IO.GetTick();
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	4798      	blx	r3
 8003dd0:	60f8      	str	r0, [r7, #12]
  while ((OV5640->IO.GetTick() - tickstart) < Delay)
 8003dd2:	bf00      	nop
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	695b      	ldr	r3, [r3, #20]
 8003dd8:	4798      	blx	r3
 8003dda:	4602      	mov	r2, r0
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d8f6      	bhi.n	8003dd4 <OV5640_Delay+0x14>
  {
  }
  return OV5640_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <OV5640_SetResolution>:

int32_t OV5640_SetResolution(OV5640_Handle_t *OV5640, uint32_t Resolution)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b086      	sub	sp, #24
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
    {OV5640_TIMING_DVPVO_HIGH, 0x00},
    {OV5640_TIMING_DVPVO_LOW, 0x78},
  };

  /* Check if resolution is supported */
  if (Resolution > OV5640_R800x480)
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b04      	cmp	r3, #4
 8003e02:	d903      	bls.n	8003e0c <OV5640_SetResolution+0x1c>
  {
    ret = OV5640_ERROR;
 8003e04:	f04f 33ff 	mov.w	r3, #4294967295
 8003e08:	617b      	str	r3, [r7, #20]
 8003e0a:	e0d8      	b.n	8003fbe <OV5640_SetResolution+0x1ce>
  }
  else
  {
    /* Initialize OV5640 */
    switch (Resolution)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	f200 80d1 	bhi.w	8003fb6 <OV5640_SetResolution+0x1c6>
 8003e14:	a201      	add	r2, pc, #4	; (adr r2, 8003e1c <OV5640_SetResolution+0x2c>)
 8003e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1a:	bf00      	nop
 8003e1c:	08003e31 	.word	0x08003e31
 8003e20:	08003e7f 	.word	0x08003e7f
 8003e24:	08003ecd 	.word	0x08003ecd
 8003e28:	08003f1b 	.word	0x08003f1b
 8003e2c:	08003f69 	.word	0x08003f69
    {
      case OV5640_R160x120:
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8003e30:	2300      	movs	r3, #0
 8003e32:	613b      	str	r3, [r7, #16]
 8003e34:	e01f      	b.n	8003e76 <OV5640_SetResolution+0x86>
        {
          if (ret != OV5640_ERROR)
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3c:	d018      	beq.n	8003e70 <OV5640_SetResolution+0x80>
          {
            tmp = (uint8_t)OV5640_QQVGA[index][1];
 8003e3e:	4a62      	ldr	r2, [pc, #392]	; (8003fc8 <OV5640_SetResolution+0x1d8>)
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	885b      	ldrh	r3, [r3, #2]
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_QQVGA[index][0], &tmp, 1) != OV5640_OK)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f103 0018 	add.w	r0, r3, #24
 8003e52:	4a5d      	ldr	r2, [pc, #372]	; (8003fc8 <OV5640_SetResolution+0x1d8>)
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003e5a:	f107 020f 	add.w	r2, r7, #15
 8003e5e:	2301      	movs	r3, #1
 8003e60:	f7ff ff65 	bl	8003d2e <OV5640_WriteReg>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d002      	beq.n	8003e70 <OV5640_SetResolution+0x80>
            {
              ret = OV5640_ERROR;
 8003e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e6e:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	3301      	adds	r3, #1
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	2b03      	cmp	r3, #3
 8003e7a:	d9dc      	bls.n	8003e36 <OV5640_SetResolution+0x46>
            }
          }
        }
        break;
 8003e7c:	e09f      	b.n	8003fbe <OV5640_SetResolution+0x1ce>
      case OV5640_R320x240:
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8003e7e:	2300      	movs	r3, #0
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	e01f      	b.n	8003ec4 <OV5640_SetResolution+0xd4>
        {
          if (ret != OV5640_ERROR)
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8a:	d018      	beq.n	8003ebe <OV5640_SetResolution+0xce>
          {
            tmp = (uint8_t)OV5640_QVGA[index][1];
 8003e8c:	4a4f      	ldr	r2, [pc, #316]	; (8003fcc <OV5640_SetResolution+0x1dc>)
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4413      	add	r3, r2
 8003e94:	885b      	ldrh	r3, [r3, #2]
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_QVGA[index][0], &tmp, 1) != OV5640_OK)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f103 0018 	add.w	r0, r3, #24
 8003ea0:	4a4a      	ldr	r2, [pc, #296]	; (8003fcc <OV5640_SetResolution+0x1dc>)
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003ea8:	f107 020f 	add.w	r2, r7, #15
 8003eac:	2301      	movs	r3, #1
 8003eae:	f7ff ff3e 	bl	8003d2e <OV5640_WriteReg>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d002      	beq.n	8003ebe <OV5640_SetResolution+0xce>
            {
              ret = OV5640_ERROR;
 8003eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8003ebc:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	613b      	str	r3, [r7, #16]
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	2b03      	cmp	r3, #3
 8003ec8:	d9dc      	bls.n	8003e84 <OV5640_SetResolution+0x94>
            }
          }
        }
        break;
 8003eca:	e078      	b.n	8003fbe <OV5640_SetResolution+0x1ce>
      case OV5640_R480x272:
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8003ecc:	2300      	movs	r3, #0
 8003ece:	613b      	str	r3, [r7, #16]
 8003ed0:	e01f      	b.n	8003f12 <OV5640_SetResolution+0x122>
        {
          if (ret != OV5640_ERROR)
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed8:	d018      	beq.n	8003f0c <OV5640_SetResolution+0x11c>
          {
            tmp = (uint8_t)OV5640_480x272[index][1];
 8003eda:	4a3d      	ldr	r2, [pc, #244]	; (8003fd0 <OV5640_SetResolution+0x1e0>)
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	4413      	add	r3, r2
 8003ee2:	885b      	ldrh	r3, [r3, #2]
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_480x272[index][0], &tmp, 1) != OV5640_OK)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f103 0018 	add.w	r0, r3, #24
 8003eee:	4a38      	ldr	r2, [pc, #224]	; (8003fd0 <OV5640_SetResolution+0x1e0>)
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003ef6:	f107 020f 	add.w	r2, r7, #15
 8003efa:	2301      	movs	r3, #1
 8003efc:	f7ff ff17 	bl	8003d2e <OV5640_WriteReg>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d002      	beq.n	8003f0c <OV5640_SetResolution+0x11c>
            {
              ret = OV5640_ERROR;
 8003f06:	f04f 33ff 	mov.w	r3, #4294967295
 8003f0a:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	613b      	str	r3, [r7, #16]
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	2b03      	cmp	r3, #3
 8003f16:	d9dc      	bls.n	8003ed2 <OV5640_SetResolution+0xe2>
            }
          }
        }
        break;
 8003f18:	e051      	b.n	8003fbe <OV5640_SetResolution+0x1ce>
      case OV5640_R640x480:
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	613b      	str	r3, [r7, #16]
 8003f1e:	e01f      	b.n	8003f60 <OV5640_SetResolution+0x170>
        {
          if (ret != OV5640_ERROR)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f26:	d018      	beq.n	8003f5a <OV5640_SetResolution+0x16a>
          {
            tmp = (uint8_t)OV5640_VGA[index][1];
 8003f28:	4a2a      	ldr	r2, [pc, #168]	; (8003fd4 <OV5640_SetResolution+0x1e4>)
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	885b      	ldrh	r3, [r3, #2]
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_VGA[index][0], &tmp, 1) != OV5640_OK)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f103 0018 	add.w	r0, r3, #24
 8003f3c:	4a25      	ldr	r2, [pc, #148]	; (8003fd4 <OV5640_SetResolution+0x1e4>)
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003f44:	f107 020f 	add.w	r2, r7, #15
 8003f48:	2301      	movs	r3, #1
 8003f4a:	f7ff fef0 	bl	8003d2e <OV5640_WriteReg>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <OV5640_SetResolution+0x16a>
            {
              ret = OV5640_ERROR;
 8003f54:	f04f 33ff 	mov.w	r3, #4294967295
 8003f58:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	613b      	str	r3, [r7, #16]
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	2b03      	cmp	r3, #3
 8003f64:	d9dc      	bls.n	8003f20 <OV5640_SetResolution+0x130>
            }
          }
        }
        break;
 8003f66:	e02a      	b.n	8003fbe <OV5640_SetResolution+0x1ce>
      case OV5640_R800x480:
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8003f68:	2300      	movs	r3, #0
 8003f6a:	613b      	str	r3, [r7, #16]
 8003f6c:	e01f      	b.n	8003fae <OV5640_SetResolution+0x1be>
        {
          if (ret != OV5640_ERROR)
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f74:	d018      	beq.n	8003fa8 <OV5640_SetResolution+0x1b8>
          {
            tmp = (uint8_t)OV5640_WVGA[index][1];
 8003f76:	4a18      	ldr	r2, [pc, #96]	; (8003fd8 <OV5640_SetResolution+0x1e8>)
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	4413      	add	r3, r2
 8003f7e:	885b      	ldrh	r3, [r3, #2]
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_WVGA[index][0], &tmp, 1) != OV5640_OK)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f103 0018 	add.w	r0, r3, #24
 8003f8a:	4a13      	ldr	r2, [pc, #76]	; (8003fd8 <OV5640_SetResolution+0x1e8>)
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003f92:	f107 020f 	add.w	r2, r7, #15
 8003f96:	2301      	movs	r3, #1
 8003f98:	f7ff fec9 	bl	8003d2e <OV5640_WriteReg>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d002      	beq.n	8003fa8 <OV5640_SetResolution+0x1b8>
            {
              ret = OV5640_ERROR;
 8003fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fa6:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	3301      	adds	r3, #1
 8003fac:	613b      	str	r3, [r7, #16]
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	d9dc      	bls.n	8003f6e <OV5640_SetResolution+0x17e>
            }
          }
        }
        break;
 8003fb4:	e003      	b.n	8003fbe <OV5640_SetResolution+0x1ce>
      default:
        ret = OV5640_ERROR;
 8003fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fba:	617b      	str	r3, [r7, #20]
        break;
 8003fbc:	bf00      	nop
    }
  }

  return ret;
 8003fbe:	697b      	ldr	r3, [r7, #20]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	080153d4 	.word	0x080153d4
 8003fcc:	080153e4 	.word	0x080153e4
 8003fd0:	080153f4 	.word	0x080153f4
 8003fd4:	08015404 	.word	0x08015404
 8003fd8:	08015414 	.word	0x08015414

08003fdc <OV5640_SetPixelFormat>:

int32_t OV5640_SetPixelFormat(OV5640_Handle_t *OV5640, uint32_t PixelFormat)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	617b      	str	r3, [r7, #20]
    {OV5640_FORMAT_CTRL00, 0x30},
    {OV5640_FORMAT_MUX_CTRL, 0x00},
  };

  /* Check if PixelFormat is supported */
  if ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00f      	beq.n	8004010 <OV5640_SetPixelFormat+0x34>
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d00c      	beq.n	8004010 <OV5640_SetPixelFormat+0x34>
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d009      	beq.n	8004010 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	2b07      	cmp	r3, #7
 8004000:	d006      	beq.n	8004010 <OV5640_SetPixelFormat+0x34>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	2b08      	cmp	r3, #8
 8004006:	d003      	beq.n	8004010 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_JPEG))
  {
    /* Pixel format not supported */
    ret = OV5640_ERROR;
 8004008:	f04f 33ff 	mov.w	r3, #4294967295
 800400c:	617b      	str	r3, [r7, #20]
 800400e:	e16a      	b.n	80042e6 <OV5640_SetPixelFormat+0x30a>
  }
  else
  {
    /* Set specific parameters for each PixelFormat */
    switch (PixelFormat)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	3b01      	subs	r3, #1
 8004014:	2b07      	cmp	r3, #7
 8004016:	f200 80c3 	bhi.w	80041a0 <OV5640_SetPixelFormat+0x1c4>
 800401a:	a201      	add	r2, pc, #4	; (adr r2, 8004020 <OV5640_SetPixelFormat+0x44>)
 800401c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004020:	08004099 	.word	0x08004099
 8004024:	08004041 	.word	0x08004041
 8004028:	080041a1 	.word	0x080041a1
 800402c:	080041a1 	.word	0x080041a1
 8004030:	080041a1 	.word	0x080041a1
 8004034:	080041a1 	.word	0x080041a1
 8004038:	080040f1 	.word	0x080040f1
 800403c:	08004149 	.word	0x08004149
    {
      case OV5640_YUV422:
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8004040:	2300      	movs	r3, #0
 8004042:	613b      	str	r3, [r7, #16]
 8004044:	e024      	b.n	8004090 <OV5640_SetPixelFormat+0xb4>
        {
          if (ret != OV5640_ERROR)
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404c:	d01d      	beq.n	800408a <OV5640_SetPixelFormat+0xae>
          {
            tmp = (uint8_t)OV5640_PF_YUV422[index][1];
 800404e:	4aa8      	ldr	r2, [pc, #672]	; (80042f0 <OV5640_SetPixelFormat+0x314>)
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4413      	add	r3, r2
 8004056:	885b      	ldrh	r3, [r3, #2]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_YUV422[index][0], &tmp, 1) != OV5640_OK)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f103 0018 	add.w	r0, r3, #24
 8004062:	4aa3      	ldr	r2, [pc, #652]	; (80042f0 <OV5640_SetPixelFormat+0x314>)
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800406a:	f107 020f 	add.w	r2, r7, #15
 800406e:	2301      	movs	r3, #1
 8004070:	f7ff fe5d 	bl	8003d2e <OV5640_WriteReg>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <OV5640_SetPixelFormat+0xa6>
            {
              ret = OV5640_ERROR;
 800407a:	f04f 33ff 	mov.w	r3, #4294967295
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	e003      	b.n	800408a <OV5640_SetPixelFormat+0xae>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 8004082:	2101      	movs	r1, #1
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff fe9b 	bl	8003dc0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	3301      	adds	r3, #1
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d9d7      	bls.n	8004046 <OV5640_SetPixelFormat+0x6a>
            }
          }
        }
        break;
 8004096:	e0af      	b.n	80041f8 <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB888:
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 8004098:	2300      	movs	r3, #0
 800409a:	613b      	str	r3, [r7, #16]
 800409c:	e024      	b.n	80040e8 <OV5640_SetPixelFormat+0x10c>
        {
          if (ret != OV5640_ERROR)
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a4:	d01d      	beq.n	80040e2 <OV5640_SetPixelFormat+0x106>
          {
            tmp = (uint8_t)OV5640_PF_RGB888[index][1];
 80040a6:	4a93      	ldr	r2, [pc, #588]	; (80042f4 <OV5640_SetPixelFormat+0x318>)
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	885b      	ldrh	r3, [r3, #2]
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_RGB888[index][0], &tmp, 1) != OV5640_OK)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f103 0018 	add.w	r0, r3, #24
 80040ba:	4a8e      	ldr	r2, [pc, #568]	; (80042f4 <OV5640_SetPixelFormat+0x318>)
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80040c2:	f107 020f 	add.w	r2, r7, #15
 80040c6:	2301      	movs	r3, #1
 80040c8:	f7ff fe31 	bl	8003d2e <OV5640_WriteReg>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <OV5640_SetPixelFormat+0xfe>
            {
              ret = OV5640_ERROR;
 80040d2:	f04f 33ff 	mov.w	r3, #4294967295
 80040d6:	617b      	str	r3, [r7, #20]
 80040d8:	e003      	b.n	80040e2 <OV5640_SetPixelFormat+0x106>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 80040da:	2101      	movs	r1, #1
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f7ff fe6f 	bl	8003dc0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	3301      	adds	r3, #1
 80040e6:	613b      	str	r3, [r7, #16]
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d9d7      	bls.n	800409e <OV5640_SetPixelFormat+0xc2>
            }
          }
        }
        break;
 80040ee:	e083      	b.n	80041f8 <OV5640_SetPixelFormat+0x21c>

      case OV5640_Y8:
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 80040f0:	2300      	movs	r3, #0
 80040f2:	613b      	str	r3, [r7, #16]
 80040f4:	e024      	b.n	8004140 <OV5640_SetPixelFormat+0x164>
        {
          if (ret != OV5640_ERROR)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fc:	d01d      	beq.n	800413a <OV5640_SetPixelFormat+0x15e>
          {
            tmp = (uint8_t)OV5640_PF_Y8[index][1];
 80040fe:	4a7e      	ldr	r2, [pc, #504]	; (80042f8 <OV5640_SetPixelFormat+0x31c>)
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4413      	add	r3, r2
 8004106:	885b      	ldrh	r3, [r3, #2]
 8004108:	b2db      	uxtb	r3, r3
 800410a:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_Y8[index][0], &tmp, 1) != OV5640_OK)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f103 0018 	add.w	r0, r3, #24
 8004112:	4a79      	ldr	r2, [pc, #484]	; (80042f8 <OV5640_SetPixelFormat+0x31c>)
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800411a:	f107 020f 	add.w	r2, r7, #15
 800411e:	2301      	movs	r3, #1
 8004120:	f7ff fe05 	bl	8003d2e <OV5640_WriteReg>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <OV5640_SetPixelFormat+0x156>
            {
              ret = OV5640_ERROR;
 800412a:	f04f 33ff 	mov.w	r3, #4294967295
 800412e:	617b      	str	r3, [r7, #20]
 8004130:	e003      	b.n	800413a <OV5640_SetPixelFormat+0x15e>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 8004132:	2101      	movs	r1, #1
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f7ff fe43 	bl	8003dc0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	3301      	adds	r3, #1
 800413e:	613b      	str	r3, [r7, #16]
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d9d7      	bls.n	80040f6 <OV5640_SetPixelFormat+0x11a>
            }
          }
        }
        break;
 8004146:	e057      	b.n	80041f8 <OV5640_SetPixelFormat+0x21c>

      case OV5640_JPEG:
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8004148:	2300      	movs	r3, #0
 800414a:	613b      	str	r3, [r7, #16]
 800414c:	e024      	b.n	8004198 <OV5640_SetPixelFormat+0x1bc>
        {
          if (ret != OV5640_ERROR)
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004154:	d01d      	beq.n	8004192 <OV5640_SetPixelFormat+0x1b6>
          {
            tmp = (uint8_t)OV5640_PF_JPEG[index][1];
 8004156:	4a69      	ldr	r2, [pc, #420]	; (80042fc <OV5640_SetPixelFormat+0x320>)
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4413      	add	r3, r2
 800415e:	885b      	ldrh	r3, [r3, #2]
 8004160:	b2db      	uxtb	r3, r3
 8004162:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_JPEG[index][0], &tmp, 1) != OV5640_OK)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f103 0018 	add.w	r0, r3, #24
 800416a:	4a64      	ldr	r2, [pc, #400]	; (80042fc <OV5640_SetPixelFormat+0x320>)
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004172:	f107 020f 	add.w	r2, r7, #15
 8004176:	2301      	movs	r3, #1
 8004178:	f7ff fdd9 	bl	8003d2e <OV5640_WriteReg>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <OV5640_SetPixelFormat+0x1ae>
            {
              ret = OV5640_ERROR;
 8004182:	f04f 33ff 	mov.w	r3, #4294967295
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	e003      	b.n	8004192 <OV5640_SetPixelFormat+0x1b6>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 800418a:	2101      	movs	r1, #1
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7ff fe17 	bl	8003dc0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	3301      	adds	r3, #1
 8004196:	613b      	str	r3, [r7, #16]
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d9d7      	bls.n	800414e <OV5640_SetPixelFormat+0x172>
            }
          }
        }
        break;
 800419e:	e02b      	b.n	80041f8 <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB565:
      default:
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 80041a0:	2300      	movs	r3, #0
 80041a2:	613b      	str	r3, [r7, #16]
 80041a4:	e024      	b.n	80041f0 <OV5640_SetPixelFormat+0x214>
        {
          if (ret != OV5640_ERROR)
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ac:	d01d      	beq.n	80041ea <OV5640_SetPixelFormat+0x20e>
          {
            tmp = (uint8_t)OV5640_PF_RGB565[index][1];
 80041ae:	4a54      	ldr	r2, [pc, #336]	; (8004300 <OV5640_SetPixelFormat+0x324>)
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	885b      	ldrh	r3, [r3, #2]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_PF_RGB565[index][0], &tmp, 1) != OV5640_OK)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f103 0018 	add.w	r0, r3, #24
 80041c2:	4a4f      	ldr	r2, [pc, #316]	; (8004300 <OV5640_SetPixelFormat+0x324>)
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80041ca:	f107 020f 	add.w	r2, r7, #15
 80041ce:	2301      	movs	r3, #1
 80041d0:	f7ff fdad 	bl	8003d2e <OV5640_WriteReg>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d003      	beq.n	80041e2 <OV5640_SetPixelFormat+0x206>
            {
              ret = OV5640_ERROR;
 80041da:	f04f 33ff 	mov.w	r3, #4294967295
 80041de:	617b      	str	r3, [r7, #20]
 80041e0:	e003      	b.n	80041ea <OV5640_SetPixelFormat+0x20e>
            }
            else
            {
              (void)OV5640_Delay(OV5640, 1);
 80041e2:	2101      	movs	r1, #1
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7ff fdeb 	bl	8003dc0 <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	3301      	adds	r3, #1
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d9d7      	bls.n	80041a6 <OV5640_SetPixelFormat+0x1ca>
            }
          }
        }
        break;
 80041f6:	bf00      	nop

    }

    if (PixelFormat == OV5640_JPEG)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	2b08      	cmp	r3, #8
 80041fc:	d173      	bne.n	80042e6 <OV5640_SetPixelFormat+0x30a>
    {
      if (OV5640_ReadReg(&OV5640->Context, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f103 0018 	add.w	r0, r3, #24
 8004204:	f107 020f 	add.w	r2, r7, #15
 8004208:	2301      	movs	r3, #1
 800420a:	f643 0121 	movw	r1, #14369	; 0x3821
 800420e:	f7ff fd77 	bl	8003d00 <OV5640_ReadReg>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d003      	beq.n	8004220 <OV5640_SetPixelFormat+0x244>
      {
        ret = OV5640_ERROR;
 8004218:	f04f 33ff 	mov.w	r3, #4294967295
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	e062      	b.n	80042e6 <OV5640_SetPixelFormat+0x30a>
      }
      else
      {
        tmp |= (1 << 5);
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	f043 0320 	orr.w	r3, r3, #32
 8004226:	b2db      	uxtb	r3, r3
 8004228:	73fb      	strb	r3, [r7, #15]
        if (OV5640_WriteReg(&OV5640->Context, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f103 0018 	add.w	r0, r3, #24
 8004230:	f107 020f 	add.w	r2, r7, #15
 8004234:	2301      	movs	r3, #1
 8004236:	f643 0121 	movw	r1, #14369	; 0x3821
 800423a:	f7ff fd78 	bl	8003d2e <OV5640_WriteReg>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <OV5640_SetPixelFormat+0x270>
        {
          ret = OV5640_ERROR;
 8004244:	f04f 33ff 	mov.w	r3, #4294967295
 8004248:	617b      	str	r3, [r7, #20]
 800424a:	e04c      	b.n	80042e6 <OV5640_SetPixelFormat+0x30a>
        }
        else
        {
          if (OV5640_ReadReg(&OV5640->Context, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f103 0018 	add.w	r0, r3, #24
 8004252:	f107 020f 	add.w	r2, r7, #15
 8004256:	2301      	movs	r3, #1
 8004258:	f243 0102 	movw	r1, #12290	; 0x3002
 800425c:	f7ff fd50 	bl	8003d00 <OV5640_ReadReg>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <OV5640_SetPixelFormat+0x292>
          {
            ret = OV5640_ERROR;
 8004266:	f04f 33ff 	mov.w	r3, #4294967295
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	e03b      	b.n	80042e6 <OV5640_SetPixelFormat+0x30a>
          }
          else
          {
            tmp &= ~((1 << 4) | (1 << 3) | (1 << 2));
 800426e:	7bfb      	ldrb	r3, [r7, #15]
 8004270:	f023 031c 	bic.w	r3, r3, #28
 8004274:	b2db      	uxtb	r3, r3
 8004276:	73fb      	strb	r3, [r7, #15]
            if (OV5640_WriteReg(&OV5640->Context, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f103 0018 	add.w	r0, r3, #24
 800427e:	f107 020f 	add.w	r2, r7, #15
 8004282:	2301      	movs	r3, #1
 8004284:	f243 0102 	movw	r1, #12290	; 0x3002
 8004288:	f7ff fd51 	bl	8003d2e <OV5640_WriteReg>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <OV5640_SetPixelFormat+0x2be>
            {
              ret = OV5640_ERROR;
 8004292:	f04f 33ff 	mov.w	r3, #4294967295
 8004296:	617b      	str	r3, [r7, #20]
 8004298:	e025      	b.n	80042e6 <OV5640_SetPixelFormat+0x30a>
            }
            else
            {
              if (OV5640_ReadReg(&OV5640->Context, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f103 0018 	add.w	r0, r3, #24
 80042a0:	f107 020f 	add.w	r2, r7, #15
 80042a4:	2301      	movs	r3, #1
 80042a6:	f243 0106 	movw	r1, #12294	; 0x3006
 80042aa:	f7ff fd29 	bl	8003d00 <OV5640_ReadReg>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <OV5640_SetPixelFormat+0x2e0>
              {
                ret = OV5640_ERROR;
 80042b4:	f04f 33ff 	mov.w	r3, #4294967295
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	e014      	b.n	80042e6 <OV5640_SetPixelFormat+0x30a>
              }
              else
              {
                tmp |= ((1 << 5) | (1 << 3));
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	73fb      	strb	r3, [r7, #15]
                if (OV5640_WriteReg(&OV5640->Context, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f103 0018 	add.w	r0, r3, #24
 80042cc:	f107 020f 	add.w	r2, r7, #15
 80042d0:	2301      	movs	r3, #1
 80042d2:	f243 0106 	movw	r1, #12294	; 0x3006
 80042d6:	f7ff fd2a 	bl	8003d2e <OV5640_WriteReg>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d002      	beq.n	80042e6 <OV5640_SetPixelFormat+0x30a>
                {
                  ret = OV5640_ERROR;
 80042e0:	f04f 33ff 	mov.w	r3, #4294967295
 80042e4:	617b      	str	r3, [r7, #20]
          }
        }
      }
    }
  }
  return ret;
 80042e6:	697b      	ldr	r3, [r7, #20]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3718      	adds	r7, #24
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	08015424 	.word	0x08015424
 80042f4:	0801542c 	.word	0x0801542c
 80042f8:	08015434 	.word	0x08015434
 80042fc:	0801543c 	.word	0x0801543c
 8004300:	08015444 	.word	0x08015444

08004304 <OV5640_SetPolarities>:

int32_t OV5640_SetPolarities(OV5640_Handle_t *OV5640, uint32_t PclkPolarity, uint32_t HrefPolarity,
                             uint32_t VsyncPolarity)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
 8004310:	603b      	str	r3, [r7, #0]
  uint8_t tmp;
  int32_t ret = OV5640_OK;
 8004312:	2300      	movs	r3, #0
 8004314:	617b      	str	r3, [r7, #20]

  if ((OV5640 == NULL) || ((PclkPolarity != OV5640_POLARITY_PCLK_LOW) && (PclkPolarity != OV5640_POLARITY_PCLK_HIGH)) ||
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d011      	beq.n	8004340 <OV5640_SetPolarities+0x3c>
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <OV5640_SetPolarities+0x24>
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d10b      	bne.n	8004340 <OV5640_SetPolarities+0x3c>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d002      	beq.n	8004334 <OV5640_SetPolarities+0x30>
      ((HrefPolarity != OV5640_POLARITY_HREF_LOW) && (HrefPolarity != OV5640_POLARITY_HREF_HIGH)) ||
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d105      	bne.n	8004340 <OV5640_SetPolarities+0x3c>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	2b01      	cmp	r3, #1
 8004338:	d006      	beq.n	8004348 <OV5640_SetPolarities+0x44>
      ((VsyncPolarity != OV5640_POLARITY_VSYNC_LOW) && (VsyncPolarity != OV5640_POLARITY_VSYNC_HIGH)))
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <OV5640_SetPolarities+0x44>
  {
    ret = OV5640_ERROR;
 8004340:	f04f 33ff 	mov.w	r3, #4294967295
 8004344:	617b      	str	r3, [r7, #20]
 8004346:	e01e      	b.n	8004386 <OV5640_SetPolarities+0x82>
  }
  else
  {
    tmp = (uint8_t)(PclkPolarity << 5U) | (HrefPolarity << 1U) | VsyncPolarity;
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	015b      	lsls	r3, r3, #5
 800434e:	b2da      	uxtb	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	005b      	lsls	r3, r3, #1
 8004356:	b2db      	uxtb	r3, r3
 8004358:	4313      	orrs	r3, r2
 800435a:	b2da      	uxtb	r2, r3
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	b2db      	uxtb	r3, r3
 8004360:	4313      	orrs	r3, r2
 8004362:	b2db      	uxtb	r3, r3
 8004364:	74fb      	strb	r3, [r7, #19]

    if (OV5640_WriteReg(&OV5640->Context, OV5640_POLARITY_CTRL, &tmp, 1) != OV5640_OK)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f103 0018 	add.w	r0, r3, #24
 800436c:	f107 0213 	add.w	r2, r7, #19
 8004370:	2301      	movs	r3, #1
 8004372:	f244 7140 	movw	r1, #18240	; 0x4740
 8004376:	f7ff fcda 	bl	8003d2e <OV5640_WriteReg>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <OV5640_SetPolarities+0x82>
    {
      ret = OV5640_ERROR;
 8004380:	f04f 33ff 	mov.w	r3, #4294967295
 8004384:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8004386:	697b      	ldr	r3, [r7, #20]
}
 8004388:	4618      	mov	r0, r3
 800438a:	3718      	adds	r7, #24
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <OV5640_ReadID>:

int32_t OV5640_ReadID(OV5640_Handle_t *OV5640, uint32_t *Id)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]

  /* Initialize I2C */
  //OV5640->IO.Init();

  /* Prepare the camera to be configured */
  tmp = 0x80;
 800439a:	2380      	movs	r3, #128	; 0x80
 800439c:	72fb      	strb	r3, [r7, #11]
  if (OV5640_WriteReg(&OV5640->Context, OV5640_SYSTEM_CTROL0, &tmp, 1) != OV5640_OK)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f103 0018 	add.w	r0, r3, #24
 80043a4:	f107 020b 	add.w	r2, r7, #11
 80043a8:	2301      	movs	r3, #1
 80043aa:	f243 0108 	movw	r1, #12296	; 0x3008
 80043ae:	f7ff fcbe 	bl	8003d2e <OV5640_WriteReg>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d003      	beq.n	80043c0 <OV5640_ReadID+0x30>
  {
    ret = OV5640_ERROR;
 80043b8:	f04f 33ff 	mov.w	r3, #4294967295
 80043bc:	60fb      	str	r3, [r7, #12]
 80043be:	e032      	b.n	8004426 <OV5640_ReadID+0x96>
  }
  else
  {
    (void)OV5640_Delay(OV5640, 500);
 80043c0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f7ff fcfb 	bl	8003dc0 <OV5640_Delay>

    if (OV5640_ReadReg(&OV5640->Context, OV5640_CHIP_ID_HIGH_BYTE, &tmp, 1) != OV5640_OK)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f103 0018 	add.w	r0, r3, #24
 80043d0:	f107 020b 	add.w	r2, r7, #11
 80043d4:	2301      	movs	r3, #1
 80043d6:	f243 010a 	movw	r1, #12298	; 0x300a
 80043da:	f7ff fc91 	bl	8003d00 <OV5640_ReadReg>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d003      	beq.n	80043ec <OV5640_ReadID+0x5c>
    {
      ret = OV5640_ERROR;
 80043e4:	f04f 33ff 	mov.w	r3, #4294967295
 80043e8:	60fb      	str	r3, [r7, #12]
 80043ea:	e01c      	b.n	8004426 <OV5640_ReadID+0x96>
    }
    else
    {
      *Id = (uint32_t)tmp << 8U;
 80043ec:	7afb      	ldrb	r3, [r7, #11]
 80043ee:	021a      	lsls	r2, r3, #8
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	601a      	str	r2, [r3, #0]
      if (OV5640_ReadReg(&OV5640->Context, OV5640_CHIP_ID_LOW_BYTE, &tmp, 1) != OV5640_OK)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f103 0018 	add.w	r0, r3, #24
 80043fa:	f107 020b 	add.w	r2, r7, #11
 80043fe:	2301      	movs	r3, #1
 8004400:	f243 010b 	movw	r1, #12299	; 0x300b
 8004404:	f7ff fc7c 	bl	8003d00 <OV5640_ReadReg>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <OV5640_ReadID+0x86>
      {
        ret = OV5640_ERROR;
 800440e:	f04f 33ff 	mov.w	r3, #4294967295
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	e007      	b.n	8004426 <OV5640_ReadID+0x96>
      }
      else
      {
        *Id |= tmp;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	7afa      	ldrb	r2, [r7, #11]
 800441c:	431a      	orrs	r2, r3
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	601a      	str	r2, [r3, #0]
        ret = OV5640_OK;
 8004422:	2300      	movs	r3, #0
 8004424:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Component status */
  return ret;
 8004426:	68fb      	ldr	r3, [r7, #12]
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <VEML6030_Init>:

static int32_t VEML6030_ReadRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length);
static int32_t VEML6030_WriteRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length);

int32_t VEML6030_Init(VEML6030_Handle_t *Handle, VEML_InitSettings_t Settings, const VEML6030_IO_t *IO)
{
 8004430:	b5b0      	push	{r4, r5, r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
	int32_t ret = VEML6030_Ok;
 800443c:	2300      	movs	r3, #0
 800443e:	617b      	str	r3, [r7, #20]
	if(Handle == NULL)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d102      	bne.n	800444c <VEML6030_Init+0x1c>
	{
        return VEML6030_HandleError;
 8004446:	f04f 33ff 	mov.w	r3, #4294967295
 800444a:	e081      	b.n	8004550 <VEML6030_Init+0x120>
	}

	if(Settings.PowerSavingMode > 0x07)
 800444c:	7abb      	ldrb	r3, [r7, #10]
 800444e:	2b07      	cmp	r3, #7
 8004450:	d902      	bls.n	8004458 <VEML6030_Init+0x28>
	{
        return VEML6030_PSM_Err;
 8004452:	f06f 0303 	mvn.w	r3, #3
 8004456:	e07b      	b.n	8004550 <VEML6030_Init+0x120>
	}

	if(Handle->Status != VEML6030_STATUS_INITIALIZED)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800445e:	2b01      	cmp	r3, #1
 8004460:	d075      	beq.n	800454e <VEML6030_Init+0x11e>
	{
		if(IO->Read == NULL || IO->Write == NULL)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <VEML6030_Init+0x42>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d102      	bne.n	8004478 <VEML6030_Init+0x48>
		{
			return VEML6030_IOError;
 8004472:	f06f 0301 	mvn.w	r3, #1
 8004476:	e06b      	b.n	8004550 <VEML6030_Init+0x120>
		}

        uint16_t ALS_IT = (Settings.ALSConfig >> 6) & 0xF;
 8004478:	893b      	ldrh	r3, [r7, #8]
 800447a:	099b      	lsrs	r3, r3, #6
 800447c:	b29b      	uxth	r3, r3
 800447e:	f003 030f 	and.w	r3, r3, #15
 8004482:	827b      	strh	r3, [r7, #18]
        uint16_t ALS_GAIN = (Settings.ALSConfig >> 11) & 0x3;
 8004484:	893b      	ldrh	r3, [r7, #8]
 8004486:	0adb      	lsrs	r3, r3, #11
 8004488:	b29b      	uxth	r3, r3
 800448a:	f003 0303 	and.w	r3, r3, #3
 800448e:	823b      	strh	r3, [r7, #16]
        if(ALS_GAIN > 3 || (ALS_IT != 0 && ALS_IT != 1 && ALS_IT != 2 && ALS_IT != 3 && ALS_IT != 8 && ALS_IT != 0xC))
 8004490:	8a3b      	ldrh	r3, [r7, #16]
 8004492:	2b03      	cmp	r3, #3
 8004494:	d811      	bhi.n	80044ba <VEML6030_Init+0x8a>
 8004496:	8a7b      	ldrh	r3, [r7, #18]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d011      	beq.n	80044c0 <VEML6030_Init+0x90>
 800449c:	8a7b      	ldrh	r3, [r7, #18]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d00e      	beq.n	80044c0 <VEML6030_Init+0x90>
 80044a2:	8a7b      	ldrh	r3, [r7, #18]
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d00b      	beq.n	80044c0 <VEML6030_Init+0x90>
 80044a8:	8a7b      	ldrh	r3, [r7, #18]
 80044aa:	2b03      	cmp	r3, #3
 80044ac:	d008      	beq.n	80044c0 <VEML6030_Init+0x90>
 80044ae:	8a7b      	ldrh	r3, [r7, #18]
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d005      	beq.n	80044c0 <VEML6030_Init+0x90>
 80044b4:	8a7b      	ldrh	r3, [r7, #18]
 80044b6:	2b0c      	cmp	r3, #12
 80044b8:	d002      	beq.n	80044c0 <VEML6030_Init+0x90>
        {
        	return VEML6030_ParamError;
 80044ba:	f06f 0304 	mvn.w	r3, #4
 80044be:	e047      	b.n	8004550 <VEML6030_Init+0x120>
        }
		Handle->Resolution = ResolutionLookUpTable[ALS_IT][ALS_GAIN];
 80044c0:	8a7a      	ldrh	r2, [r7, #18]
 80044c2:	8a3b      	ldrh	r3, [r7, #16]
 80044c4:	4924      	ldr	r1, [pc, #144]	; (8004558 <VEML6030_Init+0x128>)
 80044c6:	0092      	lsls	r2, r2, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	629a      	str	r2, [r3, #40]	; 0x28

		Handle->Context.Handle = Handle;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	619a      	str	r2, [r3, #24]
		Handle->Context.Write = VEML6030_WriteRegWrapper;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4a1f      	ldr	r2, [pc, #124]	; (800455c <VEML6030_Init+0x12c>)
 80044de:	61da      	str	r2, [r3, #28]
		Handle->Context.Read = VEML6030_ReadRegWrapper;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4a1f      	ldr	r2, [pc, #124]	; (8004560 <VEML6030_Init+0x130>)
 80044e4:	621a      	str	r2, [r3, #32]
		Handle->IO = *IO;
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4614      	mov	r4, r2
 80044ec:	461d      	mov	r5, r3
 80044ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80044f6:	e884 0003 	stmia.w	r4, {r0, r1}
		if(Handle->IO.Init != NULL)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d002      	beq.n	8004508 <VEML6030_Init+0xd8>
		{
            Handle->IO.Init();
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4798      	blx	r3
		}

		ret = VEML6030_WriteReg(&Handle->Context, VEML6030_REG_ALS_CONF, (uint8_t*)&Settings.ALSConfig, 2);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f103 0018 	add.w	r0, r3, #24
 800450e:	f107 0208 	add.w	r2, r7, #8
 8004512:	2302      	movs	r3, #2
 8004514:	2100      	movs	r1, #0
 8004516:	f000 f90d 	bl	8004734 <VEML6030_WriteReg>
 800451a:	6178      	str	r0, [r7, #20]
		if(ret != VEML6030_Ok)
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <VEML6030_Init+0xf6>
		{
			return ret;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	e014      	b.n	8004550 <VEML6030_Init+0x120>
		}

		ret = VEML6030_WriteReg(&Handle->Context, VEML6030_REG_POWERSAVING, (uint8_t*)&Settings.PowerSavingMode, 2);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f103 0018 	add.w	r0, r3, #24
 800452c:	f107 0308 	add.w	r3, r7, #8
 8004530:	1c9a      	adds	r2, r3, #2
 8004532:	2302      	movs	r3, #2
 8004534:	2103      	movs	r1, #3
 8004536:	f000 f8fd 	bl	8004734 <VEML6030_WriteReg>
 800453a:	6178      	str	r0, [r7, #20]
		if(ret != VEML6030_Ok)
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <VEML6030_Init+0x116>
		{
			return ret;
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	e004      	b.n	8004550 <VEML6030_Init+0x120>
		}
		Handle->Status = VEML6030_STATUS_INITIALIZED;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
	return VEML6030_Ok;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bdb0      	pop	{r4, r5, r7, pc}
 8004558:	0801544c 	.word	0x0801544c
 800455c:	08004601 	.word	0x08004601
 8004560:	080045bf 	.word	0x080045bf

08004564 <VEML6030_ReadLight>:

int32_t VEML6030_ReadLight(VEML6030_Handle_t *Handle, float *Light)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
	if(Handle == NULL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d102      	bne.n	800457a <VEML6030_ReadLight+0x16>
	{
		return VEML6030_HandleError;
 8004574:	f04f 33ff 	mov.w	r3, #4294967295
 8004578:	e01d      	b.n	80045b6 <VEML6030_ReadLight+0x52>
	}

	if(Handle->Status != VEML6030_STATUS_INITIALIZED)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004580:	2b01      	cmp	r3, #1
 8004582:	d002      	beq.n	800458a <VEML6030_ReadLight+0x26>
	{
		return VEML6030_InitError;
 8004584:	f06f 0302 	mvn.w	r3, #2
 8004588:	e015      	b.n	80045b6 <VEML6030_ReadLight+0x52>
	}
	uint16_t Buffer;
	int32_t ret = VEML6030_ReadReg(&Handle->Context, VEML6030_REG_ALS, (uint8_t*)&Buffer, 2);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f103 0018 	add.w	r0, r3, #24
 8004590:	f107 020a 	add.w	r2, r7, #10
 8004594:	2302      	movs	r3, #2
 8004596:	2104      	movs	r1, #4
 8004598:	f000 f8a8 	bl	80046ec <VEML6030_ReadReg>
 800459c:	60f8      	str	r0, [r7, #12]
	if(ret != VEML6030_Ok)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <VEML6030_ReadLight+0x44>
	{
		return ret;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	e006      	b.n	80045b6 <VEML6030_ReadLight+0x52>
	}
	ConvertLight(Handle,Buffer,Light);
 80045a8:	897b      	ldrh	r3, [r7, #10]
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	4619      	mov	r1, r3
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f847 	bl	8004642 <ConvertLight>
	return VEML6030_Ok;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <VEML6030_ReadRegWrapper>:
	return VEML6030_Ok;
}


static int32_t VEML6030_ReadRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b086      	sub	sp, #24
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	60f8      	str	r0, [r7, #12]
 80045c6:	607a      	str	r2, [r7, #4]
 80045c8:	461a      	mov	r2, r3
 80045ca:	460b      	mov	r3, r1
 80045cc:	72fb      	strb	r3, [r7, #11]
 80045ce:	4613      	mov	r3, r2
 80045d0:	72bb      	strb	r3, [r7, #10]
	VEML6030_Handle_t *Dev = Handle;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	617b      	str	r3, [r7, #20]
	int32_t ret = VEML6030_Ok;
 80045d6:	2300      	movs	r3, #0
 80045d8:	613b      	str	r3, [r7, #16]
	if(Dev->IO.Read != NULL)
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d008      	beq.n	80045f4 <VEML6030_ReadRegWrapper+0x36>
	{
        ret = Dev->IO.Read(Reg,Buffer,Length);
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	7aba      	ldrb	r2, [r7, #10]
 80045e8:	7af8      	ldrb	r0, [r7, #11]
 80045ea:	6879      	ldr	r1, [r7, #4]
 80045ec:	4798      	blx	r3
 80045ee:	6138      	str	r0, [r7, #16]
        return ret;
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	e001      	b.n	80045f8 <VEML6030_ReadRegWrapper+0x3a>
	}
    return VEML6030_IOError;
 80045f4:	f06f 0301 	mvn.w	r3, #1
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <VEML6030_WriteRegWrapper>:

static int32_t VEML6030_WriteRegWrapper(void *Handle, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	607a      	str	r2, [r7, #4]
 800460a:	461a      	mov	r2, r3
 800460c:	460b      	mov	r3, r1
 800460e:	72fb      	strb	r3, [r7, #11]
 8004610:	4613      	mov	r3, r2
 8004612:	72bb      	strb	r3, [r7, #10]
	VEML6030_Handle_t *Dev = Handle;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	617b      	str	r3, [r7, #20]
	int32_t ret = VEML6030_Ok;
 8004618:	2300      	movs	r3, #0
 800461a:	613b      	str	r3, [r7, #16]
	if(Dev->IO.Write != NULL)
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d008      	beq.n	8004636 <VEML6030_WriteRegWrapper+0x36>
	{
        ret = Dev->IO.Write(Reg,Buffer,Length);
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	7aba      	ldrb	r2, [r7, #10]
 800462a:	7af8      	ldrb	r0, [r7, #11]
 800462c:	6879      	ldr	r1, [r7, #4]
 800462e:	4798      	blx	r3
 8004630:	6138      	str	r0, [r7, #16]
        return ret;
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	e001      	b.n	800463a <VEML6030_WriteRegWrapper+0x3a>
	}
    return VEML6030_IOError;
 8004636:	f06f 0301 	mvn.w	r3, #1
}
 800463a:	4618      	mov	r0, r3
 800463c:	3718      	adds	r7, #24
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}

08004642 <ConvertLight>:

static void ConvertLight(VEML6030_Handle_t *Handle, uint16_t Buffer, float *Light)
{
 8004642:	b480      	push	{r7}
 8004644:	b085      	sub	sp, #20
 8004646:	af00      	add	r7, sp, #0
 8004648:	60f8      	str	r0, [r7, #12]
 800464a:	460b      	mov	r3, r1
 800464c:	607a      	str	r2, [r7, #4]
 800464e:	817b      	strh	r3, [r7, #10]
	*Light = Buffer * Handle->Resolution;
 8004650:	897b      	ldrh	r3, [r7, #10]
 8004652:	ee07 3a90 	vmov	s15, r3
 8004656:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	edc3 7a00 	vstr	s15, [r3]
}
 800466a:	bf00      	nop
 800466c:	3714      	adds	r7, #20
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr

08004676 <VEML6030_ValidateParams>:
#include <stdint.h>
#include <stddef.h>


static int32_t VEML6030_ValidateParams(VEML6030_Context_t *Context, uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8004676:	b480      	push	{r7}
 8004678:	b087      	sub	sp, #28
 800467a:	af00      	add	r7, sp, #0
 800467c:	60f8      	str	r0, [r7, #12]
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	461a      	mov	r2, r3
 8004682:	460b      	mov	r3, r1
 8004684:	72fb      	strb	r3, [r7, #11]
 8004686:	4613      	mov	r3, r2
 8004688:	72bb      	strb	r3, [r7, #10]
	int32_t ret = VEML6030_REG_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	617b      	str	r3, [r7, #20]
    if(Context == NULL || Context->Read == NULL || Context->Write == NULL || Context->Handle == NULL)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00b      	beq.n	80046ac <VEML6030_ValidateParams+0x36>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d007      	beq.n	80046ac <VEML6030_ValidateParams+0x36>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d003      	beq.n	80046ac <VEML6030_ValidateParams+0x36>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d103      	bne.n	80046b4 <VEML6030_ValidateParams+0x3e>
    {
    	ret |= VEML6030_REG_CONTEXT_ERR;
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 80046b2:	617b      	str	r3, [r7, #20]
    }

    if(Reg > VEML6030_REG_ALS_INT)
 80046b4:	7afb      	ldrb	r3, [r7, #11]
 80046b6:	2b06      	cmp	r3, #6
 80046b8:	d903      	bls.n	80046c2 <VEML6030_ValidateParams+0x4c>
    {
    	ret |= VEML6030_REG_ADDR_ERR;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f043 4310 	orr.w	r3, r3, #2415919104	; 0x90000000
 80046c0:	617b      	str	r3, [r7, #20]
    }

    if(Buffer == NULL)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d103      	bne.n	80046d0 <VEML6030_ValidateParams+0x5a>
    {
    	ret |= VEML6030_REG_BUFFER_ERR;
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80046ce:	617b      	str	r3, [r7, #20]
    }

    if(Length == 0)
 80046d0:	7abb      	ldrb	r3, [r7, #10]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d103      	bne.n	80046de <VEML6030_ValidateParams+0x68>
    {
       ret |= VEML6030_REG_LENGTH_ERR;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 80046dc:	617b      	str	r3, [r7, #20]
    }

    return ret;
 80046de:	697b      	ldr	r3, [r7, #20]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	371c      	adds	r7, #28
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <VEML6030_ReadReg>:

int32_t VEML6030_ReadReg(VEML6030_Context_t *Context,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 80046ec:	b590      	push	{r4, r7, lr}
 80046ee:	b087      	sub	sp, #28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	607a      	str	r2, [r7, #4]
 80046f6:	461a      	mov	r2, r3
 80046f8:	460b      	mov	r3, r1
 80046fa:	72fb      	strb	r3, [r7, #11]
 80046fc:	4613      	mov	r3, r2
 80046fe:	72bb      	strb	r3, [r7, #10]
    int32_t ret = VEML6030_ValidateParams(Context,Reg,Buffer,Length);
 8004700:	7abb      	ldrb	r3, [r7, #10]
 8004702:	7af9      	ldrb	r1, [r7, #11]
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	68f8      	ldr	r0, [r7, #12]
 8004708:	f7ff ffb5 	bl	8004676 <VEML6030_ValidateParams>
 800470c:	6178      	str	r0, [r7, #20]
    if(ret != VEML6030_REG_OK)
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <VEML6030_ReadReg+0x2c>
    {
    	return ret;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	e009      	b.n	800472c <VEML6030_ReadReg+0x40>
    }
    ret = Context->Read(Context->Handle,Reg,Buffer,Length);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	689c      	ldr	r4, [r3, #8]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6818      	ldr	r0, [r3, #0]
 8004720:	7abb      	ldrb	r3, [r7, #10]
 8004722:	7af9      	ldrb	r1, [r7, #11]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	47a0      	blx	r4
 8004728:	6178      	str	r0, [r7, #20]
    return ret;
 800472a:	697b      	ldr	r3, [r7, #20]
}
 800472c:	4618      	mov	r0, r3
 800472e:	371c      	adds	r7, #28
 8004730:	46bd      	mov	sp, r7
 8004732:	bd90      	pop	{r4, r7, pc}

08004734 <VEML6030_WriteReg>:

int32_t VEML6030_WriteReg(VEML6030_Context_t *Context,uint8_t Reg, uint8_t *Buffer, uint8_t Length)
{
 8004734:	b590      	push	{r4, r7, lr}
 8004736:	b087      	sub	sp, #28
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	607a      	str	r2, [r7, #4]
 800473e:	461a      	mov	r2, r3
 8004740:	460b      	mov	r3, r1
 8004742:	72fb      	strb	r3, [r7, #11]
 8004744:	4613      	mov	r3, r2
 8004746:	72bb      	strb	r3, [r7, #10]
    int32_t ret = VEML6030_ValidateParams(Context,Reg,Buffer,Length);
 8004748:	7abb      	ldrb	r3, [r7, #10]
 800474a:	7af9      	ldrb	r1, [r7, #11]
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f7ff ff91 	bl	8004676 <VEML6030_ValidateParams>
 8004754:	6178      	str	r0, [r7, #20]
    if(ret != VEML6030_REG_OK)
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d001      	beq.n	8004760 <VEML6030_WriteReg+0x2c>
    {
    	return ret;
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	e009      	b.n	8004774 <VEML6030_WriteReg+0x40>
    }
    ret = Context->Write(Context->Handle,Reg,Buffer,Length);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	685c      	ldr	r4, [r3, #4]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6818      	ldr	r0, [r3, #0]
 8004768:	7abb      	ldrb	r3, [r7, #10]
 800476a:	7af9      	ldrb	r1, [r7, #11]
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	47a0      	blx	r4
 8004770:	6178      	str	r0, [r7, #20]
    return ret;
 8004772:	697b      	ldr	r3, [r7, #20]
}
 8004774:	4618      	mov	r0, r3
 8004776:	371c      	adds	r7, #28
 8004778:	46bd      	mov	sp, r7
 800477a:	bd90      	pop	{r4, r7, pc}

0800477c <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b08e      	sub	sp, #56	; 0x38
 8004780:	af08      	add	r7, sp, #32
 8004782:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8004784:	2300      	movs	r3, #0
 8004786:	617b      	str	r3, [r7, #20]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	613b      	str	r3, [r7, #16]

   /* USER CODE BEGIN App_ThreadX_MEM_POOL */
  (void)byte_pool;
  UCHAR *Ptr = byte_pool->tx_byte_pool_start;
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	60fb      	str	r3, [r7, #12]
  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */

  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, LED_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8004792:	f107 010c 	add.w	r1, r7, #12
 8004796:	2300      	movs	r3, #0
 8004798:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800479c:	6938      	ldr	r0, [r7, #16]
 800479e:	f00f fabd 	bl	8013d1c <_txe_byte_allocate>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d001      	beq.n	80047ac <App_ThreadX_Init+0x30>
  {
	  return TX_POOL_ERROR;
 80047a8:	2302      	movs	r3, #2
 80047aa:	e113      	b.n	80049d4 <App_ThreadX_Init+0x258>
  }
  ret = tx_thread_create(&LED_Red_Toggle,           //Thread Ptr
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	22b0      	movs	r2, #176	; 0xb0
 80047b0:	9206      	str	r2, [sp, #24]
 80047b2:	2201      	movs	r2, #1
 80047b4:	9205      	str	r2, [sp, #20]
 80047b6:	2201      	movs	r2, #1
 80047b8:	9204      	str	r2, [sp, #16]
 80047ba:	220f      	movs	r2, #15
 80047bc:	9203      	str	r2, [sp, #12]
 80047be:	220f      	movs	r2, #15
 80047c0:	9202      	str	r2, [sp, #8]
 80047c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80047c6:	9201      	str	r2, [sp, #4]
 80047c8:	9300      	str	r3, [sp, #0]
 80047ca:	2300      	movs	r3, #0
 80047cc:	4a83      	ldr	r2, [pc, #524]	; (80049dc <App_ThreadX_Init+0x260>)
 80047ce:	4984      	ldr	r1, [pc, #528]	; (80049e0 <App_ThreadX_Init+0x264>)
 80047d0:	4884      	ldr	r0, [pc, #528]	; (80049e4 <App_ThreadX_Init+0x268>)
 80047d2:	f00f fce9 	bl	80141a8 <_txe_thread_create>
 80047d6:	6178      	str	r0, [r7, #20]
					LED_STACK_SIZE,     //Stack Size
					15,                    //Priority
					15,                    //Preempt Threshold
					1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate
  ret = tx_byte_allocate(byte_pool, (VOID **) &Ptr, LED_STACK_SIZE, TX_NO_WAIT);
 80047d8:	f107 010c 	add.w	r1, r7, #12
 80047dc:	2300      	movs	r3, #0
 80047de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80047e2:	6938      	ldr	r0, [r7, #16]
 80047e4:	f00f fa9a 	bl	8013d1c <_txe_byte_allocate>
 80047e8:	6178      	str	r0, [r7, #20]
  if(ret != TX_SUCCESS)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d001      	beq.n	80047f4 <App_ThreadX_Init+0x78>
  {
	  return TX_POOL_ERROR;
 80047f0:	2302      	movs	r3, #2
 80047f2:	e0ef      	b.n	80049d4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&LED_Green_Toggle,           //Thread Ptr
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	22b0      	movs	r2, #176	; 0xb0
 80047f8:	9206      	str	r2, [sp, #24]
 80047fa:	2201      	movs	r2, #1
 80047fc:	9205      	str	r2, [sp, #20]
 80047fe:	2201      	movs	r2, #1
 8004800:	9204      	str	r2, [sp, #16]
 8004802:	220f      	movs	r2, #15
 8004804:	9203      	str	r2, [sp, #12]
 8004806:	220f      	movs	r2, #15
 8004808:	9202      	str	r2, [sp, #8]
 800480a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800480e:	9201      	str	r2, [sp, #4]
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	2300      	movs	r3, #0
 8004814:	4a74      	ldr	r2, [pc, #464]	; (80049e8 <App_ThreadX_Init+0x26c>)
 8004816:	4975      	ldr	r1, [pc, #468]	; (80049ec <App_ThreadX_Init+0x270>)
 8004818:	4875      	ldr	r0, [pc, #468]	; (80049f0 <App_ThreadX_Init+0x274>)
 800481a:	f00f fcc5 	bl	80141a8 <_txe_thread_create>
 800481e:	6178      	str	r0, [r7, #20]
					15,                    //Preempt Threshold
					1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate

  //Motion
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, MOT_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8004820:	f107 010c 	add.w	r1, r7, #12
 8004824:	2300      	movs	r3, #0
 8004826:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800482a:	6938      	ldr	r0, [r7, #16]
 800482c:	f00f fa76 	bl	8013d1c <_txe_byte_allocate>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d001      	beq.n	800483a <App_ThreadX_Init+0xbe>
  {
	  return TX_POOL_ERROR;
 8004836:	2302      	movs	r3, #2
 8004838:	e0cc      	b.n	80049d4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_MotionThreadPtr,     //Thread Ptr
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	22b0      	movs	r2, #176	; 0xb0
 800483e:	9206      	str	r2, [sp, #24]
 8004840:	2201      	movs	r2, #1
 8004842:	9205      	str	r2, [sp, #20]
 8004844:	2205      	movs	r2, #5
 8004846:	9204      	str	r2, [sp, #16]
 8004848:	220a      	movs	r2, #10
 800484a:	9203      	str	r2, [sp, #12]
 800484c:	220a      	movs	r2, #10
 800484e:	9202      	str	r2, [sp, #8]
 8004850:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004854:	9201      	str	r2, [sp, #4]
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	2300      	movs	r3, #0
 800485a:	4a66      	ldr	r2, [pc, #408]	; (80049f4 <App_ThreadX_Init+0x278>)
 800485c:	4966      	ldr	r1, [pc, #408]	; (80049f8 <App_ThreadX_Init+0x27c>)
 800485e:	4867      	ldr	r0, [pc, #412]	; (80049fc <App_ThreadX_Init+0x280>)
 8004860:	f00f fca2 	bl	80141a8 <_txe_thread_create>
 8004864:	6178      	str	r0, [r7, #20]
					10,                    //Preempt Threshold
				    5,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate

  //Temp
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, TEMP_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8004866:	f107 010c 	add.w	r1, r7, #12
 800486a:	2300      	movs	r3, #0
 800486c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004870:	6938      	ldr	r0, [r7, #16]
 8004872:	f00f fa53 	bl	8013d1c <_txe_byte_allocate>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <App_ThreadX_Init+0x104>
  {
	  return TX_POOL_ERROR;
 800487c:	2302      	movs	r3, #2
 800487e:	e0a9      	b.n	80049d4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_TemperatureThreadPtr,   //Thread Ptr
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	22b0      	movs	r2, #176	; 0xb0
 8004884:	9206      	str	r2, [sp, #24]
 8004886:	2201      	movs	r2, #1
 8004888:	9205      	str	r2, [sp, #20]
 800488a:	2201      	movs	r2, #1
 800488c:	9204      	str	r2, [sp, #16]
 800488e:	220f      	movs	r2, #15
 8004890:	9203      	str	r2, [sp, #12]
 8004892:	220f      	movs	r2, #15
 8004894:	9202      	str	r2, [sp, #8]
 8004896:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800489a:	9201      	str	r2, [sp, #4]
 800489c:	9300      	str	r3, [sp, #0]
 800489e:	2300      	movs	r3, #0
 80048a0:	4a57      	ldr	r2, [pc, #348]	; (8004a00 <App_ThreadX_Init+0x284>)
 80048a2:	4958      	ldr	r1, [pc, #352]	; (8004a04 <App_ThreadX_Init+0x288>)
 80048a4:	4858      	ldr	r0, [pc, #352]	; (8004a08 <App_ThreadX_Init+0x28c>)
 80048a6:	f00f fc7f 	bl	80141a8 <_txe_thread_create>
 80048aa:	6178      	str	r0, [r7, #20]
					15,                    //Priority
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate
  //Humidity
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, HUM_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 80048ac:	f107 010c 	add.w	r1, r7, #12
 80048b0:	2300      	movs	r3, #0
 80048b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048b6:	6938      	ldr	r0, [r7, #16]
 80048b8:	f00f fa30 	bl	8013d1c <_txe_byte_allocate>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <App_ThreadX_Init+0x14a>
  {
	  return TX_POOL_ERROR;
 80048c2:	2302      	movs	r3, #2
 80048c4:	e086      	b.n	80049d4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_HumidityThreadPtr,   //Thread Ptr
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	22b0      	movs	r2, #176	; 0xb0
 80048ca:	9206      	str	r2, [sp, #24]
 80048cc:	2201      	movs	r2, #1
 80048ce:	9205      	str	r2, [sp, #20]
 80048d0:	2201      	movs	r2, #1
 80048d2:	9204      	str	r2, [sp, #16]
 80048d4:	220f      	movs	r2, #15
 80048d6:	9203      	str	r2, [sp, #12]
 80048d8:	220f      	movs	r2, #15
 80048da:	9202      	str	r2, [sp, #8]
 80048dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048e0:	9201      	str	r2, [sp, #4]
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	2300      	movs	r3, #0
 80048e6:	4a49      	ldr	r2, [pc, #292]	; (8004a0c <App_ThreadX_Init+0x290>)
 80048e8:	4949      	ldr	r1, [pc, #292]	; (8004a10 <App_ThreadX_Init+0x294>)
 80048ea:	484a      	ldr	r0, [pc, #296]	; (8004a14 <App_ThreadX_Init+0x298>)
 80048ec:	f00f fc5c 	bl	80141a8 <_txe_thread_create>
 80048f0:	6178      	str	r0, [r7, #20]
					15,                    //Priority
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate
  //Pressure
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, PRES_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 80048f2:	f107 010c 	add.w	r1, r7, #12
 80048f6:	2300      	movs	r3, #0
 80048f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048fc:	6938      	ldr	r0, [r7, #16]
 80048fe:	f00f fa0d 	bl	8013d1c <_txe_byte_allocate>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <App_ThreadX_Init+0x190>
  {
	  return TX_POOL_ERROR;
 8004908:	2302      	movs	r3, #2
 800490a:	e063      	b.n	80049d4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_PressureThreadPtr,   //Thread Ptr
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	22b0      	movs	r2, #176	; 0xb0
 8004910:	9206      	str	r2, [sp, #24]
 8004912:	2201      	movs	r2, #1
 8004914:	9205      	str	r2, [sp, #20]
 8004916:	2201      	movs	r2, #1
 8004918:	9204      	str	r2, [sp, #16]
 800491a:	220f      	movs	r2, #15
 800491c:	9203      	str	r2, [sp, #12]
 800491e:	220f      	movs	r2, #15
 8004920:	9202      	str	r2, [sp, #8]
 8004922:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004926:	9201      	str	r2, [sp, #4]
 8004928:	9300      	str	r3, [sp, #0]
 800492a:	2300      	movs	r3, #0
 800492c:	4a3a      	ldr	r2, [pc, #232]	; (8004a18 <App_ThreadX_Init+0x29c>)
 800492e:	493b      	ldr	r1, [pc, #236]	; (8004a1c <App_ThreadX_Init+0x2a0>)
 8004930:	483b      	ldr	r0, [pc, #236]	; (8004a20 <App_ThreadX_Init+0x2a4>)
 8004932:	f00f fc39 	bl	80141a8 <_txe_thread_create>
 8004936:	6178      	str	r0, [r7, #20]
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate

  //Magnet
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, MAG_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8004938:	f107 010c 	add.w	r1, r7, #12
 800493c:	2300      	movs	r3, #0
 800493e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004942:	6938      	ldr	r0, [r7, #16]
 8004944:	f00f f9ea 	bl	8013d1c <_txe_byte_allocate>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <App_ThreadX_Init+0x1d6>
  {
	  return TX_POOL_ERROR;
 800494e:	2302      	movs	r3, #2
 8004950:	e040      	b.n	80049d4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_MagneticThreadPtr,   //Thread Ptr
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	22b0      	movs	r2, #176	; 0xb0
 8004956:	9206      	str	r2, [sp, #24]
 8004958:	2201      	movs	r2, #1
 800495a:	9205      	str	r2, [sp, #20]
 800495c:	2201      	movs	r2, #1
 800495e:	9204      	str	r2, [sp, #16]
 8004960:	220f      	movs	r2, #15
 8004962:	9203      	str	r2, [sp, #12]
 8004964:	220f      	movs	r2, #15
 8004966:	9202      	str	r2, [sp, #8]
 8004968:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800496c:	9201      	str	r2, [sp, #4]
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	2300      	movs	r3, #0
 8004972:	4a2c      	ldr	r2, [pc, #176]	; (8004a24 <App_ThreadX_Init+0x2a8>)
 8004974:	492c      	ldr	r1, [pc, #176]	; (8004a28 <App_ThreadX_Init+0x2ac>)
 8004976:	482d      	ldr	r0, [pc, #180]	; (8004a2c <App_ThreadX_Init+0x2b0>)
 8004978:	f00f fc16 	bl	80141a8 <_txe_thread_create>
 800497c:	6178      	str	r0, [r7, #20]
					15,                    //Priority
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate
  //Light
  if(tx_byte_allocate(byte_pool, (VOID **) &Ptr, LIGHT_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 800497e:	f107 010c 	add.w	r1, r7, #12
 8004982:	2300      	movs	r3, #0
 8004984:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004988:	6938      	ldr	r0, [r7, #16]
 800498a:	f00f f9c7 	bl	8013d1c <_txe_byte_allocate>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d001      	beq.n	8004998 <App_ThreadX_Init+0x21c>
  {
	  return TX_POOL_ERROR;
 8004994:	2302      	movs	r3, #2
 8004996:	e01d      	b.n	80049d4 <App_ThreadX_Init+0x258>
  }

  ret = tx_thread_create(&Read_LightThreadPtr,   //Thread Ptr
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	22b0      	movs	r2, #176	; 0xb0
 800499c:	9206      	str	r2, [sp, #24]
 800499e:	2201      	movs	r2, #1
 80049a0:	9205      	str	r2, [sp, #20]
 80049a2:	2201      	movs	r2, #1
 80049a4:	9204      	str	r2, [sp, #16]
 80049a6:	220f      	movs	r2, #15
 80049a8:	9203      	str	r2, [sp, #12]
 80049aa:	220f      	movs	r2, #15
 80049ac:	9202      	str	r2, [sp, #8]
 80049ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049b2:	9201      	str	r2, [sp, #4]
 80049b4:	9300      	str	r3, [sp, #0]
 80049b6:	2300      	movs	r3, #0
 80049b8:	4a1d      	ldr	r2, [pc, #116]	; (8004a30 <App_ThreadX_Init+0x2b4>)
 80049ba:	491e      	ldr	r1, [pc, #120]	; (8004a34 <App_ThreadX_Init+0x2b8>)
 80049bc:	481e      	ldr	r0, [pc, #120]	; (8004a38 <App_ThreadX_Init+0x2bc>)
 80049be:	f00f fbf3 	bl	80141a8 <_txe_thread_create>
 80049c2:	6178      	str	r0, [r7, #20]
					15,                    //Priority
					15,                    //Preempt Threshold
				    1,                     //Time Slize
					TX_AUTO_START);        //Auto Start or Auto Activate

  ret = tx_mutex_create(&MutexI2C2, "I2C2 Mutex", TX_INHERIT);
 80049c4:	2334      	movs	r3, #52	; 0x34
 80049c6:	2201      	movs	r2, #1
 80049c8:	491c      	ldr	r1, [pc, #112]	; (8004a3c <App_ThreadX_Init+0x2c0>)
 80049ca:	481d      	ldr	r0, [pc, #116]	; (8004a40 <App_ThreadX_Init+0x2c4>)
 80049cc:	f00f faba 	bl	8013f44 <_txe_mutex_create>
 80049d0:	6178      	str	r0, [r7, #20]
  //tx_trace_enable(&tracex_buffer, TRACEX_BUFFER_SIZE,30);
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80049d2:	697b      	ldr	r3, [r7, #20]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3718      	adds	r7, #24
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	08004dd9 	.word	0x08004dd9
 80049e0:	08014f24 	.word	0x08014f24
 80049e4:	200025f8 	.word	0x200025f8
 80049e8:	08004ded 	.word	0x08004ded
 80049ec:	08014f2c 	.word	0x08014f2c
 80049f0:	200026a8 	.word	0x200026a8
 80049f4:	08004cc9 	.word	0x08004cc9
 80049f8:	08014f38 	.word	0x08014f38
 80049fc:	20002968 	.word	0x20002968
 8004a00:	08004a51 	.word	0x08004a51
 8004a04:	08014f48 	.word	0x08014f48
 8004a08:	20002758 	.word	0x20002758
 8004a0c:	08004ae5 	.word	0x08004ae5
 8004a10:	08014f54 	.word	0x08014f54
 8004a14:	20002808 	.word	0x20002808
 8004a18:	08004b79 	.word	0x08004b79
 8004a1c:	08014f64 	.word	0x08014f64
 8004a20:	200028b8 	.word	0x200028b8
 8004a24:	08004c0d 	.word	0x08004c0d
 8004a28:	08014f74 	.word	0x08014f74
 8004a2c:	20002a18 	.word	0x20002a18
 8004a30:	08004d8d 	.word	0x08004d8d
 8004a34:	08014f84 	.word	0x08014f84
 8004a38:	20002ac8 	.word	0x20002ac8
 8004a3c:	08014f94 	.word	0x08014f94
 8004a40:	20002b78 	.word	0x20002b78

08004a44 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8004a48:	f00c fc00 	bl	801124c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8004a4c:	bf00      	nop
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <ReadTemperatureThread>:

/* USER CODE BEGIN 1 */

VOID ReadTemperatureThread(ULONG init)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
	int32_t ret = HTS221_Ok;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	617b      	str	r3, [r7, #20]
	uint32_t SleepTime = 0;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	613b      	str	r3, [r7, #16]
	float Temperature = 0;
 8004a60:	f04f 0300 	mov.w	r3, #0
 8004a64:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		//Take I2C Mutex (if available)
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004a66:	f04f 31ff 	mov.w	r1, #4294967295
 8004a6a:	481b      	ldr	r0, [pc, #108]	; (8004ad8 <ReadTemperatureThread+0x88>)
 8004a6c:	f00f fb08 	bl	8014080 <_txe_mutex_get>
		ret = BSP_ReadTemperature(&Temperature);
 8004a70:	f107 030c 	add.w	r3, r7, #12
 8004a74:	4618      	mov	r0, r3
 8004a76:	f7fc fdd9 	bl	800162c <BSP_ReadTemperature>
 8004a7a:	6178      	str	r0, [r7, #20]
		tx_mutex_put(&MutexI2C2);
 8004a7c:	4816      	ldr	r0, [pc, #88]	; (8004ad8 <ReadTemperatureThread+0x88>)
 8004a7e:	f00f fb59 	bl	8014134 <_txe_mutex_put>
		if(ret == HTS221_DataReady)
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d102      	bne.n	8004a8e <ReadTemperatureThread+0x3e>
		{
			temp_data = Temperature;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4a14      	ldr	r2, [pc, #80]	; (8004adc <ReadTemperatureThread+0x8c>)
 8004a8c:	6013      	str	r3, [r2, #0]
		}
		ret = BSP_GetTempPeriod(&SleepTime);
 8004a8e:	f107 0310 	add.w	r3, r7, #16
 8004a92:	4618      	mov	r0, r3
 8004a94:	f7fc fe6e 	bl	8001774 <BSP_GetTempPeriod>
 8004a98:	6178      	str	r0, [r7, #20]
		if(ret == HTS221_Ok)
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1e2      	bne.n	8004a66 <ReadTemperatureThread+0x16>
		{
			//Sleep Time given in milliseconds. OS Timeslice = 10 ms, +1 is to handle possible non-zero remainders.
			if(SleepTime % 10 == 0)
 8004aa0:	6939      	ldr	r1, [r7, #16]
 8004aa2:	4b0f      	ldr	r3, [pc, #60]	; (8004ae0 <ReadTemperatureThread+0x90>)
 8004aa4:	fba3 2301 	umull	r2, r3, r3, r1
 8004aa8:	08da      	lsrs	r2, r3, #3
 8004aaa:	4613      	mov	r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	4413      	add	r3, r2
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	1aca      	subs	r2, r1, r3
 8004ab4:	2a00      	cmp	r2, #0
 8004ab6:	d104      	bne.n	8004ac2 <ReadTemperatureThread+0x72>
			{
				tx_thread_sleep(SleepTime);
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f00d fef2 	bl	80128a4 <_tx_thread_sleep>
 8004ac0:	e7d1      	b.n	8004a66 <ReadTemperatureThread+0x16>
			} else
			{
				tx_thread_sleep((SleepTime / 10) + 1);
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	4a06      	ldr	r2, [pc, #24]	; (8004ae0 <ReadTemperatureThread+0x90>)
 8004ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aca:	08db      	lsrs	r3, r3, #3
 8004acc:	3301      	adds	r3, #1
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f00d fee8 	bl	80128a4 <_tx_thread_sleep>
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004ad4:	e7c7      	b.n	8004a66 <ReadTemperatureThread+0x16>
 8004ad6:	bf00      	nop
 8004ad8:	20002b78 	.word	0x20002b78
 8004adc:	200025c4 	.word	0x200025c4
 8004ae0:	cccccccd 	.word	0xcccccccd

08004ae4 <ReadHumidityThread>:
		}
	}
}

VOID ReadHumidityThread(ULONG init)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
	int32_t ret = HTS221_Ok;
 8004aec:	2300      	movs	r3, #0
 8004aee:	617b      	str	r3, [r7, #20]
	uint32_t SleepTime = 0;
 8004af0:	2300      	movs	r3, #0
 8004af2:	613b      	str	r3, [r7, #16]
	float Humidity = 0;
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		//Take I2C Mutex (if available)
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004afa:	f04f 31ff 	mov.w	r1, #4294967295
 8004afe:	481b      	ldr	r0, [pc, #108]	; (8004b6c <ReadHumidityThread+0x88>)
 8004b00:	f00f fabe 	bl	8014080 <_txe_mutex_get>
		ret = BSP_ReadHumidity(&Humidity);
 8004b04:	f107 030c 	add.w	r3, r7, #12
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7fc fd9f 	bl	800164c <BSP_ReadHumidity>
 8004b0e:	6178      	str	r0, [r7, #20]
		tx_mutex_put(&MutexI2C2);
 8004b10:	4816      	ldr	r0, [pc, #88]	; (8004b6c <ReadHumidityThread+0x88>)
 8004b12:	f00f fb0f 	bl	8014134 <_txe_mutex_put>
		if(ret == HTS221_DataReady)
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d102      	bne.n	8004b22 <ReadHumidityThread+0x3e>
		{
			humidity_data = Humidity;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4a14      	ldr	r2, [pc, #80]	; (8004b70 <ReadHumidityThread+0x8c>)
 8004b20:	6013      	str	r3, [r2, #0]
		}
		ret = BSP_GetTempPeriod(&SleepTime);
 8004b22:	f107 0310 	add.w	r3, r7, #16
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fc fe24 	bl	8001774 <BSP_GetTempPeriod>
 8004b2c:	6178      	str	r0, [r7, #20]
		if(ret == HTS221_Ok)
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1e2      	bne.n	8004afa <ReadHumidityThread+0x16>
		{
			//Sleep Time given in milliseconds. OS Timeslice = 10 ms, +1 is to handle possible non-zero remainders.
			if(SleepTime % 10 == 0)
 8004b34:	6939      	ldr	r1, [r7, #16]
 8004b36:	4b0f      	ldr	r3, [pc, #60]	; (8004b74 <ReadHumidityThread+0x90>)
 8004b38:	fba3 2301 	umull	r2, r3, r3, r1
 8004b3c:	08da      	lsrs	r2, r3, #3
 8004b3e:	4613      	mov	r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	4413      	add	r3, r2
 8004b44:	005b      	lsls	r3, r3, #1
 8004b46:	1aca      	subs	r2, r1, r3
 8004b48:	2a00      	cmp	r2, #0
 8004b4a:	d104      	bne.n	8004b56 <ReadHumidityThread+0x72>
			{
				tx_thread_sleep(SleepTime);
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f00d fea8 	bl	80128a4 <_tx_thread_sleep>
 8004b54:	e7d1      	b.n	8004afa <ReadHumidityThread+0x16>
			} else
			{
				tx_thread_sleep((SleepTime / 10) + 1);
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	4a06      	ldr	r2, [pc, #24]	; (8004b74 <ReadHumidityThread+0x90>)
 8004b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b5e:	08db      	lsrs	r3, r3, #3
 8004b60:	3301      	adds	r3, #1
 8004b62:	4618      	mov	r0, r3
 8004b64:	f00d fe9e 	bl	80128a4 <_tx_thread_sleep>
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004b68:	e7c7      	b.n	8004afa <ReadHumidityThread+0x16>
 8004b6a:	bf00      	nop
 8004b6c:	20002b78 	.word	0x20002b78
 8004b70:	200025c8 	.word	0x200025c8
 8004b74:	cccccccd 	.word	0xcccccccd

08004b78 <ReadPressureThread>:
		}
	}
}

VOID ReadPressureThread(ULONG init)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
	int32_t ret = LPS22HH_Ok;
 8004b80:	2300      	movs	r3, #0
 8004b82:	617b      	str	r3, [r7, #20]
	uint32_t SleepTime = 0;
 8004b84:	2300      	movs	r3, #0
 8004b86:	613b      	str	r3, [r7, #16]
	float Pressure = 0;
 8004b88:	f04f 0300 	mov.w	r3, #0
 8004b8c:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004b8e:	f04f 31ff 	mov.w	r1, #4294967295
 8004b92:	481b      	ldr	r0, [pc, #108]	; (8004c00 <ReadPressureThread+0x88>)
 8004b94:	f00f fa74 	bl	8014080 <_txe_mutex_get>
		ret = BSP_ReadPressure(&Pressure);
 8004b98:	f107 030c 	add.w	r3, r7, #12
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7fc fd95 	bl	80016cc <BSP_ReadPressure>
 8004ba2:	6178      	str	r0, [r7, #20]
		tx_mutex_put(&MutexI2C2);
 8004ba4:	4816      	ldr	r0, [pc, #88]	; (8004c00 <ReadPressureThread+0x88>)
 8004ba6:	f00f fac5 	bl	8014134 <_txe_mutex_put>
		if(ret == LPS22HH_DataReady)
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d102      	bne.n	8004bb6 <ReadPressureThread+0x3e>
		{
			pressure_data = Pressure;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	4a14      	ldr	r2, [pc, #80]	; (8004c04 <ReadPressureThread+0x8c>)
 8004bb4:	6013      	str	r3, [r2, #0]
		}
		ret = BSP_GetPressurePeriod(&SleepTime);
 8004bb6:	f107 0310 	add.w	r3, r7, #16
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f7fc fdfa 	bl	80017b4 <BSP_GetPressurePeriod>
 8004bc0:	6178      	str	r0, [r7, #20]
		if(ret == LPS22HH_Ok)
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1e2      	bne.n	8004b8e <ReadPressureThread+0x16>
		{
			//Sleep Time given in milliseconds. OS Timeslice = 10 ms, +1 is to handle possible non-zero remainders.
			if(SleepTime % 10 == 0)
 8004bc8:	6939      	ldr	r1, [r7, #16]
 8004bca:	4b0f      	ldr	r3, [pc, #60]	; (8004c08 <ReadPressureThread+0x90>)
 8004bcc:	fba3 2301 	umull	r2, r3, r3, r1
 8004bd0:	08da      	lsrs	r2, r3, #3
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4413      	add	r3, r2
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	1aca      	subs	r2, r1, r3
 8004bdc:	2a00      	cmp	r2, #0
 8004bde:	d104      	bne.n	8004bea <ReadPressureThread+0x72>
			{
				tx_thread_sleep(SleepTime);
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f00d fe5e 	bl	80128a4 <_tx_thread_sleep>
 8004be8:	e7d1      	b.n	8004b8e <ReadPressureThread+0x16>
			} else
			{
				tx_thread_sleep((SleepTime / 10) + 1);
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	4a06      	ldr	r2, [pc, #24]	; (8004c08 <ReadPressureThread+0x90>)
 8004bee:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf2:	08db      	lsrs	r3, r3, #3
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f00d fe54 	bl	80128a4 <_tx_thread_sleep>
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004bfc:	e7c7      	b.n	8004b8e <ReadPressureThread+0x16>
 8004bfe:	bf00      	nop
 8004c00:	20002b78 	.word	0x20002b78
 8004c04:	200025cc 	.word	0x200025cc
 8004c08:	cccccccd 	.word	0xcccccccd

08004c0c <ReadMagneticThread>:
		}
	}
}

VOID ReadMagneticThread(ULONG init)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b088      	sub	sp, #32
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
	int32_t ret = IIS2MDC_Ok;
 8004c14:	2300      	movs	r3, #0
 8004c16:	61fb      	str	r3, [r7, #28]
	uint32_t SleepTime = 0;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	61bb      	str	r3, [r7, #24]
	float MagX = 0;
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	617b      	str	r3, [r7, #20]
	float MagY = 0;
 8004c22:	f04f 0300 	mov.w	r3, #0
 8004c26:	613b      	str	r3, [r7, #16]
	float MagZ = 0;
 8004c28:	f04f 0300 	mov.w	r3, #0
 8004c2c:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004c2e:	f04f 31ff 	mov.w	r1, #4294967295
 8004c32:	4820      	ldr	r0, [pc, #128]	; (8004cb4 <ReadMagneticThread+0xa8>)
 8004c34:	f00f fa24 	bl	8014080 <_txe_mutex_get>
		ret = BSP_ReadMagnetometerXYZ(&MagX, &MagY, &MagZ);
 8004c38:	f107 020c 	add.w	r2, r7, #12
 8004c3c:	f107 0110 	add.w	r1, r7, #16
 8004c40:	f107 0314 	add.w	r3, r7, #20
 8004c44:	4618      	mov	r0, r3
 8004c46:	f7fc fd81 	bl	800174c <BSP_ReadMagnetometerXYZ>
 8004c4a:	61f8      	str	r0, [r7, #28]
		tx_mutex_put(&MutexI2C2);
 8004c4c:	4819      	ldr	r0, [pc, #100]	; (8004cb4 <ReadMagneticThread+0xa8>)
 8004c4e:	f00f fa71 	bl	8014134 <_txe_mutex_put>
		if(ret == IIS2MDC_DataReady)
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d108      	bne.n	8004c6a <ReadMagneticThread+0x5e>
		{
			magx = MagX;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	4a17      	ldr	r2, [pc, #92]	; (8004cb8 <ReadMagneticThread+0xac>)
 8004c5c:	6013      	str	r3, [r2, #0]
			magy = MagY;
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	4a16      	ldr	r2, [pc, #88]	; (8004cbc <ReadMagneticThread+0xb0>)
 8004c62:	6013      	str	r3, [r2, #0]
			magz = MagZ;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	4a16      	ldr	r2, [pc, #88]	; (8004cc0 <ReadMagneticThread+0xb4>)
 8004c68:	6013      	str	r3, [r2, #0]
		}
		ret = BSP_GetMagneticPeriod(&SleepTime);
 8004c6a:	f107 0318 	add.w	r3, r7, #24
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fc fd90 	bl	8001794 <BSP_GetMagneticPeriod>
 8004c74:	61f8      	str	r0, [r7, #28]
		if(ret == IIS2MDC_Ok)
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1d8      	bne.n	8004c2e <ReadMagneticThread+0x22>
		{
			//Sleep Time given in milliseconds. OS Timeslice = 10 ms, +1 is to handle possible non-zero remainders.
			if(SleepTime % 10 == 0)
 8004c7c:	69b9      	ldr	r1, [r7, #24]
 8004c7e:	4b11      	ldr	r3, [pc, #68]	; (8004cc4 <ReadMagneticThread+0xb8>)
 8004c80:	fba3 2301 	umull	r2, r3, r3, r1
 8004c84:	08da      	lsrs	r2, r3, #3
 8004c86:	4613      	mov	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	4413      	add	r3, r2
 8004c8c:	005b      	lsls	r3, r3, #1
 8004c8e:	1aca      	subs	r2, r1, r3
 8004c90:	2a00      	cmp	r2, #0
 8004c92:	d104      	bne.n	8004c9e <ReadMagneticThread+0x92>
			{
				tx_thread_sleep(SleepTime);
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f00d fe04 	bl	80128a4 <_tx_thread_sleep>
 8004c9c:	e7c7      	b.n	8004c2e <ReadMagneticThread+0x22>
			} else
			{
				tx_thread_sleep((SleepTime / 10) + 1);
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	4a08      	ldr	r2, [pc, #32]	; (8004cc4 <ReadMagneticThread+0xb8>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	08db      	lsrs	r3, r3, #3
 8004ca8:	3301      	adds	r3, #1
 8004caa:	4618      	mov	r0, r3
 8004cac:	f00d fdfa 	bl	80128a4 <_tx_thread_sleep>
		tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004cb0:	e7bd      	b.n	8004c2e <ReadMagneticThread+0x22>
 8004cb2:	bf00      	nop
 8004cb4:	20002b78 	.word	0x20002b78
 8004cb8:	200025e8 	.word	0x200025e8
 8004cbc:	200025ec 	.word	0x200025ec
 8004cc0:	200025f0 	.word	0x200025f0
 8004cc4:	cccccccd 	.word	0xcccccccd

08004cc8 <ReadMotionThread>:
		}
	}
}

VOID ReadMotionThread(ULONG init)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b08a      	sub	sp, #40	; 0x28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
	int32_t ret = IIS2MDC_Ok;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	627b      	str	r3, [r7, #36]	; 0x24
	float AccelX = 0;
 8004cd4:	f04f 0300 	mov.w	r3, #0
 8004cd8:	623b      	str	r3, [r7, #32]
	float AccelY = 0;
 8004cda:	f04f 0300 	mov.w	r3, #0
 8004cde:	61fb      	str	r3, [r7, #28]
	float AccelZ = 0;
 8004ce0:	f04f 0300 	mov.w	r3, #0
 8004ce4:	61bb      	str	r3, [r7, #24]
	float GyroX = 0;
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	617b      	str	r3, [r7, #20]
	float GyroY = 0;
 8004cec:	f04f 0300 	mov.w	r3, #0
 8004cf0:	613b      	str	r3, [r7, #16]
	float GyroZ = 0;
 8004cf2:	f04f 0300 	mov.w	r3, #0
 8004cf6:	60fb      	str	r3, [r7, #12]
	//Synchronize with hardware timer
	BSP_SynchronizeIRQ();
 8004cf8:	f7fc fe64 	bl	80019c4 <BSP_SynchronizeIRQ>
	while(1)
	{
	    tx_mutex_get(&MutexI2C2,TX_NO_WAIT);
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	481b      	ldr	r0, [pc, #108]	; (8004d6c <ReadMotionThread+0xa4>)
 8004d00:	f00f f9be 	bl	8014080 <_txe_mutex_get>
	    ret = BSP_ReadAccelXYZ(&AccelX, &AccelY, &AccelZ);
 8004d04:	f107 0218 	add.w	r2, r7, #24
 8004d08:	f107 011c 	add.w	r1, r7, #28
 8004d0c:	f107 0320 	add.w	r3, r7, #32
 8004d10:	4618      	mov	r0, r3
 8004d12:	f7fc fe1f 	bl	8001954 <BSP_ReadAccelXYZ>
 8004d16:	6278      	str	r0, [r7, #36]	; 0x24
	    if(ret == ISM330DHCX_DataReady)
 8004d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d108      	bne.n	8004d30 <ReadMotionThread+0x68>
	    {
		    accelx = AccelX;
 8004d1e:	6a3b      	ldr	r3, [r7, #32]
 8004d20:	4a13      	ldr	r2, [pc, #76]	; (8004d70 <ReadMotionThread+0xa8>)
 8004d22:	6013      	str	r3, [r2, #0]
		    accely = AccelY;
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	4a13      	ldr	r2, [pc, #76]	; (8004d74 <ReadMotionThread+0xac>)
 8004d28:	6013      	str	r3, [r2, #0]
		    accelz = AccelZ;
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	4a12      	ldr	r2, [pc, #72]	; (8004d78 <ReadMotionThread+0xb0>)
 8004d2e:	6013      	str	r3, [r2, #0]
	    }
	    ret = BSP_ReadGyroXYZ(&GyroX, &GyroY, &GyroZ);
 8004d30:	f107 020c 	add.w	r2, r7, #12
 8004d34:	f107 0110 	add.w	r1, r7, #16
 8004d38:	f107 0314 	add.w	r3, r7, #20
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7fc fe25 	bl	800198c <BSP_ReadGyroXYZ>
 8004d42:	6278      	str	r0, [r7, #36]	; 0x24
	    if(ret == ISM330DHCX_DataReady)
 8004d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d108      	bne.n	8004d5c <ReadMotionThread+0x94>
	    {
		    gyrox = GyroX;
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	4a0b      	ldr	r2, [pc, #44]	; (8004d7c <ReadMotionThread+0xb4>)
 8004d4e:	6013      	str	r3, [r2, #0]
		    gyroy = GyroY;
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	4a0b      	ldr	r2, [pc, #44]	; (8004d80 <ReadMotionThread+0xb8>)
 8004d54:	6013      	str	r3, [r2, #0]
		    gyroz = GyroZ;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	4a0a      	ldr	r2, [pc, #40]	; (8004d84 <ReadMotionThread+0xbc>)
 8004d5a:	6013      	str	r3, [r2, #0]
	    }
	    tx_mutex_put(&MutexI2C2);
 8004d5c:	4803      	ldr	r0, [pc, #12]	; (8004d6c <ReadMotionThread+0xa4>)
 8004d5e:	f00f f9e9 	bl	8014134 <_txe_mutex_put>
	    tx_thread_suspend(&Read_MotionThreadPtr);
 8004d62:	4809      	ldr	r0, [pc, #36]	; (8004d88 <ReadMotionThread+0xc0>)
 8004d64:	f00f fb30 	bl	80143c8 <_txe_thread_suspend>
	    tx_mutex_get(&MutexI2C2,TX_NO_WAIT);
 8004d68:	e7c8      	b.n	8004cfc <ReadMotionThread+0x34>
 8004d6a:	bf00      	nop
 8004d6c:	20002b78 	.word	0x20002b78
 8004d70:	200025d0 	.word	0x200025d0
 8004d74:	200025d4 	.word	0x200025d4
 8004d78:	200025d8 	.word	0x200025d8
 8004d7c:	200025dc 	.word	0x200025dc
 8004d80:	200025e0 	.word	0x200025e0
 8004d84:	200025e4 	.word	0x200025e4
 8004d88:	20002968 	.word	0x20002968

08004d8c <ReadLightThread>:
	}
}

VOID ReadLightThread(ULONG init)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
	float Light = 0;
 8004d94:	f04f 0300 	mov.w	r3, #0
 8004d98:	60bb      	str	r3, [r7, #8]
	int32_t ret = 0;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60fb      	str	r3, [r7, #12]
	while(1)
	{
	    tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004d9e:	f04f 31ff 	mov.w	r1, #4294967295
 8004da2:	480b      	ldr	r0, [pc, #44]	; (8004dd0 <ReadLightThread+0x44>)
 8004da4:	f00f f96c 	bl	8014080 <_txe_mutex_get>
		ret = BSP_ReadAmbientLight(&Light);
 8004da8:	f107 0308 	add.w	r3, r7, #8
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7fc fd3f 	bl	8001830 <BSP_ReadAmbientLight>
 8004db2:	60f8      	str	r0, [r7, #12]
	    tx_mutex_put(&MutexI2C2);
 8004db4:	4806      	ldr	r0, [pc, #24]	; (8004dd0 <ReadLightThread+0x44>)
 8004db6:	f00f f9bd 	bl	8014134 <_txe_mutex_put>
		if(ret == VEML6030_Ok)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d102      	bne.n	8004dc6 <ReadLightThread+0x3a>
		{
			light = Light;
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	4a04      	ldr	r2, [pc, #16]	; (8004dd4 <ReadLightThread+0x48>)
 8004dc4:	6013      	str	r3, [r2, #0]
		}
		tx_thread_sleep(100);
 8004dc6:	2064      	movs	r0, #100	; 0x64
 8004dc8:	f00d fd6c 	bl	80128a4 <_tx_thread_sleep>
	    tx_mutex_get(&MutexI2C2,TX_WAIT_FOREVER);
 8004dcc:	e7e7      	b.n	8004d9e <ReadLightThread+0x12>
 8004dce:	bf00      	nop
 8004dd0:	20002b78 	.word	0x20002b78
 8004dd4:	200025f4 	.word	0x200025f4

08004dd8 <RedLEDToggleThread>:
	}
}

VOID RedLEDToggleThread(ULONG init)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
	while(1)
	{
		BSP_LEDToggleRed();
 8004de0:	f7fc fb6a 	bl	80014b8 <BSP_LEDToggleRed>
		tx_thread_sleep(100);
 8004de4:	2064      	movs	r0, #100	; 0x64
 8004de6:	f00d fd5d 	bl	80128a4 <_tx_thread_sleep>
		BSP_LEDToggleRed();
 8004dea:	e7f9      	b.n	8004de0 <RedLEDToggleThread+0x8>

08004dec <GreenLEDToggleThread>:
	}
}

VOID GreenLEDToggleThread(ULONG init)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		BSP_LEDToggleGreen();
 8004df4:	f7fc fb6a 	bl	80014cc <BSP_LEDToggleGreen>
		tx_thread_sleep(100);
 8004df8:	2064      	movs	r0, #100	; 0x64
 8004dfa:	f00d fd53 	bl	80128a4 <_tx_thread_sleep>
		BSP_LEDToggleGreen();
 8004dfe:	e7f9      	b.n	8004df4 <GreenLEDToggleThread+0x8>

08004e00 <TIM7_ResumeMotionThread>:
	}
}


void TIM7_ResumeMotionThread(void)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	af00      	add	r7, sp, #0
	if(Read_MotionThreadPtr.tx_thread_state == TX_SUSPENDED)
 8004e04:	4b04      	ldr	r3, [pc, #16]	; (8004e18 <TIM7_ResumeMotionThread+0x18>)
 8004e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e08:	2b03      	cmp	r3, #3
 8004e0a:	d102      	bne.n	8004e12 <TIM7_ResumeMotionThread+0x12>
	{
		//uint32_t time = HAL_GetTick();
		//printf("Time is %lu \n", time);
	    tx_thread_resume(&Read_MotionThreadPtr);
 8004e0c:	4802      	ldr	r0, [pc, #8]	; (8004e18 <TIM7_ResumeMotionThread+0x18>)
 8004e0e:	f00f fabd 	bl	801438c <_txe_thread_resume>
	}
}
 8004e12:	bf00      	nop
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	20002968 	.word	0x20002968

08004e1c <MX_CORDIC_Init>:

CORDIC_HandleTypeDef hcordic;

/* CORDIC init function */
void MX_CORDIC_Init(void)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8004e20:	4b06      	ldr	r3, [pc, #24]	; (8004e3c <MX_CORDIC_Init+0x20>)
 8004e22:	4a07      	ldr	r2, [pc, #28]	; (8004e40 <MX_CORDIC_Init+0x24>)
 8004e24:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8004e26:	4805      	ldr	r0, [pc, #20]	; (8004e3c <MX_CORDIC_Init+0x20>)
 8004e28:	f001 feb2 	bl	8006b90 <HAL_CORDIC_Init>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8004e32:	f000 fff9 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8004e36:	bf00      	nop
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20002bac 	.word	0x20002bac
 8004e40:	40021000 	.word	0x40021000

08004e44 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]

  if(cordicHandle->Instance==CORDIC)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a0b      	ldr	r2, [pc, #44]	; (8004e80 <HAL_CORDIC_MspInit+0x3c>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d10e      	bne.n	8004e74 <HAL_CORDIC_MspInit+0x30>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004e56:	4b0b      	ldr	r3, [pc, #44]	; (8004e84 <HAL_CORDIC_MspInit+0x40>)
 8004e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e5c:	4a09      	ldr	r2, [pc, #36]	; (8004e84 <HAL_CORDIC_MspInit+0x40>)
 8004e5e:	f043 0302 	orr.w	r3, r3, #2
 8004e62:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8004e66:	4b07      	ldr	r3, [pc, #28]	; (8004e84 <HAL_CORDIC_MspInit+0x40>)
 8004e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	60fb      	str	r3, [r7, #12]
 8004e72:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 8004e74:	bf00      	nop
 8004e76:	3714      	adds	r7, #20
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr
 8004e80:	40021000 	.word	0x40021000
 8004e84:	46020c00 	.word	0x46020c00

08004e88 <MX_DCACHE1_Init>:

DCACHE_HandleTypeDef hdcache1;

/* DCACHE1 init function */
void MX_DCACHE1_Init(void)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE1_Init 0 */

  /* USER CODE BEGIN DCACHE1_Init 1 */

  /* USER CODE END DCACHE1_Init 1 */
  hdcache1.Instance = DCACHE1;
 8004e8c:	4b07      	ldr	r3, [pc, #28]	; (8004eac <MX_DCACHE1_Init+0x24>)
 8004e8e:	4a08      	ldr	r2, [pc, #32]	; (8004eb0 <MX_DCACHE1_Init+0x28>)
 8004e90:	601a      	str	r2, [r3, #0]
  hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 8004e92:	4b06      	ldr	r3, [pc, #24]	; (8004eac <MX_DCACHE1_Init+0x24>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 8004e98:	4804      	ldr	r0, [pc, #16]	; (8004eac <MX_DCACHE1_Init+0x24>)
 8004e9a:	f001 ff8b 	bl	8006db4 <HAL_DCACHE_Init>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <MX_DCACHE1_Init+0x20>
  {
    Error_Handler();
 8004ea4:	f000 ffc0 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE1_Init 2 */

  /* USER CODE END DCACHE1_Init 2 */

}
 8004ea8:	bf00      	nop
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	20002bd4 	.word	0x20002bd4
 8004eb0:	40031400 	.word	0x40031400

08004eb4 <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8004eb8:	4b16      	ldr	r3, [pc, #88]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004eba:	4a17      	ldr	r2, [pc, #92]	; (8004f18 <MX_DCMI_Init+0x64>)
 8004ebc:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8004ebe:	4b15      	ldr	r3, [pc, #84]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8004ec4:	4b13      	ldr	r3, [pc, #76]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ec6:	2220      	movs	r2, #32
 8004ec8:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8004eca:	4b12      	ldr	r3, [pc, #72]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ecc:	2280      	movs	r2, #128	; 0x80
 8004ece:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8004ed0:	4b10      	ldr	r3, [pc, #64]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ed2:	2240      	movs	r2, #64	; 0x40
 8004ed4:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8004ed6:	4b0f      	ldr	r3, [pc, #60]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ed8:	2200      	movs	r2, #0
 8004eda:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8004edc:	4b0d      	ldr	r3, [pc, #52]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8004ee2:	4b0c      	ldr	r3, [pc, #48]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8004ee8:	4b0a      	ldr	r3, [pc, #40]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8004eee:	4b09      	ldr	r3, [pc, #36]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8004ef4:	4b07      	ldr	r3, [pc, #28]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8004efa:	4b06      	ldr	r3, [pc, #24]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8004f00:	4804      	ldr	r0, [pc, #16]	; (8004f14 <MX_DCMI_Init+0x60>)
 8004f02:	f002 f80d 	bl	8006f20 <HAL_DCMI_Init>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8004f0c:	f000 ff8c 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8004f10:	bf00      	nop
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	20002c00 	.word	0x20002c00
 8004f18:	4202c000 	.word	0x4202c000

08004f1c <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b08e      	sub	sp, #56	; 0x38
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f28:	2200      	movs	r2, #0
 8004f2a:	601a      	str	r2, [r3, #0]
 8004f2c:	605a      	str	r2, [r3, #4]
 8004f2e:	609a      	str	r2, [r3, #8]
 8004f30:	60da      	str	r2, [r3, #12]
 8004f32:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a6d      	ldr	r2, [pc, #436]	; (80050f0 <HAL_DCMI_MspInit+0x1d4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	f040 80d3 	bne.w	80050e6 <HAL_DCMI_MspInit+0x1ca>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_PSSI_CLK_ENABLE();
 8004f40:	4b6c      	ldr	r3, [pc, #432]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f46:	4a6b      	ldr	r2, [pc, #428]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f48:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004f4c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f50:	4b68      	ldr	r3, [pc, #416]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f5a:	623b      	str	r3, [r7, #32]
 8004f5c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004f5e:	4b65      	ldr	r3, [pc, #404]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f64:	4a63      	ldr	r2, [pc, #396]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f6a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f6e:	4b61      	ldr	r3, [pc, #388]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f78:	61fb      	str	r3, [r7, #28]
 8004f7a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f7c:	4b5d      	ldr	r3, [pc, #372]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f82:	4a5c      	ldr	r2, [pc, #368]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f84:	f043 0310 	orr.w	r3, r3, #16
 8004f88:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f8c:	4b59      	ldr	r3, [pc, #356]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f92:	f003 0310 	and.w	r3, r3, #16
 8004f96:	61bb      	str	r3, [r7, #24]
 8004f98:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004f9a:	4b56      	ldr	r3, [pc, #344]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fa0:	4a54      	ldr	r2, [pc, #336]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fa6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004faa:	4b52      	ldr	r3, [pc, #328]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004fac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb4:	617b      	str	r3, [r7, #20]
 8004fb6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fb8:	4b4e      	ldr	r3, [pc, #312]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004fba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fbe:	4a4d      	ldr	r2, [pc, #308]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004fc0:	f043 0302 	orr.w	r3, r3, #2
 8004fc4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004fc8:	4b4a      	ldr	r3, [pc, #296]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004fca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fce:	f003 0302 	and.w	r3, r3, #2
 8004fd2:	613b      	str	r3, [r7, #16]
 8004fd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fd6:	4b47      	ldr	r3, [pc, #284]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fdc:	4a45      	ldr	r2, [pc, #276]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004fde:	f043 0304 	orr.w	r3, r3, #4
 8004fe2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004fe6:	4b43      	ldr	r3, [pc, #268]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fec:	f003 0304 	and.w	r3, r3, #4
 8004ff0:	60fb      	str	r3, [r7, #12]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ff4:	4b3f      	ldr	r3, [pc, #252]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004ff6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ffa:	4a3e      	ldr	r2, [pc, #248]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8004ffc:	f043 0301 	orr.w	r3, r3, #1
 8005000:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005004:	4b3b      	ldr	r3, [pc, #236]	; (80050f4 <HAL_DCMI_MspInit+0x1d8>)
 8005006:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	60bb      	str	r3, [r7, #8]
 8005010:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> DCMI_D2
    PC7     ------> DCMI_D1
    PC6     ------> DCMI_D0
    PA6     ------> DCMI_PIXCLK
    */
    GPIO_InitStruct.Pin = CAM_D6_Pin|CAM_D5_Pin|CAM_D7_Pin;
 8005012:	23d0      	movs	r3, #208	; 0xd0
 8005014:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005016:	2302      	movs	r3, #2
 8005018:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800501a:	2300      	movs	r3, #0
 800501c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800501e:	2303      	movs	r3, #3
 8005020:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8005022:	230a      	movs	r3, #10
 8005024:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005026:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800502a:	4619      	mov	r1, r3
 800502c:	4832      	ldr	r0, [pc, #200]	; (80050f8 <HAL_DCMI_MspInit+0x1dc>)
 800502e:	f003 fcfb 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_D3_Pin;
 8005032:	2302      	movs	r3, #2
 8005034:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005036:	2302      	movs	r3, #2
 8005038:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800503a:	2300      	movs	r3, #0
 800503c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800503e:	2303      	movs	r3, #3
 8005040:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8005042:	230a      	movs	r3, #10
 8005044:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(CAM_D3_GPIO_Port, &GPIO_InitStruct);
 8005046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800504a:	4619      	mov	r1, r3
 800504c:	482b      	ldr	r0, [pc, #172]	; (80050fc <HAL_DCMI_MspInit+0x1e0>)
 800504e:	f003 fceb 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_D4_Pin|CAM_HSYNC_Pin;
 8005052:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8005056:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005058:	2302      	movs	r3, #2
 800505a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800505c:	2300      	movs	r3, #0
 800505e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005060:	2303      	movs	r3, #3
 8005062:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8005064:	230a      	movs	r3, #10
 8005066:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005068:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800506c:	4619      	mov	r1, r3
 800506e:	4824      	ldr	r0, [pc, #144]	; (8005100 <HAL_DCMI_MspInit+0x1e4>)
 8005070:	f003 fcda 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_VSYNC_Pin;
 8005074:	2380      	movs	r3, #128	; 0x80
 8005076:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005078:	2302      	movs	r3, #2
 800507a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800507c:	2300      	movs	r3, #0
 800507e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005080:	2303      	movs	r3, #3
 8005082:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8005084:	230a      	movs	r3, #10
 8005086:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(CAM_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8005088:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800508c:	4619      	mov	r1, r3
 800508e:	481d      	ldr	r0, [pc, #116]	; (8005104 <HAL_DCMI_MspInit+0x1e8>)
 8005090:	f003 fcca 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_D2_Pin|CAM_D1_Pin|CAM_D0_Pin;
 8005094:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8005098:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800509a:	2302      	movs	r3, #2
 800509c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800509e:	2300      	movs	r3, #0
 80050a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050a2:	2303      	movs	r3, #3
 80050a4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80050a6:	230a      	movs	r3, #10
 80050a8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050ae:	4619      	mov	r1, r3
 80050b0:	4815      	ldr	r0, [pc, #84]	; (8005108 <HAL_DCMI_MspInit+0x1ec>)
 80050b2:	f003 fcb9 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAM_PIXCLK_Pin;
 80050b6:	2340      	movs	r3, #64	; 0x40
 80050b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050ba:	2302      	movs	r3, #2
 80050bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050c2:	2303      	movs	r3, #3
 80050c4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_DCMI;
 80050c6:	2304      	movs	r3, #4
 80050c8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(CAM_PIXCLK_GPIO_Port, &GPIO_InitStruct);
 80050ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050ce:	4619      	mov	r1, r3
 80050d0:	480e      	ldr	r0, [pc, #56]	; (800510c <HAL_DCMI_MspInit+0x1f0>)
 80050d2:	f003 fca9 	bl	8008a28 <HAL_GPIO_Init>

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_PSSI_IRQn, 15, 0);
 80050d6:	2200      	movs	r2, #0
 80050d8:	210f      	movs	r1, #15
 80050da:	2077      	movs	r0, #119	; 0x77
 80050dc:	f001 fe42 	bl	8006d64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_PSSI_IRQn);
 80050e0:	2077      	movs	r0, #119	; 0x77
 80050e2:	f001 fe59 	bl	8006d98 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 80050e6:	bf00      	nop
 80050e8:	3738      	adds	r7, #56	; 0x38
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	4202c000 	.word	0x4202c000
 80050f4:	46020c00 	.word	0x46020c00
 80050f8:	42022000 	.word	0x42022000
 80050fc:	42021000 	.word	0x42021000
 8005100:	42021c00 	.word	0x42021c00
 8005104:	42020400 	.word	0x42020400
 8005108:	42020800 	.word	0x42020800
 800510c:	42020000 	.word	0x42020000

08005110 <MX_GPDMA1_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel12;
DMA_HandleTypeDef handle_GPDMA1_Channel12;

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8005116:	4b26      	ldr	r3, [pc, #152]	; (80051b0 <MX_GPDMA1_Init+0xa0>)
 8005118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800511c:	4a24      	ldr	r2, [pc, #144]	; (80051b0 <MX_GPDMA1_Init+0xa0>)
 800511e:	f043 0301 	orr.w	r3, r3, #1
 8005122:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8005126:	4b22      	ldr	r3, [pc, #136]	; (80051b0 <MX_GPDMA1_Init+0xa0>)
 8005128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	607b      	str	r3, [r7, #4]
 8005132:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel12_IRQn, 15, 0);
 8005134:	2200      	movs	r2, #0
 8005136:	210f      	movs	r1, #15
 8005138:	2054      	movs	r0, #84	; 0x54
 800513a:	f001 fe13 	bl	8006d64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel12_IRQn);
 800513e:	2054      	movs	r0, #84	; 0x54
 8005140:	f001 fe2a 	bl	8006d98 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN GPDMA1_Init 1 */

  /* USER CODE END GPDMA1_Init 1 */
  handle_GPDMA1_Channel12.Instance = GPDMA1_Channel12;
 8005144:	4b1b      	ldr	r3, [pc, #108]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 8005146:	4a1c      	ldr	r2, [pc, #112]	; (80051b8 <MX_GPDMA1_Init+0xa8>)
 8005148:	601a      	str	r2, [r3, #0]
  handle_GPDMA1_Channel12.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 800514a:	4b1a      	ldr	r3, [pc, #104]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 800514c:	2200      	movs	r2, #0
 800514e:	639a      	str	r2, [r3, #56]	; 0x38
  handle_GPDMA1_Channel12.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8005150:	4b18      	ldr	r3, [pc, #96]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 8005152:	2200      	movs	r2, #0
 8005154:	63da      	str	r2, [r3, #60]	; 0x3c
  handle_GPDMA1_Channel12.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
 8005156:	4b17      	ldr	r3, [pc, #92]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 8005158:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800515c:	641a      	str	r2, [r3, #64]	; 0x40
  handle_GPDMA1_Channel12.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 800515e:	4b15      	ldr	r3, [pc, #84]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 8005160:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8005164:	645a      	str	r2, [r3, #68]	; 0x44
  handle_GPDMA1_Channel12.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8005166:	4b13      	ldr	r3, [pc, #76]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 8005168:	2281      	movs	r2, #129	; 0x81
 800516a:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel12) != HAL_OK)
 800516c:	4811      	ldr	r0, [pc, #68]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 800516e:	f002 fd21 	bl	8007bb4 <HAL_DMAEx_List_Init>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <MX_GPDMA1_Init+0x6c>
  {
    Error_Handler();
 8005178:	f000 fe56 	bl	8005e28 <Error_Handler>
  }
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel12, DMA_CHANNEL_PRIV) != HAL_OK)
 800517c:	2111      	movs	r1, #17
 800517e:	480d      	ldr	r0, [pc, #52]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 8005180:	f002 fcb6 	bl	8007af0 <HAL_DMA_ConfigChannelAttributes>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d001      	beq.n	800518e <MX_GPDMA1_Init+0x7e>
  {
    Error_Handler();
 800518a:	f000 fe4d 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN GPDMA1_Init 2 */
  MX_ProjectDMAQueue_Config();
 800518e:	f000 fceb 	bl	8005b68 <MX_ProjectDMAQueue_Config>
  HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel12, &ProjectDMAQueue);
 8005192:	490a      	ldr	r1, [pc, #40]	; (80051bc <MX_GPDMA1_Init+0xac>)
 8005194:	4807      	ldr	r0, [pc, #28]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 8005196:	f002 ffcb 	bl	8008130 <HAL_DMAEx_List_LinkQ>
  //HAL_DMAEx_List_Start(&handle_GPDMA1_Channel12);
  __HAL_LINKDMA(&hdcmi, DMA_Handle, handle_GPDMA1_Channel12);
 800519a:	4b09      	ldr	r3, [pc, #36]	; (80051c0 <MX_GPDMA1_Init+0xb0>)
 800519c:	4a05      	ldr	r2, [pc, #20]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 800519e:	649a      	str	r2, [r3, #72]	; 0x48
 80051a0:	4b04      	ldr	r3, [pc, #16]	; (80051b4 <MX_GPDMA1_Init+0xa4>)
 80051a2:	4a07      	ldr	r2, [pc, #28]	; (80051c0 <MX_GPDMA1_Init+0xb0>)
 80051a4:	65da      	str	r2, [r3, #92]	; 0x5c
  /* USER CODE END GPDMA1_Init 2 */

}
 80051a6:	bf00      	nop
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	46020c00 	.word	0x46020c00
 80051b4:	20002c50 	.word	0x20002c50
 80051b8:	40020650 	.word	0x40020650
 80051bc:	20002d84 	.word	0x20002d84
 80051c0:	20002c00 	.word	0x20002c00

080051c4 <MX_GPIO_Init>:
     PF12   ------> OCTOSPIM_P2_DQS
     PB15   ------> UCPD1_CC2
     PB1   ------> MDF1_SDI0
*/
void MX_GPIO_Init(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b08e      	sub	sp, #56	; 0x38
 80051c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051ce:	2200      	movs	r2, #0
 80051d0:	601a      	str	r2, [r3, #0]
 80051d2:	605a      	str	r2, [r3, #4]
 80051d4:	609a      	str	r2, [r3, #8]
 80051d6:	60da      	str	r2, [r3, #12]
 80051d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80051da:	4bbf      	ldr	r3, [pc, #764]	; (80054d8 <MX_GPIO_Init+0x314>)
 80051dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051e0:	4abd      	ldr	r2, [pc, #756]	; (80054d8 <MX_GPIO_Init+0x314>)
 80051e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80051ea:	4bbb      	ldr	r3, [pc, #748]	; (80054d8 <MX_GPIO_Init+0x314>)
 80051ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f4:	623b      	str	r3, [r7, #32]
 80051f6:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80051f8:	4bb7      	ldr	r3, [pc, #732]	; (80054d8 <MX_GPIO_Init+0x314>)
 80051fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051fe:	4ab6      	ldr	r2, [pc, #728]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005204:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005208:	4bb3      	ldr	r3, [pc, #716]	; (80054d8 <MX_GPIO_Init+0x314>)
 800520a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800520e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005212:	61fb      	str	r3, [r7, #28]
 8005214:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005216:	4bb0      	ldr	r3, [pc, #704]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005218:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800521c:	4aae      	ldr	r2, [pc, #696]	; (80054d8 <MX_GPIO_Init+0x314>)
 800521e:	f043 0304 	orr.w	r3, r3, #4
 8005222:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005226:	4bac      	ldr	r3, [pc, #688]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005228:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800522c:	f003 0304 	and.w	r3, r3, #4
 8005230:	61bb      	str	r3, [r7, #24]
 8005232:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005234:	4ba8      	ldr	r3, [pc, #672]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005236:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800523a:	4aa7      	ldr	r2, [pc, #668]	; (80054d8 <MX_GPIO_Init+0x314>)
 800523c:	f043 0301 	orr.w	r3, r3, #1
 8005240:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005244:	4ba4      	ldr	r3, [pc, #656]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005246:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	617b      	str	r3, [r7, #20]
 8005250:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005252:	4ba1      	ldr	r3, [pc, #644]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005254:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005258:	4a9f      	ldr	r2, [pc, #636]	; (80054d8 <MX_GPIO_Init+0x314>)
 800525a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800525e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005262:	4b9d      	ldr	r3, [pc, #628]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005264:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800526c:	613b      	str	r3, [r7, #16]
 800526e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005270:	4b99      	ldr	r3, [pc, #612]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005272:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005276:	4a98      	ldr	r2, [pc, #608]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005278:	f043 0310 	orr.w	r3, r3, #16
 800527c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005280:	4b95      	ldr	r3, [pc, #596]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005282:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005286:	f003 0310 	and.w	r3, r3, #16
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800528e:	4b92      	ldr	r3, [pc, #584]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005290:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005294:	4a90      	ldr	r2, [pc, #576]	; (80054d8 <MX_GPIO_Init+0x314>)
 8005296:	f043 0302 	orr.w	r3, r3, #2
 800529a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800529e:	4b8e      	ldr	r3, [pc, #568]	; (80054d8 <MX_GPIO_Init+0x314>)
 80052a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052a4:	f003 0302 	and.w	r3, r3, #2
 80052a8:	60bb      	str	r3, [r7, #8]
 80052aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80052ac:	4b8a      	ldr	r3, [pc, #552]	; (80054d8 <MX_GPIO_Init+0x314>)
 80052ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052b2:	4a89      	ldr	r2, [pc, #548]	; (80054d8 <MX_GPIO_Init+0x314>)
 80052b4:	f043 0308 	orr.w	r3, r3, #8
 80052b8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80052bc:	4b86      	ldr	r3, [pc, #536]	; (80054d8 <MX_GPIO_Init+0x314>)
 80052be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052c2:	f003 0308 	and.w	r3, r3, #8
 80052c6:	607b      	str	r3, [r7, #4]
 80052c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80052ca:	4b83      	ldr	r3, [pc, #524]	; (80054d8 <MX_GPIO_Init+0x314>)
 80052cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052d0:	4a81      	ldr	r2, [pc, #516]	; (80054d8 <MX_GPIO_Init+0x314>)
 80052d2:	f043 0320 	orr.w	r3, r3, #32
 80052d6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80052da:	4b7f      	ldr	r3, [pc, #508]	; (80054d8 <MX_GPIO_Init+0x314>)
 80052dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052e0:	f003 0320 	and.w	r3, r3, #32
 80052e4:	603b      	str	r3, [r7, #0]
 80052e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 80052e8:	2200      	movs	r2, #0
 80052ea:	2120      	movs	r1, #32
 80052ec:	487b      	ldr	r0, [pc, #492]	; (80054dc <MX_GPIO_Init+0x318>)
 80052ee:	f003 fe69 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAM_XSDN_GPIO_Port, CAM_XSDN_Pin, GPIO_PIN_RESET);
 80052f2:	2200      	movs	r2, #0
 80052f4:	2108      	movs	r1, #8
 80052f6:	487a      	ldr	r0, [pc, #488]	; (80054e0 <MX_GPIO_Init+0x31c>)
 80052f8:	f003 fe64 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAM_RSTI_GPIO_Port, CAM_RSTI_Pin, GPIO_PIN_SET);
 80052fc:	2201      	movs	r2, #1
 80052fe:	2104      	movs	r1, #4
 8005300:	4877      	ldr	r0, [pc, #476]	; (80054e0 <MX_GPIO_Init+0x31c>)
 8005302:	f003 fe5f 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 8005306:	2200      	movs	r2, #0
 8005308:	21c2      	movs	r1, #194	; 0xc2
 800530a:	4876      	ldr	r0, [pc, #472]	; (80054e4 <MX_GPIO_Init+0x320>)
 800530c:	f003 fe5a 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8005310:	2200      	movs	r2, #0
 8005312:	2140      	movs	r1, #64	; 0x40
 8005314:	4874      	ldr	r0, [pc, #464]	; (80054e8 <MX_GPIO_Init+0x324>)
 8005316:	f003 fe55 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MXCHIP_NSS_GPIO_Port, MXCHIP_NSS_Pin, GPIO_PIN_SET);
 800531a:	2201      	movs	r2, #1
 800531c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005320:	486e      	ldr	r0, [pc, #440]	; (80054dc <MX_GPIO_Init+0x318>)
 8005322:	f003 fe4f 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|MXCHIP_RESET_Pin, GPIO_PIN_RESET);
 8005326:	2200      	movs	r2, #0
 8005328:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 800532c:	486f      	ldr	r0, [pc, #444]	; (80054ec <MX_GPIO_Init+0x328>)
 800532e:	f003 fe49 	bl	8008fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MXCHIP_FLOW_Pin;
 8005332:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005336:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005338:	4b6d      	ldr	r3, [pc, #436]	; (80054f0 <MX_GPIO_Init+0x32c>)
 800533a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800533c:	2300      	movs	r3, #0
 800533e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MXCHIP_FLOW_GPIO_Port, &GPIO_InitStruct);
 8005340:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005344:	4619      	mov	r1, r3
 8005346:	4868      	ldr	r0, [pc, #416]	; (80054e8 <MX_GPIO_Init+0x324>)
 8005348:	f003 fb6e 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 800534c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005350:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005352:	2302      	movs	r3, #2
 8005354:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005356:	2300      	movs	r3, #0
 8005358:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800535a:	2300      	movs	r3, #0
 800535c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800535e:	2308      	movs	r3, #8
 8005360:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005362:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005366:	4619      	mov	r1, r3
 8005368:	4862      	ldr	r0, [pc, #392]	; (80054f4 <MX_GPIO_Init+0x330>)
 800536a:	f003 fb5d 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 800536e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005372:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005374:	2303      	movs	r3, #3
 8005376:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005378:	2300      	movs	r3, #0
 800537a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 800537c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005380:	4619      	mov	r1, r3
 8005382:	485d      	ldr	r0, [pc, #372]	; (80054f8 <MX_GPIO_Init+0x334>)
 8005384:	f003 fb50 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAM_PLUG_Pin;
 8005388:	2302      	movs	r3, #2
 800538a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800538c:	2300      	movs	r3, #0
 800538e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005390:	2301      	movs	r3, #1
 8005392:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CAM_PLUG_GPIO_Port, &GPIO_InitStruct);
 8005394:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005398:	4619      	mov	r1, r3
 800539a:	4851      	ldr	r0, [pc, #324]	; (80054e0 <MX_GPIO_Init+0x31c>)
 800539c:	f003 fb44 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 80053a0:	2320      	movs	r3, #32
 80053a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053a4:	2302      	movs	r3, #2
 80053a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053a8:	2300      	movs	r3, #0
 80053aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053ac:	2303      	movs	r3, #3
 80053ae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80053b0:	2305      	movs	r3, #5
 80053b2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 80053b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053b8:	4619      	mov	r1, r3
 80053ba:	4849      	ldr	r0, [pc, #292]	; (80054e0 <MX_GPIO_Init+0x31c>)
 80053bc:	f003 fb34 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 80053c0:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053c6:	2302      	movs	r3, #2
 80053c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ca:	2300      	movs	r3, #0
 80053cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053ce:	2303      	movs	r3, #3
 80053d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80053d2:	2305      	movs	r3, #5
 80053d4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80053d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053da:	4619      	mov	r1, r3
 80053dc:	4841      	ldr	r0, [pc, #260]	; (80054e4 <MX_GPIO_Init+0x320>)
 80053de:	f003 fb23 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 80053e2:	2308      	movs	r3, #8
 80053e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053e6:	2300      	movs	r3, #0
 80053e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ea:	2300      	movs	r3, #0
 80053ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 80053ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053f2:	4619      	mov	r1, r3
 80053f4:	483b      	ldr	r0, [pc, #236]	; (80054e4 <MX_GPIO_Init+0x320>)
 80053f6:	f003 fb17 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 80053fa:	2320      	movs	r3, #32
 80053fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053fe:	2301      	movs	r3, #1
 8005400:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005402:	2300      	movs	r3, #0
 8005404:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005406:	2300      	movs	r3, #0
 8005408:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 800540a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800540e:	4619      	mov	r1, r3
 8005410:	4832      	ldr	r0, [pc, #200]	; (80054dc <MX_GPIO_Init+0x318>)
 8005412:	f003 fb09 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAM_XSDN_Pin;
 8005416:	2308      	movs	r3, #8
 8005418:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800541a:	2301      	movs	r3, #1
 800541c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800541e:	2302      	movs	r3, #2
 8005420:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005422:	2300      	movs	r3, #0
 8005424:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CAM_XSDN_GPIO_Port, &GPIO_InitStruct);
 8005426:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800542a:	4619      	mov	r1, r3
 800542c:	482c      	ldr	r0, [pc, #176]	; (80054e0 <MX_GPIO_Init+0x31c>)
 800542e:	f003 fafb 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAM_RSTI_Pin;
 8005432:	2304      	movs	r3, #4
 8005434:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005436:	2301      	movs	r3, #1
 8005438:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800543a:	2301      	movs	r3, #1
 800543c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800543e:	2300      	movs	r3, #0
 8005440:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CAM_RSTI_GPIO_Port, &GPIO_InitStruct);
 8005442:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005446:	4619      	mov	r1, r3
 8005448:	4825      	ldr	r0, [pc, #148]	; (80054e0 <MX_GPIO_Init+0x31c>)
 800544a:	f003 faed 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 800544e:	f241 031f 	movw	r3, #4127	; 0x101f
 8005452:	627b      	str	r3, [r7, #36]	; 0x24
                          |OCTOSPI_F_CLK_P_Pin|OCTOSPI_F_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005454:	2302      	movs	r3, #2
 8005456:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005458:	2300      	movs	r3, #0
 800545a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800545c:	2303      	movs	r3, #3
 800545e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8005460:	2305      	movs	r3, #5
 8005462:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005464:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005468:	4619      	mov	r1, r3
 800546a:	4820      	ldr	r0, [pc, #128]	; (80054ec <MX_GPIO_Init+0x328>)
 800546c:	f003 fadc 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8005470:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005474:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005476:	2300      	movs	r3, #0
 8005478:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800547a:	2300      	movs	r3, #0
 800547c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 800547e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005482:	4619      	mov	r1, r3
 8005484:	481b      	ldr	r0, [pc, #108]	; (80054f4 <MX_GPIO_Init+0x330>)
 8005486:	f003 facf 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 800548a:	23c2      	movs	r3, #194	; 0xc2
 800548c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800548e:	2301      	movs	r3, #1
 8005490:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005492:	2300      	movs	r3, #0
 8005494:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005496:	2300      	movs	r3, #0
 8005498:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800549a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800549e:	4619      	mov	r1, r3
 80054a0:	4810      	ldr	r0, [pc, #64]	; (80054e4 <MX_GPIO_Init+0x320>)
 80054a2:	f003 fac1 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 80054a6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80054aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ac:	2302      	movs	r3, #2
 80054ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054b0:	2300      	movs	r3, #0
 80054b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054b4:	2300      	movs	r3, #0
 80054b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80054b8:	230a      	movs	r3, #10
 80054ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054c0:	4619      	mov	r1, r3
 80054c2:	480d      	ldr	r0, [pc, #52]	; (80054f8 <MX_GPIO_Init+0x334>)
 80054c4:	f003 fab0 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 80054c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ce:	2302      	movs	r3, #2
 80054d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d2:	2300      	movs	r3, #0
 80054d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054d6:	e011      	b.n	80054fc <MX_GPIO_Init+0x338>
 80054d8:	46020c00 	.word	0x46020c00
 80054dc:	42020400 	.word	0x42020400
 80054e0:	42022000 	.word	0x42022000
 80054e4:	42021c00 	.word	0x42021c00
 80054e8:	42021800 	.word	0x42021800
 80054ec:	42021400 	.word	0x42021400
 80054f0:	10110000 	.word	0x10110000
 80054f4:	42020800 	.word	0x42020800
 80054f8:	42020000 	.word	0x42020000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054fc:	2300      	movs	r3, #0
 80054fe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8005500:	2306      	movs	r3, #6
 8005502:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 8005504:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005508:	4619      	mov	r1, r3
 800550a:	4858      	ldr	r0, [pc, #352]	; (800566c <MX_GPIO_Init+0x4a8>)
 800550c:	f003 fa8c 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 8005510:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005514:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005516:	2302      	movs	r3, #2
 8005518:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800551a:	2300      	movs	r3, #0
 800551c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800551e:	2300      	movs	r3, #0
 8005520:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 8005522:	2303      	movs	r3, #3
 8005524:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005526:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800552a:	4619      	mov	r1, r3
 800552c:	4850      	ldr	r0, [pc, #320]	; (8005670 <MX_GPIO_Init+0x4ac>)
 800552e:	f003 fa7b 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 8005532:	2340      	movs	r3, #64	; 0x40
 8005534:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005536:	2301      	movs	r3, #1
 8005538:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800553a:	2300      	movs	r3, #0
 800553c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800553e:	2300      	movs	r3, #0
 8005540:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 8005542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005546:	4619      	mov	r1, r3
 8005548:	484a      	ldr	r0, [pc, #296]	; (8005674 <MX_GPIO_Init+0x4b0>)
 800554a:	f003 fa6d 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 800554e:	2324      	movs	r3, #36	; 0x24
 8005550:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005552:	2300      	movs	r3, #0
 8005554:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005556:	2300      	movs	r3, #0
 8005558:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800555a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800555e:	4619      	mov	r1, r3
 8005560:	4844      	ldr	r0, [pc, #272]	; (8005674 <MX_GPIO_Init+0x4b0>)
 8005562:	f003 fa61 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MXCHIP_NOTIFY_Pin;
 8005566:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800556a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800556c:	4b42      	ldr	r3, [pc, #264]	; (8005678 <MX_GPIO_Init+0x4b4>)
 800556e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005570:	2300      	movs	r3, #0
 8005572:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MXCHIP_NOTIFY_GPIO_Port, &GPIO_InitStruct);
 8005574:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005578:	4619      	mov	r1, r3
 800557a:	4840      	ldr	r0, [pc, #256]	; (800567c <MX_GPIO_Init+0x4b8>)
 800557c:	f003 fa54 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 8005580:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8005584:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005586:	2300      	movs	r3, #0
 8005588:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800558a:	2300      	movs	r3, #0
 800558c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800558e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005592:	4619      	mov	r1, r3
 8005594:	4836      	ldr	r0, [pc, #216]	; (8005670 <MX_GPIO_Init+0x4ac>)
 8005596:	f003 fa47 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = Mems_INT_IIS2MDC_Pin|USB_IANA_Pin;
 800559a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800559e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055a0:	2300      	movs	r3, #0
 80055a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055a4:	2300      	movs	r3, #0
 80055a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80055a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055ac:	4619      	mov	r1, r3
 80055ae:	4833      	ldr	r0, [pc, #204]	; (800567c <MX_GPIO_Init+0x4b8>)
 80055b0:	f003 fa3a 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 80055b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80055b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055ba:	2300      	movs	r3, #0
 80055bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055be:	2300      	movs	r3, #0
 80055c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 80055c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055c6:	4619      	mov	r1, r3
 80055c8:	4828      	ldr	r0, [pc, #160]	; (800566c <MX_GPIO_Init+0x4a8>)
 80055ca:	f003 fa2d 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MXCHIP_NSS_Pin;
 80055ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055d4:	2301      	movs	r3, #1
 80055d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055d8:	2300      	movs	r3, #0
 80055da:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80055dc:	2302      	movs	r3, #2
 80055de:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MXCHIP_NSS_GPIO_Port, &GPIO_InitStruct);
 80055e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055e4:	4619      	mov	r1, r3
 80055e6:	4826      	ldr	r0, [pc, #152]	; (8005680 <MX_GPIO_Init+0x4bc>)
 80055e8:	f003 fa1e 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_UCPD_CC2_Pin;
 80055ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80055f2:	2303      	movs	r3, #3
 80055f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055f6:	2300      	movs	r3, #0
 80055f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_UCPD_CC2_GPIO_Port, &GPIO_InitStruct);
 80055fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055fe:	4619      	mov	r1, r3
 8005600:	481f      	ldr	r0, [pc, #124]	; (8005680 <MX_GPIO_Init+0x4bc>)
 8005602:	f003 fa11 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin;
 8005606:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800560a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800560c:	2301      	movs	r3, #1
 800560e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005610:	2300      	movs	r3, #0
 8005612:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005614:	2300      	movs	r3, #0
 8005616:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Mems_STSAFE_RESET_GPIO_Port, &GPIO_InitStruct);
 8005618:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800561c:	4619      	mov	r1, r3
 800561e:	4813      	ldr	r0, [pc, #76]	; (800566c <MX_GPIO_Init+0x4a8>)
 8005620:	f003 fa02 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8005624:	2302      	movs	r3, #2
 8005626:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005628:	2302      	movs	r3, #2
 800562a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800562c:	2300      	movs	r3, #0
 800562e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005630:	2300      	movs	r3, #0
 8005632:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8005634:	2306      	movs	r3, #6
 8005636:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 8005638:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800563c:	4619      	mov	r1, r3
 800563e:	4810      	ldr	r0, [pc, #64]	; (8005680 <MX_GPIO_Init+0x4bc>)
 8005640:	f003 f9f2 	bl	8008a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MXCHIP_RESET_Pin;
 8005644:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005648:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800564a:	2301      	movs	r3, #1
 800564c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800564e:	2300      	movs	r3, #0
 8005650:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005652:	2302      	movs	r3, #2
 8005654:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MXCHIP_RESET_GPIO_Port, &GPIO_InitStruct);
 8005656:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800565a:	4619      	mov	r1, r3
 800565c:	4803      	ldr	r0, [pc, #12]	; (800566c <MX_GPIO_Init+0x4a8>)
 800565e:	f003 f9e3 	bl	8008a28 <HAL_GPIO_Init>

}
 8005662:	bf00      	nop
 8005664:	3738      	adds	r7, #56	; 0x38
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	42021400 	.word	0x42021400
 8005670:	42021000 	.word	0x42021000
 8005674:	42021800 	.word	0x42021800
 8005678:	10110000 	.word	0x10110000
 800567c:	42020c00 	.word	0x42020c00
 8005680:	42020400 	.word	0x42020400

08005684 <MotionSensor_GPIO_Init>:
    InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
    HAL_GPIO_Init(GPIOB, &InitStruct);
}

void MotionSensor_GPIO_Init(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b086      	sub	sp, #24
 8005688:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800568a:	1d3b      	adds	r3, r7, #4
 800568c:	2200      	movs	r2, #0
 800568e:	601a      	str	r2, [r3, #0]
 8005690:	605a      	str	r2, [r3, #4]
 8005692:	609a      	str	r2, [r3, #8]
 8005694:	60da      	str	r2, [r3, #12]
 8005696:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = Mems_ISM330DLC_INT1_Pin;
 8005698:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800569c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800569e:	2300      	movs	r3, #0
 80056a0:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056a2:	2300      	movs	r3, #0
 80056a4:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056a6:	2300      	movs	r3, #0
 80056a8:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056aa:	2300      	movs	r3, #0
 80056ac:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(Mems_ISM330DLC_INT1_GPIO_Port, &GPIO_InitStruct);
 80056ae:	1d3b      	adds	r3, r7, #4
 80056b0:	4619      	mov	r1, r3
 80056b2:	4803      	ldr	r0, [pc, #12]	; (80056c0 <MotionSensor_GPIO_Init+0x3c>)
 80056b4:	f003 f9b8 	bl	8008a28 <HAL_GPIO_Init>
}
 80056b8:	bf00      	nop
 80056ba:	3718      	adds	r7, #24
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	42021000 	.word	0x42021000

080056c4 <PressureSensor_GPIO_Init>:

void PressureSensor_GPIO_Init(void)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b086      	sub	sp, #24
 80056c8:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056ca:	1d3b      	adds	r3, r7, #4
 80056cc:	2200      	movs	r2, #0
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	605a      	str	r2, [r3, #4]
 80056d2:	609a      	str	r2, [r3, #8]
 80056d4:	60da      	str	r2, [r3, #12]
 80056d6:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = Mems_INT_LPS22HH_Pin;
 80056d8:	2304      	movs	r3, #4
 80056da:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056dc:	2300      	movs	r3, #0
 80056de:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056e0:	2300      	movs	r3, #0
 80056e2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056e4:	2300      	movs	r3, #0
 80056e6:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056e8:	2300      	movs	r3, #0
 80056ea:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(Mems_INT_LPS22HH_GPIO_Port, &GPIO_InitStruct);
 80056ec:	1d3b      	adds	r3, r7, #4
 80056ee:	4619      	mov	r1, r3
 80056f0:	4803      	ldr	r0, [pc, #12]	; (8005700 <PressureSensor_GPIO_Init+0x3c>)
 80056f2:	f003 f999 	bl	8008a28 <HAL_GPIO_Init>
}
 80056f6:	bf00      	nop
 80056f8:	3718      	adds	r7, #24
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	42021800 	.word	0x42021800

08005704 <MagSensor_GPIO_Init>:

void MagSensor_GPIO_Init(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800570a:	1d3b      	adds	r3, r7, #4
 800570c:	2200      	movs	r2, #0
 800570e:	601a      	str	r2, [r3, #0]
 8005710:	605a      	str	r2, [r3, #4]
 8005712:	609a      	str	r2, [r3, #8]
 8005714:	60da      	str	r2, [r3, #12]
 8005716:	611a      	str	r2, [r3, #16]
	  GPIO_InitStruct.Pin = Mems_INT_IIS2MDC_Pin;
 8005718:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800571c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800571e:	2300      	movs	r3, #0
 8005720:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005722:	2300      	movs	r3, #0
 8005724:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005726:	2300      	movs	r3, #0
 8005728:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800572a:	2300      	movs	r3, #0
 800572c:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(Mems_INT_IIS2MDC_GPIO_Port, &GPIO_InitStruct);
 800572e:	1d3b      	adds	r3, r7, #4
 8005730:	4619      	mov	r1, r3
 8005732:	4803      	ldr	r0, [pc, #12]	; (8005740 <MagSensor_GPIO_Init+0x3c>)
 8005734:	f003 f978 	bl	8008a28 <HAL_GPIO_Init>
}
 8005738:	bf00      	nop
 800573a:	3718      	adds	r7, #24
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}
 8005740:	42020c00 	.word	0x42020c00

08005744 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005748:	4b1b      	ldr	r3, [pc, #108]	; (80057b8 <MX_I2C1_Init+0x74>)
 800574a:	4a1c      	ldr	r2, [pc, #112]	; (80057bc <MX_I2C1_Init+0x78>)
 800574c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 800574e:	4b1a      	ldr	r3, [pc, #104]	; (80057b8 <MX_I2C1_Init+0x74>)
 8005750:	4a1b      	ldr	r2, [pc, #108]	; (80057c0 <MX_I2C1_Init+0x7c>)
 8005752:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005754:	4b18      	ldr	r3, [pc, #96]	; (80057b8 <MX_I2C1_Init+0x74>)
 8005756:	2200      	movs	r2, #0
 8005758:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800575a:	4b17      	ldr	r3, [pc, #92]	; (80057b8 <MX_I2C1_Init+0x74>)
 800575c:	2201      	movs	r2, #1
 800575e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005760:	4b15      	ldr	r3, [pc, #84]	; (80057b8 <MX_I2C1_Init+0x74>)
 8005762:	2200      	movs	r2, #0
 8005764:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005766:	4b14      	ldr	r3, [pc, #80]	; (80057b8 <MX_I2C1_Init+0x74>)
 8005768:	2200      	movs	r2, #0
 800576a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800576c:	4b12      	ldr	r3, [pc, #72]	; (80057b8 <MX_I2C1_Init+0x74>)
 800576e:	2200      	movs	r2, #0
 8005770:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005772:	4b11      	ldr	r3, [pc, #68]	; (80057b8 <MX_I2C1_Init+0x74>)
 8005774:	2200      	movs	r2, #0
 8005776:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005778:	4b0f      	ldr	r3, [pc, #60]	; (80057b8 <MX_I2C1_Init+0x74>)
 800577a:	2200      	movs	r2, #0
 800577c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800577e:	480e      	ldr	r0, [pc, #56]	; (80057b8 <MX_I2C1_Init+0x74>)
 8005780:	f003 fc52 	bl	8009028 <HAL_I2C_Init>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800578a:	f000 fb4d 	bl	8005e28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800578e:	2100      	movs	r1, #0
 8005790:	4809      	ldr	r0, [pc, #36]	; (80057b8 <MX_I2C1_Init+0x74>)
 8005792:	f004 f9db 	bl	8009b4c <HAL_I2CEx_ConfigAnalogFilter>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d001      	beq.n	80057a0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800579c:	f000 fb44 	bl	8005e28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80057a0:	2100      	movs	r1, #0
 80057a2:	4805      	ldr	r0, [pc, #20]	; (80057b8 <MX_I2C1_Init+0x74>)
 80057a4:	f004 fa1d 	bl	8009be2 <HAL_I2CEx_ConfigDigitalFilter>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80057ae:	f000 fb3b 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80057b2:	bf00      	nop
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	20002cc8 	.word	0x20002cc8
 80057bc:	40005400 	.word	0x40005400
 80057c0:	30909dec 	.word	0x30909dec

080057c4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80057c8:	4b1b      	ldr	r3, [pc, #108]	; (8005838 <MX_I2C2_Init+0x74>)
 80057ca:	4a1c      	ldr	r2, [pc, #112]	; (800583c <MX_I2C2_Init+0x78>)
 80057cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 80057ce:	4b1a      	ldr	r3, [pc, #104]	; (8005838 <MX_I2C2_Init+0x74>)
 80057d0:	4a1b      	ldr	r2, [pc, #108]	; (8005840 <MX_I2C2_Init+0x7c>)
 80057d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80057d4:	4b18      	ldr	r3, [pc, #96]	; (8005838 <MX_I2C2_Init+0x74>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80057da:	4b17      	ldr	r3, [pc, #92]	; (8005838 <MX_I2C2_Init+0x74>)
 80057dc:	2201      	movs	r2, #1
 80057de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80057e0:	4b15      	ldr	r3, [pc, #84]	; (8005838 <MX_I2C2_Init+0x74>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80057e6:	4b14      	ldr	r3, [pc, #80]	; (8005838 <MX_I2C2_Init+0x74>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80057ec:	4b12      	ldr	r3, [pc, #72]	; (8005838 <MX_I2C2_Init+0x74>)
 80057ee:	2200      	movs	r2, #0
 80057f0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80057f2:	4b11      	ldr	r3, [pc, #68]	; (8005838 <MX_I2C2_Init+0x74>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80057f8:	4b0f      	ldr	r3, [pc, #60]	; (8005838 <MX_I2C2_Init+0x74>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80057fe:	480e      	ldr	r0, [pc, #56]	; (8005838 <MX_I2C2_Init+0x74>)
 8005800:	f003 fc12 	bl	8009028 <HAL_I2C_Init>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800580a:	f000 fb0d 	bl	8005e28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800580e:	2100      	movs	r1, #0
 8005810:	4809      	ldr	r0, [pc, #36]	; (8005838 <MX_I2C2_Init+0x74>)
 8005812:	f004 f99b 	bl	8009b4c <HAL_I2CEx_ConfigAnalogFilter>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d001      	beq.n	8005820 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800581c:	f000 fb04 	bl	8005e28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8005820:	2100      	movs	r1, #0
 8005822:	4805      	ldr	r0, [pc, #20]	; (8005838 <MX_I2C2_Init+0x74>)
 8005824:	f004 f9dd 	bl	8009be2 <HAL_I2CEx_ConfigDigitalFilter>
 8005828:	4603      	mov	r3, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800582e:	f000 fafb 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8005832:	bf00      	nop
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	20002d14 	.word	0x20002d14
 800583c:	40005800 	.word	0x40005800
 8005840:	30909dec 	.word	0x30909dec

08005844 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b0be      	sub	sp, #248	; 0xf8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800584c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005850:	2200      	movs	r2, #0
 8005852:	601a      	str	r2, [r3, #0]
 8005854:	605a      	str	r2, [r3, #4]
 8005856:	609a      	str	r2, [r3, #8]
 8005858:	60da      	str	r2, [r3, #12]
 800585a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800585c:	f107 0318 	add.w	r3, r7, #24
 8005860:	22c8      	movs	r2, #200	; 0xc8
 8005862:	2100      	movs	r1, #0
 8005864:	4618      	mov	r0, r3
 8005866:	f00e fdf7 	bl	8014458 <memset>
  if(i2cHandle->Instance==I2C1)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a53      	ldr	r2, [pc, #332]	; (80059bc <HAL_I2C_MspInit+0x178>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d153      	bne.n	800591c <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005874:	f04f 0240 	mov.w	r2, #64	; 0x40
 8005878:	f04f 0300 	mov.w	r3, #0
 800587c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005880:	2300      	movs	r3, #0
 8005882:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005886:	f107 0318 	add.w	r3, r7, #24
 800588a:	4618      	mov	r0, r3
 800588c:	f007 f844 	bl	800c918 <HAL_RCCEx_PeriphCLKConfig>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8005896:	f000 fac7 	bl	8005e28 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800589a:	4b49      	ldr	r3, [pc, #292]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 800589c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058a0:	4a47      	ldr	r2, [pc, #284]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 80058a2:	f043 0302 	orr.w	r3, r3, #2
 80058a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80058aa:	4b45      	ldr	r3, [pc, #276]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 80058ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058b0:	f003 0302 	and.w	r3, r3, #2
 80058b4:	617b      	str	r3, [r7, #20]
 80058b6:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 80058b8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80058bc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058c0:	2312      	movs	r3, #18
 80058c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058c6:	2300      	movs	r3, #0
 80058c8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058cc:	2300      	movs	r3, #0
 80058ce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80058d2:	2304      	movs	r3, #4
 80058d4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058d8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80058dc:	4619      	mov	r1, r3
 80058de:	4839      	ldr	r0, [pc, #228]	; (80059c4 <HAL_I2C_MspInit+0x180>)
 80058e0:	f003 f8a2 	bl	8008a28 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80058e4:	4b36      	ldr	r3, [pc, #216]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 80058e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058ea:	4a35      	ldr	r2, [pc, #212]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 80058ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80058f0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80058f4:	4b32      	ldr	r3, [pc, #200]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 80058f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058fe:	613b      	str	r3, [r7, #16]
 8005900:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C1_MspInit 1 */
    __HAL_RCC_I2C1_FORCE_RESET();
 8005902:	4b2f      	ldr	r3, [pc, #188]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 8005904:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005906:	4a2e      	ldr	r2, [pc, #184]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 8005908:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800590c:	6753      	str	r3, [r2, #116]	; 0x74
    __HAL_RCC_I2C1_RELEASE_RESET();
 800590e:	4b2c      	ldr	r3, [pc, #176]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 8005910:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005912:	4a2b      	ldr	r2, [pc, #172]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 8005914:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005918:	6753      	str	r3, [r2, #116]	; 0x74
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800591a:	e04a      	b.n	80059b2 <HAL_I2C_MspInit+0x16e>
  else if(i2cHandle->Instance==I2C2)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a29      	ldr	r2, [pc, #164]	; (80059c8 <HAL_I2C_MspInit+0x184>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d145      	bne.n	80059b2 <HAL_I2C_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8005926:	f04f 0280 	mov.w	r2, #128	; 0x80
 800592a:	f04f 0300 	mov.w	r3, #0
 800592e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8005932:	2300      	movs	r3, #0
 8005934:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005938:	f107 0318 	add.w	r3, r7, #24
 800593c:	4618      	mov	r0, r3
 800593e:	f006 ffeb 	bl	800c918 <HAL_RCCEx_PeriphCLKConfig>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d001      	beq.n	800594c <HAL_I2C_MspInit+0x108>
      Error_Handler();
 8005948:	f000 fa6e 	bl	8005e28 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800594c:	4b1c      	ldr	r3, [pc, #112]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 800594e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005952:	4a1b      	ldr	r2, [pc, #108]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 8005954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005958:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800595c:	4b18      	ldr	r3, [pc, #96]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 800595e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005966:	60fb      	str	r3, [r7, #12]
 8005968:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800596a:	2330      	movs	r3, #48	; 0x30
 800596c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005970:	2312      	movs	r3, #18
 8005972:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005976:	2300      	movs	r3, #0
 8005978:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800597c:	2300      	movs	r3, #0
 800597e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005982:	2304      	movs	r3, #4
 8005984:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005988:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800598c:	4619      	mov	r1, r3
 800598e:	480f      	ldr	r0, [pc, #60]	; (80059cc <HAL_I2C_MspInit+0x188>)
 8005990:	f003 f84a 	bl	8008a28 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005994:	4b0a      	ldr	r3, [pc, #40]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 8005996:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800599a:	4a09      	ldr	r2, [pc, #36]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 800599c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80059a0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80059a4:	4b06      	ldr	r3, [pc, #24]	; (80059c0 <HAL_I2C_MspInit+0x17c>)
 80059a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80059aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059ae:	60bb      	str	r3, [r7, #8]
 80059b0:	68bb      	ldr	r3, [r7, #8]
}
 80059b2:	bf00      	nop
 80059b4:	37f8      	adds	r7, #248	; 0xf8
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	40005400 	.word	0x40005400
 80059c0:	46020c00 	.word	0x46020c00
 80059c4:	42020400 	.word	0x42020400
 80059c8:	40005800 	.word	0x40005800
 80059cc:	42021c00 	.word	0x42021c00

080059d0 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a17      	ldr	r2, [pc, #92]	; (8005a3c <HAL_I2C_MspDeInit+0x6c>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d112      	bne.n	8005a08 <HAL_I2C_MspDeInit+0x38>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80059e2:	4b17      	ldr	r3, [pc, #92]	; (8005a40 <HAL_I2C_MspDeInit+0x70>)
 80059e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80059e8:	4a15      	ldr	r2, [pc, #84]	; (8005a40 <HAL_I2C_MspDeInit+0x70>)
 80059ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80059ee:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80059f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80059f6:	4813      	ldr	r0, [pc, #76]	; (8005a44 <HAL_I2C_MspDeInit+0x74>)
 80059f8:	f003 f9ee 	bl	8008dd8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80059fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a00:	4810      	ldr	r0, [pc, #64]	; (8005a44 <HAL_I2C_MspDeInit+0x74>)
 8005a02:	f003 f9e9 	bl	8008dd8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 8005a06:	e014      	b.n	8005a32 <HAL_I2C_MspDeInit+0x62>
  else if(i2cHandle->Instance==I2C2)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a0e      	ldr	r2, [pc, #56]	; (8005a48 <HAL_I2C_MspDeInit+0x78>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d10f      	bne.n	8005a32 <HAL_I2C_MspDeInit+0x62>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8005a12:	4b0b      	ldr	r3, [pc, #44]	; (8005a40 <HAL_I2C_MspDeInit+0x70>)
 8005a14:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a18:	4a09      	ldr	r2, [pc, #36]	; (8005a40 <HAL_I2C_MspDeInit+0x70>)
 8005a1a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005a1e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_4);
 8005a22:	2110      	movs	r1, #16
 8005a24:	4809      	ldr	r0, [pc, #36]	; (8005a4c <HAL_I2C_MspDeInit+0x7c>)
 8005a26:	f003 f9d7 	bl	8008dd8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_5);
 8005a2a:	2120      	movs	r1, #32
 8005a2c:	4807      	ldr	r0, [pc, #28]	; (8005a4c <HAL_I2C_MspDeInit+0x7c>)
 8005a2e:	f003 f9d3 	bl	8008dd8 <HAL_GPIO_DeInit>
}
 8005a32:	bf00      	nop
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	40005400 	.word	0x40005400
 8005a40:	46020c00 	.word	0x46020c00
 8005a44:	42020400 	.word	0x42020400
 8005a48:	40005800 	.word	0x40005800
 8005a4c:	42021c00 	.word	0x42021c00

08005a50 <I2C1_Init>:

/* USER CODE BEGIN 1 */
void I2C1_Init(void){
 8005a50:	b580      	push	{r7, lr}
 8005a52:	af00      	add	r7, sp, #0

	  hi2c1.Instance = I2C1;
 8005a54:	4b1b      	ldr	r3, [pc, #108]	; (8005ac4 <I2C1_Init+0x74>)
 8005a56:	4a1c      	ldr	r2, [pc, #112]	; (8005ac8 <I2C1_Init+0x78>)
 8005a58:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0xB0C03E40;
 8005a5a:	4b1a      	ldr	r3, [pc, #104]	; (8005ac4 <I2C1_Init+0x74>)
 8005a5c:	4a1b      	ldr	r2, [pc, #108]	; (8005acc <I2C1_Init+0x7c>)
 8005a5e:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 8005a60:	4b18      	ldr	r3, [pc, #96]	; (8005ac4 <I2C1_Init+0x74>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005a66:	4b17      	ldr	r3, [pc, #92]	; (8005ac4 <I2C1_Init+0x74>)
 8005a68:	2201      	movs	r2, #1
 8005a6a:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005a6c:	4b15      	ldr	r3, [pc, #84]	; (8005ac4 <I2C1_Init+0x74>)
 8005a6e:	2200      	movs	r2, #0
 8005a70:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 8005a72:	4b14      	ldr	r3, [pc, #80]	; (8005ac4 <I2C1_Init+0x74>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005a78:	4b12      	ldr	r3, [pc, #72]	; (8005ac4 <I2C1_Init+0x74>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005a7e:	4b11      	ldr	r3, [pc, #68]	; (8005ac4 <I2C1_Init+0x74>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005a84:	4b0f      	ldr	r3, [pc, #60]	; (8005ac4 <I2C1_Init+0x74>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005a8a:	480e      	ldr	r0, [pc, #56]	; (8005ac4 <I2C1_Init+0x74>)
 8005a8c:	f003 facc 	bl	8009028 <HAL_I2C_Init>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <I2C1_Init+0x4a>
	  {
	    Error_Handler();
 8005a96:	f000 f9c7 	bl	8005e28 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	4809      	ldr	r0, [pc, #36]	; (8005ac4 <I2C1_Init+0x74>)
 8005a9e:	f004 f855 	bl	8009b4c <HAL_I2CEx_ConfigAnalogFilter>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d001      	beq.n	8005aac <I2C1_Init+0x5c>
	  {
	    Error_Handler();
 8005aa8:	f000 f9be 	bl	8005e28 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8005aac:	2100      	movs	r1, #0
 8005aae:	4805      	ldr	r0, [pc, #20]	; (8005ac4 <I2C1_Init+0x74>)
 8005ab0:	f004 f897 	bl	8009be2 <HAL_I2CEx_ConfigDigitalFilter>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <I2C1_Init+0x6e>
	  {
	    Error_Handler();
 8005aba:	f000 f9b5 	bl	8005e28 <Error_Handler>
	  }

}
 8005abe:	bf00      	nop
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	20002cc8 	.word	0x20002cc8
 8005ac8:	40005400 	.word	0x40005400
 8005acc:	b0c03e40 	.word	0xb0c03e40

08005ad0 <I2C2_Init>:

void I2C2_Init(void){
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	af00      	add	r7, sp, #0

	  hi2c2.Instance = I2C2;
 8005ad4:	4b1b      	ldr	r3, [pc, #108]	; (8005b44 <I2C2_Init+0x74>)
 8005ad6:	4a1c      	ldr	r2, [pc, #112]	; (8005b48 <I2C2_Init+0x78>)
 8005ad8:	601a      	str	r2, [r3, #0]
	  hi2c2.Init.Timing = 0x30909DEC;
 8005ada:	4b1a      	ldr	r3, [pc, #104]	; (8005b44 <I2C2_Init+0x74>)
 8005adc:	4a1b      	ldr	r2, [pc, #108]	; (8005b4c <I2C2_Init+0x7c>)
 8005ade:	605a      	str	r2, [r3, #4]
	  hi2c2.Init.OwnAddress1 = 0;
 8005ae0:	4b18      	ldr	r3, [pc, #96]	; (8005b44 <I2C2_Init+0x74>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	609a      	str	r2, [r3, #8]
	  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005ae6:	4b17      	ldr	r3, [pc, #92]	; (8005b44 <I2C2_Init+0x74>)
 8005ae8:	2201      	movs	r2, #1
 8005aea:	60da      	str	r2, [r3, #12]
	  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005aec:	4b15      	ldr	r3, [pc, #84]	; (8005b44 <I2C2_Init+0x74>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	611a      	str	r2, [r3, #16]
	  hi2c2.Init.OwnAddress2 = 0;
 8005af2:	4b14      	ldr	r3, [pc, #80]	; (8005b44 <I2C2_Init+0x74>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	615a      	str	r2, [r3, #20]
	  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005af8:	4b12      	ldr	r3, [pc, #72]	; (8005b44 <I2C2_Init+0x74>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	619a      	str	r2, [r3, #24]
	  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005afe:	4b11      	ldr	r3, [pc, #68]	; (8005b44 <I2C2_Init+0x74>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	61da      	str	r2, [r3, #28]
	  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005b04:	4b0f      	ldr	r3, [pc, #60]	; (8005b44 <I2C2_Init+0x74>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005b0a:	480e      	ldr	r0, [pc, #56]	; (8005b44 <I2C2_Init+0x74>)
 8005b0c:	f003 fa8c 	bl	8009028 <HAL_I2C_Init>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d001      	beq.n	8005b1a <I2C2_Init+0x4a>
	  {
	    Error_Handler();
 8005b16:	f000 f987 	bl	8005e28 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005b1a:	2100      	movs	r1, #0
 8005b1c:	4809      	ldr	r0, [pc, #36]	; (8005b44 <I2C2_Init+0x74>)
 8005b1e:	f004 f815 	bl	8009b4c <HAL_I2CEx_ConfigAnalogFilter>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d001      	beq.n	8005b2c <I2C2_Init+0x5c>
	  {
	    Error_Handler();
 8005b28:	f000 f97e 	bl	8005e28 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	4805      	ldr	r0, [pc, #20]	; (8005b44 <I2C2_Init+0x74>)
 8005b30:	f004 f857 	bl	8009be2 <HAL_I2CEx_ConfigDigitalFilter>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d001      	beq.n	8005b3e <I2C2_Init+0x6e>
	  {
	    Error_Handler();
 8005b3a:	f000 f975 	bl	8005e28 <Error_Handler>
	  }

}
 8005b3e:	bf00      	nop
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	20002d14 	.word	0x20002d14
 8005b48:	40005800 	.word	0x40005800
 8005b4c:	30909dec 	.word	0x30909dec

08005b50 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8005b54:	f004 f892 	bl	8009c7c <HAL_ICACHE_Enable>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d001      	beq.n	8005b62 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8005b5e:	f000 f963 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8005b62:	bf00      	nop
 8005b64:	bd80      	pop	{r7, pc}
	...

08005b68 <MX_ProjectDMAQueue_Config>:
  * @brief  DMA Linked-list ProjectDMAQueue configuration
  * @param  None
  * @retval None
  */
HAL_StatusTypeDef MX_ProjectDMAQueue_Config(void)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b09c      	sub	sp, #112	; 0x70
 8005b6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef ret = HAL_OK;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* DMA node configuration declaration */
  DMA_NodeConfTypeDef pNodeConfig;

  /* Set node configuration ################################################*/
  pNodeConfig.NodeType = DMA_GPDMA_2D_NODE;
 8005b74:	2322      	movs	r3, #34	; 0x22
 8005b76:	603b      	str	r3, [r7, #0]
  pNodeConfig.Init.Request = GPDMA1_REQUEST_DCMI;
 8005b78:	2356      	movs	r3, #86	; 0x56
 8005b7a:	607b      	str	r3, [r7, #4]
  pNodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	60bb      	str	r3, [r7, #8]
  pNodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b80:	2300      	movs	r3, #0
 8005b82:	60fb      	str	r3, [r7, #12]
  pNodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8005b84:	2300      	movs	r3, #0
 8005b86:	613b      	str	r3, [r7, #16]
  pNodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8005b88:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005b8c:	617b      	str	r3, [r7, #20]
  pNodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8005b8e:	2302      	movs	r3, #2
 8005b90:	61bb      	str	r3, [r7, #24]
  pNodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8005b92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b96:	61fb      	str	r3, [r7, #28]
  pNodeConfig.Init.SrcBurstLength = 1;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	627b      	str	r3, [r7, #36]	; 0x24
  pNodeConfig.Init.DestBurstLength = 1;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  pNodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  pNodeConfig.Init.TransferEventMode = DMA_TCEM_EACH_LL_ITEM_TRANSFER;
 8005ba4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005ba8:	633b      	str	r3, [r7, #48]	; 0x30
  pNodeConfig.RepeatBlockConfig.RepeatCount = 1;
 8005baa:	2301      	movs	r3, #1
 8005bac:	64fb      	str	r3, [r7, #76]	; 0x4c
  pNodeConfig.RepeatBlockConfig.SrcAddrOffset = 0;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	653b      	str	r3, [r7, #80]	; 0x50
  pNodeConfig.RepeatBlockConfig.DestAddrOffset = 0;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	657b      	str	r3, [r7, #84]	; 0x54
  pNodeConfig.RepeatBlockConfig.BlkSrcAddrOffset = 0;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	65bb      	str	r3, [r7, #88]	; 0x58
  pNodeConfig.RepeatBlockConfig.BlkDestAddrOffset = 0;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	65fb      	str	r3, [r7, #92]	; 0x5c
  pNodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	647b      	str	r3, [r7, #68]	; 0x44
  pNodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	63bb      	str	r3, [r7, #56]	; 0x38
  pNodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
  pNodeConfig.SrcAddress = 0;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	663b      	str	r3, [r7, #96]	; 0x60
  pNodeConfig.DstAddress = 0;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	667b      	str	r3, [r7, #100]	; 0x64
  pNodeConfig.DataSize = 0;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Build DCMItoMemoryPing Node */
  ret |= HAL_DMAEx_List_BuildNode(&pNodeConfig, &DCMItoMemoryPing);
 8005bd6:	463b      	mov	r3, r7
 8005bd8:	491e      	ldr	r1, [pc, #120]	; (8005c54 <MX_ProjectDMAQueue_Config+0xec>)
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f002 f9ac 	bl	8007f38 <HAL_DMAEx_List_BuildNode>
 8005be0:	4603      	mov	r3, r0
 8005be2:	461a      	mov	r2, r3
 8005be4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005be8:	4313      	orrs	r3, r2
 8005bea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

  /* Insert DCMItoMemoryPing to Queue */
  ret |= HAL_DMAEx_List_InsertNode_Tail(&ProjectDMAQueue, &DCMItoMemoryPing);
 8005bee:	4919      	ldr	r1, [pc, #100]	; (8005c54 <MX_ProjectDMAQueue_Config+0xec>)
 8005bf0:	4819      	ldr	r0, [pc, #100]	; (8005c58 <MX_ProjectDMAQueue_Config+0xf0>)
 8005bf2:	f002 f9b7 	bl	8007f64 <HAL_DMAEx_List_InsertNode_Tail>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

  /* Set node configuration ################################################*/

  /* Build DCMItoMemoryPong Node */
  ret |= HAL_DMAEx_List_BuildNode(&pNodeConfig, &DCMItoMemoryPong);
 8005c04:	463b      	mov	r3, r7
 8005c06:	4915      	ldr	r1, [pc, #84]	; (8005c5c <MX_ProjectDMAQueue_Config+0xf4>)
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f002 f995 	bl	8007f38 <HAL_DMAEx_List_BuildNode>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	461a      	mov	r2, r3
 8005c12:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005c16:	4313      	orrs	r3, r2
 8005c18:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

  /* Insert DCMItoMemoryPong to Queue */
  ret |= HAL_DMAEx_List_InsertNode_Tail(&ProjectDMAQueue, &DCMItoMemoryPong);
 8005c1c:	490f      	ldr	r1, [pc, #60]	; (8005c5c <MX_ProjectDMAQueue_Config+0xf4>)
 8005c1e:	480e      	ldr	r0, [pc, #56]	; (8005c58 <MX_ProjectDMAQueue_Config+0xf0>)
 8005c20:	f002 f9a0 	bl	8007f64 <HAL_DMAEx_List_InsertNode_Tail>
 8005c24:	4603      	mov	r3, r0
 8005c26:	461a      	mov	r2, r3
 8005c28:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

  ret |= HAL_DMAEx_List_SetCircularModeConfig(&ProjectDMAQueue, &DCMItoMemoryPing);
 8005c32:	4908      	ldr	r1, [pc, #32]	; (8005c54 <MX_ProjectDMAQueue_Config+0xec>)
 8005c34:	4808      	ldr	r0, [pc, #32]	; (8005c58 <MX_ProjectDMAQueue_Config+0xf0>)
 8005c36:	f002 fa0d 	bl	8008054 <HAL_DMAEx_List_SetCircularModeConfig>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

   return ret;
 8005c48:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3770      	adds	r7, #112	; 0x70
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	20002d60 	.word	0x20002d60
 8005c58:	20002d84 	.word	0x20002d84
 8005c5c:	20002d9c 	.word	0x20002d9c

08005c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005c66:	f000 ff21 	bl	8006aac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005c6a:	f000 f84f 	bl	8005d0c <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 8005c6e:	f000 f8a9 	bl	8005dc4 <SystemPower_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c72:	4b22      	ldr	r3, [pc, #136]	; (8005cfc <main+0x9c>)
 8005c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c78:	4a20      	ldr	r2, [pc, #128]	; (8005cfc <main+0x9c>)
 8005c7a:	f043 0304 	orr.w	r3, r3, #4
 8005c7e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8005c82:	4b1e      	ldr	r3, [pc, #120]	; (8005cfc <main+0x9c>)
 8005c84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c88:	f003 0304 	and.w	r3, r3, #4
 8005c8c:	607b      	str	r3, [r7, #4]
 8005c8e:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8005c90:	f005 fb4e 	bl	800b330 <HAL_PWREx_EnableVddA>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005c94:	f7ff fa96 	bl	80051c4 <MX_GPIO_Init>
  MX_DCMI_Init();
 8005c98:	f7ff f90c 	bl	8004eb4 <MX_DCMI_Init>
  MX_GPDMA1_Init();
 8005c9c:	f7ff fa38 	bl	8005110 <MX_GPDMA1_Init>
  MX_OCTOSPI1_Init();
 8005ca0:	f000 f8c8 	bl	8005e34 <MX_OCTOSPI1_Init>
  MX_ICACHE_Init();
 8005ca4:	f7ff ff54 	bl	8005b50 <MX_ICACHE_Init>
  MX_DCACHE1_Init();
 8005ca8:	f7ff f8ee 	bl	8004e88 <MX_DCACHE1_Init>
  MX_I2C1_Init();
 8005cac:	f7ff fd4a 	bl	8005744 <MX_I2C1_Init>
  MX_I2C2_Init();
 8005cb0:	f7ff fd88 	bl	80057c4 <MX_I2C2_Init>
  MX_CORDIC_Init();
 8005cb4:	f7ff f8b2 	bl	8004e1c <MX_CORDIC_Init>
  MX_USART1_UART_Init();
 8005cb8:	f000 fe1a 	bl	80068f0 <MX_USART1_UART_Init>
  MX_TIM7_Init();
 8005cbc:	f000 fdba 	bl	8006834 <MX_TIM7_Init>
  MX_SPI2_Init();
 8005cc0:	f000 fb38 	bl	8006334 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  printf("System Starting\r\n");
 8005cc4:	480e      	ldr	r0, [pc, #56]	; (8005d00 <main+0xa0>)
 8005cc6:	f00e fc3d 	bl	8014544 <puts>
  BSP_TempHumSensorInit();
 8005cca:	f7fb fc85 	bl	80015d8 <BSP_TempHumSensorInit>
  BSP_MagnetometerInit();
 8005cce:	f7fb fd0d 	bl	80016ec <BSP_MagnetometerInit>
  BSP_MotionSensorInit();
 8005cd2:	f7fb fdbd 	bl	8001850 <BSP_MotionSensorInit>
  BSP_PressureSensorInit();
 8005cd6:	f7fb fcc9 	bl	800166c <BSP_PressureSensorInit>
  BSP_AmbientLightInit();
 8005cda:	f7fb fd7b 	bl	80017d4 <BSP_AmbientLightInit>
  BSP_RamInit();
 8005cde:	f7fb fea7 	bl	8001a30 <BSP_RamInit>
  BSP_CameraInit();
 8005ce2:	f7fb fbfd 	bl	80014e0 <BSP_CameraInit>
  printf("System Initialized\r\n");
 8005ce6:	4807      	ldr	r0, [pc, #28]	; (8005d04 <main+0xa4>)
 8005ce8:	f00e fc2c 	bl	8014544 <puts>

  BSP_CameraStart((uint8_t*)CameraBuff);
 8005cec:	4b06      	ldr	r3, [pc, #24]	; (8005d08 <main+0xa8>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fb fbff 	bl	80014f4 <BSP_CameraStart>

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8005cf6:	f7fe fea5 	bl	8004a44 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8005cfa:	e7fe      	b.n	8005cfa <main+0x9a>
 8005cfc:	46020c00 	.word	0x46020c00
 8005d00:	08014fa0 	.word	0x08014fa0
 8005d04:	08014fb4 	.word	0x08014fb4
 8005d08:	20000000 	.word	0x20000000

08005d0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b09e      	sub	sp, #120	; 0x78
 8005d10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005d12:	f107 0318 	add.w	r3, r7, #24
 8005d16:	2260      	movs	r2, #96	; 0x60
 8005d18:	2100      	movs	r1, #0
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f00e fb9c 	bl	8014458 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005d20:	463b      	mov	r3, r7
 8005d22:	2200      	movs	r2, #0
 8005d24:	601a      	str	r2, [r3, #0]
 8005d26:	605a      	str	r2, [r3, #4]
 8005d28:	609a      	str	r2, [r3, #8]
 8005d2a:	60da      	str	r2, [r3, #12]
 8005d2c:	611a      	str	r2, [r3, #16]
 8005d2e:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005d30:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8005d34:	f005 fa1a 	bl	800b16c <HAL_PWREx_ControlVoltageScaling>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8005d3e:	f000 f873 	bl	8005e28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8005d42:	2310      	movs	r3, #16
 8005d44:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005d46:	2301      	movs	r3, #1
 8005d48:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005d4a:	2310      	movs	r3, #16
 8005d4c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8005d4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005d54:	2302      	movs	r3, #2
 8005d56:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005d60:	2301      	movs	r3, #1
 8005d62:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8005d64:	2350      	movs	r3, #80	; 0x50
 8005d66:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8005d68:	2302      	movs	r3, #2
 8005d6a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005d70:	2302      	movs	r3, #2
 8005d72:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8005d74:	2300      	movs	r3, #0
 8005d76:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005d7c:	f107 0318 	add.w	r3, r7, #24
 8005d80:	4618      	mov	r0, r3
 8005d82:	f005 fae5 	bl	800b350 <HAL_RCC_OscConfig>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d001      	beq.n	8005d90 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8005d8c:	f000 f84c 	bl	8005e28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005d90:	231f      	movs	r3, #31
 8005d92:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005d94:	2303      	movs	r3, #3
 8005d96:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005da0:	2300      	movs	r3, #0
 8005da2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8005da4:	2300      	movs	r3, #0
 8005da6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005da8:	463b      	mov	r3, r7
 8005daa:	2104      	movs	r1, #4
 8005dac:	4618      	mov	r0, r3
 8005dae:	f006 f9a5 	bl	800c0fc <HAL_RCC_ClockConfig>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8005db8:	f000 f836 	bl	8005e28 <Error_Handler>
  }
}
 8005dbc:	bf00      	nop
 8005dbe:	3778      	adds	r7, #120	; 0x78
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8005dc8:	f005 faa2 	bl	800b310 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8005dcc:	2002      	movs	r0, #2
 8005dce:	f005 fa4f 	bl	800b270 <HAL_PWREx_ConfigSupply>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d001      	beq.n	8005ddc <SystemPower_Config+0x18>
  {
    Error_Handler();
 8005dd8:	f000 f826 	bl	8005e28 <Error_Handler>
  }
}
 8005ddc:	bf00      	nop
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8005de8:	1d39      	adds	r1, r7, #4
 8005dea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005dee:	2201      	movs	r2, #1
 8005df0:	4803      	ldr	r0, [pc, #12]	; (8005e00 <__io_putchar+0x20>)
 8005df2:	f00a f821 	bl	800fe38 <HAL_UART_Transmit>
  return ch;
 8005df6:	687b      	ldr	r3, [r7, #4]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3708      	adds	r7, #8
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	20002f48 	.word	0x20002f48

08005e04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b082      	sub	sp, #8
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a04      	ldr	r2, [pc, #16]	; (8005e24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d101      	bne.n	8005e1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005e16:	f000 fe77 	bl	8006b08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005e1a:	bf00      	nop
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	40001000 	.word	0x40001000

08005e28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005e2c:	b672      	cpsid	i
}
 8005e2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005e30:	e7fe      	b.n	8005e30 <Error_Handler+0x8>
	...

08005e34 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8005e3a:	f107 0308 	add.w	r3, r7, #8
 8005e3e:	2200      	movs	r2, #0
 8005e40:	601a      	str	r2, [r3, #0]
 8005e42:	605a      	str	r2, [r3, #4]
 8005e44:	609a      	str	r2, [r3, #8]
 8005e46:	60da      	str	r2, [r3, #12]
 8005e48:	611a      	str	r2, [r3, #16]
 8005e4a:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8005e4c:	463b      	mov	r3, r7
 8005e4e:	2200      	movs	r2, #0
 8005e50:	601a      	str	r2, [r3, #0]
 8005e52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8005e54:	4b32      	ldr	r3, [pc, #200]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e56:	4a33      	ldr	r2, [pc, #204]	; (8005f24 <MX_OCTOSPI1_Init+0xf0>)
 8005e58:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8005e5a:	4b31      	ldr	r3, [pc, #196]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8005e60:	4b2f      	ldr	r3, [pc, #188]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e62:	2200      	movs	r2, #0
 8005e64:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_APMEMORY;
 8005e66:	4b2e      	ldr	r3, [pc, #184]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e6c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 23;
 8005e6e:	4b2c      	ldr	r3, [pc, #176]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e70:	2217      	movs	r2, #23
 8005e72:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 2;
 8005e74:	4b2a      	ldr	r3, [pc, #168]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e76:	2202      	movs	r2, #2
 8005e78:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8005e7a:	4b29      	ldr	r3, [pc, #164]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8005e80:	4b27      	ldr	r3, [pc, #156]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8005e86:	4b26      	ldr	r3, [pc, #152]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
 8005e8c:	4b24      	ldr	r3, [pc, #144]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e8e:	2202      	movs	r2, #2
 8005e90:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8005e92:	4b23      	ldr	r3, [pc, #140]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8005e98:	4b21      	ldr	r3, [pc, #132]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005e9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.ChipSelectBoundary = 10;
 8005ea0:	4b1f      	ldr	r3, [pc, #124]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005ea2:	220a      	movs	r2, #10
 8005ea4:	631a      	str	r2, [r3, #48]	; 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8005ea6:	4b1e      	ldr	r3, [pc, #120]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	635a      	str	r2, [r3, #52]	; 0x34
  hospi1.Init.MaxTran = 0;
 8005eac:	4b1c      	ldr	r3, [pc, #112]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005eae:	2200      	movs	r2, #0
 8005eb0:	639a      	str	r2, [r3, #56]	; 0x38
  hospi1.Init.Refresh = 320;
 8005eb2:	4b1b      	ldr	r3, [pc, #108]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005eb4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005eb8:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8005eba:	4819      	ldr	r0, [pc, #100]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005ebc:	f003 ff0e 	bl	8009cdc <HAL_OSPI_Init>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <MX_OCTOSPI1_Init+0x96>
  {
    Error_Handler();
 8005ec6:	f7ff ffaf 	bl	8005e28 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 1;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 1;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8005ed6:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8005eda:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 8005edc:	4b12      	ldr	r3, [pc, #72]	; (8005f28 <MX_OCTOSPI1_Init+0xf4>)
 8005ede:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005ee0:	f107 0308 	add.w	r3, r7, #8
 8005ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ee8:	4619      	mov	r1, r3
 8005eea:	480d      	ldr	r0, [pc, #52]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005eec:	f004 f910 	bl	800a110 <HAL_OSPIM_Config>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <MX_OCTOSPI1_Init+0xc6>
  {
    Error_Handler();
 8005ef6:	f7ff ff97 	bl	8005e28 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 8005efa:	2300      	movs	r3, #0
 8005efc:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8005efe:	2300      	movs	r3, #0
 8005f00:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8005f02:	463b      	mov	r3, r7
 8005f04:	4619      	mov	r1, r3
 8005f06:	4806      	ldr	r0, [pc, #24]	; (8005f20 <MX_OCTOSPI1_Init+0xec>)
 8005f08:	f005 f868 	bl	800afdc <HAL_OSPI_DLYB_SetConfig>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d001      	beq.n	8005f16 <MX_OCTOSPI1_Init+0xe2>
  {
    Error_Handler();
 8005f12:	f7ff ff89 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8005f16:	bf00      	nop
 8005f18:	3720      	adds	r7, #32
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	20002dc0 	.word	0x20002dc0
 8005f24:	420d1400 	.word	0x420d1400
 8005f28:	01000001 	.word	0x01000001

08005f2c <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b0c4      	sub	sp, #272	; 0x110
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f36:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005f3a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f3c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005f40:	2200      	movs	r2, #0
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	605a      	str	r2, [r3, #4]
 8005f46:	609a      	str	r2, [r3, #8]
 8005f48:	60da      	str	r2, [r3, #12]
 8005f4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005f4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005f50:	22c8      	movs	r2, #200	; 0xc8
 8005f52:	2100      	movs	r1, #0
 8005f54:	4618      	mov	r0, r3
 8005f56:	f00e fa7f 	bl	8014458 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 8005f5a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f5e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4aa4      	ldr	r2, [pc, #656]	; (80061f8 <HAL_OSPI_MspInit+0x2cc>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	f040 813f 	bne.w	80061ec <HAL_OSPI_MspInit+0x2c0>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8005f6e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005f72:	f04f 0300 	mov.w	r3, #0
 8005f76:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005f84:	4618      	mov	r0, r3
 8005f86:	f006 fcc7 	bl	800c918 <HAL_RCCEx_PeriphCLKConfig>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 8005f90:	f7ff ff4a 	bl	8005e28 <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8005f94:	4b99      	ldr	r3, [pc, #612]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f9a:	4a98      	ldr	r2, [pc, #608]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005f9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005fa0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005fa4:	4b95      	ldr	r3, [pc, #596]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005faa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005fae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8005fb2:	4b92      	ldr	r3, [pc, #584]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb8:	4a90      	ldr	r2, [pc, #576]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005fba:	f043 0310 	orr.w	r3, r3, #16
 8005fbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005fc2:	4b8e      	ldr	r3, [pc, #568]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fc8:	f003 0310 	and.w	r3, r3, #16
 8005fcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fce:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005fd0:	4b8a      	ldr	r3, [pc, #552]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fd6:	4a89      	ldr	r2, [pc, #548]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fdc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005fe0:	4b86      	ldr	r3, [pc, #536]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005fe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fea:	627b      	str	r3, [r7, #36]	; 0x24
 8005fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005fee:	4b83      	ldr	r3, [pc, #524]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005ff0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ff4:	4a81      	ldr	r2, [pc, #516]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8005ff6:	f043 0310 	orr.w	r3, r3, #16
 8005ffa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005ffe:	4b7f      	ldr	r3, [pc, #508]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8006000:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006004:	f003 0310 	and.w	r3, r3, #16
 8006008:	623b      	str	r3, [r7, #32]
 800600a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800600c:	4b7b      	ldr	r3, [pc, #492]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 800600e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006012:	4a7a      	ldr	r2, [pc, #488]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8006014:	f043 0308 	orr.w	r3, r3, #8
 8006018:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800601c:	4b77      	ldr	r3, [pc, #476]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 800601e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006022:	f003 0308 	and.w	r3, r3, #8
 8006026:	61fb      	str	r3, [r7, #28]
 8006028:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800602a:	4b74      	ldr	r3, [pc, #464]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 800602c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006030:	4a72      	ldr	r2, [pc, #456]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8006032:	f043 0320 	orr.w	r3, r3, #32
 8006036:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800603a:	4b70      	ldr	r3, [pc, #448]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 800603c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006040:	f003 0320 	and.w	r3, r3, #32
 8006044:	61bb      	str	r3, [r7, #24]
 8006046:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006048:	4b6c      	ldr	r3, [pc, #432]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 800604a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800604e:	4a6b      	ldr	r2, [pc, #428]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8006050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006054:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006058:	4b68      	ldr	r3, [pc, #416]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 800605a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800605e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006062:	617b      	str	r3, [r7, #20]
 8006064:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006066:	4b65      	ldr	r3, [pc, #404]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8006068:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800606c:	4a63      	ldr	r2, [pc, #396]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 800606e:	f043 0304 	orr.w	r3, r3, #4
 8006072:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006076:	4b61      	ldr	r3, [pc, #388]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8006078:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800607c:	f003 0204 	and.w	r2, r3, #4
 8006080:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006084:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006088:	601a      	str	r2, [r3, #0]
 800608a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800608e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006092:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006094:	4b59      	ldr	r3, [pc, #356]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 8006096:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800609a:	4a58      	ldr	r2, [pc, #352]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 800609c:	f043 0302 	orr.w	r3, r3, #2
 80060a0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80060a4:	4b55      	ldr	r3, [pc, #340]	; (80061fc <HAL_OSPI_MspInit+0x2d0>)
 80060a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060aa:	f003 0202 	and.w	r2, r3, #2
 80060ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80060b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80060b6:	601a      	str	r2, [r3, #0]
 80060b8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80060bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80060c0:	681b      	ldr	r3, [r3, #0]
    PF6     ------> OCTOSPIM_P1_IO3
    PC3     ------> OCTOSPIM_P1_IO6
    PB10     ------> OCTOSPIM_P1_CLK
    PB11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 80060c2:	2301      	movs	r3, #1
 80060c4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060c8:	2302      	movs	r3, #2
 80060ca:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060ce:	2300      	movs	r3, #0
 80060d0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060d4:	2303      	movs	r3, #3
 80060d6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 80060da:	2303      	movs	r3, #3
 80060dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 80060e0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80060e4:	4619      	mov	r1, r3
 80060e6:	4846      	ldr	r0, [pc, #280]	; (8006200 <HAL_OSPI_MspInit+0x2d4>)
 80060e8:	f002 fc9e 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 80060ec:	2308      	movs	r3, #8
 80060ee:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060f2:	2302      	movs	r3, #2
 80060f4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060f8:	2300      	movs	r3, #0
 80060fa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060fe:	2303      	movs	r3, #3
 8006100:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8006104:	2303      	movs	r3, #3
 8006106:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 800610a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800610e:	4619      	mov	r1, r3
 8006110:	483c      	ldr	r0, [pc, #240]	; (8006204 <HAL_OSPI_MspInit+0x2d8>)
 8006112:	f002 fc89 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8006116:	2380      	movs	r3, #128	; 0x80
 8006118:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800611c:	2302      	movs	r3, #2
 800611e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006122:	2300      	movs	r3, #0
 8006124:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006128:	2303      	movs	r3, #3
 800612a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 800612e:	230a      	movs	r3, #10
 8006130:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8006134:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8006138:	4619      	mov	r1, r3
 800613a:	4833      	ldr	r0, [pc, #204]	; (8006208 <HAL_OSPI_MspInit+0x2dc>)
 800613c:	f002 fc74 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8006140:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8006144:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006148:	2302      	movs	r3, #2
 800614a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800614e:	2300      	movs	r3, #0
 8006150:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006154:	2303      	movs	r3, #3
 8006156:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 800615a:	230a      	movs	r3, #10
 800615c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006160:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8006164:	4619      	mov	r1, r3
 8006166:	4829      	ldr	r0, [pc, #164]	; (800620c <HAL_OSPI_MspInit+0x2e0>)
 8006168:	f002 fc5e 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 800616c:	2304      	movs	r3, #4
 800616e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006172:	2302      	movs	r3, #2
 8006174:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006178:	2300      	movs	r3, #0
 800617a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800617e:	2303      	movs	r3, #3
 8006180:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8006184:	2303      	movs	r3, #3
 8006186:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 800618a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800618e:	4619      	mov	r1, r3
 8006190:	481f      	ldr	r0, [pc, #124]	; (8006210 <HAL_OSPI_MspInit+0x2e4>)
 8006192:	f002 fc49 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8006196:	2308      	movs	r3, #8
 8006198:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800619c:	2302      	movs	r3, #2
 800619e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061a8:	2303      	movs	r3, #3
 80061aa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80061ae:	230a      	movs	r3, #10
 80061b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 80061b4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80061b8:	4619      	mov	r1, r3
 80061ba:	4816      	ldr	r0, [pc, #88]	; (8006214 <HAL_OSPI_MspInit+0x2e8>)
 80061bc:	f002 fc34 	bl	8008a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 80061c0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80061c4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061c8:	2302      	movs	r3, #2
 80061ca:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061ce:	2300      	movs	r3, #0
 80061d0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061d4:	2303      	movs	r3, #3
 80061d6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80061da:	230a      	movs	r3, #10
 80061dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061e0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80061e4:	4619      	mov	r1, r3
 80061e6:	480c      	ldr	r0, [pc, #48]	; (8006218 <HAL_OSPI_MspInit+0x2ec>)
 80061e8:	f002 fc1e 	bl	8008a28 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 80061ec:	bf00      	nop
 80061ee:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	420d1400 	.word	0x420d1400
 80061fc:	46020c00 	.word	0x46020c00
 8006200:	42022000 	.word	0x42022000
 8006204:	42021000 	.word	0x42021000
 8006208:	42020c00 	.word	0x42020c00
 800620c:	42021400 	.word	0x42021400
 8006210:	42021c00 	.word	0x42021c00
 8006214:	42020800 	.word	0x42020800
 8006218:	42020400 	.word	0x42020400

0800621c <OSPI_EnableMemMappedMode>:
	  HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct);


}

void OSPI_EnableMemMappedMode(void){
 800621c:	b580      	push	{r7, lr}
 800621e:	b096      	sub	sp, #88	; 0x58
 8006220:	af00      	add	r7, sp, #0
	OSPI_RegularCmdTypeDef sCommand;
	OSPI_MemoryMappedTypeDef sMemMappedCfg;
	  sCommand.OperationType      = HAL_OSPI_OPTYPE_WRITE_CFG;
 8006222:	2302      	movs	r3, #2
 8006224:	60bb      	str	r3, [r7, #8]
	  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8006226:	2300      	movs	r3, #0
 8006228:	60fb      	str	r3, [r7, #12]
	  sCommand.Instruction        = WRITE_CMD;
 800622a:	2380      	movs	r3, #128	; 0x80
 800622c:	613b      	str	r3, [r7, #16]
	  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_8_LINES;
 800622e:	2304      	movs	r3, #4
 8006230:	617b      	str	r3, [r7, #20]
	  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8006232:	2300      	movs	r3, #0
 8006234:	61bb      	str	r3, [r7, #24]
	  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8006236:	2300      	movs	r3, #0
 8006238:	61fb      	str	r3, [r7, #28]
	  sCommand.AddressMode        = HAL_OSPI_ADDRESS_8_LINES;
 800623a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800623e:	627b      	str	r3, [r7, #36]	; 0x24
	  sCommand.AddressSize        = HAL_OSPI_ADDRESS_32_BITS;
 8006240:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006244:	62bb      	str	r3, [r7, #40]	; 0x28
	  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_ENABLE;
 8006246:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800624a:	62fb      	str	r3, [r7, #44]	; 0x2c
	  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800624c:	2300      	movs	r3, #0
 800624e:	637b      	str	r3, [r7, #52]	; 0x34
	  sCommand.DataMode           = HAL_OSPI_DATA_8_LINES;
 8006250:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006254:	643b      	str	r3, [r7, #64]	; 0x40
	  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_ENABLE;
 8006256:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800625a:	64bb      	str	r3, [r7, #72]	; 0x48
	  sCommand.DummyCycles        = DUMMY_CLOCK_CYCLES_WRITE;
 800625c:	2304      	movs	r3, #4
 800625e:	64fb      	str	r3, [r7, #76]	; 0x4c
	  sCommand.DQSMode            = HAL_OSPI_DQS_ENABLE;
 8006260:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8006264:	653b      	str	r3, [r7, #80]	; 0x50
	  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8006266:	2300      	movs	r3, #0
 8006268:	657b      	str	r3, [r7, #84]	; 0x54

	  if (HAL_OSPI_Command(&hospi1, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800626a:	f107 0308 	add.w	r3, r7, #8
 800626e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006272:	4619      	mov	r1, r3
 8006274:	4816      	ldr	r0, [pc, #88]	; (80062d0 <OSPI_EnableMemMappedMode+0xb4>)
 8006276:	f003 fded 	bl	8009e54 <HAL_OSPI_Command>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d001      	beq.n	8006284 <OSPI_EnableMemMappedMode+0x68>
	  {
	    Error_Handler();
 8006280:	f7ff fdd2 	bl	8005e28 <Error_Handler>
	  }

	  sCommand.OperationType = HAL_OSPI_OPTYPE_READ_CFG;
 8006284:	2301      	movs	r3, #1
 8006286:	60bb      	str	r3, [r7, #8]
	  sCommand.Instruction   = READ_CMD;
 8006288:	2300      	movs	r3, #0
 800628a:	613b      	str	r3, [r7, #16]
	  sCommand.DummyCycles   = DUMMY_CLOCK_CYCLES_READ;
 800628c:	2305      	movs	r3, #5
 800628e:	64fb      	str	r3, [r7, #76]	; 0x4c

	  if (HAL_OSPI_Command(&hospi1, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8006290:	f107 0308 	add.w	r3, r7, #8
 8006294:	f241 3288 	movw	r2, #5000	; 0x1388
 8006298:	4619      	mov	r1, r3
 800629a:	480d      	ldr	r0, [pc, #52]	; (80062d0 <OSPI_EnableMemMappedMode+0xb4>)
 800629c:	f003 fdda 	bl	8009e54 <HAL_OSPI_Command>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <OSPI_EnableMemMappedMode+0x8e>
	  {
	    Error_Handler();
 80062a6:	f7ff fdbf 	bl	8005e28 <Error_Handler>
	  }

	  sMemMappedCfg.TimeOutActivation = HAL_OSPI_TIMEOUT_COUNTER_ENABLE;
 80062aa:	2308      	movs	r3, #8
 80062ac:	603b      	str	r3, [r7, #0]
	  sMemMappedCfg.TimeOutPeriod     = 0x34;
 80062ae:	2334      	movs	r3, #52	; 0x34
 80062b0:	607b      	str	r3, [r7, #4]

	  if (HAL_OSPI_MemoryMapped(&hospi1, &sMemMappedCfg) != HAL_OK)
 80062b2:	463b      	mov	r3, r7
 80062b4:	4619      	mov	r1, r3
 80062b6:	4806      	ldr	r0, [pc, #24]	; (80062d0 <OSPI_EnableMemMappedMode+0xb4>)
 80062b8:	f003 fe59 	bl	8009f6e <HAL_OSPI_MemoryMapped>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <OSPI_EnableMemMappedMode+0xaa>
	  {
	    Error_Handler();
 80062c2:	f7ff fdb1 	bl	8005e28 <Error_Handler>
	  }
}
 80062c6:	bf00      	nop
 80062c8:	3758      	adds	r7, #88	; 0x58
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	20002dc0 	.word	0x20002dc0

080062d4 <OSPI_DelayBlockConfig>:

void OSPI_DelayBlockConfig(void){
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
	  LL_DLYB_CfgTypeDef dlyb_cfg,dlyb_cfg_test;
	  /* Delay block configuration ------------------------------------------------ */
	  HAL_OSPI_DLYB_GetClockPeriod(&hospi1,&dlyb_cfg);
 80062da:	f107 0308 	add.w	r3, r7, #8
 80062de:	4619      	mov	r1, r3
 80062e0:	4813      	ldr	r0, [pc, #76]	; (8006330 <OSPI_DelayBlockConfig+0x5c>)
 80062e2:	f004 feef 	bl	800b0c4 <HAL_OSPI_DLYB_GetClockPeriod>

	  /*when DTR, PhaseSel is divided by 4 (emperic value)*/
	  dlyb_cfg.PhaseSel /=4;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	089b      	lsrs	r3, r3, #2
 80062ea:	60fb      	str	r3, [r7, #12]

	  /* save the present configuration for check*/
	  dlyb_cfg_test = dlyb_cfg;
 80062ec:	463b      	mov	r3, r7
 80062ee:	f107 0208 	add.w	r2, r7, #8
 80062f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80062f6:	e883 0003 	stmia.w	r3, {r0, r1}

	  /*set delay block configuration*/
	  HAL_OSPI_DLYB_SetConfig(&hospi1,&dlyb_cfg);
 80062fa:	f107 0308 	add.w	r3, r7, #8
 80062fe:	4619      	mov	r1, r3
 8006300:	480b      	ldr	r0, [pc, #44]	; (8006330 <OSPI_DelayBlockConfig+0x5c>)
 8006302:	f004 fe6b 	bl	800afdc <HAL_OSPI_DLYB_SetConfig>

	  /*check the set value*/
	  HAL_OSPI_DLYB_GetConfig(&hospi1,&dlyb_cfg);
 8006306:	f107 0308 	add.w	r3, r7, #8
 800630a:	4619      	mov	r1, r3
 800630c:	4808      	ldr	r0, [pc, #32]	; (8006330 <OSPI_DelayBlockConfig+0x5c>)
 800630e:	f004 fead 	bl	800b06c <HAL_OSPI_DLYB_GetConfig>
	  if ((dlyb_cfg.PhaseSel != dlyb_cfg_test.PhaseSel) || (dlyb_cfg.Units != dlyb_cfg_test.Units))
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	429a      	cmp	r2, r3
 8006318:	d103      	bne.n	8006322 <OSPI_DelayBlockConfig+0x4e>
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	429a      	cmp	r2, r3
 8006320:	d001      	beq.n	8006326 <OSPI_DelayBlockConfig+0x52>
	  {
	    Error_Handler();
 8006322:	f7ff fd81 	bl	8005e28 <Error_Handler>
	  }
}
 8006326:	bf00      	nop
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	20002dc0 	.word	0x20002dc0

08006334 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800633a:	1d3b      	adds	r3, r7, #4
 800633c:	2200      	movs	r2, #0
 800633e:	601a      	str	r2, [r3, #0]
 8006340:	605a      	str	r2, [r3, #4]
 8006342:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8006344:	4b31      	ldr	r3, [pc, #196]	; (800640c <MX_SPI2_Init+0xd8>)
 8006346:	4a32      	ldr	r2, [pc, #200]	; (8006410 <MX_SPI2_Init+0xdc>)
 8006348:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800634a:	4b30      	ldr	r3, [pc, #192]	; (800640c <MX_SPI2_Init+0xd8>)
 800634c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006350:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006352:	4b2e      	ldr	r3, [pc, #184]	; (800640c <MX_SPI2_Init+0xd8>)
 8006354:	2200      	movs	r2, #0
 8006356:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006358:	4b2c      	ldr	r3, [pc, #176]	; (800640c <MX_SPI2_Init+0xd8>)
 800635a:	2207      	movs	r2, #7
 800635c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800635e:	4b2b      	ldr	r3, [pc, #172]	; (800640c <MX_SPI2_Init+0xd8>)
 8006360:	2200      	movs	r2, #0
 8006362:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006364:	4b29      	ldr	r3, [pc, #164]	; (800640c <MX_SPI2_Init+0xd8>)
 8006366:	2200      	movs	r2, #0
 8006368:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800636a:	4b28      	ldr	r3, [pc, #160]	; (800640c <MX_SPI2_Init+0xd8>)
 800636c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006370:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8006372:	4b26      	ldr	r3, [pc, #152]	; (800640c <MX_SPI2_Init+0xd8>)
 8006374:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006378:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800637a:	4b24      	ldr	r3, [pc, #144]	; (800640c <MX_SPI2_Init+0xd8>)
 800637c:	2200      	movs	r2, #0
 800637e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006380:	4b22      	ldr	r3, [pc, #136]	; (800640c <MX_SPI2_Init+0xd8>)
 8006382:	2200      	movs	r2, #0
 8006384:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006386:	4b21      	ldr	r3, [pc, #132]	; (800640c <MX_SPI2_Init+0xd8>)
 8006388:	2200      	movs	r2, #0
 800638a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 800638c:	4b1f      	ldr	r3, [pc, #124]	; (800640c <MX_SPI2_Init+0xd8>)
 800638e:	2207      	movs	r2, #7
 8006390:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006392:	4b1e      	ldr	r3, [pc, #120]	; (800640c <MX_SPI2_Init+0xd8>)
 8006394:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006398:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800639a:	4b1c      	ldr	r3, [pc, #112]	; (800640c <MX_SPI2_Init+0xd8>)
 800639c:	2200      	movs	r2, #0
 800639e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80063a0:	4b1a      	ldr	r3, [pc, #104]	; (800640c <MX_SPI2_Init+0xd8>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80063a6:	4b19      	ldr	r3, [pc, #100]	; (800640c <MX_SPI2_Init+0xd8>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80063ac:	4b17      	ldr	r3, [pc, #92]	; (800640c <MX_SPI2_Init+0xd8>)
 80063ae:	2200      	movs	r2, #0
 80063b0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80063b2:	4b16      	ldr	r3, [pc, #88]	; (800640c <MX_SPI2_Init+0xd8>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80063b8:	4b14      	ldr	r3, [pc, #80]	; (800640c <MX_SPI2_Init+0xd8>)
 80063ba:	2200      	movs	r2, #0
 80063bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80063be:	4b13      	ldr	r3, [pc, #76]	; (800640c <MX_SPI2_Init+0xd8>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	659a      	str	r2, [r3, #88]	; 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80063c4:	4b11      	ldr	r3, [pc, #68]	; (800640c <MX_SPI2_Init+0xd8>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80063ca:	4b10      	ldr	r3, [pc, #64]	; (800640c <MX_SPI2_Init+0xd8>)
 80063cc:	2200      	movs	r2, #0
 80063ce:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80063d0:	480e      	ldr	r0, [pc, #56]	; (800640c <MX_SPI2_Init+0xd8>)
 80063d2:	f008 feeb 	bl	800f1ac <HAL_SPI_Init>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d001      	beq.n	80063e0 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 80063dc:	f7ff fd24 	bl	8005e28 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80063e0:	2300      	movs	r3, #0
 80063e2:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80063e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80063e8:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80063ea:	2300      	movs	r3, #0
 80063ec:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80063ee:	1d3b      	adds	r3, r7, #4
 80063f0:	4619      	mov	r1, r3
 80063f2:	4806      	ldr	r0, [pc, #24]	; (800640c <MX_SPI2_Init+0xd8>)
 80063f4:	f008 ffed 	bl	800f3d2 <HAL_SPIEx_SetConfigAutonomousMode>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d001      	beq.n	8006402 <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 80063fe:	f7ff fd13 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006402:	bf00      	nop
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	20002e1c 	.word	0x20002e1c
 8006410:	40003800 	.word	0x40003800

08006414 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b0bc      	sub	sp, #240	; 0xf0
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800641c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8006420:	2200      	movs	r2, #0
 8006422:	601a      	str	r2, [r3, #0]
 8006424:	605a      	str	r2, [r3, #4]
 8006426:	609a      	str	r2, [r3, #8]
 8006428:	60da      	str	r2, [r3, #12]
 800642a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800642c:	f107 0310 	add.w	r3, r7, #16
 8006430:	22c8      	movs	r2, #200	; 0xc8
 8006432:	2100      	movs	r1, #0
 8006434:	4618      	mov	r0, r3
 8006436:	f00e f80f 	bl	8014458 <memset>
  if(spiHandle->Instance==SPI2)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a27      	ldr	r2, [pc, #156]	; (80064dc <HAL_SPI_MspInit+0xc8>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d146      	bne.n	80064d2 <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8006444:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006448:	f04f 0300 	mov.w	r3, #0
 800644c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8006450:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006454:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006458:	f107 0310 	add.w	r3, r7, #16
 800645c:	4618      	mov	r0, r3
 800645e:	f006 fa5b 	bl	800c918 <HAL_RCCEx_PeriphCLKConfig>
 8006462:	4603      	mov	r3, r0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d001      	beq.n	800646c <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8006468:	f7ff fcde 	bl	8005e28 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800646c:	4b1c      	ldr	r3, [pc, #112]	; (80064e0 <HAL_SPI_MspInit+0xcc>)
 800646e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006472:	4a1b      	ldr	r2, [pc, #108]	; (80064e0 <HAL_SPI_MspInit+0xcc>)
 8006474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006478:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800647c:	4b18      	ldr	r3, [pc, #96]	; (80064e0 <HAL_SPI_MspInit+0xcc>)
 800647e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006482:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006486:	60fb      	str	r3, [r7, #12]
 8006488:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800648a:	4b15      	ldr	r3, [pc, #84]	; (80064e0 <HAL_SPI_MspInit+0xcc>)
 800648c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006490:	4a13      	ldr	r2, [pc, #76]	; (80064e0 <HAL_SPI_MspInit+0xcc>)
 8006492:	f043 0308 	orr.w	r3, r3, #8
 8006496:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800649a:	4b11      	ldr	r3, [pc, #68]	; (80064e0 <HAL_SPI_MspInit+0xcc>)
 800649c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	60bb      	str	r3, [r7, #8]
 80064a6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PD4     ------> SPI2_MOSI
    PD3     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_1;
 80064a8:	231a      	movs	r3, #26
 80064aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064ae:	2302      	movs	r3, #2
 80064b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064b4:	2300      	movs	r3, #0
 80064b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064ba:	2300      	movs	r3, #0
 80064bc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80064c0:	2305      	movs	r3, #5
 80064c2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80064c6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80064ca:	4619      	mov	r1, r3
 80064cc:	4805      	ldr	r0, [pc, #20]	; (80064e4 <HAL_SPI_MspInit+0xd0>)
 80064ce:	f002 faab 	bl	8008a28 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80064d2:	bf00      	nop
 80064d4:	37f0      	adds	r7, #240	; 0xf0
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	40003800 	.word	0x40003800
 80064e0:	46020c00 	.word	0x46020c00
 80064e4:	42020c00 	.word	0x42020c00

080064e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80064ee:	4b0a      	ldr	r3, [pc, #40]	; (8006518 <HAL_MspInit+0x30>)
 80064f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064f4:	4a08      	ldr	r2, [pc, #32]	; (8006518 <HAL_MspInit+0x30>)
 80064f6:	f043 0304 	orr.w	r3, r3, #4
 80064fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80064fe:	4b06      	ldr	r3, [pc, #24]	; (8006518 <HAL_MspInit+0x30>)
 8006500:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006504:	f003 0304 	and.w	r3, r3, #4
 8006508:	607b      	str	r3, [r7, #4]
 800650a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800650c:	bf00      	nop
 800650e:	370c      	adds	r7, #12
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr
 8006518:	46020c00 	.word	0x46020c00

0800651c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b08e      	sub	sp, #56	; 0x38
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006524:	2300      	movs	r3, #0
 8006526:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 8006528:	2300      	movs	r3, #0
 800652a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800652c:	4b2e      	ldr	r3, [pc, #184]	; (80065e8 <HAL_InitTick+0xcc>)
 800652e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006532:	4a2d      	ldr	r2, [pc, #180]	; (80065e8 <HAL_InitTick+0xcc>)
 8006534:	f043 0310 	orr.w	r3, r3, #16
 8006538:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800653c:	4b2a      	ldr	r3, [pc, #168]	; (80065e8 <HAL_InitTick+0xcc>)
 800653e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006542:	f003 0310 	and.w	r3, r3, #16
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800654a:	f107 0210 	add.w	r2, r7, #16
 800654e:	f107 0314 	add.w	r3, r7, #20
 8006552:	4611      	mov	r1, r2
 8006554:	4618      	mov	r0, r3
 8006556:	f006 f921 	bl	800c79c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800655a:	f006 f8e3 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800655e:	6338      	str	r0, [r7, #48]	; 0x30
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006562:	4a22      	ldr	r2, [pc, #136]	; (80065ec <HAL_InitTick+0xd0>)
 8006564:	fba2 2303 	umull	r2, r3, r2, r3
 8006568:	0c9b      	lsrs	r3, r3, #18
 800656a:	3b01      	subs	r3, #1
 800656c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800656e:	4b20      	ldr	r3, [pc, #128]	; (80065f0 <HAL_InitTick+0xd4>)
 8006570:	4a20      	ldr	r2, [pc, #128]	; (80065f4 <HAL_InitTick+0xd8>)
 8006572:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8006574:	4b1e      	ldr	r3, [pc, #120]	; (80065f0 <HAL_InitTick+0xd4>)
 8006576:	f240 32e7 	movw	r2, #999	; 0x3e7
 800657a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800657c:	4a1c      	ldr	r2, [pc, #112]	; (80065f0 <HAL_InitTick+0xd4>)
 800657e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006580:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8006582:	4b1b      	ldr	r3, [pc, #108]	; (80065f0 <HAL_InitTick+0xd4>)
 8006584:	2200      	movs	r2, #0
 8006586:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006588:	4b19      	ldr	r3, [pc, #100]	; (80065f0 <HAL_InitTick+0xd4>)
 800658a:	2200      	movs	r2, #0
 800658c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800658e:	4818      	ldr	r0, [pc, #96]	; (80065f0 <HAL_InitTick+0xd4>)
 8006590:	f008 ff60 	bl	800f454 <HAL_TIM_Base_Init>
 8006594:	4603      	mov	r3, r0
 8006596:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 800659a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d118      	bne.n	80065d4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80065a2:	4813      	ldr	r0, [pc, #76]	; (80065f0 <HAL_InitTick+0xd4>)
 80065a4:	f008 ffae 	bl	800f504 <HAL_TIM_Base_Start_IT>
 80065a8:	4603      	mov	r3, r0
 80065aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 80065ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d10e      	bne.n	80065d4 <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2b0f      	cmp	r3, #15
 80065ba:	d808      	bhi.n	80065ce <HAL_InitTick+0xb2>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 80065bc:	2200      	movs	r2, #0
 80065be:	6879      	ldr	r1, [r7, #4]
 80065c0:	2031      	movs	r0, #49	; 0x31
 80065c2:	f000 fbcf 	bl	8006d64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80065c6:	4a0c      	ldr	r2, [pc, #48]	; (80065f8 <HAL_InitTick+0xdc>)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6013      	str	r3, [r2, #0]
 80065cc:	e002      	b.n	80065d4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80065d4:	2031      	movs	r0, #49	; 0x31
 80065d6:	f000 fbdf 	bl	8006d98 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 80065da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3738      	adds	r7, #56	; 0x38
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	46020c00 	.word	0x46020c00
 80065ec:	431bde83 	.word	0x431bde83
 80065f0:	20002eac 	.word	0x20002eac
 80065f4:	40001000 	.word	0x40001000
 80065f8:	20000008 	.word	0x20000008

080065fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80065fc:	b480      	push	{r7}
 80065fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006600:	e7fe      	b.n	8006600 <NMI_Handler+0x4>

08006602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006602:	b480      	push	{r7}
 8006604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006606:	e7fe      	b.n	8006606 <HardFault_Handler+0x4>

08006608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006608:	b480      	push	{r7}
 800660a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800660c:	e7fe      	b.n	800660c <MemManage_Handler+0x4>

0800660e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800660e:	b480      	push	{r7}
 8006610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006612:	e7fe      	b.n	8006612 <BusFault_Handler+0x4>

08006614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006614:	b480      	push	{r7}
 8006616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006618:	e7fe      	b.n	8006618 <UsageFault_Handler+0x4>

0800661a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800661a:	b480      	push	{r7}
 800661c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800661e:	bf00      	nop
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800662c:	4802      	ldr	r0, [pc, #8]	; (8006638 <TIM6_IRQHandler+0x10>)
 800662e:	f009 f809 	bl	800f644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8006632:	bf00      	nop
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	20002eac 	.word	0x20002eac

0800663c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006640:	4803      	ldr	r0, [pc, #12]	; (8006650 <TIM7_IRQHandler+0x14>)
 8006642:	f008 ffff 	bl	800f644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  TIM7_ResumeMotionThread();
 8006646:	f7fe fbdb 	bl	8004e00 <TIM7_ResumeMotionThread>
  /* USER CODE END TIM7_IRQn 1 */
}
 800664a:	bf00      	nop
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	20002efc 	.word	0x20002efc

08006654 <GPDMA1_Channel12_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 12 global interrupt.
  */
void GPDMA1_Channel12_IRQHandler(void)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 0 */

  /* USER CODE END GPDMA1_Channel12_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel12);
 8006658:	4802      	ldr	r0, [pc, #8]	; (8006664 <GPDMA1_Channel12_IRQHandler+0x10>)
 800665a:	f001 f8d5 	bl	8007808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 1 */

  /* USER CODE END GPDMA1_Channel12_IRQn 1 */
}
 800665e:	bf00      	nop
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	20002c50 	.word	0x20002c50

08006668 <DCMI_PSSI_IRQHandler>:

/**
  * @brief This function handles DCMI/PSSI global interrupt.
  */
void DCMI_PSSI_IRQHandler(void)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_PSSI_IRQn 0 */

  /* USER CODE END DCMI_PSSI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 800666c:	4802      	ldr	r0, [pc, #8]	; (8006678 <DCMI_PSSI_IRQHandler+0x10>)
 800666e:	f000 fe73 	bl	8007358 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_PSSI_IRQn 1 */

  /* USER CODE END DCMI_PSSI_IRQn 1 */
}
 8006672:	bf00      	nop
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	20002c00 	.word	0x20002c00

0800667c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b086      	sub	sp, #24
 8006680:	af00      	add	r7, sp, #0
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006688:	2300      	movs	r3, #0
 800668a:	617b      	str	r3, [r7, #20]
 800668c:	e00a      	b.n	80066a4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800668e:	e000      	b.n	8006692 <_read+0x16>
 8006690:	bf00      	nop
 8006692:	4601      	mov	r1, r0
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	1c5a      	adds	r2, r3, #1
 8006698:	60ba      	str	r2, [r7, #8]
 800669a:	b2ca      	uxtb	r2, r1
 800669c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	3301      	adds	r3, #1
 80066a2:	617b      	str	r3, [r7, #20]
 80066a4:	697a      	ldr	r2, [r7, #20]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	dbf0      	blt.n	800668e <_read+0x12>
	}

return len;
 80066ac:	687b      	ldr	r3, [r7, #4]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3718      	adds	r7, #24
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b086      	sub	sp, #24
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	60f8      	str	r0, [r7, #12]
 80066be:	60b9      	str	r1, [r7, #8]
 80066c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]
 80066c6:	e009      	b.n	80066dc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	1c5a      	adds	r2, r3, #1
 80066cc:	60ba      	str	r2, [r7, #8]
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7ff fb85 	bl	8005de0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	3301      	adds	r3, #1
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	dbf1      	blt.n	80066c8 <_write+0x12>
	}
	return len;
 80066e4:	687b      	ldr	r3, [r7, #4]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3718      	adds	r7, #24
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <_close>:

int _close(int file)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b083      	sub	sp, #12
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
	return -1;
 80066f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	370c      	adds	r7, #12
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr

08006706 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006706:	b480      	push	{r7}
 8006708:	b083      	sub	sp, #12
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
 800670e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006716:	605a      	str	r2, [r3, #4]
	return 0;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <_isatty>:

int _isatty(int file)
{
 8006726:	b480      	push	{r7}
 8006728:	b083      	sub	sp, #12
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
	return 1;
 800672e:	2301      	movs	r3, #1
}
 8006730:	4618      	mov	r0, r3
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	607a      	str	r2, [r7, #4]
	return 0;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
	...

08006758 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006760:	4a14      	ldr	r2, [pc, #80]	; (80067b4 <_sbrk+0x5c>)
 8006762:	4b15      	ldr	r3, [pc, #84]	; (80067b8 <_sbrk+0x60>)
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800676c:	4b13      	ldr	r3, [pc, #76]	; (80067bc <_sbrk+0x64>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d102      	bne.n	800677a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006774:	4b11      	ldr	r3, [pc, #68]	; (80067bc <_sbrk+0x64>)
 8006776:	4a12      	ldr	r2, [pc, #72]	; (80067c0 <_sbrk+0x68>)
 8006778:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800677a:	4b10      	ldr	r3, [pc, #64]	; (80067bc <_sbrk+0x64>)
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4413      	add	r3, r2
 8006782:	693a      	ldr	r2, [r7, #16]
 8006784:	429a      	cmp	r2, r3
 8006786:	d207      	bcs.n	8006798 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006788:	f00d fe3c 	bl	8014404 <__errno>
 800678c:	4603      	mov	r3, r0
 800678e:	220c      	movs	r2, #12
 8006790:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006792:	f04f 33ff 	mov.w	r3, #4294967295
 8006796:	e009      	b.n	80067ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006798:	4b08      	ldr	r3, [pc, #32]	; (80067bc <_sbrk+0x64>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800679e:	4b07      	ldr	r3, [pc, #28]	; (80067bc <_sbrk+0x64>)
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4413      	add	r3, r2
 80067a6:	4a05      	ldr	r2, [pc, #20]	; (80067bc <_sbrk+0x64>)
 80067a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80067aa:	68fb      	ldr	r3, [r7, #12]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3718      	adds	r7, #24
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	200c0000 	.word	0x200c0000
 80067b8:	00000400 	.word	0x00000400
 80067bc:	20002ef8 	.word	0x20002ef8
 80067c0:	20003658 	.word	0x20003658

080067c4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80067c4:	b480      	push	{r7}
 80067c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80067c8:	4b18      	ldr	r3, [pc, #96]	; (800682c <SystemInit+0x68>)
 80067ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ce:	4a17      	ldr	r2, [pc, #92]	; (800682c <SystemInit+0x68>)
 80067d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80067d8:	4b15      	ldr	r3, [pc, #84]	; (8006830 <SystemInit+0x6c>)
 80067da:	2201      	movs	r2, #1
 80067dc:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80067de:	4b14      	ldr	r3, [pc, #80]	; (8006830 <SystemInit+0x6c>)
 80067e0:	2200      	movs	r2, #0
 80067e2:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80067e4:	4b12      	ldr	r3, [pc, #72]	; (8006830 <SystemInit+0x6c>)
 80067e6:	2200      	movs	r2, #0
 80067e8:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80067ea:	4b11      	ldr	r3, [pc, #68]	; (8006830 <SystemInit+0x6c>)
 80067ec:	2200      	movs	r2, #0
 80067ee:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80067f0:	4b0f      	ldr	r3, [pc, #60]	; (8006830 <SystemInit+0x6c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a0e      	ldr	r2, [pc, #56]	; (8006830 <SystemInit+0x6c>)
 80067f6:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80067fa:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80067fe:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8006800:	4b0b      	ldr	r3, [pc, #44]	; (8006830 <SystemInit+0x6c>)
 8006802:	2200      	movs	r2, #0
 8006804:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8006806:	4b0a      	ldr	r3, [pc, #40]	; (8006830 <SystemInit+0x6c>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a09      	ldr	r2, [pc, #36]	; (8006830 <SystemInit+0x6c>)
 800680c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006810:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8006812:	4b07      	ldr	r3, [pc, #28]	; (8006830 <SystemInit+0x6c>)
 8006814:	2200      	movs	r2, #0
 8006816:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006818:	4b04      	ldr	r3, [pc, #16]	; (800682c <SystemInit+0x68>)
 800681a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800681e:	609a      	str	r2, [r3, #8]
  #endif
}
 8006820:	bf00      	nop
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	e000ed00 	.word	0xe000ed00
 8006830:	46020c00 	.word	0x46020c00

08006834 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800683a:	1d3b      	adds	r3, r7, #4
 800683c:	2200      	movs	r2, #0
 800683e:	601a      	str	r2, [r3, #0]
 8006840:	605a      	str	r2, [r3, #4]
 8006842:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8006844:	4b14      	ldr	r3, [pc, #80]	; (8006898 <MX_TIM7_Init+0x64>)
 8006846:	4a15      	ldr	r2, [pc, #84]	; (800689c <MX_TIM7_Init+0x68>)
 8006848:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 59170;
 800684a:	4b13      	ldr	r3, [pc, #76]	; (8006898 <MX_TIM7_Init+0x64>)
 800684c:	f24e 7222 	movw	r2, #59170	; 0xe722
 8006850:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006852:	4b11      	ldr	r3, [pc, #68]	; (8006898 <MX_TIM7_Init+0x64>)
 8006854:	2200      	movs	r2, #0
 8006856:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 51;
 8006858:	4b0f      	ldr	r3, [pc, #60]	; (8006898 <MX_TIM7_Init+0x64>)
 800685a:	2233      	movs	r2, #51	; 0x33
 800685c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800685e:	4b0e      	ldr	r3, [pc, #56]	; (8006898 <MX_TIM7_Init+0x64>)
 8006860:	2200      	movs	r2, #0
 8006862:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006864:	480c      	ldr	r0, [pc, #48]	; (8006898 <MX_TIM7_Init+0x64>)
 8006866:	f008 fdf5 	bl	800f454 <HAL_TIM_Base_Init>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d001      	beq.n	8006874 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8006870:	f7ff fada 	bl	8005e28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006874:	2300      	movs	r3, #0
 8006876:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006878:	2300      	movs	r3, #0
 800687a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800687c:	1d3b      	adds	r3, r7, #4
 800687e:	4619      	mov	r1, r3
 8006880:	4805      	ldr	r0, [pc, #20]	; (8006898 <MX_TIM7_Init+0x64>)
 8006882:	f009 f981 	bl	800fb88 <HAL_TIMEx_MasterConfigSynchronization>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d001      	beq.n	8006890 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800688c:	f7ff facc 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006890:	bf00      	nop
 8006892:	3710      	adds	r7, #16
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	20002efc 	.word	0x20002efc
 800689c:	40001400 	.word	0x40001400

080068a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a0e      	ldr	r2, [pc, #56]	; (80068e8 <HAL_TIM_Base_MspInit+0x48>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d116      	bne.n	80068e0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80068b2:	4b0e      	ldr	r3, [pc, #56]	; (80068ec <HAL_TIM_Base_MspInit+0x4c>)
 80068b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80068b8:	4a0c      	ldr	r2, [pc, #48]	; (80068ec <HAL_TIM_Base_MspInit+0x4c>)
 80068ba:	f043 0320 	orr.w	r3, r3, #32
 80068be:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80068c2:	4b0a      	ldr	r3, [pc, #40]	; (80068ec <HAL_TIM_Base_MspInit+0x4c>)
 80068c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80068c8:	f003 0320 	and.w	r3, r3, #32
 80068cc:	60fb      	str	r3, [r7, #12]
 80068ce:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 8, 0);
 80068d0:	2200      	movs	r2, #0
 80068d2:	2108      	movs	r1, #8
 80068d4:	2032      	movs	r0, #50	; 0x32
 80068d6:	f000 fa45 	bl	8006d64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80068da:	2032      	movs	r0, #50	; 0x32
 80068dc:	f000 fa5c 	bl	8006d98 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80068e0:	bf00      	nop
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	40001400 	.word	0x40001400
 80068ec:	46020c00 	.word	0x46020c00

080068f0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80068f4:	4b22      	ldr	r3, [pc, #136]	; (8006980 <MX_USART1_UART_Init+0x90>)
 80068f6:	4a23      	ldr	r2, [pc, #140]	; (8006984 <MX_USART1_UART_Init+0x94>)
 80068f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80068fa:	4b21      	ldr	r3, [pc, #132]	; (8006980 <MX_USART1_UART_Init+0x90>)
 80068fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006900:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006902:	4b1f      	ldr	r3, [pc, #124]	; (8006980 <MX_USART1_UART_Init+0x90>)
 8006904:	2200      	movs	r2, #0
 8006906:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006908:	4b1d      	ldr	r3, [pc, #116]	; (8006980 <MX_USART1_UART_Init+0x90>)
 800690a:	2200      	movs	r2, #0
 800690c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800690e:	4b1c      	ldr	r3, [pc, #112]	; (8006980 <MX_USART1_UART_Init+0x90>)
 8006910:	2200      	movs	r2, #0
 8006912:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006914:	4b1a      	ldr	r3, [pc, #104]	; (8006980 <MX_USART1_UART_Init+0x90>)
 8006916:	220c      	movs	r2, #12
 8006918:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800691a:	4b19      	ldr	r3, [pc, #100]	; (8006980 <MX_USART1_UART_Init+0x90>)
 800691c:	2200      	movs	r2, #0
 800691e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006920:	4b17      	ldr	r3, [pc, #92]	; (8006980 <MX_USART1_UART_Init+0x90>)
 8006922:	2200      	movs	r2, #0
 8006924:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006926:	4b16      	ldr	r3, [pc, #88]	; (8006980 <MX_USART1_UART_Init+0x90>)
 8006928:	2200      	movs	r2, #0
 800692a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800692c:	4b14      	ldr	r3, [pc, #80]	; (8006980 <MX_USART1_UART_Init+0x90>)
 800692e:	2200      	movs	r2, #0
 8006930:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006932:	4b13      	ldr	r3, [pc, #76]	; (8006980 <MX_USART1_UART_Init+0x90>)
 8006934:	2200      	movs	r2, #0
 8006936:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006938:	4811      	ldr	r0, [pc, #68]	; (8006980 <MX_USART1_UART_Init+0x90>)
 800693a:	f009 fa2d 	bl	800fd98 <HAL_UART_Init>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d001      	beq.n	8006948 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8006944:	f7ff fa70 	bl	8005e28 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006948:	2100      	movs	r1, #0
 800694a:	480d      	ldr	r0, [pc, #52]	; (8006980 <MX_USART1_UART_Init+0x90>)
 800694c:	f009 feaa 	bl	80106a4 <HAL_UARTEx_SetTxFifoThreshold>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d001      	beq.n	800695a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8006956:	f7ff fa67 	bl	8005e28 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800695a:	2100      	movs	r1, #0
 800695c:	4808      	ldr	r0, [pc, #32]	; (8006980 <MX_USART1_UART_Init+0x90>)
 800695e:	f009 fedf 	bl	8010720 <HAL_UARTEx_SetRxFifoThreshold>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8006968:	f7ff fa5e 	bl	8005e28 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800696c:	4804      	ldr	r0, [pc, #16]	; (8006980 <MX_USART1_UART_Init+0x90>)
 800696e:	f009 fe60 	bl	8010632 <HAL_UARTEx_DisableFifoMode>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d001      	beq.n	800697c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8006978:	f7ff fa56 	bl	8005e28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800697c:	bf00      	nop
 800697e:	bd80      	pop	{r7, pc}
 8006980:	20002f48 	.word	0x20002f48
 8006984:	40013800 	.word	0x40013800

08006988 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b0bc      	sub	sp, #240	; 0xf0
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006990:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8006994:	2200      	movs	r2, #0
 8006996:	601a      	str	r2, [r3, #0]
 8006998:	605a      	str	r2, [r3, #4]
 800699a:	609a      	str	r2, [r3, #8]
 800699c:	60da      	str	r2, [r3, #12]
 800699e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80069a0:	f107 0310 	add.w	r3, r7, #16
 80069a4:	22c8      	movs	r2, #200	; 0xc8
 80069a6:	2100      	movs	r1, #0
 80069a8:	4618      	mov	r0, r3
 80069aa:	f00d fd55 	bl	8014458 <memset>
  if(uartHandle->Instance==USART1)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a26      	ldr	r2, [pc, #152]	; (8006a4c <HAL_UART_MspInit+0xc4>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d145      	bne.n	8006a44 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80069b8:	f04f 0201 	mov.w	r2, #1
 80069bc:	f04f 0300 	mov.w	r3, #0
 80069c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80069c4:	2300      	movs	r3, #0
 80069c6:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80069c8:	f107 0310 	add.w	r3, r7, #16
 80069cc:	4618      	mov	r0, r3
 80069ce:	f005 ffa3 	bl	800c918 <HAL_RCCEx_PeriphCLKConfig>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d001      	beq.n	80069dc <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80069d8:	f7ff fa26 	bl	8005e28 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80069dc:	4b1c      	ldr	r3, [pc, #112]	; (8006a50 <HAL_UART_MspInit+0xc8>)
 80069de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80069e2:	4a1b      	ldr	r2, [pc, #108]	; (8006a50 <HAL_UART_MspInit+0xc8>)
 80069e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069e8:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 80069ec:	4b18      	ldr	r3, [pc, #96]	; (8006a50 <HAL_UART_MspInit+0xc8>)
 80069ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80069f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069f6:	60fb      	str	r3, [r7, #12]
 80069f8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069fa:	4b15      	ldr	r3, [pc, #84]	; (8006a50 <HAL_UART_MspInit+0xc8>)
 80069fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a00:	4a13      	ldr	r2, [pc, #76]	; (8006a50 <HAL_UART_MspInit+0xc8>)
 8006a02:	f043 0301 	orr.w	r3, r3, #1
 8006a06:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006a0a:	4b11      	ldr	r3, [pc, #68]	; (8006a50 <HAL_UART_MspInit+0xc8>)
 8006a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a10:	f003 0301 	and.w	r3, r3, #1
 8006a14:	60bb      	str	r3, [r7, #8]
 8006a16:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8006a18:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006a1c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a20:	2302      	movs	r3, #2
 8006a22:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a26:	2300      	movs	r3, #0
 8006a28:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006a32:	2307      	movs	r3, #7
 8006a34:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a38:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	4805      	ldr	r0, [pc, #20]	; (8006a54 <HAL_UART_MspInit+0xcc>)
 8006a40:	f001 fff2 	bl	8008a28 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006a44:	bf00      	nop
 8006a46:	37f0      	adds	r7, #240	; 0xf0
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}
 8006a4c:	40013800 	.word	0x40013800
 8006a50:	46020c00 	.word	0x46020c00
 8006a54:	42020000 	.word	0x42020000

08006a58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8006a58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006a90 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006a5c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006a5e:	e003      	b.n	8006a68 <LoopCopyDataInit>

08006a60 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006a60:	4b0c      	ldr	r3, [pc, #48]	; (8006a94 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8006a62:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006a64:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006a66:	3104      	adds	r1, #4

08006a68 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006a68:	480b      	ldr	r0, [pc, #44]	; (8006a98 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006a6a:	4b0c      	ldr	r3, [pc, #48]	; (8006a9c <LoopForever+0xe>)
	adds	r2, r0, r1
 8006a6c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006a6e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006a70:	d3f6      	bcc.n	8006a60 <CopyDataInit>
	ldr	r2, =_sbss
 8006a72:	4a0b      	ldr	r2, [pc, #44]	; (8006aa0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8006a74:	e002      	b.n	8006a7c <LoopFillZerobss>

08006a76 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006a76:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006a78:	f842 3b04 	str.w	r3, [r2], #4

08006a7c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006a7c:	4b09      	ldr	r3, [pc, #36]	; (8006aa4 <LoopForever+0x16>)
	cmp	r2, r3
 8006a7e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006a80:	d3f9      	bcc.n	8006a76 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006a82:	f7ff fe9f 	bl	80067c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006a86:	f00d fcc3 	bl	8014410 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006a8a:	f7ff f8e9 	bl	8005c60 <main>

08006a8e <LoopForever>:

LoopForever:
    b LoopForever
 8006a8e:	e7fe      	b.n	8006a8e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8006a90:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8006a94:	08015620 	.word	0x08015620
	ldr	r0, =_sdata
 8006a98:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006a9c:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 8006aa0:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8006aa4:	20003658 	.word	0x20003658

08006aa8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006aa8:	e7fe      	b.n	8006aa8 <ADC1_IRQHandler>
	...

08006aac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006ab0:	4b11      	ldr	r3, [pc, #68]	; (8006af8 <HAL_Init+0x4c>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a10      	ldr	r2, [pc, #64]	; (8006af8 <HAL_Init+0x4c>)
 8006ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006aba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006abc:	2003      	movs	r0, #3
 8006abe:	f000 f946 	bl	8006d4e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006ac2:	f005 fd0d 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	4b0c      	ldr	r3, [pc, #48]	; (8006afc <HAL_Init+0x50>)
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	f003 030f 	and.w	r3, r3, #15
 8006ad0:	490b      	ldr	r1, [pc, #44]	; (8006b00 <HAL_Init+0x54>)
 8006ad2:	5ccb      	ldrb	r3, [r1, r3]
 8006ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ad8:	4a0a      	ldr	r2, [pc, #40]	; (8006b04 <HAL_Init+0x58>)
 8006ada:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006adc:	200f      	movs	r0, #15
 8006ade:	f7ff fd1d 	bl	800651c <HAL_InitTick>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d001      	beq.n	8006aec <HAL_Init+0x40>
  {
    return HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e002      	b.n	8006af2 <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8006aec:	f7ff fcfc 	bl	80064e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	40022000 	.word	0x40022000
 8006afc:	46020c00 	.word	0x46020c00
 8006b00:	080154ac 	.word	0x080154ac
 8006b04:	20000004 	.word	0x20000004

08006b08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006b0c:	4b06      	ldr	r3, [pc, #24]	; (8006b28 <HAL_IncTick+0x20>)
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	461a      	mov	r2, r3
 8006b12:	4b06      	ldr	r3, [pc, #24]	; (8006b2c <HAL_IncTick+0x24>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4413      	add	r3, r2
 8006b18:	4a04      	ldr	r2, [pc, #16]	; (8006b2c <HAL_IncTick+0x24>)
 8006b1a:	6013      	str	r3, [r2, #0]
}
 8006b1c:	bf00      	nop
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	2000000c 	.word	0x2000000c
 8006b2c:	20002fd8 	.word	0x20002fd8

08006b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006b30:	b480      	push	{r7}
 8006b32:	af00      	add	r7, sp, #0
  return uwTick;
 8006b34:	4b03      	ldr	r3, [pc, #12]	; (8006b44 <HAL_GetTick+0x14>)
 8006b36:	681b      	ldr	r3, [r3, #0]
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	20002fd8 	.word	0x20002fd8

08006b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006b50:	f7ff ffee 	bl	8006b30 <HAL_GetTick>
 8006b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b60:	d005      	beq.n	8006b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006b62:	4b0a      	ldr	r3, [pc, #40]	; (8006b8c <HAL_Delay+0x44>)
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	461a      	mov	r2, r3
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006b6e:	bf00      	nop
 8006b70:	f7ff ffde 	bl	8006b30 <HAL_GetTick>
 8006b74:	4602      	mov	r2, r0
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d8f7      	bhi.n	8006b70 <HAL_Delay+0x28>
  {
  }
}
 8006b80:	bf00      	nop
 8006b82:	bf00      	nop
 8006b84:	3710      	adds	r7, #16
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	2000000c 	.word	0x2000000c

08006b90 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d101      	bne.n	8006ba2 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e023      	b.n	8006bea <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d106      	bne.n	8006bbc <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f7fe f944 	bl	8004e44 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Return function status */
  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3708      	adds	r7, #8
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
	...

08006bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f003 0307 	and.w	r3, r3, #7
 8006c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c04:	4b0c      	ldr	r3, [pc, #48]	; (8006c38 <__NVIC_SetPriorityGrouping+0x44>)
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006c10:	4013      	ands	r3, r2
 8006c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006c26:	4a04      	ldr	r2, [pc, #16]	; (8006c38 <__NVIC_SetPriorityGrouping+0x44>)
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	60d3      	str	r3, [r2, #12]
}
 8006c2c:	bf00      	nop
 8006c2e:	3714      	adds	r7, #20
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr
 8006c38:	e000ed00 	.word	0xe000ed00

08006c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006c40:	4b04      	ldr	r3, [pc, #16]	; (8006c54 <__NVIC_GetPriorityGrouping+0x18>)
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	0a1b      	lsrs	r3, r3, #8
 8006c46:	f003 0307 	and.w	r3, r3, #7
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr
 8006c54:	e000ed00 	.word	0xe000ed00

08006c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	4603      	mov	r3, r0
 8006c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	db0b      	blt.n	8006c82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c6a:	79fb      	ldrb	r3, [r7, #7]
 8006c6c:	f003 021f 	and.w	r2, r3, #31
 8006c70:	4907      	ldr	r1, [pc, #28]	; (8006c90 <__NVIC_EnableIRQ+0x38>)
 8006c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c76:	095b      	lsrs	r3, r3, #5
 8006c78:	2001      	movs	r0, #1
 8006c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8006c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006c82:	bf00      	nop
 8006c84:	370c      	adds	r7, #12
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	e000e100 	.word	0xe000e100

08006c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	6039      	str	r1, [r7, #0]
 8006c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	db0a      	blt.n	8006cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	490c      	ldr	r1, [pc, #48]	; (8006ce0 <__NVIC_SetPriority+0x4c>)
 8006cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cb2:	0112      	lsls	r2, r2, #4
 8006cb4:	b2d2      	uxtb	r2, r2
 8006cb6:	440b      	add	r3, r1
 8006cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006cbc:	e00a      	b.n	8006cd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	b2da      	uxtb	r2, r3
 8006cc2:	4908      	ldr	r1, [pc, #32]	; (8006ce4 <__NVIC_SetPriority+0x50>)
 8006cc4:	79fb      	ldrb	r3, [r7, #7]
 8006cc6:	f003 030f 	and.w	r3, r3, #15
 8006cca:	3b04      	subs	r3, #4
 8006ccc:	0112      	lsls	r2, r2, #4
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	440b      	add	r3, r1
 8006cd2:	761a      	strb	r2, [r3, #24]
}
 8006cd4:	bf00      	nop
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr
 8006ce0:	e000e100 	.word	0xe000e100
 8006ce4:	e000ed00 	.word	0xe000ed00

08006ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b089      	sub	sp, #36	; 0x24
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f003 0307 	and.w	r3, r3, #7
 8006cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	f1c3 0307 	rsb	r3, r3, #7
 8006d02:	2b04      	cmp	r3, #4
 8006d04:	bf28      	it	cs
 8006d06:	2304      	movcs	r3, #4
 8006d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	3304      	adds	r3, #4
 8006d0e:	2b06      	cmp	r3, #6
 8006d10:	d902      	bls.n	8006d18 <NVIC_EncodePriority+0x30>
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	3b03      	subs	r3, #3
 8006d16:	e000      	b.n	8006d1a <NVIC_EncodePriority+0x32>
 8006d18:	2300      	movs	r3, #0
 8006d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	43da      	mvns	r2, r3
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	401a      	ands	r2, r3
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006d30:	f04f 31ff 	mov.w	r1, #4294967295
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	fa01 f303 	lsl.w	r3, r1, r3
 8006d3a:	43d9      	mvns	r1, r3
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d40:	4313      	orrs	r3, r2
         );
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3724      	adds	r7, #36	; 0x24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr

08006d4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b082      	sub	sp, #8
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f7ff ff4c 	bl	8006bf4 <__NVIC_SetPriorityGrouping>
}
 8006d5c:	bf00      	nop
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b086      	sub	sp, #24
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]
 8006d70:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006d72:	f7ff ff63 	bl	8006c3c <__NVIC_GetPriorityGrouping>
 8006d76:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	68b9      	ldr	r1, [r7, #8]
 8006d7c:	6978      	ldr	r0, [r7, #20]
 8006d7e:	f7ff ffb3 	bl	8006ce8 <NVIC_EncodePriority>
 8006d82:	4602      	mov	r2, r0
 8006d84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d88:	4611      	mov	r1, r2
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f7ff ff82 	bl	8006c94 <__NVIC_SetPriority>
}
 8006d90:	bf00      	nop
 8006d92:	3718      	adds	r7, #24
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	4603      	mov	r3, r0
 8006da0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7ff ff56 	bl	8006c58 <__NVIC_EnableIRQ>
}
 8006dac:	bf00      	nop
 8006dae:	3708      	adds	r7, #8
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <HAL_DCACHE_Init>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHE.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the DCACHE handle allocation */
  if (hdcache == NULL)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d101      	bne.n	8006dc6 <HAL_DCACHE_Init+0x12>
  {
    return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e037      	b.n	8006e36 <HAL_DCACHE_Init+0x82>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));
  assert_param(IS_DCACHE_READ_BURST_TYPE(hdcache->Init.ReadBurstType));

  if (hdcache->State == HAL_DCACHE_STATE_RESET)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d119      	bne.n	8006e06 <HAL_DCACHE_Init+0x52>
  {
    /* Init the DCACHE Callback settings with legacy weak */
    hdcache->ErrorCallback                      = HAL_DCACHE_ErrorCallback;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a1a      	ldr	r2, [pc, #104]	; (8006e40 <HAL_DCACHE_Init+0x8c>)
 8006dd6:	609a      	str	r2, [r3, #8]
    hdcache->CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a1a      	ldr	r2, [pc, #104]	; (8006e44 <HAL_DCACHE_Init+0x90>)
 8006ddc:	60da      	str	r2, [r3, #12]
    hdcache->InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	4a19      	ldr	r2, [pc, #100]	; (8006e48 <HAL_DCACHE_Init+0x94>)
 8006de2:	611a      	str	r2, [r3, #16]
    hdcache->InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a19      	ldr	r2, [pc, #100]	; (8006e4c <HAL_DCACHE_Init+0x98>)
 8006de8:	615a      	str	r2, [r3, #20]
    hdcache->CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a18      	ldr	r2, [pc, #96]	; (8006e50 <HAL_DCACHE_Init+0x9c>)
 8006dee:	619a      	str	r2, [r3, #24]

    if (hdcache->MspInitCallback == NULL)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	69db      	ldr	r3, [r3, #28]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d102      	bne.n	8006dfe <HAL_DCACHE_Init+0x4a>
    {
      hdcache->MspInitCallback = HAL_DCACHE_MspInit;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a16      	ldr	r2, [pc, #88]	; (8006e54 <HAL_DCACHE_Init+0xa0>)
 8006dfc:	61da      	str	r2, [r3, #28]
    }

    /* Init the low level hardware */
    hdcache->MspInitCallback(hdcache);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	4798      	blx	r3
  }

  /* Init the error code */
  hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Init the DCACHE handle state */
  hdcache->State = HAL_DCACHE_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Set requested read burst type */
  MODIFY_REG(hdcache->Instance->CR, DCACHE_CR_HBURST, hdcache->Init.ReadBurstType);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	601a      	str	r2, [r3, #0]

  /* Enable the selected DCACHE peripheral */
  status = HAL_DCACHE_Enable(hdcache);
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 f81e 	bl	8006e6c <HAL_DCACHE_Enable>
 8006e30:	4603      	mov	r3, r0
 8006e32:	73fb      	strb	r3, [r7, #15]

  return status;
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3710      	adds	r7, #16
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	08006f0b 	.word	0x08006f0b
 8006e44:	08006ebb 	.word	0x08006ebb
 8006e48:	08006ecf 	.word	0x08006ecf
 8006e4c:	08006ef7 	.word	0x08006ef7
 8006e50:	08006ee3 	.word	0x08006ee3
 8006e54:	08006e59 	.word	0x08006e59

08006e58 <HAL_DCACHE_MspInit>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef *hdcache)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b083      	sub	sp, #12
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_MspInit can be implemented in the user file
   */
}
 8006e60:	bf00      	nop
 8006e62:	370c      	adds	r7, #12
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <HAL_DCACHE_Enable>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e74:	2300      	movs	r3, #0
 8006e76:	73fb      	strb	r3, [r7, #15]

  /* Check the dcache handle allocation */
  if (hdcache == NULL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <HAL_DCACHE_Enable+0x16>
  {
    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e015      	b.n	8006eae <HAL_DCACHE_Enable+0x42>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));

  /* Check no ongoing operation */
  if (READ_BIT(hdcache->Instance->SR, (DCACHE_SR_BUSYF | DCACHE_SR_BUSYCMDF)) != 0U)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	f003 0309 	and.w	r3, r3, #9
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d002      	beq.n	8006e96 <HAL_DCACHE_Enable+0x2a>
  {
    /* Return busy status */
    status =  HAL_BUSY;
 8006e90:	2302      	movs	r3, #2
 8006e92:	73fb      	strb	r3, [r7, #15]
 8006e94:	e00a      	b.n	8006eac <HAL_DCACHE_Enable+0x40>
  }
  else
  {
    /* Update the error code */
    hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Enable the selected DCACHE peripheral */
    SET_BIT(hdcache->Instance->CR, DCACHE_CR_EN);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f042 0201 	orr.w	r2, r2, #1
 8006eaa:	601a      	str	r2, [r3, #0]
  }

  return status;
 8006eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <HAL_DCACHE_CleanByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006eba:	b480      	push	{r7}
 8006ebc:	b083      	sub	sp, #12
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file
   */
}
 8006ec2:	bf00      	nop
 8006ec4:	370c      	adds	r7, #12
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr

08006ece <HAL_DCACHE_InvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006ece:	b480      	push	{r7}
 8006ed0:	b083      	sub	sp, #12
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file
   */
}
 8006ed6:	bf00      	nop
 8006ed8:	370c      	adds	r7, #12
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr

08006ee2 <HAL_DCACHE_CleanAndInvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b083      	sub	sp, #12
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file
   */
}
 8006eea:	bf00      	nop
 8006eec:	370c      	adds	r7, #12
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr

08006ef6 <HAL_DCACHE_InvalidateCompleteCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006ef6:	b480      	push	{r7}
 8006ef8:	b083      	sub	sp, #12
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 8006efe:	bf00      	nop
 8006f00:	370c      	adds	r7, #12
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <HAL_DCACHE_ErrorCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b083      	sub	sp, #12
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_ErrorCallback() should be implemented in the user file
   */
}
 8006f12:	bf00      	nop
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
	...

08006f20 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d101      	bne.n	8006f32 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e069      	b.n	8007006 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d102      	bne.n	8006f44 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f7fd ffec 	bl	8004f1c <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2202      	movs	r2, #2
 8006f48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	699b      	ldr	r3, [r3, #24]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d002      	beq.n	8006f5a <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	625a      	str	r2, [r3, #36]	; 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6819      	ldr	r1, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	4b2a      	ldr	r3, [pc, #168]	; (8007010 <HAL_DCMI_Init+0xf0>)
 8006f66:	400b      	ands	r3, r1
 8006f68:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	6819      	ldr	r1, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	695b      	ldr	r3, [r3, #20]
 8006f78:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006f7e:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006f8a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	699b      	ldr	r3, [r3, #24]
 8006f90:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006f96:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006fa2:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fa8:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006fae:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	430a      	orrs	r2, r1
 8006fb6:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	2b10      	cmp	r3, #16
 8006fbe:	d112      	bne.n	8006fe6 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	7f1b      	ldrb	r3, [r3, #28]
 8006fc4:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	7f5b      	ldrb	r3, [r3, #29]
 8006fca:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006fcc:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	7f9b      	ldrb	r3, [r3, #30]
 8006fd2:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006fd4:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	7fdb      	ldrb	r3, [r3, #31]
 8006fdc:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006fe2:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006fe4:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	68da      	ldr	r2, [r3, #12]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f042 021e 	orr.w	r2, r2, #30
 8006ff4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	3708      	adds	r7, #8
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	ffe0f007 	.word	0xffe0f007

08007014 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b08a      	sub	sp, #40	; 0x28
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]
 8007020:	603b      	str	r3, [r7, #0]
  uint32_t tmp_length = Length;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	623b      	str	r3, [r7, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8007026:	2300      	movs	r3, #0
 8007028:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007032:	2b01      	cmp	r3, #1
 8007034:	d101      	bne.n	800703a <HAL_DCMI_Start_DMA+0x26>
 8007036:	2302      	movs	r3, #2
 8007038:	e189      	b.n	800734e <HAL_DCMI_Start_DMA+0x33a>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2202      	movs	r2, #2
 8007046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007058:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f022 0202 	bic.w	r2, r2, #2
 8007068:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	6819      	ldr	r1, [r3, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68ba      	ldr	r2, [r7, #8]
 8007076:	430a      	orrs	r2, r1
 8007078:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800707e:	4a99      	ldr	r2, [pc, #612]	; (80072e4 <HAL_DCMI_Start_DMA+0x2d0>)
 8007080:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007086:	4a98      	ldr	r2, [pc, #608]	; (80072e8 <HAL_DCMI_Start_DMA+0x2d4>)
 8007088:	669a      	str	r2, [r3, #104]	; 0x68

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800708e:	2200      	movs	r2, #0
 8007090:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	639a      	str	r2, [r3, #56]	; 0x38
  hdcmi->XferTransferNumber = 0;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2200      	movs	r2, #0
 800709c:	641a      	str	r2, [r3, #64]	; 0x40
  hdcmi->XferSize = 0;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdcmi->pBuffPtr = 0;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Length should be converted to number of bytes */
  tmp_length = tmp_length * 4U;
 80070aa:	6a3b      	ldr	r3, [r7, #32]
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	623b      	str	r3, [r7, #32]

  if (tmp_length <= 0xFFFFU)
 80070b0:	6a3b      	ldr	r3, [r7, #32]
 80070b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070b6:	d24c      	bcs.n	8007152 <HAL_DCMI_Start_DMA+0x13e>
  {
    /* Continuoues Mode */
    /* Enable the DMA Stream */
    if ((hdcmi->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d037      	beq.n	8007136 <HAL_DCMI_Start_DMA+0x122>
    {
      if ((hdcmi->DMA_Handle->LinkedListQueue != 0U) && (hdcmi->DMA_Handle->LinkedListQueue->Head != 0U))
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d023      	beq.n	8007118 <HAL_DCMI_Start_DMA+0x104>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d01d      	beq.n	8007118 <HAL_DCMI_Start_DMA+0x104>
      {
        /* Set Source , Destination , Length for DMA Xfer */

        /* Set DMA data size           */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = tmp_length;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	6a3a      	ldr	r2, [r7, #32]
 80070e6:	609a      	str	r2, [r3, #8]
        /* Set DMA source address      */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
            (uint32_t)&hdcmi->Instance->DR;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f103 0228 	add.w	r2, r3, #40	; 0x28
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	60da      	str	r2, [r3, #12]
        /* Set DMA destination address */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	611a      	str	r2, [r3, #16]

        status = HAL_DMAEx_List_Start_IT(hdcmi->DMA_Handle);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800710a:	4618      	mov	r0, r3
 800710c:	f000 fe80 	bl	8007e10 <HAL_DMAEx_List_Start_IT>
 8007110:	4603      	mov	r3, r0
 8007112:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007116:	e0f9      	b.n	800730c <HAL_DCMI_Start_DMA+0x2f8>
      }
      else
      {
        /* Set Error Code */
        hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2240      	movs	r2, #64	; 0x40
 800711c:	64da      	str	r2, [r3, #76]	; 0x4c
        /* Change DCMI state */
        hdcmi->State = HAL_DCMI_STATE_READY;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2201      	movs	r2, #1
 8007122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        /* Release Lock */
        __HAL_UNLOCK(hdcmi);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        /* Return function status */
        status = HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007134:	e0ea      	b.n	800730c <HAL_DCMI_Start_DMA+0x2f8>
      }
    }
    else
    {
      status = HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, tmp_length);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	3328      	adds	r3, #40	; 0x28
 8007140:	4619      	mov	r1, r3
 8007142:	6a3b      	ldr	r3, [r7, #32]
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	f000 fa5a 	bl	80075fe <HAL_DMA_Start_IT>
 800714a:	4603      	mov	r3, r0
 800714c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007150:	e0dc      	b.n	800730c <HAL_DCMI_Start_DMA+0x2f8>
  {
    /* Double buffering is used through 2 Nodes
       Calculate the elementary size to be transferred by each node */

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2201      	movs	r2, #1
 8007156:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferSize = tmp_length;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6a3a      	ldr	r2, [r7, #32]
 800715c:	63da      	str	r2, [r3, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	645a      	str	r2, [r3, #68]	; 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8007164:	e009      	b.n	800717a <HAL_DCMI_Start_DMA+0x166>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800716a:	085a      	lsrs	r2, r3, #1
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	63da      	str	r2, [r3, #60]	; 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007174:	005a      	lsls	r2, r3, #1
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	639a      	str	r2, [r3, #56]	; 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800717e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007182:	d2f0      	bcs.n	8007166 <HAL_DCMI_Start_DMA+0x152>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 1U);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007188:	1e5a      	subs	r2, r3, #1
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	641a      	str	r2, [r3, #64]	; 0x40

    if ((hdcmi->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800719a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800719c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f000 80a3 	beq.w	80072ec <HAL_DCMI_Start_DMA+0x2d8>
    {
      if ((hdcmi->DMA_Handle->LinkedListQueue != 0U) && (hdcmi->DMA_Handle->LinkedListQueue->Head != 0U))
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	f000 808a 	beq.w	80072c6 <HAL_DCMI_Start_DMA+0x2b2>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f000 8083 	beq.w	80072c6 <HAL_DCMI_Start_DMA+0x2b2>
      {
        /* Update first node */

        /* Set DMA Data size */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hdcmi->XferSize ;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80071cc:	609a      	str	r2, [r3, #8]

        /* Set DMA Source address */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
            (uint32_t)&hdcmi->Instance->DR;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f103 0228 	add.w	r2, r3, #40	; 0x28
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	60da      	str	r2, [r3, #12]

        /* Set DMA Destination address */
        hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	611a      	str	r2, [r3, #16]

        /* Get CLLR offset */
        cllr_offset = (hdcmi->DMA_Handle->LinkedListQueue->Head->NodeInfo & NODE_CLLR_IDX) >> 8U;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	0a1b      	lsrs	r3, r3, #8
 80071f8:	f003 0307 	and.w	r3, r3, #7
 80071fc:	61fb      	str	r3, [r7, #28]

        /* Update second node */
        if (hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset] != 0U)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007202:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	69fa      	ldr	r2, [r7, #28]
 8007208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d04b      	beq.n	80072a8 <HAL_DCMI_Start_DMA+0x294>
        {
          tmp1 = (uint32_t)hdcmi->DMA_Handle->LinkedListQueue->Head ;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007214:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	61bb      	str	r3, [r7, #24]
          tmp2 = hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset];
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800721e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69fa      	ldr	r2, [r7, #28]
 8007224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007228:	617b      	str	r3, [r7, #20]
          /* Update second node */

          /* Set DMA Data size */
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	0c1b      	lsrs	r3, r3, #16
 800722e:	041b      	lsls	r3, r3, #16
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hdcmi->XferSize;
 8007230:	6979      	ldr	r1, [r7, #20]
 8007232:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8007236:	400a      	ands	r2, r1
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 8007238:	4313      	orrs	r3, r2
 800723a:	461a      	mov	r2, r3
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = hdcmi->XferSize;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007240:	6093      	str	r3, [r2, #8]

          /* Set DMA Source address */
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
                                   (uint32_t)&hdcmi->Instance->DR;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f103 0028 	add.w	r0, r3, #40	; 0x28
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	0c1b      	lsrs	r3, r3, #16
 800724e:	041b      	lsls	r3, r3, #16
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
 8007250:	6979      	ldr	r1, [r7, #20]
 8007252:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8007256:	400a      	ands	r2, r1
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 8007258:	4313      	orrs	r3, r2
                                   (uint32_t)&hdcmi->Instance->DR;
 800725a:	4602      	mov	r2, r0
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = \
 800725c:	60da      	str	r2, [r3, #12]

          /* Set DMA Destination address */
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = \
                                   (uint32_t)pData + hdcmi->XferSize;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	0c1b      	lsrs	r3, r3, #16
 8007266:	041b      	lsls	r3, r3, #16
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = \
 8007268:	6978      	ldr	r0, [r7, #20]
 800726a:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 800726e:	4002      	ands	r2, r0
          ((DMA_NodeTypeDef *)((tmp1 & DMA_CLBAR_LBA) + \
 8007270:	4313      	orrs	r3, r2
 8007272:	461a      	mov	r2, r3
                                   (uint32_t)pData + hdcmi->XferSize;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	440b      	add	r3, r1
                               (tmp2 & DMA_CLLR_LA)))->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = \
 8007278:	6113      	str	r3, [r2, #16]

          if (HAL_DMAEx_List_Start_IT(hdcmi->DMA_Handle) != HAL_OK)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800727e:	4618      	mov	r0, r3
 8007280:	f000 fdc6 	bl	8007e10 <HAL_DMAEx_List_Start_IT>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d03f      	beq.n	800730a <HAL_DCMI_Start_DMA+0x2f6>
          {
            /* Set Error Code */
            hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2240      	movs	r2, #64	; 0x40
 800728e:	64da      	str	r2, [r3, #76]	; 0x4c
            /* Change DCMI state */
            hdcmi->State = HAL_DCMI_STATE_READY;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            /* Release Lock */
            __HAL_UNLOCK(hdcmi);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            /* Return function status */
            status = HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset] != 0U)
 80072a6:	e030      	b.n	800730a <HAL_DCMI_Start_DMA+0x2f6>
          }
        }
        else
        {
          /* Set Error Code */
          hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2240      	movs	r2, #64	; 0x40
 80072ac:	64da      	str	r2, [r3, #76]	; 0x4c
          /* Change DCMI state */
          hdcmi->State = HAL_DCMI_STATE_READY;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2201      	movs	r2, #1
 80072b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          /* Release Lock */
          __HAL_UNLOCK(hdcmi);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          /* Return function status */
          status = HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset] != 0U)
 80072c4:	e021      	b.n	800730a <HAL_DCMI_Start_DMA+0x2f6>
        }
      }
      else
      {
        /* Set Error Code */
        hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2240      	movs	r2, #64	; 0x40
 80072ca:	64da      	str	r2, [r3, #76]	; 0x4c
        /* Change DCMI state */
        hdcmi->State = HAL_DCMI_STATE_READY;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        /* Release Lock */
        __HAL_UNLOCK(hdcmi);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        /* Return function status */
        status = HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80072e2:	e013      	b.n	800730c <HAL_DCMI_Start_DMA+0x2f8>
 80072e4:	080074b9 	.word	0x080074b9
 80072e8:	080075c5 	.word	0x080075c5
      }
    }
    else
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2240      	movs	r2, #64	; 0x40
 80072f0:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      /* Return function status */
      status = HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007308:	e000      	b.n	800730c <HAL_DCMI_Start_DMA+0x2f8>
        if (hdcmi->DMA_Handle->LinkedListQueue->Head->LinkRegisters[cllr_offset] != 0U)
 800730a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800730c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007310:	2b00      	cmp	r3, #0
 8007312:	d10c      	bne.n	800732e <HAL_DCMI_Start_DMA+0x31a>
  {
    /* Enable Capture */
    hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f042 0201 	orr.w	r2, r2, #1
 8007322:	601a      	str	r2, [r3, #0]

    /* Release Lock */
    __HAL_UNLOCK(hdcmi);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800732c:	e00d      	b.n	800734a <HAL_DCMI_Start_DMA+0x336>
  }
  else
  {
    /* Set Error Code */
    hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2240      	movs	r2, #64	; 0x40
 8007332:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_READY;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* Release Lock */
    __HAL_UNLOCK(hdcmi);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    /* Return function status */
    status = HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Return function status */
  return status;
 800734a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800734e:	4618      	mov	r0, r3
 8007350:	3728      	adds	r7, #40	; 0x28
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop

08007358 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	691b      	ldr	r3, [r3, #16]
 8007366:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f003 0304 	and.w	r3, r3, #4
 800736e:	2b00      	cmp	r3, #0
 8007370:	d01e      	beq.n	80073b0 <HAL_DCMI_IRQHandler+0x58>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2204      	movs	r2, #4
 8007378:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800737e:	f043 0202 	orr.w	r2, r3, #2
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2204      	movs	r2, #4
 800738a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007392:	4a39      	ldr	r2, [pc, #228]	; (8007478 <HAL_DCMI_IRQHandler+0x120>)
 8007394:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Abort the DMA Transfer */
    if (HAL_DMA_Abort_IT(hdcmi->DMA_Handle) != HAL_OK)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800739a:	4618      	mov	r0, r3
 800739c:	f000 fa0b 	bl	80077b6 <HAL_DMA_Abort_IT>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d004      	beq.n	80073b0 <HAL_DCMI_IRQHandler+0x58>
    {
      DCMI_DMAError(hdcmi->DMA_Handle);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073aa:	4618      	mov	r0, r3
 80073ac:	f000 f90a 	bl	80075c4 <DCMI_DMAError>
    }
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f003 0302 	and.w	r3, r3, #2
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d01e      	beq.n	80073f8 <HAL_DCMI_IRQHandler+0xa0>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2202      	movs	r2, #2
 80073c0:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073c6:	f043 0201 	orr.w	r2, r3, #1
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2204      	movs	r2, #4
 80073d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073da:	4a27      	ldr	r2, [pc, #156]	; (8007478 <HAL_DCMI_IRQHandler+0x120>)
 80073dc:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Abort the DMA Transfer */
    if (HAL_DMA_Abort_IT(hdcmi->DMA_Handle) != HAL_OK)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 f9e7 	bl	80077b6 <HAL_DMA_Abort_IT>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d004      	beq.n	80073f8 <HAL_DCMI_IRQHandler+0xa0>
    {
      DCMI_DMAError(hdcmi->DMA_Handle);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073f2:	4618      	mov	r0, r3
 80073f4:	f000 f8e6 	bl	80075c4 <DCMI_DMAError>
    }
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f003 0310 	and.w	r3, r3, #16
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d006      	beq.n	8007410 <HAL_DCMI_IRQHandler+0xb8>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2210      	movs	r2, #16
 8007408:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f840 	bl	8007490 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f003 0308 	and.w	r3, r3, #8
 8007416:	2b00      	cmp	r3, #0
 8007418:	d006      	beq.n	8007428 <HAL_DCMI_IRQHandler+0xd0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2208      	movs	r2, #8
 8007420:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 f83e 	bl	80074a4 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f003 0301 	and.w	r3, r3, #1
 800742e:	2b00      	cmp	r3, #0
 8007430:	d01d      	beq.n	800746e <HAL_DCMI_IRQHandler+0x116>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0302 	and.w	r3, r3, #2
 800743c:	2b02      	cmp	r3, #2
 800743e:	d107      	bne.n	8007450 <HAL_DCMI_IRQHandler+0xf8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68da      	ldr	r2, [r3, #12]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f022 021e 	bic.w	r2, r2, #30
 800744e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68da      	ldr	r2, [r3, #12]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f022 0201 	bic.w	r2, r2, #1
 800745e:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	2201      	movs	r2, #1
 8007466:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f7fa f8ab 	bl	80015c4 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 800746e:	bf00      	nop
 8007470:	3710      	adds	r7, #16
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	080075c5 	.word	0x080075c5

0800747c <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8007484:	bf00      	nop
 8007486:	370c      	adds	r7, #12
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr

08007490 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8007490:	b480      	push	{r7}
 8007492:	b083      	sub	sp, #12
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8007498:	bf00      	nop
 800749a:	370c      	adds	r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b083      	sub	sp, #12
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 80074ac:	bf00      	nop
 80074ae:	370c      	adds	r7, #12
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr

080074b8 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b08b      	sub	sp, #44	; 0x2c
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t transfernumber;
  uint32_t transfercount;
  uint32_t transfersize ;

  /* Update Nodes destinations */
  if (hdcmi->XferSize != 0U)
 80074c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d061      	beq.n	8007592 <DCMI_DMAXferCplt+0xda>
  {
    pbuff          = hdcmi->pBuffPtr;
 80074ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074d2:	623b      	str	r3, [r7, #32]
    transfernumber = hdcmi->XferTransferNumber;
 80074d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d8:	61fb      	str	r3, [r7, #28]
    transfercount  = hdcmi->XferCount;
 80074da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074de:	61bb      	str	r3, [r7, #24]
    transfersize   = hdcmi->XferSize;
 80074e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074e4:	617b      	str	r3, [r7, #20]

    tmp1 = hdcmi->DMA_Handle->Instance->CLLR & DMA_CLLR_LA;
 80074e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80074ee:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80074f2:	4013      	ands	r3, r2
 80074f4:	613b      	str	r3, [r7, #16]
    tmp2 = hdcmi->DMA_Handle->Instance->CLBAR & DMA_CLBAR_LBA;
 80074f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	0c1b      	lsrs	r3, r3, #16
 8007500:	041b      	lsls	r3, r3, #16
 8007502:	60fb      	str	r3, [r7, #12]
    pnode = (DMA_NodeTypeDef *)(uint32_t)(tmp1 | tmp2);
 8007504:	693a      	ldr	r2, [r7, #16]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	4313      	orrs	r3, r2
 800750a:	60bb      	str	r3, [r7, #8]

    if (hdcmi->XferCount > 1U)
 800750c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007510:	2b01      	cmp	r3, #1
 8007512:	d910      	bls.n	8007536 <DCMI_DMAXferCplt+0x7e>
    {
      pnode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pbuff + ((transfernumber - transfercount + 2U) * transfersize);
 8007514:	69fa      	ldr	r2, [r7, #28]
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	3302      	adds	r3, #2
 800751c:	697a      	ldr	r2, [r7, #20]
 800751e:	fb03 f202 	mul.w	r2, r3, r2
 8007522:	6a3b      	ldr	r3, [r7, #32]
 8007524:	441a      	add	r2, r3
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	611a      	str	r2, [r3, #16]
      hdcmi->XferCount--;
 800752a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800752e:	1e5a      	subs	r2, r3, #1
 8007530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007532:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
    }
  }
}
 8007534:	e040      	b.n	80075b8 <DCMI_DMAXferCplt+0x100>
    else if (hdcmi->XferCount == 1U)
 8007536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800753a:	2b01      	cmp	r3, #1
 800753c:	d109      	bne.n	8007552 <DCMI_DMAXferCplt+0x9a>
      pnode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = hdcmi->pBuffPtr;
 800753e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007540:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	611a      	str	r2, [r3, #16]
      hdcmi->XferCount--;
 8007546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800754a:	1e5a      	subs	r2, r3, #1
 800754c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800754e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007550:	e032      	b.n	80075b8 <DCMI_DMAXferCplt+0x100>
      pnode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = hdcmi->pBuffPtr + hdcmi->XferSize;
 8007552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007554:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800755a:	441a      	add	r2, r3
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	611a      	str	r2, [r3, #16]
      if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_CONTINUOUS)
 8007560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d104      	bne.n	8007578 <DCMI_DMAXferCplt+0xc0>
        hdcmi->XferCount = hdcmi->XferTransferNumber ;
 800756e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007570:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007574:	639a      	str	r2, [r3, #56]	; 0x38
 8007576:	e003      	b.n	8007580 <DCMI_DMAXferCplt+0xc8>
        hdcmi->State = HAL_DCMI_STATE_READY;
 8007578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757a:	2201      	movs	r2, #1
 800757c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68da      	ldr	r2, [r3, #12]
 8007586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f042 0201 	orr.w	r2, r2, #1
 800758e:	60da      	str	r2, [r3, #12]
}
 8007590:	e012      	b.n	80075b8 <DCMI_DMAXferCplt+0x100>
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8007592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68da      	ldr	r2, [r3, #12]
 8007598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f042 0201 	orr.w	r2, r2, #1
 80075a0:	60da      	str	r2, [r3, #12]
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80075a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d103      	bne.n	80075b8 <DCMI_DMAXferCplt+0x100>
      hdcmi->State = HAL_DCMI_STATE_READY;
 80075b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 80075b8:	bf00      	nop
 80075ba:	372c      	adds	r7, #44	; 0x2c
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075d0:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_ULE)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d009      	beq.n	80075f0 <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075e8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	64da      	str	r2, [r3, #76]	; 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f7ff ff43 	bl	800747c <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

}
 80075f6:	bf00      	nop
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}

080075fe <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 80075fe:	b580      	push	{r7, lr}
 8007600:	b084      	sub	sp, #16
 8007602:	af00      	add	r7, sp, #0
 8007604:	60f8      	str	r0, [r7, #12]
 8007606:	60b9      	str	r1, [r7, #8]
 8007608:	607a      	str	r2, [r7, #4]
 800760a:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d101      	bne.n	8007616 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e04f      	b.n	80076b6 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800761c:	2b01      	cmp	r3, #1
 800761e:	d101      	bne.n	8007624 <HAL_DMA_Start_IT+0x26>
 8007620:	2302      	movs	r3, #2
 8007622:	e048      	b.n	80076b6 <HAL_DMA_Start_IT+0xb8>
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007632:	b2db      	uxtb	r3, r3
 8007634:	2b01      	cmp	r3, #1
 8007636:	d136      	bne.n	80076a6 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2202      	movs	r2, #2
 800763c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	659a      	str	r2, [r3, #88]	; 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	687a      	ldr	r2, [r7, #4]
 800764a:	68b9      	ldr	r1, [r7, #8]
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 fa8b 	bl	8007b68 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695a      	ldr	r2, [r3, #20]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f442 42ba 	orr.w	r2, r2, #23808	; 0x5d00
 8007660:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007666:	2b00      	cmp	r3, #0
 8007668:	d007      	beq.n	800767a <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	695a      	ldr	r2, [r3, #20]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007678:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800767e:	2b00      	cmp	r3, #0
 8007680:	d007      	beq.n	8007692 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	695a      	ldr	r2, [r3, #20]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007690:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	695a      	ldr	r2, [r3, #20]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f042 0201 	orr.w	r2, r2, #1
 80076a0:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
 80076a4:	e007      	b.n	80076b6 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2240      	movs	r2, #64	; 0x40
 80076aa:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_UNLOCK(hdma);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b084      	sub	sp, #16
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80076c6:	f7ff fa33 	bl	8006b30 <HAL_GetTick>
 80076ca:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d101      	bne.n	80076d6 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e06b      	b.n	80077ae <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d008      	beq.n	80076f4 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2220      	movs	r2, #32
 80076e6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    return HAL_ERROR;
 80076f0:	2301      	movs	r3, #1
 80076f2:	e05c      	b.n	80077ae <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	695a      	ldr	r2, [r3, #20]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f042 0204 	orr.w	r2, r2, #4
 8007702:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2205      	movs	r2, #5
 8007708:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800770c:	e020      	b.n	8007750 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800770e:	f7ff fa0f 	bl	8006b30 <HAL_GetTick>
 8007712:	4602      	mov	r2, r0
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	2b05      	cmp	r3, #5
 800771a:	d919      	bls.n	8007750 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007720:	f043 0210 	orr.w	r2, r3, #16
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	659a      	str	r2, [r3, #88]	; 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2203      	movs	r2, #3
 800772c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007738:	2b00      	cmp	r3, #0
 800773a:	d003      	beq.n	8007744 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007740:	2201      	movs	r2, #1
 8007742:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        return HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e02e      	b.n	80077ae <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d0d7      	beq.n	800770e <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	695a      	ldr	r2, [r3, #20]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f042 0202 	orr.w	r2, r2, #2
 800776c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2204      	movs	r2, #4
 8007772:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 800777e:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800778c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007790:	2b00      	cmp	r3, #0
 8007792:	d007      	beq.n	80077a4 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007798:	2201      	movs	r2, #1
 800779a:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2200      	movs	r2, #0
 80077a2:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3710      	adds	r7, #16
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80077b6:	b480      	push	{r7}
 80077b8:	b083      	sub	sp, #12
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d101      	bne.n	80077c8 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e019      	b.n	80077fc <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d004      	beq.n	80077de <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2220      	movs	r2, #32
 80077d8:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	e00e      	b.n	80077fc <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2204      	movs	r2, #4
 80077e2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	695b      	ldr	r3, [r3, #20]
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	6812      	ldr	r2, [r2, #0]
 80077f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80077f4:	f043 0304 	orr.w	r3, r3, #4
 80077f8:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007818:	f023 030f 	bic.w	r3, r3, #15
 800781c:	60fb      	str	r3, [r7, #12]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007826:	3b50      	subs	r3, #80	; 0x50
 8007828:	09db      	lsrs	r3, r3, #7
 800782a:	f003 031f 	and.w	r3, r3, #31
 800782e:	2201      	movs	r2, #1
 8007830:	fa02 f303 	lsl.w	r3, r2, r3
 8007834:	60bb      	str	r3, [r7, #8]

  /* Global Interrupt Flag management *********************************************************************************/
  if (IS_DMA_GLOBAL_ACTIVE_FLAG(p_dma_instance, global_it_flag) == 0U)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	68da      	ldr	r2, [r3, #12]
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	4013      	ands	r3, r2
 800783e:	2b00      	cmp	r3, #0
 8007840:	f000 8150 	beq.w	8007ae4 <HAL_DMA_IRQHandler+0x2dc>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800784e:	2b00      	cmp	r3, #0
 8007850:	d011      	beq.n	8007876 <HAL_DMA_IRQHandler+0x6e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	695b      	ldr	r3, [r3, #20]
 8007858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800785c:	2b00      	cmp	r3, #0
 800785e:	d00a      	beq.n	8007876 <HAL_DMA_IRQHandler+0x6e>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007868:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800786e:	f043 0201 	orr.w	r2, r3, #1
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007880:	2b00      	cmp	r3, #0
 8007882:	d011      	beq.n	80078a8 <HAL_DMA_IRQHandler+0xa0>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	695b      	ldr	r3, [r3, #20]
 800788a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800788e:	2b00      	cmp	r3, #0
 8007890:	d00a      	beq.n	80078a8 <HAL_DMA_IRQHandler+0xa0>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800789a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078a0:	f043 0202 	orr.w	r2, r3, #2
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d011      	beq.n	80078da <HAL_DMA_IRQHandler+0xd2>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	695b      	ldr	r3, [r3, #20]
 80078bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00a      	beq.n	80078da <HAL_DMA_IRQHandler+0xd2>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80078cc:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078d2:	f043 0204 	orr.w	r2, r3, #4
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	691b      	ldr	r3, [r3, #16]
 80078e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d011      	beq.n	800790c <HAL_DMA_IRQHandler+0x104>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00a      	beq.n	800790c <HAL_DMA_IRQHandler+0x104>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80078fe:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007904:	f043 0208 	orr.w	r2, r3, #8
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	691b      	ldr	r3, [r3, #16]
 8007912:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007916:	2b00      	cmp	r3, #0
 8007918:	d013      	beq.n	8007942 <HAL_DMA_IRQHandler+0x13a>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	695b      	ldr	r3, [r3, #20]
 8007920:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007924:	2b00      	cmp	r3, #0
 8007926:	d00c      	beq.n	8007942 <HAL_DMA_IRQHandler+0x13a>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007930:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007936:	2b00      	cmp	r3, #0
 8007938:	d003      	beq.n	8007942 <HAL_DMA_IRQHandler+0x13a>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	691b      	ldr	r3, [r3, #16]
 8007948:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d055      	beq.n	80079fc <HAL_DMA_IRQHandler+0x1f4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	695b      	ldr	r3, [r3, #20]
 8007956:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800795a:	2b00      	cmp	r3, #0
 800795c:	d04e      	beq.n	80079fc <HAL_DMA_IRQHandler+0x1f4>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007966:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800796e:	b2db      	uxtb	r3, r3
 8007970:	2b04      	cmp	r3, #4
 8007972:	d137      	bne.n	80079e4 <HAL_DMA_IRQHandler+0x1dc>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	695a      	ldr	r2, [r3, #20]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007982:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	695a      	ldr	r2, [r3, #20]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f042 0202 	orr.w	r2, r2, #2
 8007992:	615a      	str	r2, [r3, #20]

        if ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	f003 0301 	and.w	r3, r3, #1
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d004      	beq.n	80079ac <HAL_DMA_IRQHandler+0x1a4>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_ERROR;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2203      	movs	r2, #3
 80079a6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80079aa:	e003      	b.n	80079b4 <HAL_DMA_IRQHandler+0x1ac>
        }
        else
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        }

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d003      	beq.n	80079c8 <HAL_DMA_IRQHandler+0x1c0>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079c4:	2201      	movs	r2, #1
 80079c6:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f000 8087 	beq.w	8007ae8 <HAL_DMA_IRQHandler+0x2e0>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	4798      	blx	r3
        }

        return;
 80079e2:	e081      	b.n	8007ae8 <HAL_DMA_IRQHandler+0x2e0>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2205      	movs	r2, #5
 80079e8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d003      	beq.n	80079fc <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d039      	beq.n	8007a7e <HAL_DMA_IRQHandler+0x276>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	695b      	ldr	r3, [r3, #20]
 8007a10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d032      	beq.n	8007a7e <HAL_DMA_IRQHandler+0x276>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d012      	beq.n	8007a4a <HAL_DMA_IRQHandler+0x242>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d116      	bne.n	8007a5c <HAL_DMA_IRQHandler+0x254>
        {
          if (hdma->Instance->CBR1 == 0U)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d111      	bne.n	8007a5c <HAL_DMA_IRQHandler+0x254>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a44:	2201      	movs	r2, #1
 8007a46:	731a      	strb	r2, [r3, #12]
 8007a48:	e008      	b.n	8007a5c <HAL_DMA_IRQHandler+0x254>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d103      	bne.n	8007a5c <HAL_DMA_IRQHandler+0x254>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007a64:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d003      	beq.n	8007a7e <HAL_DMA_IRQHandler+0x276>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d031      	beq.n	8007aea <HAL_DMA_IRQHandler+0x2e2>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	695a      	ldr	r2, [r3, #20]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f042 0202 	orr.w	r2, r2, #2
 8007a94:	615a      	str	r2, [r3, #20]

    if ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	695b      	ldr	r3, [r3, #20]
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d004      	beq.n	8007aae <HAL_DMA_IRQHandler+0x2a6>
    {
      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2203      	movs	r2, #3
 8007aa8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8007aac:	e003      	b.n	8007ab6 <HAL_DMA_IRQHandler+0x2ae>
    }
    else
    {
      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_READY;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    }

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d003      	beq.n	8007aca <HAL_DMA_IRQHandler+0x2c2>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d007      	beq.n	8007aea <HAL_DMA_IRQHandler+0x2e2>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	4798      	blx	r3
 8007ae2:	e002      	b.n	8007aea <HAL_DMA_IRQHandler+0x2e2>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8007ae4:	bf00      	nop
 8007ae6:	e000      	b.n	8007aea <HAL_DMA_IRQHandler+0x2e2>
        return;
 8007ae8:	bf00      	nop
    }
  }
}
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b085      	sub	sp, #20
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d101      	bne.n	8007b04 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e02b      	b.n	8007b5c <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007b0c:	f023 030f 	bic.w	r3, r3, #15
 8007b10:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b1a:	3b50      	subs	r3, #80	; 0x50
 8007b1c:	09db      	lsrs	r3, r3, #7
 8007b1e:	f003 031f 	and.w	r3, r3, #31
 8007b22:	2201      	movs	r2, #1
 8007b24:	fa02 f303 	lsl.w	r3, r2, r3
 8007b28:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	f003 0310 	and.w	r3, r3, #16
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d012      	beq.n	8007b5a <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	f003 0311 	and.w	r3, r3, #17
 8007b3a:	2b11      	cmp	r3, #17
 8007b3c:	d106      	bne.n	8007b4c <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	685a      	ldr	r2, [r3, #4]
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	431a      	orrs	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	605a      	str	r2, [r3, #4]
 8007b4a:	e006      	b.n	8007b5a <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	685a      	ldr	r2, [r3, #4]
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	43db      	mvns	r3, r3
 8007b54:	401a      	ands	r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3714      	adds	r7, #20
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]
 8007b74:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b7c:	0c1b      	lsrs	r3, r3, #16
 8007b7e:	041b      	lsls	r3, r3, #16
 8007b80:	683a      	ldr	r2, [r7, #0]
 8007b82:	b291      	uxth	r1, r2
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	6812      	ldr	r2, [r2, #0]
 8007b88:	430b      	orrs	r3, r1
 8007b8a:	6493      	str	r3, [r2, #72]	; 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8007b94:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007ba6:	bf00      	nop
 8007ba8:	3714      	adds	r7, #20
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr
	...

08007bb4 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8007bbc:	f7fe ffb8 	bl	8006b30 <HAL_GetTick>
 8007bc0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d101      	bne.n	8007bcc <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e0dc      	b.n	8007d86 <HAL_DMAEx_List_Init+0x1d2>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a6f      	ldr	r2, [pc, #444]	; (8007d90 <HAL_DMAEx_List_Init+0x1dc>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	f000 809f 	beq.w	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a6d      	ldr	r2, [pc, #436]	; (8007d94 <HAL_DMAEx_List_Init+0x1e0>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	f000 8099 	beq.w	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a6b      	ldr	r2, [pc, #428]	; (8007d98 <HAL_DMAEx_List_Init+0x1e4>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	f000 8093 	beq.w	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a69      	ldr	r2, [pc, #420]	; (8007d9c <HAL_DMAEx_List_Init+0x1e8>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	f000 808d 	beq.w	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a67      	ldr	r2, [pc, #412]	; (8007da0 <HAL_DMAEx_List_Init+0x1ec>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	f000 8087 	beq.w	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a65      	ldr	r2, [pc, #404]	; (8007da4 <HAL_DMAEx_List_Init+0x1f0>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	f000 8081 	beq.w	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a63      	ldr	r2, [pc, #396]	; (8007da8 <HAL_DMAEx_List_Init+0x1f4>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d07b      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a62      	ldr	r2, [pc, #392]	; (8007dac <HAL_DMAEx_List_Init+0x1f8>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d076      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a60      	ldr	r2, [pc, #384]	; (8007db0 <HAL_DMAEx_List_Init+0x1fc>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d071      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a5f      	ldr	r2, [pc, #380]	; (8007db4 <HAL_DMAEx_List_Init+0x200>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d06c      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a5d      	ldr	r2, [pc, #372]	; (8007db8 <HAL_DMAEx_List_Init+0x204>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d067      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a5c      	ldr	r2, [pc, #368]	; (8007dbc <HAL_DMAEx_List_Init+0x208>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d062      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a5a      	ldr	r2, [pc, #360]	; (8007dc0 <HAL_DMAEx_List_Init+0x20c>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d05d      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a59      	ldr	r2, [pc, #356]	; (8007dc4 <HAL_DMAEx_List_Init+0x210>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d058      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a57      	ldr	r2, [pc, #348]	; (8007dc8 <HAL_DMAEx_List_Init+0x214>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d053      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a56      	ldr	r2, [pc, #344]	; (8007dcc <HAL_DMAEx_List_Init+0x218>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d04e      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a54      	ldr	r2, [pc, #336]	; (8007dd0 <HAL_DMAEx_List_Init+0x21c>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d049      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a53      	ldr	r2, [pc, #332]	; (8007dd4 <HAL_DMAEx_List_Init+0x220>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d044      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a51      	ldr	r2, [pc, #324]	; (8007dd8 <HAL_DMAEx_List_Init+0x224>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d03f      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a50      	ldr	r2, [pc, #320]	; (8007ddc <HAL_DMAEx_List_Init+0x228>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d03a      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a4e      	ldr	r2, [pc, #312]	; (8007de0 <HAL_DMAEx_List_Init+0x22c>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d035      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a4d      	ldr	r2, [pc, #308]	; (8007de4 <HAL_DMAEx_List_Init+0x230>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d030      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a4b      	ldr	r2, [pc, #300]	; (8007de8 <HAL_DMAEx_List_Init+0x234>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d02b      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a4a      	ldr	r2, [pc, #296]	; (8007dec <HAL_DMAEx_List_Init+0x238>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d026      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a48      	ldr	r2, [pc, #288]	; (8007df0 <HAL_DMAEx_List_Init+0x23c>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d021      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a47      	ldr	r2, [pc, #284]	; (8007df4 <HAL_DMAEx_List_Init+0x240>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d01c      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a45      	ldr	r2, [pc, #276]	; (8007df8 <HAL_DMAEx_List_Init+0x244>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d017      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a44      	ldr	r2, [pc, #272]	; (8007dfc <HAL_DMAEx_List_Init+0x248>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d012      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a42      	ldr	r2, [pc, #264]	; (8007e00 <HAL_DMAEx_List_Init+0x24c>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d00d      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a41      	ldr	r2, [pc, #260]	; (8007e04 <HAL_DMAEx_List_Init+0x250>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d008      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a3f      	ldr	r2, [pc, #252]	; (8007e08 <HAL_DMAEx_List_Init+0x254>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d003      	beq.n	8007d16 <HAL_DMAEx_List_Init+0x162>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a3e      	ldr	r2, [pc, #248]	; (8007e0c <HAL_DMAEx_List_Init+0x258>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	bf00      	nop
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2202      	movs	r2, #2
 8007d24:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	695a      	ldr	r2, [r3, #20]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f042 0206 	orr.w	r2, r2, #6
 8007d36:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007d38:	e00f      	b.n	8007d5a <HAL_DMAEx_List_Init+0x1a6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8007d3a:	f7fe fef9 	bl	8006b30 <HAL_GetTick>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	2b05      	cmp	r3, #5
 8007d46:	d908      	bls.n	8007d5a <HAL_DMAEx_List_Init+0x1a6>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2210      	movs	r2, #16
 8007d4c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2203      	movs	r2, #3
 8007d52:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

      return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e015      	b.n	8007d86 <HAL_DMAEx_List_Init+0x1d2>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	695b      	ldr	r3, [r3, #20]
 8007d60:	f003 0301 	and.w	r3, r3, #1
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d1e8      	bne.n	8007d3a <HAL_DMAEx_List_Init+0x186>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f000 fa77 	bl	800825c <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	651a      	str	r2, [r3, #80]	; 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	40020050 	.word	0x40020050
 8007d94:	50020050 	.word	0x50020050
 8007d98:	400200d0 	.word	0x400200d0
 8007d9c:	500200d0 	.word	0x500200d0
 8007da0:	40020150 	.word	0x40020150
 8007da4:	50020150 	.word	0x50020150
 8007da8:	400201d0 	.word	0x400201d0
 8007dac:	500201d0 	.word	0x500201d0
 8007db0:	40020250 	.word	0x40020250
 8007db4:	50020250 	.word	0x50020250
 8007db8:	400202d0 	.word	0x400202d0
 8007dbc:	500202d0 	.word	0x500202d0
 8007dc0:	40020350 	.word	0x40020350
 8007dc4:	50020350 	.word	0x50020350
 8007dc8:	400203d0 	.word	0x400203d0
 8007dcc:	500203d0 	.word	0x500203d0
 8007dd0:	40020450 	.word	0x40020450
 8007dd4:	50020450 	.word	0x50020450
 8007dd8:	400204d0 	.word	0x400204d0
 8007ddc:	500204d0 	.word	0x500204d0
 8007de0:	40020550 	.word	0x40020550
 8007de4:	50020550 	.word	0x50020550
 8007de8:	400205d0 	.word	0x400205d0
 8007dec:	500205d0 	.word	0x500205d0
 8007df0:	40020650 	.word	0x40020650
 8007df4:	50020650 	.word	0x50020650
 8007df8:	400206d0 	.word	0x400206d0
 8007dfc:	500206d0 	.word	0x500206d0
 8007e00:	40020750 	.word	0x40020750
 8007e04:	50020750 	.word	0x50020750
 8007e08:	400207d0 	.word	0x400207d0
 8007e0c:	500207d0 	.word	0x500207d0

08007e10 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <HAL_DMAEx_List_Start_IT+0x16>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d101      	bne.n	8007e2a <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e082      	b.n	8007f30 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007e30:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	695b      	ldr	r3, [r3, #20]
 8007e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e3c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8007e3e:	7dfb      	ldrb	r3, [r7, #23]
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d005      	beq.n	8007e50 <HAL_DMAEx_List_Start_IT+0x40>
 8007e44:	7dfb      	ldrb	r3, [r7, #23]
 8007e46:	2b02      	cmp	r3, #2
 8007e48:	d16a      	bne.n	8007f20 <HAL_DMAEx_List_Start_IT+0x110>
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d067      	beq.n	8007f20 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007e56:	b2db      	uxtb	r3, r3
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d157      	bne.n	8007f0c <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d101      	bne.n	8007e6a <HAL_DMAEx_List_Start_IT+0x5a>
 8007e66:	2302      	movs	r3, #2
 8007e68:	e062      	b.n	8007f30 <HAL_DMAEx_List_Start_IT+0x120>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2202      	movs	r2, #2
 8007e76:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e7e:	2202      	movs	r2, #2
 8007e80:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	659a      	str	r2, [r3, #88]	; 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	695a      	ldr	r2, [r3, #20]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f442 42ba 	orr.w	r2, r2, #23808	; 0x5d00
 8007e9e:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d007      	beq.n	8007eb8 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	695a      	ldr	r2, [r3, #20]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007eb6:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d007      	beq.n	8007ed0 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	695a      	ldr	r2, [r3, #20]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ece:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f107 010c 	add.w	r1, r7, #12
 8007eda:	2200      	movs	r2, #0
 8007edc:	4618      	mov	r0, r3
 8007ede:	f000 fcd3 	bl	8008888 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4619      	mov	r1, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	0c0b      	lsrs	r3, r1, #16
 8007ef0:	041b      	lsls	r3, r3, #16
 8007ef2:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	461a      	mov	r2, r3
 8007efc:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8007f00:	4013      	ands	r3, r2
 8007f02:	68f9      	ldr	r1, [r7, #12]
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	6812      	ldr	r2, [r2, #0]
 8007f08:	430b      	orrs	r3, r1
 8007f0a:	67d3      	str	r3, [r2, #124]	; 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	695a      	ldr	r2, [r3, #20]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f042 0201 	orr.w	r2, r2, #1
 8007f1a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	e007      	b.n	8007f30 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2240      	movs	r2, #64	; 0x40
 8007f24:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_UNLOCK(hdma);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3718      	adds	r7, #24
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <HAL_DMAEx_List_BuildNode>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d002      	beq.n	8007f4e <HAL_DMAEx_List_BuildNode+0x16>
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d101      	bne.n	8007f52 <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e004      	b.n	8007f5c <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 8007f52:	6839      	ldr	r1, [r7, #0]
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 fad9 	bl	800850c <DMA_List_BuildNode>

  return HAL_OK;
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3708      	adds	r7, #8
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <HAL_DMAEx_List_InsertNode_Tail>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Tail(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b08a      	sub	sp, #40	; 0x28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d002      	beq.n	8007f7a <HAL_DMAEx_List_InsertNode_Tail+0x16>
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <HAL_DMAEx_List_InsertNode_Tail+0x1a>
  {
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e066      	b.n	800804c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	695b      	ldr	r3, [r3, #20]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d104      	bne.n	8007f90 <HAL_DMAEx_List_InsertNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2204      	movs	r2, #4
 8007f8a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e05d      	b.n	800804c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2200      	movs	r2, #0
 8007f96:	6839      	ldr	r1, [r7, #0]
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f000 fc09 	bl	80087b0 <DMA_List_CheckNodesBaseAddresses>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d004      	beq.n	8007fae <HAL_DMAEx_List_InsertNode_Tail+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2205      	movs	r2, #5
 8007fa8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	e04e      	b.n	800804c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	6839      	ldr	r1, [r7, #0]
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f000 fc2a 	bl	8008810 <DMA_List_CheckNodesTypes>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d004      	beq.n	8007fcc <HAL_DMAEx_List_InsertNode_Tail+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2204      	movs	r2, #4
 8007fc6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	e03f      	b.n	800804c <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Empty queue */
  if (pQList->Head == NULL)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d103      	bne.n	8007fdc <HAL_DMAEx_List_InsertNode_Tail+0x78>
  {
    pQList->Head = pNewNode;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	683a      	ldr	r2, [r7, #0]
 8007fd8:	601a      	str	r2, [r3, #0]
 8007fda:	e02b      	b.n	8008034 <HAL_DMAEx_List_InsertNode_Tail+0xd0>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 8007fdc:	f107 0220 	add.w	r2, r7, #32
 8007fe0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	6838      	ldr	r0, [r7, #0]
 8007fe8:	f000 fc4e 	bl	8008888 <DMA_List_GetCLLRNodeInfo>

    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
 8007fec:	6a3b      	ldr	r3, [r7, #32]
 8007fee:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
 8007ff0:	f107 030c 	add.w	r3, r7, #12
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 fc75 	bl	80088e8 <DMA_List_FindNode>

    /* Check if queue is circular */
    if (pQList->FirstCircularNode != NULL)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00b      	beq.n	800801e <HAL_DMAEx_List_InsertNode_Tail+0xba>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	461a      	mov	r2, r3
 800800c:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008010:	4013      	ands	r3, r2
 8008012:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008014:	6a3a      	ldr	r2, [r7, #32]
 8008016:	4319      	orrs	r1, r3
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 800801e:	683a      	ldr	r2, [r7, #0]
 8008020:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008024:	4013      	ands	r3, r2
 8008026:	6a79      	ldr	r1, [r7, #36]	; 0x24
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
 8008028:	69ba      	ldr	r2, [r7, #24]
 800802a:	4610      	mov	r0, r2
 800802c:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 800802e:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
 8008030:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	1c5a      	adds	r2, r3, #1
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 800804a:	2300      	movs	r3, #0
}
 800804c:	4618      	mov	r0, r3
 800804e:	3728      	adds	r7, #40	; 0x28
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <HAL_DMAEx_List_SetCircularModeConfig>:
  *                              registers configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularModeConfig(DMA_QListTypeDef *const pQList,
                                                       DMA_NodeTypeDef *const pFirstCircularNode)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b08a      	sub	sp, #40	; 0x28
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the first circular node parameters */
  if ((pQList == NULL) || (pFirstCircularNode == NULL))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d002      	beq.n	800806a <HAL_DMAEx_List_SetCircularModeConfig+0x16>
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d101      	bne.n	800806e <HAL_DMAEx_List_SetCircularModeConfig+0x1a>
  {
    return HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	e05c      	b.n	8008128 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d104      	bne.n	8008080 <HAL_DMAEx_List_SetCircularModeConfig+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2202      	movs	r2, #2
 800807a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	e053      	b.n	8008128 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d00b      	beq.n	80080a0 <HAL_DMAEx_List_SetCircularModeConfig+0x4c>
  {
    if (pQList->FirstCircularNode == pFirstCircularNode)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	683a      	ldr	r2, [r7, #0]
 800808e:	429a      	cmp	r2, r3
 8008090:	d101      	bne.n	8008096 <HAL_DMAEx_List_SetCircularModeConfig+0x42>
    {
      return HAL_OK;
 8008092:	2300      	movs	r3, #0
 8008094:	e048      	b.n	8008128 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2204      	movs	r2, #4
 800809a:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	e043      	b.n	8008128 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	695b      	ldr	r3, [r3, #20]
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d104      	bne.n	80080b2 <HAL_DMAEx_List_SetCircularModeConfig+0x5e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2204      	movs	r2, #4
 80080ac:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	e03a      	b.n	8008128 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2202      	movs	r2, #2
 80080b6:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pFirstCircularNode, &cllr_mask, &cllr_offset);
 80080be:	f107 0220 	add.w	r2, r7, #32
 80080c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80080c6:	4619      	mov	r1, r3
 80080c8:	6838      	ldr	r0, [r7, #0]
 80080ca:	f000 fbdd 	bl	8008888 <DMA_List_GetCLLRNodeInfo>

  /* Find the first circular node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 80080ce:	6a3b      	ldr	r3, [r7, #32]
 80080d0:	60fb      	str	r3, [r7, #12]
  if (DMA_List_FindNode(pQList, pFirstCircularNode, &node_info) == 0U)
 80080d2:	f107 030c 	add.w	r3, r7, #12
 80080d6:	461a      	mov	r2, r3
 80080d8:	6839      	ldr	r1, [r7, #0]
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 fc04 	bl	80088e8 <DMA_List_FindNode>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d11c      	bne.n	8008120 <HAL_DMAEx_List_SetCircularModeConfig+0xcc>
  {
    /* Find the last queue node and get its position in selected queue */
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
 80080e6:	f107 030c 	add.w	r3, r7, #12
 80080ea:	461a      	mov	r2, r3
 80080ec:	2100      	movs	r1, #0
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fbfa 	bl	80088e8 <DMA_List_FindNode>

    /* Set circular mode */
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 80080f4:	683a      	ldr	r2, [r7, #0]
 80080f6:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80080fa:	4013      	ands	r3, r2
 80080fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 80080fe:	69ba      	ldr	r2, [r7, #24]
 8008100:	4610      	mov	r0, r2
 8008102:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pFirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8008104:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8008106:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

    /* Update first circular node in queue */
    pQList->FirstCircularNode = pFirstCircularNode;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	683a      	ldr	r2, [r7, #0]
 800810e:	605a      	str	r2, [r3, #4]

    return HAL_ERROR;
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2201      	movs	r2, #1
 800811a:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 800811c:	2300      	movs	r3, #0
 800811e:	e003      	b.n	8008128 <HAL_DMAEx_List_SetCircularModeConfig+0xd4>
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2206      	movs	r2, #6
 8008124:	611a      	str	r2, [r3, #16]
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
}
 8008128:	4618      	mov	r0, r3
 800812a:	3728      	adds	r7, #40	; 0x28
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 8008130:	b480      	push	{r7}
 8008132:	b085      	sub	sp, #20
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d002      	beq.n	8008146 <HAL_DMAEx_List_LinkQ+0x16>
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d101      	bne.n	800814a <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	e072      	b.n	8008230 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8008150:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8008158:	b2db      	uxtb	r3, r3
 800815a:	2b02      	cmp	r3, #2
 800815c:	d002      	beq.n	8008164 <HAL_DMAEx_List_LinkQ+0x34>
 800815e:	7bfb      	ldrb	r3, [r7, #15]
 8008160:	2b05      	cmp	r3, #5
 8008162:	d108      	bne.n	8008176 <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2240      	movs	r2, #64	; 0x40
 8008168:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    return HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	e05c      	b.n	8008230 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	7b1b      	ldrb	r3, [r3, #12]
 800817a:	b2db      	uxtb	r3, r3
 800817c:	2b02      	cmp	r3, #2
 800817e:	d104      	bne.n	800818a <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	2201      	movs	r2, #1
 8008184:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e052      	b.n	8008230 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a2b      	ldr	r2, [pc, #172]	; (800823c <HAL_DMAEx_List_LinkQ+0x10c>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d022      	beq.n	80081da <HAL_DMAEx_List_LinkQ+0xaa>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a29      	ldr	r2, [pc, #164]	; (8008240 <HAL_DMAEx_List_LinkQ+0x110>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d01d      	beq.n	80081da <HAL_DMAEx_List_LinkQ+0xaa>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a28      	ldr	r2, [pc, #160]	; (8008244 <HAL_DMAEx_List_LinkQ+0x114>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d018      	beq.n	80081da <HAL_DMAEx_List_LinkQ+0xaa>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a26      	ldr	r2, [pc, #152]	; (8008248 <HAL_DMAEx_List_LinkQ+0x118>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d013      	beq.n	80081da <HAL_DMAEx_List_LinkQ+0xaa>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a25      	ldr	r2, [pc, #148]	; (800824c <HAL_DMAEx_List_LinkQ+0x11c>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d00e      	beq.n	80081da <HAL_DMAEx_List_LinkQ+0xaa>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a23      	ldr	r2, [pc, #140]	; (8008250 <HAL_DMAEx_List_LinkQ+0x120>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d009      	beq.n	80081da <HAL_DMAEx_List_LinkQ+0xaa>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a22      	ldr	r2, [pc, #136]	; (8008254 <HAL_DMAEx_List_LinkQ+0x124>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d004      	beq.n	80081da <HAL_DMAEx_List_LinkQ+0xaa>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a20      	ldr	r2, [pc, #128]	; (8008258 <HAL_DMAEx_List_LinkQ+0x128>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d101      	bne.n	80081de <HAL_DMAEx_List_LinkQ+0xae>
 80081da:	2301      	movs	r3, #1
 80081dc:	e000      	b.n	80081e0 <HAL_DMAEx_List_LinkQ+0xb0>
 80081de:	2300      	movs	r3, #0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10b      	bne.n	80081fc <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	6a1b      	ldr	r3, [r3, #32]
 80081ea:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d004      	beq.n	80081fc <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2203      	movs	r2, #3
 80081f6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	e019      	b.n	8008230 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008200:	2b81      	cmp	r3, #129	; 0x81
 8008202:	d108      	bne.n	8008216 <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d10d      	bne.n	8008228 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	2204      	movs	r2, #4
 8008210:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	e00c      	b.n	8008230 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d004      	beq.n	8008228 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	2204      	movs	r2, #4
 8008222:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	e003      	b.n	8008230 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	683a      	ldr	r2, [r7, #0]
 800822c:	675a      	str	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	3714      	adds	r7, #20
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr
 800823c:	40020650 	.word	0x40020650
 8008240:	50020650 	.word	0x50020650
 8008244:	400206d0 	.word	0x400206d0
 8008248:	500206d0 	.word	0x500206d0
 800824c:	40020750 	.word	0x40020750
 8008250:	50020750 	.word	0x50020750
 8008254:	400207d0 	.word	0x400207d0
 8008258:	500207d0 	.word	0x500207d0

0800825c <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 800825c:	b480      	push	{r7}
 800825e:	b085      	sub	sp, #20
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800826c:	4313      	orrs	r3, r2
 800826e:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a85      	ldr	r2, [pc, #532]	; (800848c <DMA_List_Init+0x230>)
 8008276:	4293      	cmp	r3, r2
 8008278:	f000 80a0 	beq.w	80083bc <DMA_List_Init+0x160>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a83      	ldr	r2, [pc, #524]	; (8008490 <DMA_List_Init+0x234>)
 8008282:	4293      	cmp	r3, r2
 8008284:	f000 809a 	beq.w	80083bc <DMA_List_Init+0x160>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a81      	ldr	r2, [pc, #516]	; (8008494 <DMA_List_Init+0x238>)
 800828e:	4293      	cmp	r3, r2
 8008290:	f000 8094 	beq.w	80083bc <DMA_List_Init+0x160>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a7f      	ldr	r2, [pc, #508]	; (8008498 <DMA_List_Init+0x23c>)
 800829a:	4293      	cmp	r3, r2
 800829c:	f000 808e 	beq.w	80083bc <DMA_List_Init+0x160>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a7d      	ldr	r2, [pc, #500]	; (800849c <DMA_List_Init+0x240>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	f000 8088 	beq.w	80083bc <DMA_List_Init+0x160>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a7b      	ldr	r2, [pc, #492]	; (80084a0 <DMA_List_Init+0x244>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	f000 8082 	beq.w	80083bc <DMA_List_Init+0x160>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a79      	ldr	r2, [pc, #484]	; (80084a4 <DMA_List_Init+0x248>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d07c      	beq.n	80083bc <DMA_List_Init+0x160>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a78      	ldr	r2, [pc, #480]	; (80084a8 <DMA_List_Init+0x24c>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d077      	beq.n	80083bc <DMA_List_Init+0x160>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a76      	ldr	r2, [pc, #472]	; (80084ac <DMA_List_Init+0x250>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d072      	beq.n	80083bc <DMA_List_Init+0x160>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a75      	ldr	r2, [pc, #468]	; (80084b0 <DMA_List_Init+0x254>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d06d      	beq.n	80083bc <DMA_List_Init+0x160>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a73      	ldr	r2, [pc, #460]	; (80084b4 <DMA_List_Init+0x258>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d068      	beq.n	80083bc <DMA_List_Init+0x160>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a72      	ldr	r2, [pc, #456]	; (80084b8 <DMA_List_Init+0x25c>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d063      	beq.n	80083bc <DMA_List_Init+0x160>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a70      	ldr	r2, [pc, #448]	; (80084bc <DMA_List_Init+0x260>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d05e      	beq.n	80083bc <DMA_List_Init+0x160>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a6f      	ldr	r2, [pc, #444]	; (80084c0 <DMA_List_Init+0x264>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d059      	beq.n	80083bc <DMA_List_Init+0x160>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a6d      	ldr	r2, [pc, #436]	; (80084c4 <DMA_List_Init+0x268>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d054      	beq.n	80083bc <DMA_List_Init+0x160>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a6c      	ldr	r2, [pc, #432]	; (80084c8 <DMA_List_Init+0x26c>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d04f      	beq.n	80083bc <DMA_List_Init+0x160>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a6a      	ldr	r2, [pc, #424]	; (80084cc <DMA_List_Init+0x270>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d04a      	beq.n	80083bc <DMA_List_Init+0x160>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a69      	ldr	r2, [pc, #420]	; (80084d0 <DMA_List_Init+0x274>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d045      	beq.n	80083bc <DMA_List_Init+0x160>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a67      	ldr	r2, [pc, #412]	; (80084d4 <DMA_List_Init+0x278>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d040      	beq.n	80083bc <DMA_List_Init+0x160>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a66      	ldr	r2, [pc, #408]	; (80084d8 <DMA_List_Init+0x27c>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d03b      	beq.n	80083bc <DMA_List_Init+0x160>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a64      	ldr	r2, [pc, #400]	; (80084dc <DMA_List_Init+0x280>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d036      	beq.n	80083bc <DMA_List_Init+0x160>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a63      	ldr	r2, [pc, #396]	; (80084e0 <DMA_List_Init+0x284>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d031      	beq.n	80083bc <DMA_List_Init+0x160>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a61      	ldr	r2, [pc, #388]	; (80084e4 <DMA_List_Init+0x288>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d02c      	beq.n	80083bc <DMA_List_Init+0x160>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a60      	ldr	r2, [pc, #384]	; (80084e8 <DMA_List_Init+0x28c>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d027      	beq.n	80083bc <DMA_List_Init+0x160>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a5e      	ldr	r2, [pc, #376]	; (80084ec <DMA_List_Init+0x290>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d022      	beq.n	80083bc <DMA_List_Init+0x160>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a5d      	ldr	r2, [pc, #372]	; (80084f0 <DMA_List_Init+0x294>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d01d      	beq.n	80083bc <DMA_List_Init+0x160>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a5b      	ldr	r2, [pc, #364]	; (80084f4 <DMA_List_Init+0x298>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d018      	beq.n	80083bc <DMA_List_Init+0x160>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a5a      	ldr	r2, [pc, #360]	; (80084f8 <DMA_List_Init+0x29c>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d013      	beq.n	80083bc <DMA_List_Init+0x160>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a58      	ldr	r2, [pc, #352]	; (80084fc <DMA_List_Init+0x2a0>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d00e      	beq.n	80083bc <DMA_List_Init+0x160>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a57      	ldr	r2, [pc, #348]	; (8008500 <DMA_List_Init+0x2a4>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d009      	beq.n	80083bc <DMA_List_Init+0x160>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a55      	ldr	r2, [pc, #340]	; (8008504 <DMA_List_Init+0x2a8>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d004      	beq.n	80083bc <DMA_List_Init+0x160>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a54      	ldr	r2, [pc, #336]	; (8008508 <DMA_List_Init+0x2ac>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d101      	bne.n	80083c0 <DMA_List_Init+0x164>
 80083bc:	2301      	movs	r3, #1
 80083be:	e000      	b.n	80083c2 <DMA_List_Init+0x166>
 80083c0:	2300      	movs	r3, #0
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d004      	beq.n	80083d0 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	695b      	ldr	r3, [r3, #20]
 80083d6:	f423 0143 	bic.w	r1, r3, #12779520	; 0xc30000
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	68fa      	ldr	r2, [r7, #12]
 80083e0:	430a      	orrs	r2, r1
 80083e2:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2200      	movs	r2, #0
 80083ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80083f4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2200      	movs	r2, #0
 80083fc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	2200      	movs	r2, #0
 8008404:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2200      	movs	r2, #0
 800840c:	651a      	str	r2, [r3, #80]	; 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a36      	ldr	r2, [pc, #216]	; (80084ec <DMA_List_Init+0x290>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d022      	beq.n	800845e <DMA_List_Init+0x202>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a34      	ldr	r2, [pc, #208]	; (80084f0 <DMA_List_Init+0x294>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d01d      	beq.n	800845e <DMA_List_Init+0x202>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a33      	ldr	r2, [pc, #204]	; (80084f4 <DMA_List_Init+0x298>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d018      	beq.n	800845e <DMA_List_Init+0x202>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a31      	ldr	r2, [pc, #196]	; (80084f8 <DMA_List_Init+0x29c>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d013      	beq.n	800845e <DMA_List_Init+0x202>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a30      	ldr	r2, [pc, #192]	; (80084fc <DMA_List_Init+0x2a0>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d00e      	beq.n	800845e <DMA_List_Init+0x202>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a2e      	ldr	r2, [pc, #184]	; (8008500 <DMA_List_Init+0x2a4>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d009      	beq.n	800845e <DMA_List_Init+0x202>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a2d      	ldr	r2, [pc, #180]	; (8008504 <DMA_List_Init+0x2a8>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d004      	beq.n	800845e <DMA_List_Init+0x202>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a2b      	ldr	r2, [pc, #172]	; (8008508 <DMA_List_Init+0x2ac>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d101      	bne.n	8008462 <DMA_List_Init+0x206>
 800845e:	2301      	movs	r3, #1
 8008460:	e000      	b.n	8008464 <DMA_List_Init+0x208>
 8008462:	2300      	movs	r3, #0
 8008464:	2b00      	cmp	r3, #0
 8008466:	d007      	beq.n	8008478 <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	2200      	movs	r2, #0
 800846e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2200      	movs	r2, #0
 8008476:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2200      	movs	r2, #0
 800847e:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8008480:	bf00      	nop
 8008482:	3714      	adds	r7, #20
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	40020050 	.word	0x40020050
 8008490:	50020050 	.word	0x50020050
 8008494:	400200d0 	.word	0x400200d0
 8008498:	500200d0 	.word	0x500200d0
 800849c:	40020150 	.word	0x40020150
 80084a0:	50020150 	.word	0x50020150
 80084a4:	400201d0 	.word	0x400201d0
 80084a8:	500201d0 	.word	0x500201d0
 80084ac:	40020250 	.word	0x40020250
 80084b0:	50020250 	.word	0x50020250
 80084b4:	400202d0 	.word	0x400202d0
 80084b8:	500202d0 	.word	0x500202d0
 80084bc:	40020350 	.word	0x40020350
 80084c0:	50020350 	.word	0x50020350
 80084c4:	400203d0 	.word	0x400203d0
 80084c8:	500203d0 	.word	0x500203d0
 80084cc:	40020450 	.word	0x40020450
 80084d0:	50020450 	.word	0x50020450
 80084d4:	400204d0 	.word	0x400204d0
 80084d8:	500204d0 	.word	0x500204d0
 80084dc:	40020550 	.word	0x40020550
 80084e0:	50020550 	.word	0x50020550
 80084e4:	400205d0 	.word	0x400205d0
 80084e8:	500205d0 	.word	0x500205d0
 80084ec:	40020650 	.word	0x40020650
 80084f0:	50020650 	.word	0x50020650
 80084f4:	400206d0 	.word	0x400206d0
 80084f8:	500206d0 	.word	0x500206d0
 80084fc:	40020750 	.word	0x40020750
 8008500:	50020750 	.word	0x50020750
 8008504:	400207d0 	.word	0x400207d0
 8008508:	500207d0 	.word	0x500207d0

0800850c <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 800851e:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 8008524:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 800852a:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 8008530:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f003 0320 	and.w	r3, r3, #32
 800853e:	2b00      	cmp	r3, #0
 8008540:	d017      	beq.n	8008572 <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800854e:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008554:	3b01      	subs	r3, #1
 8008556:	051b      	lsls	r3, r3, #20
 8008558:	f003 737c 	and.w	r3, r3, #66060288	; 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 800855c:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008562:	3b01      	subs	r3, #1
 8008564:	011b      	lsls	r3, r3, #4
 8008566:	f403 737c 	and.w	r3, r3, #1008	; 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 800856a:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 800856c:	431a      	orrs	r2, r3
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6b1a      	ldr	r2, [r3, #48]	; 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6859      	ldr	r1, [r3, #4]
 800857a:	f240 237f 	movw	r3, #639	; 0x27f
 800857e:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8008580:	431a      	orrs	r2, r3
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800858e:	d10c      	bne.n	80085aa <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 0320 	and.w	r3, r3, #32
 8008598:	2b00      	cmp	r3, #0
 800859a:	d011      	beq.n	80085c0 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	605a      	str	r2, [r3, #4]
 80085a8:	e00a      	b.n	80085c0 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085b2:	d105      	bne.n	80085c0 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d00f      	beq.n	80085e8 <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085d4:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085da:	041b      	lsls	r3, r3, #16
 80085dc:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 80085e0:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 80085e2:	431a      	orrs	r2, r3
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085ec:	b29a      	uxth	r2, r3
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f003 0302 	and.w	r3, r3, #2
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d04e      	beq.n	800869c <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008606:	3b01      	subs	r3, #1
 8008608:	0419      	lsls	r1, r3, #16
 800860a:	4b67      	ldr	r3, [pc, #412]	; (80087a8 <DMA_List_BuildNode+0x29c>)
 800860c:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 800860e:	431a      	orrs	r2, r3
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008618:	2b00      	cmp	r3, #0
 800861a:	da06      	bge.n	800862a <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	609a      	str	r2, [r3, #8]
 8008628:	e005      	b.n	8008636 <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800863a:	2b00      	cmp	r3, #0
 800863c:	da06      	bge.n	800864c <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	609a      	str	r2, [r3, #8]
 800864a:	e005      	b.n	8008658 <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800865c:	2b00      	cmp	r3, #0
 800865e:	da06      	bge.n	800866e <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	609a      	str	r2, [r3, #8]
 800866c:	e005      	b.n	800867a <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	689b      	ldr	r3, [r3, #8]
 8008672:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800867e:	2b00      	cmp	r3, #0
 8008680:	da06      	bge.n	8008690 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	609a      	str	r2, [r3, #8]
 800868e:	e005      	b.n	800869c <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */


  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 0302 	and.w	r3, r3, #2
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d059      	beq.n	800876c <DMA_List_BuildNode+0x260>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086bc:	2b00      	cmp	r3, #0
 80086be:	da09      	bge.n	80086d4 <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086c4:	425b      	negs	r3, r3
 80086c6:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	f3c3 020c 	ubfx	r2, r3, #0, #13
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	615a      	str	r2, [r3, #20]
 80086d2:	e005      	b.n	80086e0 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086d8:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	da0d      	bge.n	8008704 <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086ec:	425b      	negs	r3, r3
 80086ee:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	695a      	ldr	r2, [r3, #20]
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	0419      	lsls	r1, r3, #16
 80086f8:	4b2c      	ldr	r3, [pc, #176]	; (80087ac <DMA_List_BuildNode+0x2a0>)
 80086fa:	400b      	ands	r3, r1
 80086fc:	431a      	orrs	r2, r3
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	615a      	str	r2, [r3, #20]
 8008702:	e009      	b.n	8008718 <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800870c:	0419      	lsls	r1, r3, #16
 800870e:	4b27      	ldr	r3, [pc, #156]	; (80087ac <DMA_List_BuildNode+0x2a0>)
 8008710:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8008712:	431a      	orrs	r2, r3
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800871c:	2b00      	cmp	r3, #0
 800871e:	da08      	bge.n	8008732 <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008724:	425b      	negs	r3, r3
 8008726:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	b29a      	uxth	r2, r3
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	619a      	str	r2, [r3, #24]
 8008730:	e004      	b.n	800873c <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008736:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008740:	2b00      	cmp	r3, #0
 8008742:	da0b      	bge.n	800875c <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008748:	425b      	negs	r3, r3
 800874a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8008754:	431a      	orrs	r2, r3
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	619a      	str	r2, [r3, #24]
 800875a:	e007      	b.n	800876c <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008764:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8008766:	431a      	orrs	r2, r3
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	619a      	str	r2, [r3, #24]
  }


  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681a      	ldr	r2, [r3, #0]
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0302 	and.w	r3, r3, #2
 800877c:	2b00      	cmp	r3, #0
 800877e:	d006      	beq.n	800878e <DMA_List_BuildNode+0x282>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	6a1b      	ldr	r3, [r3, #32]
 8008784:	f443 62e0 	orr.w	r2, r3, #1792	; 0x700
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 800878c:	e005      	b.n	800879a <DMA_List_BuildNode+0x28e>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	6a1b      	ldr	r3, [r3, #32]
 8008792:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	621a      	str	r2, [r3, #32]
}
 800879a:	bf00      	nop
 800879c:	3714      	adds	r7, #20
 800879e:	46bd      	mov	sp, r7
 80087a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a4:	4770      	bx	lr
 80087a6:	bf00      	nop
 80087a8:	07ff0000 	.word	0x07ff0000
 80087ac:	1fff0000 	.word	0x1fff0000

080087b0 <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 80087bc:	68fa      	ldr	r2, [r7, #12]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	431a      	orrs	r2, r3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	0c1b      	lsrs	r3, r3, #16
 80087c8:	041b      	lsls	r3, r3, #16
 80087ca:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 80087cc:	2300      	movs	r3, #0
 80087ce:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d002      	beq.n	80087dc <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	617b      	str	r3, [r7, #20]
 80087da:	e00a      	b.n	80087f2 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d002      	beq.n	80087e8 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	617b      	str	r3, [r7, #20]
 80087e6:	e004      	b.n	80087f2 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	0c1b      	lsrs	r3, r3, #16
 80087f6:	041b      	lsls	r3, r3, #16
 80087f8:	693a      	ldr	r2, [r7, #16]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d001      	beq.n	8008802 <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 80087fe:	2301      	movs	r3, #1
 8008800:	e000      	b.n	8008804 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8008802:	2300      	movs	r3, #0
}
 8008804:	4618      	mov	r0, r3
 8008806:	371c      	adds	r7, #28
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8008810:	b480      	push	{r7}
 8008812:	b087      	sub	sp, #28
 8008814:	af00      	add	r7, sp, #0
 8008816:	60f8      	str	r0, [r7, #12]
 8008818:	60b9      	str	r1, [r7, #8]
 800881a:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 800881c:	2300      	movs	r3, #0
 800881e:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d004      	beq.n	8008830 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6a1b      	ldr	r3, [r3, #32]
 800882a:	b2db      	uxtb	r3, r3
 800882c:	617b      	str	r3, [r7, #20]
 800882e:	e00e      	b.n	800884e <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d004      	beq.n	8008840 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	b2db      	uxtb	r3, r3
 800883c:	617b      	str	r3, [r7, #20]
 800883e:	e006      	b.n	800884e <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d003      	beq.n	800884e <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	b2db      	uxtb	r3, r3
 800884c:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d007      	beq.n	8008864 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	6a1b      	ldr	r3, [r3, #32]
 8008858:	b2db      	uxtb	r3, r3
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	429a      	cmp	r2, r3
 800885e:	d001      	beq.n	8008864 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 8008860:	2302      	movs	r3, #2
 8008862:	e00b      	b.n	800887c <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d007      	beq.n	800887a <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6a1b      	ldr	r3, [r3, #32]
 800886e:	b2db      	uxtb	r3, r3
 8008870:	697a      	ldr	r2, [r7, #20]
 8008872:	429a      	cmp	r2, r3
 8008874:	d001      	beq.n	800887a <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 8008876:	2303      	movs	r3, #3
 8008878:	e000      	b.n	800887c <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	371c      	adds	r7, #28
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8008888:	b480      	push	{r7}
 800888a:	b085      	sub	sp, #20
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6a1b      	ldr	r3, [r3, #32]
 8008898:	f003 0302 	and.w	r3, r3, #2
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00c      	beq.n	80088ba <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d002      	beq.n	80088ac <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	4a0d      	ldr	r2, [pc, #52]	; (80088e0 <DMA_List_GetCLLRNodeInfo+0x58>)
 80088aa:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d00f      	beq.n	80088d2 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2207      	movs	r2, #7
 80088b6:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 80088b8:	e00b      	b.n	80088d2 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d002      	beq.n	80088c6 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	4a08      	ldr	r2, [pc, #32]	; (80088e4 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80088c4:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d002      	beq.n	80088d2 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2205      	movs	r2, #5
 80088d0:	601a      	str	r2, [r3, #0]
}
 80088d2:	bf00      	nop
 80088d4:	3714      	adds	r7, #20
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop
 80088e0:	fe010000 	.word	0xfe010000
 80088e4:	f8010000 	.word	0xf8010000

080088e8 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b089      	sub	sp, #36	; 0x24
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 80088f4:	2300      	movs	r3, #0
 80088f6:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 80088f8:	2300      	movs	r3, #0
 80088fa:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 80088fc:	2300      	movs	r3, #0
 80088fe:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d142      	bne.n	8008992 <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 800890c:	e01d      	b.n	800894a <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d107      	bne.n	8008924 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	461a      	mov	r2, r3
 800891a:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 800891e:	4013      	ands	r3, r2
 8008920:	61bb      	str	r3, [r7, #24]
 8008922:	e00f      	b.n	8008944 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	0c1b      	lsrs	r3, r3, #16
 800892e:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8008930:	69ba      	ldr	r2, [r7, #24]
 8008932:	4413      	add	r3, r2
 8008934:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 800893c:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008940:	4013      	ands	r3, r2
 8008942:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	3301      	adds	r3, #1
 8008948:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	69fa      	ldr	r2, [r7, #28]
 8008950:	429a      	cmp	r2, r3
 8008952:	d3dc      	bcc.n	800890e <DMA_List_FindNode+0x26>
 8008954:	e029      	b.n	80089aa <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d107      	bne.n	800896c <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	461a      	mov	r2, r3
 8008962:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008966:	4013      	ands	r3, r2
 8008968:	61bb      	str	r3, [r7, #24]
 800896a:	e00f      	b.n	800898c <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	0c1b      	lsrs	r3, r3, #16
 8008976:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8008978:	69ba      	ldr	r2, [r7, #24]
 800897a:	4413      	add	r3, r2
 800897c:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8008984:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8008988:	4013      	ands	r3, r2
 800898a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	3301      	adds	r3, #1
 8008990:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	69fa      	ldr	r2, [r7, #28]
 8008998:	429a      	cmp	r2, r3
 800899a:	d206      	bcs.n	80089aa <DMA_List_FindNode+0xc2>
 800899c:	68ba      	ldr	r2, [r7, #8]
 800899e:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80089a2:	4013      	ands	r3, r2
 80089a4:	69ba      	ldr	r2, [r7, #24]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d1d5      	bne.n	8008956 <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d008      	beq.n	80089c2 <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80089b6:	4013      	ands	r3, r2
 80089b8:	69ba      	ldr	r2, [r7, #24]
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d001      	beq.n	80089c2 <DMA_List_FindNode+0xda>
    {
      return 1U;
 80089be:	2301      	movs	r3, #1
 80089c0:	e02b      	b.n	8008a1a <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	69fa      	ldr	r2, [r7, #28]
 80089c6:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	0c1b      	lsrs	r3, r3, #16
 80089ce:	041b      	lsls	r3, r3, #16
 80089d0:	697a      	ldr	r2, [r7, #20]
 80089d2:	431a      	orrs	r2, r3
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	0c1b      	lsrs	r3, r3, #16
 80089de:	041b      	lsls	r3, r3, #16
 80089e0:	69ba      	ldr	r2, [r7, #24]
 80089e2:	431a      	orrs	r2, r3
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	461a      	mov	r2, r3
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d00f      	beq.n	8008a18 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	461a      	mov	r2, r3
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a04:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8008a08:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	0c1b      	lsrs	r3, r3, #16
 8008a10:	041b      	lsls	r3, r3, #16
 8008a12:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8008a18:	2300      	movs	r3, #0
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3724      	adds	r7, #36	; 0x24
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
	...

08008a28 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b089      	sub	sp, #36	; 0x24
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8008a32:	2300      	movs	r3, #0
 8008a34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8008a3a:	e1ba      	b.n	8008db2 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	2101      	movs	r1, #1
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	fa01 f303 	lsl.w	r3, r1, r3
 8008a48:	4013      	ands	r3, r2
 8008a4a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f000 81aa 	beq.w	8008dac <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	4a55      	ldr	r2, [pc, #340]	; (8008bb0 <HAL_GPIO_Init+0x188>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d15d      	bne.n	8008b1c <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8008a66:	2201      	movs	r2, #1
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a6e:	43db      	mvns	r3, r3
 8008a70:	69fa      	ldr	r2, [r7, #28]
 8008a72:	4013      	ands	r3, r2
 8008a74:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	f003 0201 	and.w	r2, r3, #1
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	fa02 f303 	lsl.w	r3, r2, r3
 8008a84:	69fa      	ldr	r2, [r7, #28]
 8008a86:	4313      	orrs	r3, r2
 8008a88:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	69fa      	ldr	r2, [r7, #28]
 8008a8e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8008a90:	4a48      	ldr	r2, [pc, #288]	; (8008bb4 <HAL_GPIO_Init+0x18c>)
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008a98:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8008a9a:	4a46      	ldr	r2, [pc, #280]	; (8008bb4 <HAL_GPIO_Init+0x18c>)
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	00db      	lsls	r3, r3, #3
 8008aa0:	4413      	add	r3, r2
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8008aa6:	69bb      	ldr	r3, [r7, #24]
 8008aa8:	08da      	lsrs	r2, r3, #3
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	3208      	adds	r2, #8
 8008aae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ab2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	f003 0307 	and.w	r3, r3, #7
 8008aba:	009b      	lsls	r3, r3, #2
 8008abc:	220f      	movs	r2, #15
 8008abe:	fa02 f303 	lsl.w	r3, r2, r3
 8008ac2:	43db      	mvns	r3, r3
 8008ac4:	69fa      	ldr	r2, [r7, #28]
 8008ac6:	4013      	ands	r3, r2
 8008ac8:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	f003 0307 	and.w	r3, r3, #7
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	220b      	movs	r2, #11
 8008ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad8:	69fa      	ldr	r2, [r7, #28]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	08da      	lsrs	r2, r3, #3
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	3208      	adds	r2, #8
 8008ae6:	69f9      	ldr	r1, [r7, #28]
 8008ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	005b      	lsls	r3, r3, #1
 8008af6:	2203      	movs	r2, #3
 8008af8:	fa02 f303 	lsl.w	r3, r2, r3
 8008afc:	43db      	mvns	r3, r3
 8008afe:	69fa      	ldr	r2, [r7, #28]
 8008b00:	4013      	ands	r3, r2
 8008b02:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	005b      	lsls	r3, r3, #1
 8008b08:	2202      	movs	r2, #2
 8008b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0e:	69fa      	ldr	r2, [r7, #28]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	69fa      	ldr	r2, [r7, #28]
 8008b18:	601a      	str	r2, [r3, #0]
 8008b1a:	e067      	b.n	8008bec <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d003      	beq.n	8008b2c <HAL_GPIO_Init+0x104>
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	2b12      	cmp	r3, #18
 8008b2a:	d145      	bne.n	8008bb8 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	08da      	lsrs	r2, r3, #3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	3208      	adds	r2, #8
 8008b34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b38:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	f003 0307 	and.w	r3, r3, #7
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	220f      	movs	r2, #15
 8008b44:	fa02 f303 	lsl.w	r3, r2, r3
 8008b48:	43db      	mvns	r3, r3
 8008b4a:	69fa      	ldr	r2, [r7, #28]
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	691b      	ldr	r3, [r3, #16]
 8008b54:	f003 020f 	and.w	r2, r3, #15
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	f003 0307 	and.w	r3, r3, #7
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	fa02 f303 	lsl.w	r3, r2, r3
 8008b64:	69fa      	ldr	r2, [r7, #28]
 8008b66:	4313      	orrs	r3, r2
 8008b68:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	08da      	lsrs	r2, r3, #3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3208      	adds	r2, #8
 8008b72:	69f9      	ldr	r1, [r7, #28]
 8008b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8008b7e:	69bb      	ldr	r3, [r7, #24]
 8008b80:	005b      	lsls	r3, r3, #1
 8008b82:	2203      	movs	r2, #3
 8008b84:	fa02 f303 	lsl.w	r3, r2, r3
 8008b88:	43db      	mvns	r3, r3
 8008b8a:	69fa      	ldr	r2, [r7, #28]
 8008b8c:	4013      	ands	r3, r2
 8008b8e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	f003 0203 	and.w	r2, r3, #3
 8008b98:	69bb      	ldr	r3, [r7, #24]
 8008b9a:	005b      	lsls	r3, r3, #1
 8008b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba0:	69fa      	ldr	r2, [r7, #28]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	69fa      	ldr	r2, [r7, #28]
 8008baa:	601a      	str	r2, [r3, #0]
 8008bac:	e01e      	b.n	8008bec <HAL_GPIO_Init+0x1c4>
 8008bae:	bf00      	nop
 8008bb0:	46020000 	.word	0x46020000
 8008bb4:	08015504 	.word	0x08015504
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	005b      	lsls	r3, r3, #1
 8008bc2:	2203      	movs	r2, #3
 8008bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8008bc8:	43db      	mvns	r3, r3
 8008bca:	69fa      	ldr	r2, [r7, #28]
 8008bcc:	4013      	ands	r3, r2
 8008bce:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	f003 0203 	and.w	r2, r3, #3
 8008bd8:	69bb      	ldr	r3, [r7, #24]
 8008bda:	005b      	lsls	r3, r3, #1
 8008bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8008be0:	69fa      	ldr	r2, [r7, #28]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	69fa      	ldr	r2, [r7, #28]
 8008bea:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d00b      	beq.n	8008c0c <HAL_GPIO_Init+0x1e4>
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	2b02      	cmp	r3, #2
 8008bfa:	d007      	beq.n	8008c0c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008c00:	2b11      	cmp	r3, #17
 8008c02:	d003      	beq.n	8008c0c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	2b12      	cmp	r3, #18
 8008c0a:	d130      	bne.n	8008c6e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	005b      	lsls	r3, r3, #1
 8008c16:	2203      	movs	r2, #3
 8008c18:	fa02 f303 	lsl.w	r3, r2, r3
 8008c1c:	43db      	mvns	r3, r3
 8008c1e:	69fa      	ldr	r2, [r7, #28]
 8008c20:	4013      	ands	r3, r2
 8008c22:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	68da      	ldr	r2, [r3, #12]
 8008c28:	69bb      	ldr	r3, [r7, #24]
 8008c2a:	005b      	lsls	r3, r3, #1
 8008c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c30:	69fa      	ldr	r2, [r7, #28]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	69fa      	ldr	r2, [r7, #28]
 8008c3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8008c42:	2201      	movs	r2, #1
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4a:	43db      	mvns	r3, r3
 8008c4c:	69fa      	ldr	r2, [r7, #28]
 8008c4e:	4013      	ands	r3, r2
 8008c50:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	091b      	lsrs	r3, r3, #4
 8008c58:	f003 0201 	and.w	r2, r3, #1
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c62:	69fa      	ldr	r2, [r7, #28]
 8008c64:	4313      	orrs	r3, r2
 8008c66:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	69fa      	ldr	r2, [r7, #28]
 8008c6c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	2b03      	cmp	r3, #3
 8008c74:	d017      	beq.n	8008ca6 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8008c76:	693b      	ldr	r3, [r7, #16]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	005b      	lsls	r3, r3, #1
 8008c80:	2203      	movs	r2, #3
 8008c82:	fa02 f303 	lsl.w	r3, r2, r3
 8008c86:	43db      	mvns	r3, r3
 8008c88:	69fa      	ldr	r2, [r7, #28]
 8008c8a:	4013      	ands	r3, r2
 8008c8c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	689a      	ldr	r2, [r3, #8]
 8008c92:	69bb      	ldr	r3, [r7, #24]
 8008c94:	005b      	lsls	r3, r3, #1
 8008c96:	fa02 f303 	lsl.w	r3, r2, r3
 8008c9a:	69fa      	ldr	r2, [r7, #28]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	69fa      	ldr	r2, [r7, #28]
 8008ca4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d07c      	beq.n	8008dac <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8008cb2:	4a47      	ldr	r2, [pc, #284]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	089b      	lsrs	r3, r3, #2
 8008cb8:	3318      	adds	r3, #24
 8008cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cbe:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	f003 0303 	and.w	r3, r3, #3
 8008cc6:	00db      	lsls	r3, r3, #3
 8008cc8:	220f      	movs	r2, #15
 8008cca:	fa02 f303 	lsl.w	r3, r2, r3
 8008cce:	43db      	mvns	r3, r3
 8008cd0:	69fa      	ldr	r2, [r7, #28]
 8008cd2:	4013      	ands	r3, r2
 8008cd4:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	0a9a      	lsrs	r2, r3, #10
 8008cda:	4b3e      	ldr	r3, [pc, #248]	; (8008dd4 <HAL_GPIO_Init+0x3ac>)
 8008cdc:	4013      	ands	r3, r2
 8008cde:	697a      	ldr	r2, [r7, #20]
 8008ce0:	f002 0203 	and.w	r2, r2, #3
 8008ce4:	00d2      	lsls	r2, r2, #3
 8008ce6:	4093      	lsls	r3, r2
 8008ce8:	69fa      	ldr	r2, [r7, #28]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8008cee:	4938      	ldr	r1, [pc, #224]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	089b      	lsrs	r3, r3, #2
 8008cf4:	3318      	adds	r3, #24
 8008cf6:	69fa      	ldr	r2, [r7, #28]
 8008cf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8008cfc:	4b34      	ldr	r3, [pc, #208]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	43db      	mvns	r3, r3
 8008d06:	69fa      	ldr	r2, [r7, #28]
 8008d08:	4013      	ands	r3, r2
 8008d0a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d003      	beq.n	8008d20 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8008d18:	69fa      	ldr	r2, [r7, #28]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8008d20:	4a2b      	ldr	r2, [pc, #172]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8008d26:	4b2a      	ldr	r3, [pc, #168]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	43db      	mvns	r3, r3
 8008d30:	69fa      	ldr	r2, [r7, #28]
 8008d32:	4013      	ands	r3, r2
 8008d34:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d003      	beq.n	8008d4a <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8008d42:	69fa      	ldr	r2, [r7, #28]
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8008d4a:	4a21      	ldr	r2, [pc, #132]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8008d50:	4b1f      	ldr	r3, [pc, #124]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008d52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d56:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	43db      	mvns	r3, r3
 8008d5c:	69fa      	ldr	r2, [r7, #28]
 8008d5e:	4013      	ands	r3, r2
 8008d60:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d003      	beq.n	8008d76 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8008d6e:	69fa      	ldr	r2, [r7, #28]
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8008d76:	4a16      	ldr	r2, [pc, #88]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008d78:	69fb      	ldr	r3, [r7, #28]
 8008d7a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 8008d7e:	4b14      	ldr	r3, [pc, #80]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008d80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d84:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	43db      	mvns	r3, r3
 8008d8a:	69fa      	ldr	r2, [r7, #28]
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d003      	beq.n	8008da4 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8008d9c:	69fa      	ldr	r2, [r7, #28]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8008da4:	4a0a      	ldr	r2, [pc, #40]	; (8008dd0 <HAL_GPIO_Init+0x3a8>)
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	3301      	adds	r3, #1
 8008db0:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	fa22 f303 	lsr.w	r3, r2, r3
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	f47f ae3d 	bne.w	8008a3c <HAL_GPIO_Init+0x14>
  }
}
 8008dc2:	bf00      	nop
 8008dc4:	bf00      	nop
 8008dc6:	3724      	adds	r7, #36	; 0x24
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr
 8008dd0:	46022000 	.word	0x46022000
 8008dd4:	002f7f7f 	.word	0x002f7f7f

08008dd8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b089      	sub	sp, #36	; 0x24
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8008de2:	2300      	movs	r3, #0
 8008de4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8008dea:	e0bc      	b.n	8008f66 <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8008dec:	2201      	movs	r2, #1
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	fa02 f303 	lsl.w	r3, r2, r3
 8008df4:	683a      	ldr	r2, [r7, #0]
 8008df6:	4013      	ands	r3, r2
 8008df8:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f000 80ad 	beq.w	8008f60 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	4a5e      	ldr	r2, [pc, #376]	; (8008f84 <HAL_GPIO_DeInit+0x1ac>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d115      	bne.n	8008e3a <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 8008e0e:	4a5e      	ldr	r2, [pc, #376]	; (8008f88 <HAL_GPIO_DeInit+0x1b0>)
 8008e10:	69fb      	ldr	r3, [r7, #28]
 8008e12:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008e16:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8008e18:	4a5b      	ldr	r2, [pc, #364]	; (8008f88 <HAL_GPIO_DeInit+0x1b0>)
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	00db      	lsls	r3, r3, #3
 8008e1e:	4413      	add	r3, r2
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8008e24:	4b57      	ldr	r3, [pc, #348]	; (8008f84 <HAL_GPIO_DeInit+0x1ac>)
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	2101      	movs	r1, #1
 8008e2a:	69fb      	ldr	r3, [r7, #28]
 8008e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e30:	43db      	mvns	r3, r3
 8008e32:	4954      	ldr	r1, [pc, #336]	; (8008f84 <HAL_GPIO_DeInit+0x1ac>)
 8008e34:	4013      	ands	r3, r2
 8008e36:	600b      	str	r3, [r1, #0]
 8008e38:	e053      	b.n	8008ee2 <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 8008e3a:	4a54      	ldr	r2, [pc, #336]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008e3c:	69bb      	ldr	r3, [r7, #24]
 8008e3e:	089b      	lsrs	r3, r3, #2
 8008e40:	3318      	adds	r3, #24
 8008e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e46:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8008e48:	69bb      	ldr	r3, [r7, #24]
 8008e4a:	f003 0303 	and.w	r3, r3, #3
 8008e4e:	00db      	lsls	r3, r3, #3
 8008e50:	220f      	movs	r2, #15
 8008e52:	fa02 f303 	lsl.w	r3, r2, r3
 8008e56:	68fa      	ldr	r2, [r7, #12]
 8008e58:	4013      	ands	r3, r2
 8008e5a:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	0a9a      	lsrs	r2, r3, #10
 8008e60:	4b4b      	ldr	r3, [pc, #300]	; (8008f90 <HAL_GPIO_DeInit+0x1b8>)
 8008e62:	4013      	ands	r3, r2
 8008e64:	69ba      	ldr	r2, [r7, #24]
 8008e66:	f002 0203 	and.w	r2, r2, #3
 8008e6a:	00d2      	lsls	r2, r2, #3
 8008e6c:	4093      	lsls	r3, r2
 8008e6e:	68fa      	ldr	r2, [r7, #12]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d136      	bne.n	8008ee2 <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 8008e74:	4b45      	ldr	r3, [pc, #276]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008e76:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	43db      	mvns	r3, r3
 8008e7e:	4943      	ldr	r1, [pc, #268]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008e80:	4013      	ands	r3, r2
 8008e82:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
          EXTI->EMR1 &= ~(iocurrent);
 8008e86:	4b41      	ldr	r3, [pc, #260]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008e88:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	43db      	mvns	r3, r3
 8008e90:	493e      	ldr	r1, [pc, #248]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008e92:	4013      	ands	r3, r2
 8008e94:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 8008e98:	4b3c      	ldr	r3, [pc, #240]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	43db      	mvns	r3, r3
 8008ea0:	493a      	ldr	r1, [pc, #232]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008ea2:	4013      	ands	r3, r2
 8008ea4:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 8008ea6:	4b39      	ldr	r3, [pc, #228]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008ea8:	685a      	ldr	r2, [r3, #4]
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	43db      	mvns	r3, r3
 8008eae:	4937      	ldr	r1, [pc, #220]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	f003 0303 	and.w	r3, r3, #3
 8008eba:	00db      	lsls	r3, r3, #3
 8008ebc:	220f      	movs	r2, #15
 8008ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8008ec2:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 8008ec4:	4a31      	ldr	r2, [pc, #196]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008ec6:	69bb      	ldr	r3, [r7, #24]
 8008ec8:	089b      	lsrs	r3, r3, #2
 8008eca:	3318      	adds	r3, #24
 8008ecc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	43da      	mvns	r2, r3
 8008ed4:	482d      	ldr	r0, [pc, #180]	; (8008f8c <HAL_GPIO_DeInit+0x1b4>)
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	089b      	lsrs	r3, r3, #2
 8008eda:	400a      	ands	r2, r1
 8008edc:	3318      	adds	r3, #24
 8008ede:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * 2U));
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	681a      	ldr	r2, [r3, #0]
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	005b      	lsls	r3, r3, #1
 8008eea:	2103      	movs	r1, #3
 8008eec:	fa01 f303 	lsl.w	r3, r1, r3
 8008ef0:	431a      	orrs	r2, r3
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * 4U));
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	08da      	lsrs	r2, r3, #3
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	3208      	adds	r2, #8
 8008efe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f02:	69fb      	ldr	r3, [r7, #28]
 8008f04:	f003 0307 	and.w	r3, r3, #7
 8008f08:	009b      	lsls	r3, r3, #2
 8008f0a:	220f      	movs	r2, #15
 8008f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f10:	43db      	mvns	r3, r3
 8008f12:	69fa      	ldr	r2, [r7, #28]
 8008f14:	08d2      	lsrs	r2, r2, #3
 8008f16:	4019      	ands	r1, r3
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	3208      	adds	r2, #8
 8008f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	689a      	ldr	r2, [r3, #8]
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	005b      	lsls	r3, r3, #1
 8008f28:	2103      	movs	r1, #3
 8008f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8008f2e:	43db      	mvns	r3, r3
 8008f30:	401a      	ands	r2, r3
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	685a      	ldr	r2, [r3, #4]
 8008f3a:	2101      	movs	r1, #1
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008f42:	43db      	mvns	r3, r3
 8008f44:	401a      	ands	r2, r3
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	005b      	lsls	r3, r3, #1
 8008f52:	2103      	movs	r1, #3
 8008f54:	fa01 f303 	lsl.w	r3, r1, r3
 8008f58:	43db      	mvns	r3, r3
 8008f5a:	401a      	ands	r2, r3
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	3301      	adds	r3, #1
 8008f64:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 8008f66:	683a      	ldr	r2, [r7, #0]
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	f47f af3c 	bne.w	8008dec <HAL_GPIO_DeInit+0x14>
  }
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop
 8008f78:	3724      	adds	r7, #36	; 0x24
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f80:	4770      	bx	lr
 8008f82:	bf00      	nop
 8008f84:	46020000 	.word	0x46020000
 8008f88:	08015504 	.word	0x08015504
 8008f8c:	46022000 	.word	0x46022000
 8008f90:	002f7f7f 	.word	0x002f7f7f

08008f94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b085      	sub	sp, #20
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	691a      	ldr	r2, [r3, #16]
 8008fa4:	887b      	ldrh	r3, [r7, #2]
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008fac:	2301      	movs	r3, #1
 8008fae:	73fb      	strb	r3, [r7, #15]
 8008fb0:	e001      	b.n	8008fb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 8008fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3714      	adds	r7, #20
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	460b      	mov	r3, r1
 8008fce:	807b      	strh	r3, [r7, #2]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008fd4:	787b      	ldrb	r3, [r7, #1]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d003      	beq.n	8008fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008fda:	887a      	ldrh	r2, [r7, #2]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8008fe0:	e002      	b.n	8008fe8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8008fe2:	887a      	ldrh	r2, [r7, #2]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008fe8:	bf00      	nop
 8008fea:	370c      	adds	r7, #12
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b085      	sub	sp, #20
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	695b      	ldr	r3, [r3, #20]
 8009004:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009006:	887a      	ldrh	r2, [r7, #2]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	4013      	ands	r3, r2
 800900c:	041a      	lsls	r2, r3, #16
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	43d9      	mvns	r1, r3
 8009012:	887b      	ldrh	r3, [r7, #2]
 8009014:	400b      	ands	r3, r1
 8009016:	431a      	orrs	r2, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	619a      	str	r2, [r3, #24]
}
 800901c:	bf00      	nop
 800901e:	3714      	adds	r7, #20
 8009020:	46bd      	mov	sp, r7
 8009022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009026:	4770      	bx	lr

08009028 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d101      	bne.n	800903a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	e081      	b.n	800913e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009040:	b2db      	uxtb	r3, r3
 8009042:	2b00      	cmp	r3, #0
 8009044:	d106      	bne.n	8009054 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f7fc fbf8 	bl	8005844 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2224      	movs	r2, #36	; 0x24
 8009058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f022 0201 	bic.w	r2, r2, #1
 800906a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	685a      	ldr	r2, [r3, #4]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009078:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	689a      	ldr	r2, [r3, #8]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009088:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	2b01      	cmp	r3, #1
 8009090:	d107      	bne.n	80090a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	689a      	ldr	r2, [r3, #8]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800909e:	609a      	str	r2, [r3, #8]
 80090a0:	e006      	b.n	80090b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	689a      	ldr	r2, [r3, #8]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80090ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	2b02      	cmp	r3, #2
 80090b6:	d104      	bne.n	80090c2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	687a      	ldr	r2, [r7, #4]
 80090ca:	6812      	ldr	r2, [r2, #0]
 80090cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80090d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	68da      	ldr	r2, [r3, #12]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80090e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	691a      	ldr	r2, [r3, #16]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	699b      	ldr	r3, [r3, #24]
 80090f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	430a      	orrs	r2, r1
 80090fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	69d9      	ldr	r1, [r3, #28]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6a1a      	ldr	r2, [r3, #32]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	430a      	orrs	r2, r1
 800910e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f042 0201 	orr.w	r2, r2, #1
 800911e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2220      	movs	r2, #32
 800912a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3708      	adds	r7, #8
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}

08009146 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009146:	b580      	push	{r7, lr}
 8009148:	b082      	sub	sp, #8
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d101      	bne.n	8009158 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009154:	2301      	movs	r3, #1
 8009156:	e021      	b.n	800919c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2224      	movs	r2, #36	; 0x24
 800915c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	681a      	ldr	r2, [r3, #0]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f022 0201 	bic.w	r2, r2, #1
 800916e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f7fc fc2d 	bl	80059d0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800919a:	2300      	movs	r3, #0
}
 800919c:	4618      	mov	r0, r3
 800919e:	3708      	adds	r7, #8
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b088      	sub	sp, #32
 80091a8:	af02      	add	r7, sp, #8
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	4608      	mov	r0, r1
 80091ae:	4611      	mov	r1, r2
 80091b0:	461a      	mov	r2, r3
 80091b2:	4603      	mov	r3, r0
 80091b4:	817b      	strh	r3, [r7, #10]
 80091b6:	460b      	mov	r3, r1
 80091b8:	813b      	strh	r3, [r7, #8]
 80091ba:	4613      	mov	r3, r2
 80091bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091c4:	b2db      	uxtb	r3, r3
 80091c6:	2b20      	cmp	r3, #32
 80091c8:	f040 80f9 	bne.w	80093be <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80091cc:	6a3b      	ldr	r3, [r7, #32]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d002      	beq.n	80091d8 <HAL_I2C_Mem_Write+0x34>
 80091d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d105      	bne.n	80091e4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80091de:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	e0ed      	b.n	80093c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d101      	bne.n	80091f2 <HAL_I2C_Mem_Write+0x4e>
 80091ee:	2302      	movs	r3, #2
 80091f0:	e0e6      	b.n	80093c0 <HAL_I2C_Mem_Write+0x21c>
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2201      	movs	r2, #1
 80091f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80091fa:	f7fd fc99 	bl	8006b30 <HAL_GetTick>
 80091fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	9300      	str	r3, [sp, #0]
 8009204:	2319      	movs	r3, #25
 8009206:	2201      	movs	r2, #1
 8009208:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800920c:	68f8      	ldr	r0, [r7, #12]
 800920e:	f000 fac3 	bl	8009798 <I2C_WaitOnFlagUntilTimeout>
 8009212:	4603      	mov	r3, r0
 8009214:	2b00      	cmp	r3, #0
 8009216:	d001      	beq.n	800921c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e0d1      	b.n	80093c0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2221      	movs	r2, #33	; 0x21
 8009220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2240      	movs	r2, #64	; 0x40
 8009228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2200      	movs	r2, #0
 8009230:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6a3a      	ldr	r2, [r7, #32]
 8009236:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800923c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2200      	movs	r2, #0
 8009242:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009244:	88f8      	ldrh	r0, [r7, #6]
 8009246:	893a      	ldrh	r2, [r7, #8]
 8009248:	8979      	ldrh	r1, [r7, #10]
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	9301      	str	r3, [sp, #4]
 800924e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009250:	9300      	str	r3, [sp, #0]
 8009252:	4603      	mov	r3, r0
 8009254:	68f8      	ldr	r0, [r7, #12]
 8009256:	f000 f9d3 	bl	8009600 <I2C_RequestMemoryWrite>
 800925a:	4603      	mov	r3, r0
 800925c:	2b00      	cmp	r3, #0
 800925e:	d005      	beq.n	800926c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	2200      	movs	r2, #0
 8009264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	e0a9      	b.n	80093c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009270:	b29b      	uxth	r3, r3
 8009272:	2bff      	cmp	r3, #255	; 0xff
 8009274:	d90e      	bls.n	8009294 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	22ff      	movs	r2, #255	; 0xff
 800927a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009280:	b2da      	uxtb	r2, r3
 8009282:	8979      	ldrh	r1, [r7, #10]
 8009284:	2300      	movs	r3, #0
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	f000 fc2b 	bl	8009ae8 <I2C_TransferConfig>
 8009292:	e00f      	b.n	80092b4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009298:	b29a      	uxth	r2, r3
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092a2:	b2da      	uxtb	r2, r3
 80092a4:	8979      	ldrh	r1, [r7, #10]
 80092a6:	2300      	movs	r3, #0
 80092a8:	9300      	str	r3, [sp, #0]
 80092aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80092ae:	68f8      	ldr	r0, [r7, #12]
 80092b0:	f000 fc1a 	bl	8009ae8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092b4:	697a      	ldr	r2, [r7, #20]
 80092b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80092b8:	68f8      	ldr	r0, [r7, #12]
 80092ba:	f000 faad 	bl	8009818 <I2C_WaitOnTXISFlagUntilTimeout>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d001      	beq.n	80092c8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	e07b      	b.n	80093c0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092cc:	781a      	ldrb	r2, [r3, #0]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d8:	1c5a      	adds	r2, r3, #1
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	3b01      	subs	r3, #1
 80092e6:	b29a      	uxth	r2, r3
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092f0:	3b01      	subs	r3, #1
 80092f2:	b29a      	uxth	r2, r3
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d034      	beq.n	800936c <HAL_I2C_Mem_Write+0x1c8>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009306:	2b00      	cmp	r3, #0
 8009308:	d130      	bne.n	800936c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	9300      	str	r3, [sp, #0]
 800930e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009310:	2200      	movs	r2, #0
 8009312:	2180      	movs	r1, #128	; 0x80
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f000 fa3f 	bl	8009798 <I2C_WaitOnFlagUntilTimeout>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d001      	beq.n	8009324 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	e04d      	b.n	80093c0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009328:	b29b      	uxth	r3, r3
 800932a:	2bff      	cmp	r3, #255	; 0xff
 800932c:	d90e      	bls.n	800934c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	22ff      	movs	r2, #255	; 0xff
 8009332:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009338:	b2da      	uxtb	r2, r3
 800933a:	8979      	ldrh	r1, [r7, #10]
 800933c:	2300      	movs	r3, #0
 800933e:	9300      	str	r3, [sp, #0]
 8009340:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009344:	68f8      	ldr	r0, [r7, #12]
 8009346:	f000 fbcf 	bl	8009ae8 <I2C_TransferConfig>
 800934a:	e00f      	b.n	800936c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009350:	b29a      	uxth	r2, r3
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800935a:	b2da      	uxtb	r2, r3
 800935c:	8979      	ldrh	r1, [r7, #10]
 800935e:	2300      	movs	r3, #0
 8009360:	9300      	str	r3, [sp, #0]
 8009362:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f000 fbbe 	bl	8009ae8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009370:	b29b      	uxth	r3, r3
 8009372:	2b00      	cmp	r3, #0
 8009374:	d19e      	bne.n	80092b4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009376:	697a      	ldr	r2, [r7, #20]
 8009378:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800937a:	68f8      	ldr	r0, [r7, #12]
 800937c:	f000 fa8c 	bl	8009898 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009380:	4603      	mov	r3, r0
 8009382:	2b00      	cmp	r3, #0
 8009384:	d001      	beq.n	800938a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009386:	2301      	movs	r3, #1
 8009388:	e01a      	b.n	80093c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	2220      	movs	r2, #32
 8009390:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	6859      	ldr	r1, [r3, #4]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	4b0a      	ldr	r3, [pc, #40]	; (80093c8 <HAL_I2C_Mem_Write+0x224>)
 800939e:	400b      	ands	r3, r1
 80093a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2220      	movs	r2, #32
 80093a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2200      	movs	r2, #0
 80093b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80093ba:	2300      	movs	r3, #0
 80093bc:	e000      	b.n	80093c0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80093be:	2302      	movs	r3, #2
  }
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3718      	adds	r7, #24
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}
 80093c8:	fe00e800 	.word	0xfe00e800

080093cc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b088      	sub	sp, #32
 80093d0:	af02      	add	r7, sp, #8
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	4608      	mov	r0, r1
 80093d6:	4611      	mov	r1, r2
 80093d8:	461a      	mov	r2, r3
 80093da:	4603      	mov	r3, r0
 80093dc:	817b      	strh	r3, [r7, #10]
 80093de:	460b      	mov	r3, r1
 80093e0:	813b      	strh	r3, [r7, #8]
 80093e2:	4613      	mov	r3, r2
 80093e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	2b20      	cmp	r3, #32
 80093f0:	f040 80fd 	bne.w	80095ee <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80093f4:	6a3b      	ldr	r3, [r7, #32]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d002      	beq.n	8009400 <HAL_I2C_Mem_Read+0x34>
 80093fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d105      	bne.n	800940c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009406:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8009408:	2301      	movs	r3, #1
 800940a:	e0f1      	b.n	80095f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009412:	2b01      	cmp	r3, #1
 8009414:	d101      	bne.n	800941a <HAL_I2C_Mem_Read+0x4e>
 8009416:	2302      	movs	r3, #2
 8009418:	e0ea      	b.n	80095f0 <HAL_I2C_Mem_Read+0x224>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2201      	movs	r2, #1
 800941e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009422:	f7fd fb85 	bl	8006b30 <HAL_GetTick>
 8009426:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	9300      	str	r3, [sp, #0]
 800942c:	2319      	movs	r3, #25
 800942e:	2201      	movs	r2, #1
 8009430:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f000 f9af 	bl	8009798 <I2C_WaitOnFlagUntilTimeout>
 800943a:	4603      	mov	r3, r0
 800943c:	2b00      	cmp	r3, #0
 800943e:	d001      	beq.n	8009444 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009440:	2301      	movs	r3, #1
 8009442:	e0d5      	b.n	80095f0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2222      	movs	r2, #34	; 0x22
 8009448:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	2240      	movs	r2, #64	; 0x40
 8009450:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	2200      	movs	r2, #0
 8009458:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6a3a      	ldr	r2, [r7, #32]
 800945e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009464:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800946c:	88f8      	ldrh	r0, [r7, #6]
 800946e:	893a      	ldrh	r2, [r7, #8]
 8009470:	8979      	ldrh	r1, [r7, #10]
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	9301      	str	r3, [sp, #4]
 8009476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009478:	9300      	str	r3, [sp, #0]
 800947a:	4603      	mov	r3, r0
 800947c:	68f8      	ldr	r0, [r7, #12]
 800947e:	f000 f913 	bl	80096a8 <I2C_RequestMemoryRead>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d005      	beq.n	8009494 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2200      	movs	r2, #0
 800948c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	e0ad      	b.n	80095f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009498:	b29b      	uxth	r3, r3
 800949a:	2bff      	cmp	r3, #255	; 0xff
 800949c:	d90e      	bls.n	80094bc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	22ff      	movs	r2, #255	; 0xff
 80094a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094a8:	b2da      	uxtb	r2, r3
 80094aa:	8979      	ldrh	r1, [r7, #10]
 80094ac:	4b52      	ldr	r3, [pc, #328]	; (80095f8 <HAL_I2C_Mem_Read+0x22c>)
 80094ae:	9300      	str	r3, [sp, #0]
 80094b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 fb17 	bl	8009ae8 <I2C_TransferConfig>
 80094ba:	e00f      	b.n	80094dc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094c0:	b29a      	uxth	r2, r3
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094ca:	b2da      	uxtb	r2, r3
 80094cc:	8979      	ldrh	r1, [r7, #10]
 80094ce:	4b4a      	ldr	r3, [pc, #296]	; (80095f8 <HAL_I2C_Mem_Read+0x22c>)
 80094d0:	9300      	str	r3, [sp, #0]
 80094d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80094d6:	68f8      	ldr	r0, [r7, #12]
 80094d8:	f000 fb06 	bl	8009ae8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	9300      	str	r3, [sp, #0]
 80094e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094e2:	2200      	movs	r2, #0
 80094e4:	2104      	movs	r1, #4
 80094e6:	68f8      	ldr	r0, [r7, #12]
 80094e8:	f000 f956 	bl	8009798 <I2C_WaitOnFlagUntilTimeout>
 80094ec:	4603      	mov	r3, r0
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d001      	beq.n	80094f6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80094f2:	2301      	movs	r3, #1
 80094f4:	e07c      	b.n	80095f0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009500:	b2d2      	uxtb	r2, r2
 8009502:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009508:	1c5a      	adds	r2, r3, #1
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009512:	3b01      	subs	r3, #1
 8009514:	b29a      	uxth	r2, r3
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800951e:	b29b      	uxth	r3, r3
 8009520:	3b01      	subs	r3, #1
 8009522:	b29a      	uxth	r2, r3
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800952c:	b29b      	uxth	r3, r3
 800952e:	2b00      	cmp	r3, #0
 8009530:	d034      	beq.n	800959c <HAL_I2C_Mem_Read+0x1d0>
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009536:	2b00      	cmp	r3, #0
 8009538:	d130      	bne.n	800959c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	9300      	str	r3, [sp, #0]
 800953e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009540:	2200      	movs	r2, #0
 8009542:	2180      	movs	r1, #128	; 0x80
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f000 f927 	bl	8009798 <I2C_WaitOnFlagUntilTimeout>
 800954a:	4603      	mov	r3, r0
 800954c:	2b00      	cmp	r3, #0
 800954e:	d001      	beq.n	8009554 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	e04d      	b.n	80095f0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009558:	b29b      	uxth	r3, r3
 800955a:	2bff      	cmp	r3, #255	; 0xff
 800955c:	d90e      	bls.n	800957c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	22ff      	movs	r2, #255	; 0xff
 8009562:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009568:	b2da      	uxtb	r2, r3
 800956a:	8979      	ldrh	r1, [r7, #10]
 800956c:	2300      	movs	r3, #0
 800956e:	9300      	str	r3, [sp, #0]
 8009570:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009574:	68f8      	ldr	r0, [r7, #12]
 8009576:	f000 fab7 	bl	8009ae8 <I2C_TransferConfig>
 800957a:	e00f      	b.n	800959c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009580:	b29a      	uxth	r2, r3
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800958a:	b2da      	uxtb	r2, r3
 800958c:	8979      	ldrh	r1, [r7, #10]
 800958e:	2300      	movs	r3, #0
 8009590:	9300      	str	r3, [sp, #0]
 8009592:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009596:	68f8      	ldr	r0, [r7, #12]
 8009598:	f000 faa6 	bl	8009ae8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d19a      	bne.n	80094dc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80095a6:	697a      	ldr	r2, [r7, #20]
 80095a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80095aa:	68f8      	ldr	r0, [r7, #12]
 80095ac:	f000 f974 	bl	8009898 <I2C_WaitOnSTOPFlagUntilTimeout>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d001      	beq.n	80095ba <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e01a      	b.n	80095f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2220      	movs	r2, #32
 80095c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	6859      	ldr	r1, [r3, #4]
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	4b0b      	ldr	r3, [pc, #44]	; (80095fc <HAL_I2C_Mem_Read+0x230>)
 80095ce:	400b      	ands	r3, r1
 80095d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2220      	movs	r2, #32
 80095d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2200      	movs	r2, #0
 80095de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80095ea:	2300      	movs	r3, #0
 80095ec:	e000      	b.n	80095f0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80095ee:	2302      	movs	r3, #2
  }
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3718      	adds	r7, #24
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	80002400 	.word	0x80002400
 80095fc:	fe00e800 	.word	0xfe00e800

08009600 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af02      	add	r7, sp, #8
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	4608      	mov	r0, r1
 800960a:	4611      	mov	r1, r2
 800960c:	461a      	mov	r2, r3
 800960e:	4603      	mov	r3, r0
 8009610:	817b      	strh	r3, [r7, #10]
 8009612:	460b      	mov	r3, r1
 8009614:	813b      	strh	r3, [r7, #8]
 8009616:	4613      	mov	r3, r2
 8009618:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800961a:	88fb      	ldrh	r3, [r7, #6]
 800961c:	b2da      	uxtb	r2, r3
 800961e:	8979      	ldrh	r1, [r7, #10]
 8009620:	4b20      	ldr	r3, [pc, #128]	; (80096a4 <I2C_RequestMemoryWrite+0xa4>)
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009628:	68f8      	ldr	r0, [r7, #12]
 800962a:	f000 fa5d 	bl	8009ae8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800962e:	69fa      	ldr	r2, [r7, #28]
 8009630:	69b9      	ldr	r1, [r7, #24]
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f000 f8f0 	bl	8009818 <I2C_WaitOnTXISFlagUntilTimeout>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d001      	beq.n	8009642 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800963e:	2301      	movs	r3, #1
 8009640:	e02c      	b.n	800969c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009642:	88fb      	ldrh	r3, [r7, #6]
 8009644:	2b01      	cmp	r3, #1
 8009646:	d105      	bne.n	8009654 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009648:	893b      	ldrh	r3, [r7, #8]
 800964a:	b2da      	uxtb	r2, r3
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	629a      	str	r2, [r3, #40]	; 0x28
 8009652:	e015      	b.n	8009680 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009654:	893b      	ldrh	r3, [r7, #8]
 8009656:	0a1b      	lsrs	r3, r3, #8
 8009658:	b29b      	uxth	r3, r3
 800965a:	b2da      	uxtb	r2, r3
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009662:	69fa      	ldr	r2, [r7, #28]
 8009664:	69b9      	ldr	r1, [r7, #24]
 8009666:	68f8      	ldr	r0, [r7, #12]
 8009668:	f000 f8d6 	bl	8009818 <I2C_WaitOnTXISFlagUntilTimeout>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d001      	beq.n	8009676 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e012      	b.n	800969c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009676:	893b      	ldrh	r3, [r7, #8]
 8009678:	b2da      	uxtb	r2, r3
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	2200      	movs	r2, #0
 8009688:	2180      	movs	r1, #128	; 0x80
 800968a:	68f8      	ldr	r0, [r7, #12]
 800968c:	f000 f884 	bl	8009798 <I2C_WaitOnFlagUntilTimeout>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d001      	beq.n	800969a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	e000      	b.n	800969c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3710      	adds	r7, #16
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}
 80096a4:	80002000 	.word	0x80002000

080096a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b086      	sub	sp, #24
 80096ac:	af02      	add	r7, sp, #8
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	4608      	mov	r0, r1
 80096b2:	4611      	mov	r1, r2
 80096b4:	461a      	mov	r2, r3
 80096b6:	4603      	mov	r3, r0
 80096b8:	817b      	strh	r3, [r7, #10]
 80096ba:	460b      	mov	r3, r1
 80096bc:	813b      	strh	r3, [r7, #8]
 80096be:	4613      	mov	r3, r2
 80096c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80096c2:	88fb      	ldrh	r3, [r7, #6]
 80096c4:	b2da      	uxtb	r2, r3
 80096c6:	8979      	ldrh	r1, [r7, #10]
 80096c8:	4b20      	ldr	r3, [pc, #128]	; (800974c <I2C_RequestMemoryRead+0xa4>)
 80096ca:	9300      	str	r3, [sp, #0]
 80096cc:	2300      	movs	r3, #0
 80096ce:	68f8      	ldr	r0, [r7, #12]
 80096d0:	f000 fa0a 	bl	8009ae8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80096d4:	69fa      	ldr	r2, [r7, #28]
 80096d6:	69b9      	ldr	r1, [r7, #24]
 80096d8:	68f8      	ldr	r0, [r7, #12]
 80096da:	f000 f89d 	bl	8009818 <I2C_WaitOnTXISFlagUntilTimeout>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d001      	beq.n	80096e8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e02c      	b.n	8009742 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80096e8:	88fb      	ldrh	r3, [r7, #6]
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d105      	bne.n	80096fa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80096ee:	893b      	ldrh	r3, [r7, #8]
 80096f0:	b2da      	uxtb	r2, r3
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	629a      	str	r2, [r3, #40]	; 0x28
 80096f8:	e015      	b.n	8009726 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80096fa:	893b      	ldrh	r3, [r7, #8]
 80096fc:	0a1b      	lsrs	r3, r3, #8
 80096fe:	b29b      	uxth	r3, r3
 8009700:	b2da      	uxtb	r2, r3
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009708:	69fa      	ldr	r2, [r7, #28]
 800970a:	69b9      	ldr	r1, [r7, #24]
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f000 f883 	bl	8009818 <I2C_WaitOnTXISFlagUntilTimeout>
 8009712:	4603      	mov	r3, r0
 8009714:	2b00      	cmp	r3, #0
 8009716:	d001      	beq.n	800971c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e012      	b.n	8009742 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800971c:	893b      	ldrh	r3, [r7, #8]
 800971e:	b2da      	uxtb	r2, r3
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009726:	69fb      	ldr	r3, [r7, #28]
 8009728:	9300      	str	r3, [sp, #0]
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	2200      	movs	r2, #0
 800972e:	2140      	movs	r1, #64	; 0x40
 8009730:	68f8      	ldr	r0, [r7, #12]
 8009732:	f000 f831 	bl	8009798 <I2C_WaitOnFlagUntilTimeout>
 8009736:	4603      	mov	r3, r0
 8009738:	2b00      	cmp	r3, #0
 800973a:	d001      	beq.n	8009740 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	e000      	b.n	8009742 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009740:	2300      	movs	r3, #0
}
 8009742:	4618      	mov	r0, r3
 8009744:	3710      	adds	r7, #16
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	80002000 	.word	0x80002000

08009750 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	699b      	ldr	r3, [r3, #24]
 800975e:	f003 0302 	and.w	r3, r3, #2
 8009762:	2b02      	cmp	r3, #2
 8009764:	d103      	bne.n	800976e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2200      	movs	r2, #0
 800976c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	699b      	ldr	r3, [r3, #24]
 8009774:	f003 0301 	and.w	r3, r3, #1
 8009778:	2b01      	cmp	r3, #1
 800977a:	d007      	beq.n	800978c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	699a      	ldr	r2, [r3, #24]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f042 0201 	orr.w	r2, r2, #1
 800978a:	619a      	str	r2, [r3, #24]
  }
}
 800978c:	bf00      	nop
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	60b9      	str	r1, [r7, #8]
 80097a2:	603b      	str	r3, [r7, #0]
 80097a4:	4613      	mov	r3, r2
 80097a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80097a8:	e022      	b.n	80097f0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097b0:	d01e      	beq.n	80097f0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097b2:	f7fd f9bd 	bl	8006b30 <HAL_GetTick>
 80097b6:	4602      	mov	r2, r0
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	1ad3      	subs	r3, r2, r3
 80097bc:	683a      	ldr	r2, [r7, #0]
 80097be:	429a      	cmp	r2, r3
 80097c0:	d302      	bcc.n	80097c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d113      	bne.n	80097f0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097cc:	f043 0220 	orr.w	r2, r3, #32
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2220      	movs	r2, #32
 80097d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	2200      	movs	r2, #0
 80097e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	e00f      	b.n	8009810 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	699a      	ldr	r2, [r3, #24]
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	4013      	ands	r3, r2
 80097fa:	68ba      	ldr	r2, [r7, #8]
 80097fc:	429a      	cmp	r2, r3
 80097fe:	bf0c      	ite	eq
 8009800:	2301      	moveq	r3, #1
 8009802:	2300      	movne	r3, #0
 8009804:	b2db      	uxtb	r3, r3
 8009806:	461a      	mov	r2, r3
 8009808:	79fb      	ldrb	r3, [r7, #7]
 800980a:	429a      	cmp	r2, r3
 800980c:	d0cd      	beq.n	80097aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009824:	e02c      	b.n	8009880 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	68b9      	ldr	r1, [r7, #8]
 800982a:	68f8      	ldr	r0, [r7, #12]
 800982c:	f000 f870 	bl	8009910 <I2C_IsErrorOccurred>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d001      	beq.n	800983a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	e02a      	b.n	8009890 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009840:	d01e      	beq.n	8009880 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009842:	f7fd f975 	bl	8006b30 <HAL_GetTick>
 8009846:	4602      	mov	r2, r0
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	1ad3      	subs	r3, r2, r3
 800984c:	68ba      	ldr	r2, [r7, #8]
 800984e:	429a      	cmp	r2, r3
 8009850:	d302      	bcc.n	8009858 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d113      	bne.n	8009880 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800985c:	f043 0220 	orr.w	r2, r3, #32
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2220      	movs	r2, #32
 8009868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	2200      	movs	r2, #0
 8009870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2200      	movs	r2, #0
 8009878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800987c:	2301      	movs	r3, #1
 800987e:	e007      	b.n	8009890 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	699b      	ldr	r3, [r3, #24]
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b02      	cmp	r3, #2
 800988c:	d1cb      	bne.n	8009826 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800988e:	2300      	movs	r3, #0
}
 8009890:	4618      	mov	r0, r3
 8009892:	3710      	adds	r7, #16
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80098a4:	e028      	b.n	80098f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	68b9      	ldr	r1, [r7, #8]
 80098aa:	68f8      	ldr	r0, [r7, #12]
 80098ac:	f000 f830 	bl	8009910 <I2C_IsErrorOccurred>
 80098b0:	4603      	mov	r3, r0
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d001      	beq.n	80098ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e026      	b.n	8009908 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098ba:	f7fd f939 	bl	8006b30 <HAL_GetTick>
 80098be:	4602      	mov	r2, r0
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	1ad3      	subs	r3, r2, r3
 80098c4:	68ba      	ldr	r2, [r7, #8]
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d302      	bcc.n	80098d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d113      	bne.n	80098f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098d4:	f043 0220 	orr.w	r2, r3, #32
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2220      	movs	r2, #32
 80098e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2200      	movs	r2, #0
 80098e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2200      	movs	r2, #0
 80098f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80098f4:	2301      	movs	r3, #1
 80098f6:	e007      	b.n	8009908 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	699b      	ldr	r3, [r3, #24]
 80098fe:	f003 0320 	and.w	r3, r3, #32
 8009902:	2b20      	cmp	r3, #32
 8009904:	d1cf      	bne.n	80098a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	3710      	adds	r7, #16
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}

08009910 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b08a      	sub	sp, #40	; 0x28
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800991c:	2300      	movs	r3, #0
 800991e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	699b      	ldr	r3, [r3, #24]
 8009928:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800992a:	2300      	movs	r3, #0
 800992c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	f003 0310 	and.w	r3, r3, #16
 8009938:	2b00      	cmp	r3, #0
 800993a:	d075      	beq.n	8009a28 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	2210      	movs	r2, #16
 8009942:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009944:	e056      	b.n	80099f4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994c:	d052      	beq.n	80099f4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800994e:	f7fd f8ef 	bl	8006b30 <HAL_GetTick>
 8009952:	4602      	mov	r2, r0
 8009954:	69fb      	ldr	r3, [r7, #28]
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	68ba      	ldr	r2, [r7, #8]
 800995a:	429a      	cmp	r2, r3
 800995c:	d302      	bcc.n	8009964 <I2C_IsErrorOccurred+0x54>
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d147      	bne.n	80099f4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800996e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009976:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	699b      	ldr	r3, [r3, #24]
 800997e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009982:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009986:	d12e      	bne.n	80099e6 <I2C_IsErrorOccurred+0xd6>
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800998e:	d02a      	beq.n	80099e6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8009990:	7cfb      	ldrb	r3, [r7, #19]
 8009992:	2b20      	cmp	r3, #32
 8009994:	d027      	beq.n	80099e6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	685a      	ldr	r2, [r3, #4]
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80099a4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80099a6:	f7fd f8c3 	bl	8006b30 <HAL_GetTick>
 80099aa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80099ac:	e01b      	b.n	80099e6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80099ae:	f7fd f8bf 	bl	8006b30 <HAL_GetTick>
 80099b2:	4602      	mov	r2, r0
 80099b4:	69fb      	ldr	r3, [r7, #28]
 80099b6:	1ad3      	subs	r3, r2, r3
 80099b8:	2b19      	cmp	r3, #25
 80099ba:	d914      	bls.n	80099e6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099c0:	f043 0220 	orr.w	r2, r3, #32
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2220      	movs	r2, #32
 80099cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2200      	movs	r2, #0
 80099d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	2200      	movs	r2, #0
 80099dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80099e0:	2301      	movs	r3, #1
 80099e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	f003 0320 	and.w	r3, r3, #32
 80099f0:	2b20      	cmp	r3, #32
 80099f2:	d1dc      	bne.n	80099ae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	699b      	ldr	r3, [r3, #24]
 80099fa:	f003 0320 	and.w	r3, r3, #32
 80099fe:	2b20      	cmp	r3, #32
 8009a00:	d003      	beq.n	8009a0a <I2C_IsErrorOccurred+0xfa>
 8009a02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d09d      	beq.n	8009946 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009a0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d103      	bne.n	8009a1a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	2220      	movs	r2, #32
 8009a18:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	f043 0304 	orr.w	r3, r3, #4
 8009a20:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	699b      	ldr	r3, [r3, #24]
 8009a2e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009a30:	69bb      	ldr	r3, [r7, #24]
 8009a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d00b      	beq.n	8009a52 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009a3a:	6a3b      	ldr	r3, [r7, #32]
 8009a3c:	f043 0301 	orr.w	r3, r3, #1
 8009a40:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009a4a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d00b      	beq.n	8009a74 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009a5c:	6a3b      	ldr	r3, [r7, #32]
 8009a5e:	f043 0308 	orr.w	r3, r3, #8
 8009a62:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009a6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009a74:	69bb      	ldr	r3, [r7, #24]
 8009a76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d00b      	beq.n	8009a96 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009a7e:	6a3b      	ldr	r3, [r7, #32]
 8009a80:	f043 0302 	orr.w	r3, r3, #2
 8009a84:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a90:	2301      	movs	r3, #1
 8009a92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009a96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d01c      	beq.n	8009ad8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f7ff fe56 	bl	8009750 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	6859      	ldr	r1, [r3, #4]
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	4b0d      	ldr	r3, [pc, #52]	; (8009ae4 <I2C_IsErrorOccurred+0x1d4>)
 8009ab0:	400b      	ands	r3, r1
 8009ab2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ab8:	6a3b      	ldr	r3, [r7, #32]
 8009aba:	431a      	orrs	r2, r3
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2220      	movs	r2, #32
 8009ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3728      	adds	r7, #40	; 0x28
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}
 8009ae4:	fe00e800 	.word	0xfe00e800

08009ae8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b087      	sub	sp, #28
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	60f8      	str	r0, [r7, #12]
 8009af0:	607b      	str	r3, [r7, #4]
 8009af2:	460b      	mov	r3, r1
 8009af4:	817b      	strh	r3, [r7, #10]
 8009af6:	4613      	mov	r3, r2
 8009af8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009afa:	897b      	ldrh	r3, [r7, #10]
 8009afc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009b00:	7a7b      	ldrb	r3, [r7, #9]
 8009b02:	041b      	lsls	r3, r3, #16
 8009b04:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b08:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b0e:	6a3b      	ldr	r3, [r7, #32]
 8009b10:	4313      	orrs	r3, r2
 8009b12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009b16:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	685a      	ldr	r2, [r3, #4]
 8009b1e:	6a3b      	ldr	r3, [r7, #32]
 8009b20:	0d5b      	lsrs	r3, r3, #21
 8009b22:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009b26:	4b08      	ldr	r3, [pc, #32]	; (8009b48 <I2C_TransferConfig+0x60>)
 8009b28:	430b      	orrs	r3, r1
 8009b2a:	43db      	mvns	r3, r3
 8009b2c:	ea02 0103 	and.w	r1, r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	697a      	ldr	r2, [r7, #20]
 8009b36:	430a      	orrs	r2, r1
 8009b38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009b3a:	bf00      	nop
 8009b3c:	371c      	adds	r7, #28
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b44:	4770      	bx	lr
 8009b46:	bf00      	nop
 8009b48:	03ff63ff 	.word	0x03ff63ff

08009b4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	2b20      	cmp	r3, #32
 8009b60:	d138      	bne.n	8009bd4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d101      	bne.n	8009b70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009b6c:	2302      	movs	r3, #2
 8009b6e:	e032      	b.n	8009bd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2224      	movs	r2, #36	; 0x24
 8009b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f022 0201 	bic.w	r2, r2, #1
 8009b8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009b9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	6819      	ldr	r1, [r3, #0]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	683a      	ldr	r2, [r7, #0]
 8009bac:	430a      	orrs	r2, r1
 8009bae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f042 0201 	orr.w	r2, r2, #1
 8009bbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2220      	movs	r2, #32
 8009bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	e000      	b.n	8009bd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009bd4:	2302      	movs	r3, #2
  }
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	370c      	adds	r7, #12
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be0:	4770      	bx	lr

08009be2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009be2:	b480      	push	{r7}
 8009be4:	b085      	sub	sp, #20
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
 8009bea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	2b20      	cmp	r3, #32
 8009bf6:	d139      	bne.n	8009c6c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	d101      	bne.n	8009c06 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009c02:	2302      	movs	r3, #2
 8009c04:	e033      	b.n	8009c6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2201      	movs	r2, #1
 8009c0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2224      	movs	r2, #36	; 0x24
 8009c12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	681a      	ldr	r2, [r3, #0]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f022 0201 	bic.w	r2, r2, #1
 8009c24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009c34:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	021b      	lsls	r3, r3, #8
 8009c3a:	68fa      	ldr	r2, [r7, #12]
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	68fa      	ldr	r2, [r7, #12]
 8009c46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	681a      	ldr	r2, [r3, #0]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f042 0201 	orr.w	r2, r2, #1
 8009c56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2220      	movs	r2, #32
 8009c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	e000      	b.n	8009c6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009c6c:	2302      	movs	r3, #2
  }
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3714      	adds	r7, #20
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr
	...

08009c7c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8009c80:	4b05      	ldr	r3, [pc, #20]	; (8009c98 <HAL_ICACHE_Enable+0x1c>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a04      	ldr	r2, [pc, #16]	; (8009c98 <HAL_ICACHE_Enable+0x1c>)
 8009c86:	f043 0301 	orr.w	r3, r3, #1
 8009c8a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009c8c:	2300      	movs	r3, #0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr
 8009c98:	40030400 	.word	0x40030400

08009c9c <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b083      	sub	sp, #12
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f043 0201 	orr.w	r2, r3, #1
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	601a      	str	r2, [r3, #0]
}
 8009cb0:	bf00      	nop
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr

08009cbc <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f023 0201 	bic.w	r2, r3, #1
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	601a      	str	r2, [r3, #0]
}
 8009cd0:	bf00      	nop
 8009cd2:	370c      	adds	r7, #12
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr

08009cdc <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b086      	sub	sp, #24
 8009ce0:	af02      	add	r7, sp, #8
 8009ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8009ce8:	f7fc ff22 	bl	8006b30 <HAL_GetTick>
 8009cec:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d102      	bne.n	8009cfa <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	73fb      	strb	r3, [r7, #15]
 8009cf8:	e0a5      	b.n	8009e46 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	f040 809e 	bne.w	8009e46 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f7fc f90e 	bl	8005f2c <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8009d10:	f241 3188 	movw	r1, #5000	; 0x1388
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f9ec 	bl	800a0f2 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	689a      	ldr	r2, [r3, #8]
 8009d20:	4b4b      	ldr	r3, [pc, #300]	; (8009e50 <HAL_OSPI_Init+0x174>)
 8009d22:	4013      	ands	r3, r2
 8009d24:	687a      	ldr	r2, [r7, #4]
 8009d26:	68d1      	ldr	r1, [r2, #12]
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	6912      	ldr	r2, [r2, #16]
 8009d2c:	3a01      	subs	r2, #1
 8009d2e:	0412      	lsls	r2, r2, #16
 8009d30:	4311      	orrs	r1, r2
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	6952      	ldr	r2, [r2, #20]
 8009d36:	3a01      	subs	r2, #1
 8009d38:	0212      	lsls	r2, r2, #8
 8009d3a:	4311      	orrs	r1, r2
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009d40:	4311      	orrs	r1, r2
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	69d2      	ldr	r2, [r2, #28]
 8009d46:	4311      	orrs	r1, r2
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	6812      	ldr	r2, [r2, #0]
 8009d4c:	430b      	orrs	r3, r1
 8009d4e:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	68db      	ldr	r3, [r3, #12]
 8009d56:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6a1a      	ldr	r2, [r3, #32]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	430a      	orrs	r2, r1
 8009d64:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d6a:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	430a      	orrs	r2, r1
 8009d76:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	687a      	ldr	r2, [r7, #4]
 8009d7e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009d80:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	3b01      	subs	r3, #1
 8009d92:	021a      	lsls	r2, r3, #8
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	430a      	orrs	r2, r1
 8009d9a:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009da0:	9300      	str	r3, [sp, #0]
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2200      	movs	r2, #0
 8009da6:	2120      	movs	r1, #32
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f000 fea3 	bl	800aaf4 <OSPI_WaitFlagStateUntilTimeout>
 8009dae:	4603      	mov	r3, r0
 8009db0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8009db2:	7bfb      	ldrb	r3, [r7, #15]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d146      	bne.n	8009e46 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc6:	1e5a      	subs	r2, r3, #1
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	430a      	orrs	r2, r1
 8009dce:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	689a      	ldr	r2, [r3, #8]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	430a      	orrs	r2, r1
 8009de4:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8009dee:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dfa:	431a      	orrs	r2, r3
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	430a      	orrs	r2, r1
 8009e02:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f042 0201 	orr.w	r2, r2, #1
 8009e14:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	699b      	ldr	r3, [r3, #24]
 8009e1a:	2b02      	cmp	r3, #2
 8009e1c:	d107      	bne.n	8009e2e <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	689a      	ldr	r2, [r3, #8]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f042 0202 	orr.w	r2, r2, #2
 8009e2c:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	68db      	ldr	r3, [r3, #12]
 8009e32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009e36:	d103      	bne.n	8009e40 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	651a      	str	r2, [r3, #80]	; 0x50
 8009e3e:	e002      	b.n	8009e46 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2202      	movs	r2, #2
 8009e44:	651a      	str	r2, [r3, #80]	; 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8009e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3710      	adds	r7, #16
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}
 8009e50:	f8e0c0f4 	.word	0xf8e0c0f4

08009e54 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b08a      	sub	sp, #40	; 0x28
 8009e58:	af02      	add	r7, sp, #8
 8009e5a:	60f8      	str	r0, [r7, #12]
 8009e5c:	60b9      	str	r1, [r7, #8]
 8009e5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8009e60:	f7fc fe66 	bl	8006b30 <HAL_GetTick>
 8009e64:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e6a:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e70:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	2b02      	cmp	r3, #2
 8009e76:	d104      	bne.n	8009e82 <HAL_OSPI_Command+0x2e>
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	68db      	ldr	r3, [r3, #12]
 8009e7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009e80:	d115      	bne.n	8009eae <HAL_OSPI_Command+0x5a>
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	2b14      	cmp	r3, #20
 8009e86:	d107      	bne.n	8009e98 <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2b02      	cmp	r3, #2
 8009e8e:	d00e      	beq.n	8009eae <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	2b03      	cmp	r3, #3
 8009e96:	d00a      	beq.n	8009eae <HAL_OSPI_Command+0x5a>
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	2b24      	cmp	r3, #36	; 0x24
 8009e9c:	d15b      	bne.n	8009f56 <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	2b01      	cmp	r3, #1
 8009ea4:	d003      	beq.n	8009eae <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 8009eaa:	2b03      	cmp	r3, #3
 8009eac:	d153      	bne.n	8009f56 <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	9300      	str	r3, [sp, #0]
 8009eb2:	69bb      	ldr	r3, [r7, #24]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	2120      	movs	r1, #32
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f000 fe1b 	bl	800aaf4 <OSPI_WaitFlagStateUntilTimeout>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8009ec2:	7ffb      	ldrb	r3, [r7, #31]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d14c      	bne.n	8009f62 <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8009ece:	68b9      	ldr	r1, [r7, #8]
 8009ed0:	68f8      	ldr	r0, [r7, #12]
 8009ed2:	f000 fe4f 	bl	800ab74 <OSPI_ConfigCmd>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8009eda:	7ffb      	ldrb	r3, [r7, #31]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d140      	bne.n	8009f62 <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d10e      	bne.n	8009f06 <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	9300      	str	r3, [sp, #0]
 8009eec:	69bb      	ldr	r3, [r7, #24]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	2102      	movs	r1, #2
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	f000 fdfe 	bl	800aaf4 <OSPI_WaitFlagStateUntilTimeout>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2202      	movs	r2, #2
 8009f02:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8009f04:	e02d      	b.n	8009f62 <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d103      	bne.n	8009f16 <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2204      	movs	r2, #4
 8009f12:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009f14:	e025      	b.n	8009f62 <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	2b01      	cmp	r3, #1
 8009f1c:	d10b      	bne.n	8009f36 <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f22:	2b24      	cmp	r3, #36	; 0x24
 8009f24:	d103      	bne.n	8009f2e <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2204      	movs	r2, #4
 8009f2a:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009f2c:	e019      	b.n	8009f62 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2214      	movs	r2, #20
 8009f32:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009f34:	e015      	b.n	8009f62 <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	2b02      	cmp	r3, #2
 8009f3c:	d111      	bne.n	8009f62 <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f42:	2b14      	cmp	r3, #20
 8009f44:	d103      	bne.n	8009f4e <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2204      	movs	r2, #4
 8009f4a:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009f4c:	e009      	b.n	8009f62 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2224      	movs	r2, #36	; 0x24
 8009f52:	651a      	str	r2, [r3, #80]	; 0x50
    if (status == HAL_OK)
 8009f54:	e005      	b.n	8009f62 <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8009f56:	2301      	movs	r3, #1
 8009f58:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	2210      	movs	r2, #16
 8009f5e:	655a      	str	r2, [r3, #84]	; 0x54
 8009f60:	e000      	b.n	8009f64 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
 8009f62:	bf00      	nop
  }

  /* Return function status */
  return status;
 8009f64:	7ffb      	ldrb	r3, [r7, #31]
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3720      	adds	r7, #32
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}

08009f6e <HAL_OSPI_MemoryMapped>:
  * @param  cfg   : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_MemoryMapped(OSPI_HandleTypeDef *hospi, OSPI_MemoryMappedTypeDef *cfg)
{
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b086      	sub	sp, #24
 8009f72:	af02      	add	r7, sp, #8
 8009f74:	6078      	str	r0, [r7, #4]
 8009f76:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8009f78:	f7fc fdda 	bl	8006b30 <HAL_GetTick>
 8009f7c:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_OSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f82:	2b04      	cmp	r3, #4
 8009f84:	d136      	bne.n	8009ff4 <HAL_OSPI_MemoryMapped+0x86>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f8a:	9300      	str	r3, [sp, #0]
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	2120      	movs	r1, #32
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 fdae 	bl	800aaf4 <OSPI_WaitFlagStateUntilTimeout>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8009f9c:	7bfb      	ldrb	r3, [r7, #15]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d12d      	bne.n	8009ffe <HAL_OSPI_MemoryMapped+0x90>
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2288      	movs	r2, #136	; 0x88
 8009fa6:	651a      	str	r2, [r3, #80]	; 0x50

      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2b08      	cmp	r3, #8
 8009fae:	d111      	bne.n	8009fd4 <HAL_OSPI_MemoryMapped+0x66>
      {
        assert_param(IS_OSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure register */
        WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	683a      	ldr	r2, [r7, #0]
 8009fb6:	6852      	ldr	r2, [r2, #4]
 8009fb8:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TO);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2210      	movs	r2, #16
 8009fc2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Enable the timeout interrupt */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TO);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681a      	ldr	r2, [r3, #0]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009fd2:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_TCEN | OCTOSPI_CR_FMODE),
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8009fde:	f023 0308 	bic.w	r3, r3, #8
 8009fe2:	683a      	ldr	r2, [r7, #0]
 8009fe4:	6812      	ldr	r2, [r2, #0]
 8009fe6:	431a      	orrs	r2, r3
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8009ff0:	601a      	str	r2, [r3, #0]
 8009ff2:	e004      	b.n	8009ffe <HAL_OSPI_MemoryMapped+0x90>
                 (cfg->TimeOutActivation | OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2210      	movs	r2, #16
 8009ffc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Return function status */
  return status;
 8009ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 800a000:	4618      	mov	r0, r3
 800a002:	3710      	adds	r7, #16
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b088      	sub	sp, #32
 800a00c:	af02      	add	r7, sp, #8
 800a00e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a010:	2300      	movs	r3, #0
 800a012:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800a014:	f7fc fd8c 	bl	8006b30 <HAL_GetTick>
 800a018:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a01e:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f003 0308 	and.w	r3, r3, #8
 800a026:	2b00      	cmp	r3, #0
 800a028:	d104      	bne.n	800a034 <HAL_OSPI_Abort+0x2c>
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f003 0304 	and.w	r3, r3, #4
 800a030:	2b00      	cmp	r3, #0
 800a032:	d052      	beq.n	800a0da <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f003 0304 	and.w	r3, r3, #4
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d014      	beq.n	800a06c <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	681a      	ldr	r2, [r3, #0]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f022 0204 	bic.w	r2, r2, #4
 800a050:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a056:	4618      	mov	r0, r3
 800a058:	f7fd fb31 	bl	80076be <HAL_DMA_Abort>
 800a05c:	4603      	mov	r3, r0
 800a05e:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 800a060:	7dfb      	ldrb	r3, [r7, #23]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d002      	beq.n	800a06c <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2204      	movs	r2, #4
 800a06a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	6a1b      	ldr	r3, [r3, #32]
 800a072:	f003 0320 	and.w	r3, r3, #32
 800a076:	2b00      	cmp	r3, #0
 800a078:	d02b      	beq.n	800a0d2 <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	681a      	ldr	r2, [r3, #0]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f042 0202 	orr.w	r2, r2, #2
 800a088:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a08e:	9300      	str	r3, [sp, #0]
 800a090:	693b      	ldr	r3, [r7, #16]
 800a092:	2201      	movs	r2, #1
 800a094:	2102      	movs	r1, #2
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f000 fd2c 	bl	800aaf4 <OSPI_WaitFlagStateUntilTimeout>
 800a09c:	4603      	mov	r3, r0
 800a09e:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800a0a0:	7dfb      	ldrb	r3, [r7, #23]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d11f      	bne.n	800a0e6 <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	2202      	movs	r2, #2
 800a0ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0b2:	9300      	str	r3, [sp, #0]
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	2120      	movs	r1, #32
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 fd1a 	bl	800aaf4 <OSPI_WaitFlagStateUntilTimeout>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800a0c4:	7dfb      	ldrb	r3, [r7, #23]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d10d      	bne.n	800a0e6 <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2202      	movs	r2, #2
 800a0ce:	651a      	str	r2, [r3, #80]	; 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800a0d0:	e009      	b.n	800a0e6 <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2202      	movs	r2, #2
 800a0d6:	651a      	str	r2, [r3, #80]	; 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800a0d8:	e005      	b.n	800a0e6 <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2210      	movs	r2, #16
 800a0e2:	655a      	str	r2, [r3, #84]	; 0x54
 800a0e4:	e000      	b.n	800a0e8 <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800a0e6:	bf00      	nop
  }

  /* Return function status */
  return status;
 800a0e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3718      	adds	r7, #24
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}

0800a0f2 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800a0f2:	b480      	push	{r7}
 800a0f4:	b083      	sub	sp, #12
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	6078      	str	r0, [r7, #4]
 800a0fa:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	683a      	ldr	r2, [r7, #0]
 800a100:	659a      	str	r2, [r3, #88]	; 0x58
  return HAL_OK;
 800a102:	2300      	movs	r3, #0
}
 800a104:	4618      	mov	r0, r3
 800a106:	370c      	adds	r7, #12
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b094      	sub	sp, #80	; 0x50
 800a114:	af00      	add	r7, sp, #0
 800a116:	60f8      	str	r0, [r7, #12]
 800a118:	60b9      	str	r1, [r7, #8]
 800a11a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a11c:	2300      	movs	r3, #0
 800a11e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800a122:	2300      	movs	r3, #0
 800a124:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a9d      	ldr	r2, [pc, #628]	; (800a3a4 <HAL_OSPIM_Config+0x294>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d105      	bne.n	800a13e <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800a132:	2300      	movs	r3, #0
 800a134:	64bb      	str	r3, [r7, #72]	; 0x48
    other_instance = 1U;
 800a136:	2301      	movs	r3, #1
 800a138:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800a13c:	e004      	b.n	800a148 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800a13e:	2301      	movs	r3, #1
 800a140:	64bb      	str	r3, [r7, #72]	; 0x48
    other_instance = 0U;
 800a142:	2300      	movs	r3, #0
 800a144:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800a148:	2300      	movs	r3, #0
 800a14a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a14e:	e01d      	b.n	800a18c <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800a150:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a154:	3301      	adds	r3, #1
 800a156:	b2d8      	uxtb	r0, r3
 800a158:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800a15c:	f107 0114 	add.w	r1, r7, #20
 800a160:	4613      	mov	r3, r2
 800a162:	005b      	lsls	r3, r3, #1
 800a164:	4413      	add	r3, r2
 800a166:	00db      	lsls	r3, r3, #3
 800a168:	440b      	add	r3, r1
 800a16a:	4619      	mov	r1, r3
 800a16c:	f000 fe7c 	bl	800ae68 <OSPIM_GetConfig>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d005      	beq.n	800a182 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800a176:	2301      	movs	r3, #1
 800a178:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2208      	movs	r2, #8
 800a180:	655a      	str	r2, [r3, #84]	; 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800a182:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a186:	3301      	adds	r3, #1
 800a188:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a18c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a190:	2b01      	cmp	r3, #1
 800a192:	d9dd      	bls.n	800a150 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 800a194:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800a198:	2b00      	cmp	r3, #0
 800a19a:	f040 849e 	bne.w	800aada <HAL_OSPIM_Config+0x9ca>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800a19e:	4b81      	ldr	r3, [pc, #516]	; (800a3a4 <HAL_OSPIM_Config+0x294>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0301 	and.w	r3, r3, #1
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d00b      	beq.n	800a1c2 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800a1aa:	4b7e      	ldr	r3, [pc, #504]	; (800a3a4 <HAL_OSPIM_Config+0x294>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4a7d      	ldr	r2, [pc, #500]	; (800a3a4 <HAL_OSPIM_Config+0x294>)
 800a1b0:	f023 0301 	bic.w	r3, r3, #1
 800a1b4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800a1b6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a1ba:	f043 0301 	orr.w	r3, r3, #1
 800a1be:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800a1c2:	4b79      	ldr	r3, [pc, #484]	; (800a3a8 <HAL_OSPIM_Config+0x298>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f003 0301 	and.w	r3, r3, #1
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d00b      	beq.n	800a1e6 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800a1ce:	4b76      	ldr	r3, [pc, #472]	; (800a3a8 <HAL_OSPIM_Config+0x298>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a75      	ldr	r2, [pc, #468]	; (800a3a8 <HAL_OSPIM_Config+0x298>)
 800a1d4:	f023 0301 	bic.w	r3, r3, #1
 800a1d8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800a1da:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800a1de:	f043 0302 	orr.w	r3, r3, #2
 800a1e2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800a1e6:	4971      	ldr	r1, [pc, #452]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a1e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a1ea:	4613      	mov	r3, r2
 800a1ec:	005b      	lsls	r3, r3, #1
 800a1ee:	4413      	add	r3, r2
 800a1f0:	00db      	lsls	r3, r3, #3
 800a1f2:	3350      	adds	r3, #80	; 0x50
 800a1f4:	443b      	add	r3, r7
 800a1f6:	3b34      	subs	r3, #52	; 0x34
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	3b01      	subs	r3, #1
 800a1fc:	009b      	lsls	r3, r3, #2
 800a1fe:	440b      	add	r3, r1
 800a200:	6859      	ldr	r1, [r3, #4]
 800a202:	486a      	ldr	r0, [pc, #424]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a204:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a206:	4613      	mov	r3, r2
 800a208:	005b      	lsls	r3, r3, #1
 800a20a:	4413      	add	r3, r2
 800a20c:	00db      	lsls	r3, r3, #3
 800a20e:	3350      	adds	r3, #80	; 0x50
 800a210:	443b      	add	r3, r7
 800a212:	3b34      	subs	r3, #52	; 0x34
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	3b01      	subs	r3, #1
 800a218:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	4403      	add	r3, r0
 800a220:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800a222:	4b62      	ldr	r3, [pc, #392]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	f000 80c0 	beq.w	800a3b0 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800a230:	4b5e      	ldr	r3, [pc, #376]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a5d      	ldr	r2, [pc, #372]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a236:	f023 0301 	bic.w	r3, r3, #1
 800a23a:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 800a23c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800a240:	2b01      	cmp	r3, #1
 800a242:	f040 8162 	bne.w	800a50a <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800a246:	4959      	ldr	r1, [pc, #356]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a248:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a24c:	4613      	mov	r3, r2
 800a24e:	005b      	lsls	r3, r3, #1
 800a250:	4413      	add	r3, r2
 800a252:	00db      	lsls	r3, r3, #3
 800a254:	3350      	adds	r3, #80	; 0x50
 800a256:	443b      	add	r3, r7
 800a258:	3b3c      	subs	r3, #60	; 0x3c
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	3b01      	subs	r3, #1
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	440b      	add	r3, r1
 800a262:	6859      	ldr	r1, [r3, #4]
 800a264:	4851      	ldr	r0, [pc, #324]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a266:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a26a:	4613      	mov	r3, r2
 800a26c:	005b      	lsls	r3, r3, #1
 800a26e:	4413      	add	r3, r2
 800a270:	00db      	lsls	r3, r3, #3
 800a272:	3350      	adds	r3, #80	; 0x50
 800a274:	443b      	add	r3, r7
 800a276:	3b3c      	subs	r3, #60	; 0x3c
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3b01      	subs	r3, #1
 800a27c:	f041 0202 	orr.w	r2, r1, #2
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	4403      	add	r3, r0
 800a284:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800a286:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a28a:	4613      	mov	r3, r2
 800a28c:	005b      	lsls	r3, r3, #1
 800a28e:	4413      	add	r3, r2
 800a290:	00db      	lsls	r3, r3, #3
 800a292:	3350      	adds	r3, #80	; 0x50
 800a294:	443b      	add	r3, r7
 800a296:	3b38      	subs	r3, #56	; 0x38
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d01f      	beq.n	800a2de <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 800a29e:	4943      	ldr	r1, [pc, #268]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a2a0:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a2a4:	4613      	mov	r3, r2
 800a2a6:	005b      	lsls	r3, r3, #1
 800a2a8:	4413      	add	r3, r2
 800a2aa:	00db      	lsls	r3, r3, #3
 800a2ac:	3350      	adds	r3, #80	; 0x50
 800a2ae:	443b      	add	r3, r7
 800a2b0:	3b38      	subs	r3, #56	; 0x38
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	440b      	add	r3, r1
 800a2ba:	6859      	ldr	r1, [r3, #4]
 800a2bc:	483b      	ldr	r0, [pc, #236]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a2be:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a2c2:	4613      	mov	r3, r2
 800a2c4:	005b      	lsls	r3, r3, #1
 800a2c6:	4413      	add	r3, r2
 800a2c8:	00db      	lsls	r3, r3, #3
 800a2ca:	3350      	adds	r3, #80	; 0x50
 800a2cc:	443b      	add	r3, r7
 800a2ce:	3b38      	subs	r3, #56	; 0x38
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	3b01      	subs	r3, #1
 800a2d4:	f041 0220 	orr.w	r2, r1, #32
 800a2d8:	009b      	lsls	r3, r3, #2
 800a2da:	4403      	add	r3, r0
 800a2dc:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a2de:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a2e2:	4613      	mov	r3, r2
 800a2e4:	005b      	lsls	r3, r3, #1
 800a2e6:	4413      	add	r3, r2
 800a2e8:	00db      	lsls	r3, r3, #3
 800a2ea:	3350      	adds	r3, #80	; 0x50
 800a2ec:	443b      	add	r3, r7
 800a2ee:	3b30      	subs	r3, #48	; 0x30
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d023      	beq.n	800a33e <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a2f6:	492d      	ldr	r1, [pc, #180]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a2f8:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a2fc:	4613      	mov	r3, r2
 800a2fe:	005b      	lsls	r3, r3, #1
 800a300:	4413      	add	r3, r2
 800a302:	00db      	lsls	r3, r3, #3
 800a304:	3350      	adds	r3, #80	; 0x50
 800a306:	443b      	add	r3, r7
 800a308:	3b30      	subs	r3, #48	; 0x30
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	3b01      	subs	r3, #1
 800a30e:	f003 0301 	and.w	r3, r3, #1
 800a312:	009b      	lsls	r3, r3, #2
 800a314:	440b      	add	r3, r1
 800a316:	6859      	ldr	r1, [r3, #4]
 800a318:	4824      	ldr	r0, [pc, #144]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a31a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a31e:	4613      	mov	r3, r2
 800a320:	005b      	lsls	r3, r3, #1
 800a322:	4413      	add	r3, r2
 800a324:	00db      	lsls	r3, r3, #3
 800a326:	3350      	adds	r3, #80	; 0x50
 800a328:	443b      	add	r3, r7
 800a32a:	3b30      	subs	r3, #48	; 0x30
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	3b01      	subs	r3, #1
 800a330:	f003 0301 	and.w	r3, r3, #1
 800a334:	f441 2280 	orr.w	r2, r1, #262144	; 0x40000
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	4403      	add	r3, r0
 800a33c:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a33e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a342:	4613      	mov	r3, r2
 800a344:	005b      	lsls	r3, r3, #1
 800a346:	4413      	add	r3, r2
 800a348:	00db      	lsls	r3, r3, #3
 800a34a:	3350      	adds	r3, #80	; 0x50
 800a34c:	443b      	add	r3, r7
 800a34e:	3b2c      	subs	r3, #44	; 0x2c
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	2b00      	cmp	r3, #0
 800a354:	f000 80d9 	beq.w	800a50a <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a358:	4914      	ldr	r1, [pc, #80]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a35a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a35e:	4613      	mov	r3, r2
 800a360:	005b      	lsls	r3, r3, #1
 800a362:	4413      	add	r3, r2
 800a364:	00db      	lsls	r3, r3, #3
 800a366:	3350      	adds	r3, #80	; 0x50
 800a368:	443b      	add	r3, r7
 800a36a:	3b2c      	subs	r3, #44	; 0x2c
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	3b01      	subs	r3, #1
 800a370:	f003 0301 	and.w	r3, r3, #1
 800a374:	009b      	lsls	r3, r3, #2
 800a376:	440b      	add	r3, r1
 800a378:	6859      	ldr	r1, [r3, #4]
 800a37a:	480c      	ldr	r0, [pc, #48]	; (800a3ac <HAL_OSPIM_Config+0x29c>)
 800a37c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a380:	4613      	mov	r3, r2
 800a382:	005b      	lsls	r3, r3, #1
 800a384:	4413      	add	r3, r2
 800a386:	00db      	lsls	r3, r3, #3
 800a388:	3350      	adds	r3, #80	; 0x50
 800a38a:	443b      	add	r3, r7
 800a38c:	3b2c      	subs	r3, #44	; 0x2c
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	3b01      	subs	r3, #1
 800a392:	f003 0301 	and.w	r3, r3, #1
 800a396:	f041 6280 	orr.w	r2, r1, #67108864	; 0x4000000
 800a39a:	009b      	lsls	r3, r3, #2
 800a39c:	4403      	add	r3, r0
 800a39e:	605a      	str	r2, [r3, #4]
 800a3a0:	e0b3      	b.n	800a50a <HAL_OSPIM_Config+0x3fa>
 800a3a2:	bf00      	nop
 800a3a4:	420d1400 	.word	0x420d1400
 800a3a8:	420d2400 	.word	0x420d2400
 800a3ac:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 800a3b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a3b2:	4613      	mov	r3, r2
 800a3b4:	005b      	lsls	r3, r3, #1
 800a3b6:	4413      	add	r3, r2
 800a3b8:	00db      	lsls	r3, r3, #3
 800a3ba:	3350      	adds	r3, #80	; 0x50
 800a3bc:	443b      	add	r3, r7
 800a3be:	3b3c      	subs	r3, #60	; 0x3c
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f000 80a1 	beq.w	800a50a <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800a3c8:	4993      	ldr	r1, [pc, #588]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a3ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	005b      	lsls	r3, r3, #1
 800a3d0:	4413      	add	r3, r2
 800a3d2:	00db      	lsls	r3, r3, #3
 800a3d4:	3350      	adds	r3, #80	; 0x50
 800a3d6:	443b      	add	r3, r7
 800a3d8:	3b3c      	subs	r3, #60	; 0x3c
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	3b01      	subs	r3, #1
 800a3de:	009b      	lsls	r3, r3, #2
 800a3e0:	440b      	add	r3, r1
 800a3e2:	6859      	ldr	r1, [r3, #4]
 800a3e4:	488c      	ldr	r0, [pc, #560]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a3e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a3e8:	4613      	mov	r3, r2
 800a3ea:	005b      	lsls	r3, r3, #1
 800a3ec:	4413      	add	r3, r2
 800a3ee:	00db      	lsls	r3, r3, #3
 800a3f0:	3350      	adds	r3, #80	; 0x50
 800a3f2:	443b      	add	r3, r7
 800a3f4:	3b3c      	subs	r3, #60	; 0x3c
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	3b01      	subs	r3, #1
 800a3fa:	f021 0201 	bic.w	r2, r1, #1
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4403      	add	r3, r0
 800a402:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800a404:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a406:	4613      	mov	r3, r2
 800a408:	005b      	lsls	r3, r3, #1
 800a40a:	4413      	add	r3, r2
 800a40c:	00db      	lsls	r3, r3, #3
 800a40e:	3350      	adds	r3, #80	; 0x50
 800a410:	443b      	add	r3, r7
 800a412:	3b38      	subs	r3, #56	; 0x38
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d01d      	beq.n	800a456 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800a41a:	497f      	ldr	r1, [pc, #508]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a41c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a41e:	4613      	mov	r3, r2
 800a420:	005b      	lsls	r3, r3, #1
 800a422:	4413      	add	r3, r2
 800a424:	00db      	lsls	r3, r3, #3
 800a426:	3350      	adds	r3, #80	; 0x50
 800a428:	443b      	add	r3, r7
 800a42a:	3b38      	subs	r3, #56	; 0x38
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	3b01      	subs	r3, #1
 800a430:	009b      	lsls	r3, r3, #2
 800a432:	440b      	add	r3, r1
 800a434:	6859      	ldr	r1, [r3, #4]
 800a436:	4878      	ldr	r0, [pc, #480]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a438:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a43a:	4613      	mov	r3, r2
 800a43c:	005b      	lsls	r3, r3, #1
 800a43e:	4413      	add	r3, r2
 800a440:	00db      	lsls	r3, r3, #3
 800a442:	3350      	adds	r3, #80	; 0x50
 800a444:	443b      	add	r3, r7
 800a446:	3b38      	subs	r3, #56	; 0x38
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	3b01      	subs	r3, #1
 800a44c:	f021 0210 	bic.w	r2, r1, #16
 800a450:	009b      	lsls	r3, r3, #2
 800a452:	4403      	add	r3, r0
 800a454:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a456:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a458:	4613      	mov	r3, r2
 800a45a:	005b      	lsls	r3, r3, #1
 800a45c:	4413      	add	r3, r2
 800a45e:	00db      	lsls	r3, r3, #3
 800a460:	3350      	adds	r3, #80	; 0x50
 800a462:	443b      	add	r3, r7
 800a464:	3b30      	subs	r3, #48	; 0x30
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d021      	beq.n	800a4b0 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800a46c:	496a      	ldr	r1, [pc, #424]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a46e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a470:	4613      	mov	r3, r2
 800a472:	005b      	lsls	r3, r3, #1
 800a474:	4413      	add	r3, r2
 800a476:	00db      	lsls	r3, r3, #3
 800a478:	3350      	adds	r3, #80	; 0x50
 800a47a:	443b      	add	r3, r7
 800a47c:	3b30      	subs	r3, #48	; 0x30
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	3b01      	subs	r3, #1
 800a482:	f003 0301 	and.w	r3, r3, #1
 800a486:	009b      	lsls	r3, r3, #2
 800a488:	440b      	add	r3, r1
 800a48a:	6859      	ldr	r1, [r3, #4]
 800a48c:	4862      	ldr	r0, [pc, #392]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a48e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a490:	4613      	mov	r3, r2
 800a492:	005b      	lsls	r3, r3, #1
 800a494:	4413      	add	r3, r2
 800a496:	00db      	lsls	r3, r3, #3
 800a498:	3350      	adds	r3, #80	; 0x50
 800a49a:	443b      	add	r3, r7
 800a49c:	3b30      	subs	r3, #48	; 0x30
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	f003 0301 	and.w	r3, r3, #1
 800a4a6:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	4403      	add	r3, r0
 800a4ae:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a4b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4b2:	4613      	mov	r3, r2
 800a4b4:	005b      	lsls	r3, r3, #1
 800a4b6:	4413      	add	r3, r2
 800a4b8:	00db      	lsls	r3, r3, #3
 800a4ba:	3350      	adds	r3, #80	; 0x50
 800a4bc:	443b      	add	r3, r7
 800a4be:	3b2c      	subs	r3, #44	; 0x2c
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d021      	beq.n	800a50a <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800a4c6:	4954      	ldr	r1, [pc, #336]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a4c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4ca:	4613      	mov	r3, r2
 800a4cc:	005b      	lsls	r3, r3, #1
 800a4ce:	4413      	add	r3, r2
 800a4d0:	00db      	lsls	r3, r3, #3
 800a4d2:	3350      	adds	r3, #80	; 0x50
 800a4d4:	443b      	add	r3, r7
 800a4d6:	3b2c      	subs	r3, #44	; 0x2c
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	3b01      	subs	r3, #1
 800a4dc:	f003 0301 	and.w	r3, r3, #1
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	440b      	add	r3, r1
 800a4e4:	6859      	ldr	r1, [r3, #4]
 800a4e6:	484c      	ldr	r0, [pc, #304]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a4e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4ea:	4613      	mov	r3, r2
 800a4ec:	005b      	lsls	r3, r3, #1
 800a4ee:	4413      	add	r3, r2
 800a4f0:	00db      	lsls	r3, r3, #3
 800a4f2:	3350      	adds	r3, #80	; 0x50
 800a4f4:	443b      	add	r3, r7
 800a4f6:	3b2c      	subs	r3, #44	; 0x2c
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	3b01      	subs	r3, #1
 800a4fc:	f003 0301 	and.w	r3, r3, #1
 800a500:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	4403      	add	r3, r0
 800a508:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	6819      	ldr	r1, [r3, #0]
 800a50e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a512:	4613      	mov	r3, r2
 800a514:	005b      	lsls	r3, r3, #1
 800a516:	4413      	add	r3, r2
 800a518:	00db      	lsls	r3, r3, #3
 800a51a:	3350      	adds	r3, #80	; 0x50
 800a51c:	443b      	add	r3, r7
 800a51e:	3b3c      	subs	r3, #60	; 0x3c
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	4299      	cmp	r1, r3
 800a524:	d038      	beq.n	800a598 <HAL_OSPIM_Config+0x488>
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	6859      	ldr	r1, [r3, #4]
 800a52a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a52e:	4613      	mov	r3, r2
 800a530:	005b      	lsls	r3, r3, #1
 800a532:	4413      	add	r3, r2
 800a534:	00db      	lsls	r3, r3, #3
 800a536:	3350      	adds	r3, #80	; 0x50
 800a538:	443b      	add	r3, r7
 800a53a:	3b38      	subs	r3, #56	; 0x38
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4299      	cmp	r1, r3
 800a540:	d02a      	beq.n	800a598 <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	6899      	ldr	r1, [r3, #8]
 800a546:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a54a:	4613      	mov	r3, r2
 800a54c:	005b      	lsls	r3, r3, #1
 800a54e:	4413      	add	r3, r2
 800a550:	00db      	lsls	r3, r3, #3
 800a552:	3350      	adds	r3, #80	; 0x50
 800a554:	443b      	add	r3, r7
 800a556:	3b34      	subs	r3, #52	; 0x34
 800a558:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800a55a:	4299      	cmp	r1, r3
 800a55c:	d01c      	beq.n	800a598 <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	68d9      	ldr	r1, [r3, #12]
 800a562:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a566:	4613      	mov	r3, r2
 800a568:	005b      	lsls	r3, r3, #1
 800a56a:	4413      	add	r3, r2
 800a56c:	00db      	lsls	r3, r3, #3
 800a56e:	3350      	adds	r3, #80	; 0x50
 800a570:	443b      	add	r3, r7
 800a572:	3b30      	subs	r3, #48	; 0x30
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4299      	cmp	r1, r3
 800a578:	d00e      	beq.n	800a598 <HAL_OSPIM_Config+0x488>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800a57a:	68bb      	ldr	r3, [r7, #8]
 800a57c:	6919      	ldr	r1, [r3, #16]
 800a57e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a582:	4613      	mov	r3, r2
 800a584:	005b      	lsls	r3, r3, #1
 800a586:	4413      	add	r3, r2
 800a588:	00db      	lsls	r3, r3, #3
 800a58a:	3350      	adds	r3, #80	; 0x50
 800a58c:	443b      	add	r3, r7
 800a58e:	3b2c      	subs	r3, #44	; 0x2c
 800a590:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800a592:	4299      	cmp	r1, r3
 800a594:	f040 810e 	bne.w	800a7b4 <HAL_OSPIM_Config+0x6a4>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	6819      	ldr	r1, [r3, #0]
 800a59c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a5a0:	4613      	mov	r3, r2
 800a5a2:	005b      	lsls	r3, r3, #1
 800a5a4:	4413      	add	r3, r2
 800a5a6:	00db      	lsls	r3, r3, #3
 800a5a8:	3350      	adds	r3, #80	; 0x50
 800a5aa:	443b      	add	r3, r7
 800a5ac:	3b3c      	subs	r3, #60	; 0x3c
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4299      	cmp	r1, r3
 800a5b2:	d133      	bne.n	800a61c <HAL_OSPIM_Config+0x50c>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	6859      	ldr	r1, [r3, #4]
 800a5b8:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a5bc:	4613      	mov	r3, r2
 800a5be:	005b      	lsls	r3, r3, #1
 800a5c0:	4413      	add	r3, r2
 800a5c2:	00db      	lsls	r3, r3, #3
 800a5c4:	3350      	adds	r3, #80	; 0x50
 800a5c6:	443b      	add	r3, r7
 800a5c8:	3b38      	subs	r3, #56	; 0x38
 800a5ca:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800a5cc:	4299      	cmp	r1, r3
 800a5ce:	d125      	bne.n	800a61c <HAL_OSPIM_Config+0x50c>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	68d9      	ldr	r1, [r3, #12]
 800a5d4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a5d8:	4613      	mov	r3, r2
 800a5da:	005b      	lsls	r3, r3, #1
 800a5dc:	4413      	add	r3, r2
 800a5de:	00db      	lsls	r3, r3, #3
 800a5e0:	3350      	adds	r3, #80	; 0x50
 800a5e2:	443b      	add	r3, r7
 800a5e4:	3b30      	subs	r3, #48	; 0x30
 800a5e6:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800a5e8:	4299      	cmp	r1, r3
 800a5ea:	d117      	bne.n	800a61c <HAL_OSPIM_Config+0x50c>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	6919      	ldr	r1, [r3, #16]
 800a5f0:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a5f4:	4613      	mov	r3, r2
 800a5f6:	005b      	lsls	r3, r3, #1
 800a5f8:	4413      	add	r3, r2
 800a5fa:	00db      	lsls	r3, r3, #3
 800a5fc:	3350      	adds	r3, #80	; 0x50
 800a5fe:	443b      	add	r3, r7
 800a600:	3b2c      	subs	r3, #44	; 0x2c
 800a602:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800a604:	4299      	cmp	r1, r3
 800a606:	d109      	bne.n	800a61c <HAL_OSPIM_Config+0x50c>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800a608:	4b03      	ldr	r3, [pc, #12]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4a02      	ldr	r2, [pc, #8]	; (800a618 <HAL_OSPIM_Config+0x508>)
 800a60e:	f043 0301 	orr.w	r3, r3, #1
 800a612:	6013      	str	r3, [r2, #0]
 800a614:	e0ce      	b.n	800a7b4 <HAL_OSPIM_Config+0x6a4>
 800a616:	bf00      	nop
 800a618:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800a61c:	49a4      	ldr	r1, [pc, #656]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a61e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a622:	4613      	mov	r3, r2
 800a624:	005b      	lsls	r3, r3, #1
 800a626:	4413      	add	r3, r2
 800a628:	00db      	lsls	r3, r3, #3
 800a62a:	3350      	adds	r3, #80	; 0x50
 800a62c:	443b      	add	r3, r7
 800a62e:	3b3c      	subs	r3, #60	; 0x3c
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	3b01      	subs	r3, #1
 800a634:	009b      	lsls	r3, r3, #2
 800a636:	440b      	add	r3, r1
 800a638:	6859      	ldr	r1, [r3, #4]
 800a63a:	489d      	ldr	r0, [pc, #628]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a63c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a640:	4613      	mov	r3, r2
 800a642:	005b      	lsls	r3, r3, #1
 800a644:	4413      	add	r3, r2
 800a646:	00db      	lsls	r3, r3, #3
 800a648:	3350      	adds	r3, #80	; 0x50
 800a64a:	443b      	add	r3, r7
 800a64c:	3b3c      	subs	r3, #60	; 0x3c
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	3b01      	subs	r3, #1
 800a652:	f021 0201 	bic.w	r2, r1, #1
 800a656:	009b      	lsls	r3, r3, #2
 800a658:	4403      	add	r3, r0
 800a65a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800a65c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a660:	4613      	mov	r3, r2
 800a662:	005b      	lsls	r3, r3, #1
 800a664:	4413      	add	r3, r2
 800a666:	00db      	lsls	r3, r3, #3
 800a668:	3350      	adds	r3, #80	; 0x50
 800a66a:	443b      	add	r3, r7
 800a66c:	3b38      	subs	r3, #56	; 0x38
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d01f      	beq.n	800a6b4 <HAL_OSPIM_Config+0x5a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800a674:	498e      	ldr	r1, [pc, #568]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a676:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a67a:	4613      	mov	r3, r2
 800a67c:	005b      	lsls	r3, r3, #1
 800a67e:	4413      	add	r3, r2
 800a680:	00db      	lsls	r3, r3, #3
 800a682:	3350      	adds	r3, #80	; 0x50
 800a684:	443b      	add	r3, r7
 800a686:	3b38      	subs	r3, #56	; 0x38
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	3b01      	subs	r3, #1
 800a68c:	009b      	lsls	r3, r3, #2
 800a68e:	440b      	add	r3, r1
 800a690:	6859      	ldr	r1, [r3, #4]
 800a692:	4887      	ldr	r0, [pc, #540]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a694:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a698:	4613      	mov	r3, r2
 800a69a:	005b      	lsls	r3, r3, #1
 800a69c:	4413      	add	r3, r2
 800a69e:	00db      	lsls	r3, r3, #3
 800a6a0:	3350      	adds	r3, #80	; 0x50
 800a6a2:	443b      	add	r3, r7
 800a6a4:	3b38      	subs	r3, #56	; 0x38
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	3b01      	subs	r3, #1
 800a6aa:	f021 0210 	bic.w	r2, r1, #16
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	4403      	add	r3, r0
 800a6b2:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800a6b4:	497e      	ldr	r1, [pc, #504]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a6b6:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a6ba:	4613      	mov	r3, r2
 800a6bc:	005b      	lsls	r3, r3, #1
 800a6be:	4413      	add	r3, r2
 800a6c0:	00db      	lsls	r3, r3, #3
 800a6c2:	3350      	adds	r3, #80	; 0x50
 800a6c4:	443b      	add	r3, r7
 800a6c6:	3b34      	subs	r3, #52	; 0x34
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	009b      	lsls	r3, r3, #2
 800a6ce:	440b      	add	r3, r1
 800a6d0:	6859      	ldr	r1, [r3, #4]
 800a6d2:	4877      	ldr	r0, [pc, #476]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a6d4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a6d8:	4613      	mov	r3, r2
 800a6da:	005b      	lsls	r3, r3, #1
 800a6dc:	4413      	add	r3, r2
 800a6de:	00db      	lsls	r3, r3, #3
 800a6e0:	3350      	adds	r3, #80	; 0x50
 800a6e2:	443b      	add	r3, r7
 800a6e4:	3b34      	subs	r3, #52	; 0x34
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	3b01      	subs	r3, #1
 800a6ea:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800a6ee:	009b      	lsls	r3, r3, #2
 800a6f0:	4403      	add	r3, r0
 800a6f2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a6f4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a6f8:	4613      	mov	r3, r2
 800a6fa:	005b      	lsls	r3, r3, #1
 800a6fc:	4413      	add	r3, r2
 800a6fe:	00db      	lsls	r3, r3, #3
 800a700:	3350      	adds	r3, #80	; 0x50
 800a702:	443b      	add	r3, r7
 800a704:	3b30      	subs	r3, #48	; 0x30
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d023      	beq.n	800a754 <HAL_OSPIM_Config+0x644>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a70c:	4968      	ldr	r1, [pc, #416]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a70e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a712:	4613      	mov	r3, r2
 800a714:	005b      	lsls	r3, r3, #1
 800a716:	4413      	add	r3, r2
 800a718:	00db      	lsls	r3, r3, #3
 800a71a:	3350      	adds	r3, #80	; 0x50
 800a71c:	443b      	add	r3, r7
 800a71e:	3b30      	subs	r3, #48	; 0x30
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	3b01      	subs	r3, #1
 800a724:	f003 0301 	and.w	r3, r3, #1
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	440b      	add	r3, r1
 800a72c:	6859      	ldr	r1, [r3, #4]
 800a72e:	4860      	ldr	r0, [pc, #384]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a730:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a734:	4613      	mov	r3, r2
 800a736:	005b      	lsls	r3, r3, #1
 800a738:	4413      	add	r3, r2
 800a73a:	00db      	lsls	r3, r3, #3
 800a73c:	3350      	adds	r3, #80	; 0x50
 800a73e:	443b      	add	r3, r7
 800a740:	3b30      	subs	r3, #48	; 0x30
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	3b01      	subs	r3, #1
 800a746:	f003 0301 	and.w	r3, r3, #1
 800a74a:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	4403      	add	r3, r0
 800a752:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a754:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a758:	4613      	mov	r3, r2
 800a75a:	005b      	lsls	r3, r3, #1
 800a75c:	4413      	add	r3, r2
 800a75e:	00db      	lsls	r3, r3, #3
 800a760:	3350      	adds	r3, #80	; 0x50
 800a762:	443b      	add	r3, r7
 800a764:	3b2c      	subs	r3, #44	; 0x2c
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d023      	beq.n	800a7b4 <HAL_OSPIM_Config+0x6a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a76c:	4950      	ldr	r1, [pc, #320]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a76e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a772:	4613      	mov	r3, r2
 800a774:	005b      	lsls	r3, r3, #1
 800a776:	4413      	add	r3, r2
 800a778:	00db      	lsls	r3, r3, #3
 800a77a:	3350      	adds	r3, #80	; 0x50
 800a77c:	443b      	add	r3, r7
 800a77e:	3b2c      	subs	r3, #44	; 0x2c
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	3b01      	subs	r3, #1
 800a784:	f003 0301 	and.w	r3, r3, #1
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	440b      	add	r3, r1
 800a78c:	6859      	ldr	r1, [r3, #4]
 800a78e:	4848      	ldr	r0, [pc, #288]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a790:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800a794:	4613      	mov	r3, r2
 800a796:	005b      	lsls	r3, r3, #1
 800a798:	4413      	add	r3, r2
 800a79a:	00db      	lsls	r3, r3, #3
 800a79c:	3350      	adds	r3, #80	; 0x50
 800a79e:	443b      	add	r3, r7
 800a7a0:	3b2c      	subs	r3, #44	; 0x2c
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	3b01      	subs	r3, #1
 800a7a6:	f003 0301 	and.w	r3, r3, #1
 800a7aa:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	4403      	add	r3, r0
 800a7b2:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800a7b4:	4a3e      	ldr	r2, [pc, #248]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	689b      	ldr	r3, [r3, #8]
 800a7ba:	3b01      	subs	r3, #1
 800a7bc:	009b      	lsls	r3, r3, #2
 800a7be:	4413      	add	r3, r2
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a7c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a7c8:	025b      	lsls	r3, r3, #9
 800a7ca:	431a      	orrs	r2, r3
 800a7cc:	4938      	ldr	r1, [pc, #224]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	689b      	ldr	r3, [r3, #8]
 800a7d2:	3b01      	subs	r3, #1
 800a7d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	440b      	add	r3, r1
 800a7dc:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	695b      	ldr	r3, [r3, #20]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d018      	beq.n	800a818 <HAL_OSPIM_Config+0x708>
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	695b      	ldr	r3, [r3, #20]
 800a7ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7ee:	d813      	bhi.n	800a818 <HAL_OSPIM_Config+0x708>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	695b      	ldr	r3, [r3, #20]
 800a7f4:	1e5a      	subs	r2, r3, #1
 800a7f6:	4b2e      	ldr	r3, [pc, #184]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	0c1b      	lsrs	r3, r3, #16
 800a7fc:	b2db      	uxtb	r3, r3
 800a7fe:	429a      	cmp	r2, r3
 800a800:	d90a      	bls.n	800a818 <HAL_OSPIM_Config+0x708>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800a802:	4b2b      	ldr	r3, [pc, #172]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	695b      	ldr	r3, [r3, #20]
 800a80e:	3b01      	subs	r3, #1
 800a810:	041b      	lsls	r3, r3, #16
 800a812:	4927      	ldr	r1, [pc, #156]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a814:	4313      	orrs	r3, r2
 800a816:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800a818:	4b25      	ldr	r3, [pc, #148]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f003 0301 	and.w	r3, r3, #1
 800a820:	2b00      	cmp	r3, #0
 800a822:	f000 809a 	beq.w	800a95a <HAL_OSPIM_Config+0x84a>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800a826:	4a22      	ldr	r2, [pc, #136]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	3b01      	subs	r3, #1
 800a82e:	009b      	lsls	r3, r3, #2
 800a830:	4413      	add	r3, r2
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	f023 0203 	bic.w	r2, r3, #3
 800a838:	491d      	ldr	r1, [pc, #116]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a83a:	68bb      	ldr	r3, [r7, #8]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	3b01      	subs	r3, #1
 800a840:	f042 0201 	orr.w	r2, r2, #1
 800a844:	009b      	lsls	r3, r3, #2
 800a846:	440b      	add	r3, r1
 800a848:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d011      	beq.n	800a876 <HAL_OSPIM_Config+0x766>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800a852:	4a17      	ldr	r2, [pc, #92]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	3b01      	subs	r3, #1
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	4413      	add	r3, r2
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a864:	4912      	ldr	r1, [pc, #72]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	3b01      	subs	r3, #1
 800a86c:	f042 0210 	orr.w	r2, r2, #16
 800a870:	009b      	lsls	r3, r3, #2
 800a872:	440b      	add	r3, r1
 800a874:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d018      	beq.n	800a8b4 <HAL_OSPIM_Config+0x7a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a882:	4a0b      	ldr	r2, [pc, #44]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	68db      	ldr	r3, [r3, #12]
 800a888:	3b01      	subs	r3, #1
 800a88a:	f003 0301 	and.w	r3, r3, #1
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	4413      	add	r3, r2
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800a898:	4905      	ldr	r1, [pc, #20]	; (800a8b0 <HAL_OSPIM_Config+0x7a0>)
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	68db      	ldr	r3, [r3, #12]
 800a89e:	3b01      	subs	r3, #1
 800a8a0:	f003 0301 	and.w	r3, r3, #1
 800a8a4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	440b      	add	r3, r1
 800a8ac:	605a      	str	r2, [r3, #4]
 800a8ae:	e01b      	b.n	800a8e8 <HAL_OSPIM_Config+0x7d8>
 800a8b0:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	68db      	ldr	r3, [r3, #12]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d015      	beq.n	800a8e8 <HAL_OSPIM_Config+0x7d8>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a8bc:	4a8a      	ldr	r2, [pc, #552]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	68db      	ldr	r3, [r3, #12]
 800a8c2:	3b01      	subs	r3, #1
 800a8c4:	f003 0301 	and.w	r3, r3, #1
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	4413      	add	r3, r2
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800a8d2:	4985      	ldr	r1, [pc, #532]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	68db      	ldr	r3, [r3, #12]
 800a8d8:	3b01      	subs	r3, #1
 800a8da:	f003 0301 	and.w	r3, r3, #1
 800a8de:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a8e2:	009b      	lsls	r3, r3, #2
 800a8e4:	440b      	add	r3, r1
 800a8e6:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d016      	beq.n	800a922 <HAL_OSPIM_Config+0x812>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a8f4:	4a7c      	ldr	r2, [pc, #496]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	691b      	ldr	r3, [r3, #16]
 800a8fa:	3b01      	subs	r3, #1
 800a8fc:	f003 0301 	and.w	r3, r3, #1
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	4413      	add	r3, r2
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800a90a:	4977      	ldr	r1, [pc, #476]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	691b      	ldr	r3, [r3, #16]
 800a910:	3b01      	subs	r3, #1
 800a912:	f003 0301 	and.w	r3, r3, #1
 800a916:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800a91a:	009b      	lsls	r3, r3, #2
 800a91c:	440b      	add	r3, r1
 800a91e:	605a      	str	r2, [r3, #4]
 800a920:	e0c3      	b.n	800aaaa <HAL_OSPIM_Config+0x99a>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	691b      	ldr	r3, [r3, #16]
 800a926:	2b00      	cmp	r3, #0
 800a928:	f000 80bf 	beq.w	800aaaa <HAL_OSPIM_Config+0x99a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a92c:	4a6e      	ldr	r2, [pc, #440]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	691b      	ldr	r3, [r3, #16]
 800a932:	3b01      	subs	r3, #1
 800a934:	f003 0301 	and.w	r3, r3, #1
 800a938:	009b      	lsls	r3, r3, #2
 800a93a:	4413      	add	r3, r2
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800a942:	4969      	ldr	r1, [pc, #420]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	691b      	ldr	r3, [r3, #16]
 800a948:	3b01      	subs	r3, #1
 800a94a:	f003 0301 	and.w	r3, r3, #1
 800a94e:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	440b      	add	r3, r1
 800a956:	605a      	str	r2, [r3, #4]
 800a958:	e0a7      	b.n	800aaaa <HAL_OSPIM_Config+0x99a>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800a95a:	4a63      	ldr	r2, [pc, #396]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	3b01      	subs	r3, #1
 800a962:	009b      	lsls	r3, r3, #2
 800a964:	4413      	add	r3, r2
 800a966:	685b      	ldr	r3, [r3, #4]
 800a968:	f023 0203 	bic.w	r2, r3, #3
 800a96c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a96e:	005b      	lsls	r3, r3, #1
 800a970:	431a      	orrs	r2, r3
 800a972:	495d      	ldr	r1, [pc, #372]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	3b01      	subs	r3, #1
 800a97a:	f042 0201 	orr.w	r2, r2, #1
 800a97e:	009b      	lsls	r3, r3, #2
 800a980:	440b      	add	r3, r1
 800a982:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	685b      	ldr	r3, [r3, #4]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d014      	beq.n	800a9b6 <HAL_OSPIM_Config+0x8a6>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800a98c:	4a56      	ldr	r2, [pc, #344]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	3b01      	subs	r3, #1
 800a994:	009b      	lsls	r3, r3, #2
 800a996:	4413      	add	r3, r2
 800a998:	685b      	ldr	r3, [r3, #4]
 800a99a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a99e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9a0:	015b      	lsls	r3, r3, #5
 800a9a2:	431a      	orrs	r2, r3
 800a9a4:	4950      	ldr	r1, [pc, #320]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	3b01      	subs	r3, #1
 800a9ac:	f042 0210 	orr.w	r2, r2, #16
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	440b      	add	r3, r1
 800a9b4:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d019      	beq.n	800a9f6 <HAL_OSPIM_Config+0x8e6>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a9c2:	4a49      	ldr	r2, [pc, #292]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	68db      	ldr	r3, [r3, #12]
 800a9c8:	3b01      	subs	r3, #1
 800a9ca:	f003 0301 	and.w	r3, r3, #1
 800a9ce:	009b      	lsls	r3, r3, #2
 800a9d0:	4413      	add	r3, r2
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800a9d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9da:	049b      	lsls	r3, r3, #18
 800a9dc:	431a      	orrs	r2, r3
 800a9de:	4942      	ldr	r1, [pc, #264]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	3b01      	subs	r3, #1
 800a9e6:	f003 0301 	and.w	r3, r3, #1
 800a9ea:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a9ee:	009b      	lsls	r3, r3, #2
 800a9f0:	440b      	add	r3, r1
 800a9f2:	605a      	str	r2, [r3, #4]
 800a9f4:	e01c      	b.n	800aa30 <HAL_OSPIM_Config+0x920>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	68db      	ldr	r3, [r3, #12]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d018      	beq.n	800aa30 <HAL_OSPIM_Config+0x920>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800a9fe:	4a3a      	ldr	r2, [pc, #232]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	68db      	ldr	r3, [r3, #12]
 800aa04:	3b01      	subs	r3, #1
 800aa06:	f003 0301 	and.w	r3, r3, #1
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	4413      	add	r3, r2
 800aa0e:	685b      	ldr	r3, [r3, #4]
 800aa10:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800aa14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa16:	069b      	lsls	r3, r3, #26
 800aa18:	431a      	orrs	r2, r3
 800aa1a:	4933      	ldr	r1, [pc, #204]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	68db      	ldr	r3, [r3, #12]
 800aa20:	3b01      	subs	r3, #1
 800aa22:	f003 0301 	and.w	r3, r3, #1
 800aa26:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800aa2a:	009b      	lsls	r3, r3, #2
 800aa2c:	440b      	add	r3, r1
 800aa2e:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	691b      	ldr	r3, [r3, #16]
 800aa34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d019      	beq.n	800aa70 <HAL_OSPIM_Config+0x960>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800aa3c:	4a2a      	ldr	r2, [pc, #168]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	691b      	ldr	r3, [r3, #16]
 800aa42:	3b01      	subs	r3, #1
 800aa44:	f003 0301 	and.w	r3, r3, #1
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	4413      	add	r3, r2
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800aa52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa54:	049b      	lsls	r3, r3, #18
 800aa56:	431a      	orrs	r2, r3
 800aa58:	4923      	ldr	r1, [pc, #140]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	691b      	ldr	r3, [r3, #16]
 800aa5e:	3b01      	subs	r3, #1
 800aa60:	f003 0301 	and.w	r3, r3, #1
 800aa64:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800aa68:	009b      	lsls	r3, r3, #2
 800aa6a:	440b      	add	r3, r1
 800aa6c:	605a      	str	r2, [r3, #4]
 800aa6e:	e01c      	b.n	800aaaa <HAL_OSPIM_Config+0x99a>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	691b      	ldr	r3, [r3, #16]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d018      	beq.n	800aaaa <HAL_OSPIM_Config+0x99a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800aa78:	4a1b      	ldr	r2, [pc, #108]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	691b      	ldr	r3, [r3, #16]
 800aa7e:	3b01      	subs	r3, #1
 800aa80:	f003 0301 	and.w	r3, r3, #1
 800aa84:	009b      	lsls	r3, r3, #2
 800aa86:	4413      	add	r3, r2
 800aa88:	685b      	ldr	r3, [r3, #4]
 800aa8a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800aa8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa90:	069b      	lsls	r3, r3, #26
 800aa92:	431a      	orrs	r2, r3
 800aa94:	4914      	ldr	r1, [pc, #80]	; (800aae8 <HAL_OSPIM_Config+0x9d8>)
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	691b      	ldr	r3, [r3, #16]
 800aa9a:	3b01      	subs	r3, #1
 800aa9c:	f003 0301 	and.w	r3, r3, #1
 800aaa0:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 800aaa4:	009b      	lsls	r3, r3, #2
 800aaa6:	440b      	add	r3, r1
 800aaa8:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800aaaa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800aaae:	f003 0301 	and.w	r3, r3, #1
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d005      	beq.n	800aac2 <HAL_OSPIM_Config+0x9b2>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800aab6:	4b0d      	ldr	r3, [pc, #52]	; (800aaec <HAL_OSPIM_Config+0x9dc>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a0c      	ldr	r2, [pc, #48]	; (800aaec <HAL_OSPIM_Config+0x9dc>)
 800aabc:	f043 0301 	orr.w	r3, r3, #1
 800aac0:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800aac2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800aac6:	f003 0302 	and.w	r3, r3, #2
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d005      	beq.n	800aada <HAL_OSPIM_Config+0x9ca>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800aace:	4b08      	ldr	r3, [pc, #32]	; (800aaf0 <HAL_OSPIM_Config+0x9e0>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	4a07      	ldr	r2, [pc, #28]	; (800aaf0 <HAL_OSPIM_Config+0x9e0>)
 800aad4:	f043 0301 	orr.w	r3, r3, #1
 800aad8:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800aada:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3750      	adds	r7, #80	; 0x50
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}
 800aae6:	bf00      	nop
 800aae8:	420c4000 	.word	0x420c4000
 800aaec:	420d1400 	.word	0x420d1400
 800aaf0:	420d2400 	.word	0x420d2400

0800aaf4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b084      	sub	sp, #16
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	603b      	str	r3, [r7, #0]
 800ab00:	4613      	mov	r3, r2
 800ab02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800ab04:	e022      	b.n	800ab4c <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab06:	69bb      	ldr	r3, [r7, #24]
 800ab08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab0c:	d01e      	beq.n	800ab4c <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab0e:	f7fc f80f 	bl	8006b30 <HAL_GetTick>
 800ab12:	4602      	mov	r2, r0
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	1ad3      	subs	r3, r2, r3
 800ab18:	69ba      	ldr	r2, [r7, #24]
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d302      	bcc.n	800ab24 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800ab1e:	69bb      	ldr	r3, [r7, #24]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d113      	bne.n	800ab4c <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6a1a      	ldr	r2, [r3, #32]
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	401a      	ands	r2, r3
 800ab2e:	79fb      	ldrb	r3, [r7, #7]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d00b      	beq.n	800ab4c <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab3a:	651a      	str	r2, [r3, #80]	; 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab40:	f043 0201 	orr.w	r2, r3, #1
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	655a      	str	r2, [r3, #84]	; 0x54

          return HAL_ERROR;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	e00e      	b.n	800ab6a <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	6a1a      	ldr	r2, [r3, #32]
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	4013      	ands	r3, r2
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	bf14      	ite	ne
 800ab5a:	2301      	movne	r3, #1
 800ab5c:	2300      	moveq	r3, #0
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	461a      	mov	r2, r3
 800ab62:	79fb      	ldrb	r3, [r7, #7]
 800ab64:	429a      	cmp	r2, r3
 800ab66:	d1ce      	bne.n	800ab06 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab68:	2300      	movs	r3, #0
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
	...

0800ab74 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b089      	sub	sp, #36	; 0x24
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	681a      	ldr	r2, [r3, #0]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800ab90:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d10a      	bne.n	800abb0 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_MSEL, cmd->FlashId);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	685a      	ldr	r2, [r3, #4]
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	430a      	orrs	r2, r1
 800abae:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2b02      	cmp	r3, #2
 800abb6:	d114      	bne.n	800abe2 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800abc0:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800abca:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800abd4:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 800abde:	60fb      	str	r3, [r7, #12]
 800abe0:	e02c      	b.n	800ac3c <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	2b03      	cmp	r3, #3
 800abe8:	d114      	bne.n	800ac14 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800abf2:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 800abfc:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ac06:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800ac10:	60fb      	str	r3, [r7, #12]
 800ac12:	e013      	b.n	800ac3c <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800ac1c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f503 7384 	add.w	r3, r3, #264	; 0x108
 800ac26:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800ac30:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800ac3a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac44:	431a      	orrs	r2, r3
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d012      	beq.n	800ac78 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800ac5a:	69bb      	ldr	r3, [r7, #24]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac6a:	4319      	orrs	r1, r3
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac70:	430b      	orrs	r3, r1
 800ac72:	431a      	orrs	r2, r3
 800ac74:	69bb      	ldr	r3, [r7, #24]
 800ac76:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f023 021f 	bic.w	r2, r3, #31
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac84:	431a      	orrs	r2, r3
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d009      	beq.n	800aca6 <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d105      	bne.n	800aca6 <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	3a01      	subs	r2, #1
 800aca4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	68db      	ldr	r3, [r3, #12]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 8099 	beq.w	800ade2 <OSPI_ConfigCmd+0x26e>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	69db      	ldr	r3, [r3, #28]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d055      	beq.n	800ad64 <OSPI_ConfigCmd+0x1f0>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d01e      	beq.n	800acfe <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800acc0:	69bb      	ldr	r3, [r7, #24]
 800acc2:	681a      	ldr	r2, [r3, #0]
 800acc4:	4b67      	ldr	r3, [pc, #412]	; (800ae64 <OSPI_ConfigCmd+0x2f0>)
 800acc6:	4013      	ands	r3, r2
 800acc8:	683a      	ldr	r2, [r7, #0]
 800acca:	68d1      	ldr	r1, [r2, #12]
 800accc:	683a      	ldr	r2, [r7, #0]
 800acce:	6952      	ldr	r2, [r2, #20]
 800acd0:	4311      	orrs	r1, r2
 800acd2:	683a      	ldr	r2, [r7, #0]
 800acd4:	6912      	ldr	r2, [r2, #16]
 800acd6:	4311      	orrs	r1, r2
 800acd8:	683a      	ldr	r2, [r7, #0]
 800acda:	69d2      	ldr	r2, [r2, #28]
 800acdc:	4311      	orrs	r1, r2
 800acde:	683a      	ldr	r2, [r7, #0]
 800ace0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ace2:	4311      	orrs	r1, r2
 800ace4:	683a      	ldr	r2, [r7, #0]
 800ace6:	6a12      	ldr	r2, [r2, #32]
 800ace8:	4311      	orrs	r1, r2
 800acea:	683a      	ldr	r2, [r7, #0]
 800acec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800acee:	4311      	orrs	r1, r2
 800acf0:	683a      	ldr	r2, [r7, #0]
 800acf2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800acf4:	430a      	orrs	r2, r1
 800acf6:	431a      	orrs	r2, r3
 800acf8:	69bb      	ldr	r3, [r7, #24]
 800acfa:	601a      	str	r2, [r3, #0]
 800acfc:	e028      	b.n	800ad50 <OSPI_ConfigCmd+0x1dc>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800acfe:	69bb      	ldr	r3, [r7, #24]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ad06:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ad0a:	683a      	ldr	r2, [r7, #0]
 800ad0c:	68d1      	ldr	r1, [r2, #12]
 800ad0e:	683a      	ldr	r2, [r7, #0]
 800ad10:	6952      	ldr	r2, [r2, #20]
 800ad12:	4311      	orrs	r1, r2
 800ad14:	683a      	ldr	r2, [r7, #0]
 800ad16:	6912      	ldr	r2, [r2, #16]
 800ad18:	4311      	orrs	r1, r2
 800ad1a:	683a      	ldr	r2, [r7, #0]
 800ad1c:	69d2      	ldr	r2, [r2, #28]
 800ad1e:	4311      	orrs	r1, r2
 800ad20:	683a      	ldr	r2, [r7, #0]
 800ad22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ad24:	4311      	orrs	r1, r2
 800ad26:	683a      	ldr	r2, [r7, #0]
 800ad28:	6a12      	ldr	r2, [r2, #32]
 800ad2a:	430a      	orrs	r2, r1
 800ad2c:	431a      	orrs	r2, r3
 800ad2e:	69bb      	ldr	r3, [r7, #24]
 800ad30:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad3a:	d109      	bne.n	800ad50 <OSPI_ConfigCmd+0x1dc>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800ad40:	2b08      	cmp	r3, #8
 800ad42:	d105      	bne.n	800ad50 <OSPI_ConfigCmd+0x1dc>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800ad44:	69bb      	ldr	r3, [r7, #24]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ad4c:	69bb      	ldr	r3, [r7, #24]
 800ad4e:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	689a      	ldr	r2, [r3, #8]
 800ad54:	693b      	ldr	r3, [r7, #16]
 800ad56:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	683a      	ldr	r2, [r7, #0]
 800ad5e:	6992      	ldr	r2, [r2, #24]
 800ad60:	649a      	str	r2, [r3, #72]	; 0x48
 800ad62:	e078      	b.n	800ae56 <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d017      	beq.n	800ad9c <OSPI_ConfigCmd+0x228>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800ad6c:	69bb      	ldr	r3, [r7, #24]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800ad74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ad78:	683a      	ldr	r2, [r7, #0]
 800ad7a:	68d1      	ldr	r1, [r2, #12]
 800ad7c:	683a      	ldr	r2, [r7, #0]
 800ad7e:	6952      	ldr	r2, [r2, #20]
 800ad80:	4311      	orrs	r1, r2
 800ad82:	683a      	ldr	r2, [r7, #0]
 800ad84:	6912      	ldr	r2, [r2, #16]
 800ad86:	4311      	orrs	r1, r2
 800ad88:	683a      	ldr	r2, [r7, #0]
 800ad8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ad8c:	4311      	orrs	r1, r2
 800ad8e:	683a      	ldr	r2, [r7, #0]
 800ad90:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ad92:	430a      	orrs	r2, r1
 800ad94:	431a      	orrs	r2, r3
 800ad96:	69bb      	ldr	r3, [r7, #24]
 800ad98:	601a      	str	r2, [r3, #0]
 800ad9a:	e01d      	b.n	800add8 <OSPI_ConfigCmd+0x264>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800ad9c:	69bb      	ldr	r3, [r7, #24]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	68d9      	ldr	r1, [r3, #12]
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	695b      	ldr	r3, [r3, #20]
 800adac:	4319      	orrs	r1, r3
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	691b      	ldr	r3, [r3, #16]
 800adb2:	430b      	orrs	r3, r1
 800adb4:	431a      	orrs	r2, r3
 800adb6:	69bb      	ldr	r3, [r7, #24]
 800adb8:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800adc2:	d109      	bne.n	800add8 <OSPI_ConfigCmd+0x264>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800adc8:	2b08      	cmp	r3, #8
 800adca:	d105      	bne.n	800add8 <OSPI_ConfigCmd+0x264>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800adcc:	69bb      	ldr	r3, [r7, #24]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800add4:	69bb      	ldr	r3, [r7, #24]
 800add6:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	689a      	ldr	r2, [r3, #8]
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	601a      	str	r2, [r3, #0]
 800ade0:	e039      	b.n	800ae56 <OSPI_ConfigCmd+0x2e2>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	69db      	ldr	r3, [r3, #28]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d030      	beq.n	800ae4c <OSPI_ConfigCmd+0x2d8>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d017      	beq.n	800ae22 <OSPI_ConfigCmd+0x2ae>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800adfa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800adfe:	683a      	ldr	r2, [r7, #0]
 800ae00:	69d1      	ldr	r1, [r2, #28]
 800ae02:	683a      	ldr	r2, [r7, #0]
 800ae04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ae06:	4311      	orrs	r1, r2
 800ae08:	683a      	ldr	r2, [r7, #0]
 800ae0a:	6a12      	ldr	r2, [r2, #32]
 800ae0c:	4311      	orrs	r1, r2
 800ae0e:	683a      	ldr	r2, [r7, #0]
 800ae10:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ae12:	4311      	orrs	r1, r2
 800ae14:	683a      	ldr	r2, [r7, #0]
 800ae16:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ae18:	430a      	orrs	r2, r1
 800ae1a:	431a      	orrs	r2, r3
 800ae1c:	69bb      	ldr	r3, [r7, #24]
 800ae1e:	601a      	str	r2, [r3, #0]
 800ae20:	e00e      	b.n	800ae40 <OSPI_ConfigCmd+0x2cc>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 800ae22:	69bb      	ldr	r3, [r7, #24]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	69d9      	ldr	r1, [r3, #28]
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae32:	4319      	orrs	r1, r3
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	6a1b      	ldr	r3, [r3, #32]
 800ae38:	430b      	orrs	r3, r1
 800ae3a:	431a      	orrs	r2, r3
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	683a      	ldr	r2, [r7, #0]
 800ae46:	6992      	ldr	r2, [r2, #24]
 800ae48:	649a      	str	r2, [r3, #72]	; 0x48
 800ae4a:	e004      	b.n	800ae56 <OSPI_ConfigCmd+0x2e2>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2208      	movs	r2, #8
 800ae54:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  /* Return function status */
  return status;
 800ae56:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3724      	adds	r7, #36	; 0x24
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr
 800ae64:	f0ffc0c0 	.word	0xf0ffc0c0

0800ae68 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b087      	sub	sp, #28
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	4603      	mov	r3, r0
 800ae70:	6039      	str	r1, [r7, #0]
 800ae72:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800ae74:	2300      	movs	r3, #0
 800ae76:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 800ae7c:	79fb      	ldrb	r3, [r7, #7]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d005      	beq.n	800ae8e <OSPIM_GetConfig+0x26>
 800ae82:	79fb      	ldrb	r3, [r7, #7]
 800ae84:	2b02      	cmp	r3, #2
 800ae86:	d802      	bhi.n	800ae8e <OSPIM_GetConfig+0x26>
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d102      	bne.n	800ae94 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	75fb      	strb	r3, [r7, #23]
 800ae92:	e098      	b.n	800afc6 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	2200      	movs	r2, #0
 800ae98:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	2200      	movs	r2, #0
 800aea4:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	2200      	movs	r2, #0
 800aeaa:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800aeb2:	79fb      	ldrb	r3, [r7, #7]
 800aeb4:	2b02      	cmp	r3, #2
 800aeb6:	d10b      	bne.n	800aed0 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 800aeb8:	4b46      	ldr	r3, [pc, #280]	; (800afd4 <OSPIM_GetConfig+0x16c>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f003 0301 	and.w	r3, r3, #1
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d102      	bne.n	800aeca <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800aec4:	4b44      	ldr	r3, [pc, #272]	; (800afd8 <OSPIM_GetConfig+0x170>)
 800aec6:	613b      	str	r3, [r7, #16]
 800aec8:	e002      	b.n	800aed0 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800aeca:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aece:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800aed0:	2300      	movs	r3, #0
 800aed2:	60fb      	str	r3, [r7, #12]
 800aed4:	e074      	b.n	800afc0 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800aed6:	4a3f      	ldr	r2, [pc, #252]	; (800afd4 <OSPIM_GetConfig+0x16c>)
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	009b      	lsls	r3, r3, #2
 800aedc:	4413      	add	r3, r2
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	f003 0301 	and.w	r3, r3, #1
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d00a      	beq.n	800af02 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800aeec:	68ba      	ldr	r2, [r7, #8]
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	4053      	eors	r3, r2
 800aef2:	f003 0302 	and.w	r3, r3, #2
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d103      	bne.n	800af02 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	1c5a      	adds	r2, r3, #1
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	f003 0310 	and.w	r3, r3, #16
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d00a      	beq.n	800af22 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800af0c:	68ba      	ldr	r2, [r7, #8]
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	4053      	eors	r3, r2
 800af12:	f003 0320 	and.w	r3, r3, #32
 800af16:	2b00      	cmp	r3, #0
 800af18:	d103      	bne.n	800af22 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	1c5a      	adds	r2, r3, #1
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d00a      	beq.n	800af42 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800af2c:	68ba      	ldr	r2, [r7, #8]
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	4053      	eors	r3, r2
 800af32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800af36:	2b00      	cmp	r3, #0
 800af38:	d103      	bne.n	800af42 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	1c5a      	adds	r2, r3, #1
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d018      	beq.n	800af7e <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800af4c:	68ba      	ldr	r2, [r7, #8]
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	4053      	eors	r3, r2
 800af52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800af56:	2b00      	cmp	r3, #0
 800af58:	d111      	bne.n	800af7e <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af60:	2b00      	cmp	r3, #0
 800af62:	d106      	bne.n	800af72 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	3301      	adds	r3, #1
 800af68:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	60da      	str	r2, [r3, #12]
 800af70:	e005      	b.n	800af7e <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	3301      	adds	r3, #1
 800af76:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800af84:	2b00      	cmp	r3, #0
 800af86:	d018      	beq.n	800afba <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800af88:	68ba      	ldr	r2, [r7, #8]
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	4053      	eors	r3, r2
 800af8e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800af92:	2b00      	cmp	r3, #0
 800af94:	d111      	bne.n	800afba <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d106      	bne.n	800afae <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	3301      	adds	r3, #1
 800afa4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	611a      	str	r2, [r3, #16]
 800afac:	e005      	b.n	800afba <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3301      	adds	r3, #1
 800afb2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	3301      	adds	r3, #1
 800afbe:	60fb      	str	r3, [r7, #12]
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	2b01      	cmp	r3, #1
 800afc4:	d987      	bls.n	800aed6 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800afc6:	7dfb      	ldrb	r3, [r7, #23]
}
 800afc8:	4618      	mov	r0, r3
 800afca:	371c      	adds	r7, #28
 800afcc:	46bd      	mov	sp, r7
 800afce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd2:	4770      	bx	lr
 800afd4:	420c4000 	.word	0x420c4000
 800afd8:	04040222 	.word	0x04040222

0800afdc <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800afe6:	2301      	movs	r3, #1
 800afe8:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	689a      	ldr	r2, [r3, #8]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f042 0202 	orr.w	r2, r2, #2
 800aff8:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2208      	movs	r2, #8
 800affe:	651a      	str	r2, [r3, #80]	; 0x50

  if (hospi->Instance == OCTOSPI1)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4a15      	ldr	r2, [pc, #84]	; (800b05c <HAL_OSPI_DLYB_SetConfig+0x80>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d109      	bne.n	800b01e <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 800b00a:	4815      	ldr	r0, [pc, #84]	; (800b060 <HAL_OSPI_DLYB_SetConfig+0x84>)
 800b00c:	f7fe fe46 	bl	8009c9c <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 800b010:	6839      	ldr	r1, [r7, #0]
 800b012:	4813      	ldr	r0, [pc, #76]	; (800b060 <HAL_OSPI_DLYB_SetConfig+0x84>)
 800b014:	f005 fc10 	bl	8010838 <LL_DLYB_SetDelay>
    status = HAL_OK;
 800b018:	2300      	movs	r3, #0
 800b01a:	73fb      	strb	r3, [r7, #15]
 800b01c:	e00d      	b.n	800b03a <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

  else if (hospi->Instance == OCTOSPI2)
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4a10      	ldr	r2, [pc, #64]	; (800b064 <HAL_OSPI_DLYB_SetConfig+0x88>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d108      	bne.n	800b03a <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 800b028:	480f      	ldr	r0, [pc, #60]	; (800b068 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 800b02a:	f7fe fe37 	bl	8009c9c <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 800b02e:	6839      	ldr	r1, [r7, #0]
 800b030:	480d      	ldr	r0, [pc, #52]	; (800b068 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 800b032:	f005 fc01 	bl	8010838 <LL_DLYB_SetDelay>
    status = HAL_OK;
 800b036:	2300      	movs	r3, #0
 800b038:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f7fe ffe4 	bl	800a008 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	689a      	ldr	r2, [r3, #8]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f022 0202 	bic.w	r2, r2, #2
 800b04e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 800b050:	7bfb      	ldrb	r3, [r7, #15]
}
 800b052:	4618      	mov	r0, r3
 800b054:	3710      	adds	r7, #16
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
 800b05a:	bf00      	nop
 800b05c:	420d1400 	.word	0x420d1400
 800b060:	420cf000 	.word	0x420cf000
 800b064:	420d2400 	.word	0x420d2400
 800b068:	420cf400 	.word	0x420cf400

0800b06c <HAL_OSPI_DLYB_GetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b084      	sub	sp, #16
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b076:	2301      	movs	r3, #1
 800b078:	73fb      	strb	r3, [r7, #15]

  if (hospi->Instance == OCTOSPI1)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4a0d      	ldr	r2, [pc, #52]	; (800b0b4 <HAL_OSPI_DLYB_GetConfig+0x48>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d106      	bne.n	800b092 <HAL_OSPI_DLYB_GetConfig+0x26>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 800b084:	6839      	ldr	r1, [r7, #0]
 800b086:	480c      	ldr	r0, [pc, #48]	; (800b0b8 <HAL_OSPI_DLYB_GetConfig+0x4c>)
 800b088:	f005 fbf5 	bl	8010876 <LL_DLYB_GetDelay>
    status = HAL_OK;
 800b08c:	2300      	movs	r3, #0
 800b08e:	73fb      	strb	r3, [r7, #15]
 800b090:	e00a      	b.n	800b0a8 <HAL_OSPI_DLYB_GetConfig+0x3c>
  }
  else if (hospi->Instance == OCTOSPI2)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4a09      	ldr	r2, [pc, #36]	; (800b0bc <HAL_OSPI_DLYB_GetConfig+0x50>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d105      	bne.n	800b0a8 <HAL_OSPI_DLYB_GetConfig+0x3c>
  {
    LL_DLYB_GetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 800b09c:	6839      	ldr	r1, [r7, #0]
 800b09e:	4808      	ldr	r0, [pc, #32]	; (800b0c0 <HAL_OSPI_DLYB_GetConfig+0x54>)
 800b0a0:	f005 fbe9 	bl	8010876 <LL_DLYB_GetDelay>
    status = HAL_OK;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Return function status */
  return status;
 800b0a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3710      	adds	r7, #16
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	420d1400 	.word	0x420d1400
 800b0b8:	420cf000 	.word	0x420cf000
 800b0bc:	420d2400 	.word	0x420d2400
 800b0c0:	420cf400 	.word	0x420cf400

0800b0c4 <HAL_OSPI_DLYB_GetClockPeriod>:
  * @brief  Get the Delay line length value.
  * @param  hospi   : OSPI handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_GetClockPeriod(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b084      	sub	sp, #16
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	689a      	ldr	r2, [r3, #8]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f042 0202 	orr.w	r2, r2, #2
 800b0e0:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2208      	movs	r2, #8
 800b0e6:	651a      	str	r2, [r3, #80]	; 0x50

  if (hospi->Instance == OCTOSPI1)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4a1b      	ldr	r2, [pc, #108]	; (800b15c <HAL_OSPI_DLYB_GetClockPeriod+0x98>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d10f      	bne.n	800b112 <HAL_OSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 800b0f2:	481b      	ldr	r0, [pc, #108]	; (800b160 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
 800b0f4:	f7fe fdd2 	bl	8009c9c <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
 800b0f8:	6839      	ldr	r1, [r7, #0]
 800b0fa:	4819      	ldr	r0, [pc, #100]	; (800b160 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
 800b0fc:	f005 fbd4 	bl	80108a8 <LL_DLYB_GetClockPeriod>
 800b100:	4603      	mov	r3, r0
 800b102:	2b00      	cmp	r3, #0
 800b104:	d101      	bne.n	800b10a <HAL_OSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
 800b106:	2300      	movs	r3, #0
 800b108:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
 800b10a:	4815      	ldr	r0, [pc, #84]	; (800b160 <HAL_OSPI_DLYB_GetClockPeriod+0x9c>)
 800b10c:	f7fe fdd6 	bl	8009cbc <LL_DLYB_Disable>
 800b110:	e013      	b.n	800b13a <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  }

  else if (hospi->Instance == OCTOSPI2)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	4a13      	ldr	r2, [pc, #76]	; (800b164 <HAL_OSPI_DLYB_GetClockPeriod+0xa0>)
 800b118:	4293      	cmp	r3, r2
 800b11a:	d10e      	bne.n	800b13a <HAL_OSPI_DLYB_GetClockPeriod+0x76>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 800b11c:	4812      	ldr	r0, [pc, #72]	; (800b168 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
 800b11e:	f7fe fdbd 	bl	8009c9c <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI2, pdlyb_cfg) == (uint32_t)SUCCESS)
 800b122:	6839      	ldr	r1, [r7, #0]
 800b124:	4810      	ldr	r0, [pc, #64]	; (800b168 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
 800b126:	f005 fbbf 	bl	80108a8 <LL_DLYB_GetClockPeriod>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d101      	bne.n	800b134 <HAL_OSPI_DLYB_GetClockPeriod+0x70>
    {
      status = HAL_OK;
 800b130:	2300      	movs	r3, #0
 800b132:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI2);
 800b134:	480c      	ldr	r0, [pc, #48]	; (800b168 <HAL_OSPI_DLYB_GetClockPeriod+0xa4>)
 800b136:	f7fe fdc1 	bl	8009cbc <LL_DLYB_Disable>
  {
    /* Nothing to do */
  }

  /* Abort the current OctoSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f7fe ff64 	bl	800a008 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	689a      	ldr	r2, [r3, #8]
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f022 0202 	bic.w	r2, r2, #2
 800b14e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 800b150:	7bfb      	ldrb	r3, [r7, #15]
}
 800b152:	4618      	mov	r0, r3
 800b154:	3710      	adds	r7, #16
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}
 800b15a:	bf00      	nop
 800b15c:	420d1400 	.word	0x420d1400
 800b160:	420cf000 	.word	0x420cf000
 800b164:	420d2400 	.word	0x420d2400
 800b168:	420cf400 	.word	0x420cf400

0800b16c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 800b174:	4b34      	ldr	r3, [pc, #208]	; (800b248 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b178:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b17c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800b17e:	68ba      	ldr	r2, [r7, #8]
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	429a      	cmp	r2, r3
 800b184:	d101      	bne.n	800b18a <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 800b186:	2300      	movs	r3, #0
 800b188:	e057      	b.n	800b23a <HAL_PWREx_ControlVoltageScaling+0xce>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b190:	d90a      	bls.n	800b1a8 <HAL_PWREx_ControlVoltageScaling+0x3c>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800b192:	4b2d      	ldr	r3, [pc, #180]	; (800b248 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b194:	68db      	ldr	r3, [r3, #12]
 800b196:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	4313      	orrs	r3, r2
 800b19e:	4a2a      	ldr	r2, [pc, #168]	; (800b248 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b1a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b1a4:	60d3      	str	r3, [r2, #12]
 800b1a6:	e007      	b.n	800b1b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800b1a8:	4b27      	ldr	r3, [pc, #156]	; (800b248 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b1aa:	68db      	ldr	r3, [r3, #12]
 800b1ac:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800b1b0:	4925      	ldr	r1, [pc, #148]	; (800b248 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4313      	orrs	r3, r2
 800b1b6:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800b1b8:	4b24      	ldr	r3, [pc, #144]	; (800b24c <HAL_PWREx_ControlVoltageScaling+0xe0>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	4a24      	ldr	r2, [pc, #144]	; (800b250 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800b1be:	fba2 2303 	umull	r2, r3, r2, r3
 800b1c2:	099b      	lsrs	r3, r3, #6
 800b1c4:	2232      	movs	r2, #50	; 0x32
 800b1c6:	fb02 f303 	mul.w	r3, r2, r3
 800b1ca:	4a21      	ldr	r2, [pc, #132]	; (800b250 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800b1cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b1d0:	099b      	lsrs	r3, r3, #6
 800b1d2:	3301      	adds	r3, #1
 800b1d4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800b1d6:	e002      	b.n	800b1de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    timeout--;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	3b01      	subs	r3, #1
 800b1dc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800b1de:	4b1a      	ldr	r3, [pc, #104]	; (800b248 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b1e0:	68db      	ldr	r3, [r3, #12]
 800b1e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d102      	bne.n	800b1f0 <HAL_PWREx_ControlVoltageScaling+0x84>
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d1f3      	bne.n	800b1d8 <HAL_PWREx_ControlVoltageScaling+0x6c>
  }

  /* Check time out */
  if (timeout != 0U)
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d01b      	beq.n	800b22e <HAL_PWREx_ControlVoltageScaling+0xc2>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800b1f6:	4b15      	ldr	r3, [pc, #84]	; (800b24c <HAL_PWREx_ControlVoltageScaling+0xe0>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	4a15      	ldr	r2, [pc, #84]	; (800b250 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800b1fc:	fba2 2303 	umull	r2, r3, r2, r3
 800b200:	099b      	lsrs	r3, r3, #6
 800b202:	2232      	movs	r2, #50	; 0x32
 800b204:	fb02 f303 	mul.w	r3, r2, r3
 800b208:	4a11      	ldr	r2, [pc, #68]	; (800b250 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800b20a:	fba2 2303 	umull	r2, r3, r2, r3
 800b20e:	099b      	lsrs	r3, r3, #6
 800b210:	3301      	adds	r3, #1
 800b212:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800b214:	e002      	b.n	800b21c <HAL_PWREx_ControlVoltageScaling+0xb0>
    {
      timeout--;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	3b01      	subs	r3, #1
 800b21a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800b21c:	4b0a      	ldr	r3, [pc, #40]	; (800b248 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800b21e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b220:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b224:	2b00      	cmp	r3, #0
 800b226:	d102      	bne.n	800b22e <HAL_PWREx_ControlVoltageScaling+0xc2>
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d1f3      	bne.n	800b216 <HAL_PWREx_ControlVoltageScaling+0xaa>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d101      	bne.n	800b238 <HAL_PWREx_ControlVoltageScaling+0xcc>
  {
    return HAL_TIMEOUT;
 800b234:	2303      	movs	r3, #3
 800b236:	e000      	b.n	800b23a <HAL_PWREx_ControlVoltageScaling+0xce>
  }

  return HAL_OK;
 800b238:	2300      	movs	r3, #0
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3714      	adds	r7, #20
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr
 800b246:	bf00      	nop
 800b248:	46020800 	.word	0x46020800
 800b24c:	20000004 	.word	0x20000004
 800b250:	10624dd3 	.word	0x10624dd3

0800b254 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b254:	b480      	push	{r7}
 800b256:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 800b258:	4b04      	ldr	r3, [pc, #16]	; (800b26c <HAL_PWREx_GetVoltageRange+0x18>)
 800b25a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b25c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800b260:	4618      	mov	r0, r3
 800b262:	46bd      	mov	sp, r7
 800b264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b268:	4770      	bx	lr
 800b26a:	bf00      	nop
 800b26c:	46020800 	.word	0x46020800

0800b270 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 800b270:	b480      	push	{r7}
 800b272:	b085      	sub	sp, #20
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800b278:	4b22      	ldr	r3, [pc, #136]	; (800b304 <HAL_PWREx_ConfigSupply+0x94>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	4a22      	ldr	r2, [pc, #136]	; (800b308 <HAL_PWREx_ConfigSupply+0x98>)
 800b27e:	fba2 2303 	umull	r2, r3, r2, r3
 800b282:	099b      	lsrs	r3, r3, #6
 800b284:	2232      	movs	r2, #50	; 0x32
 800b286:	fb02 f303 	mul.w	r3, r2, r3
 800b28a:	4a1f      	ldr	r2, [pc, #124]	; (800b308 <HAL_PWREx_ConfigSupply+0x98>)
 800b28c:	fba2 2303 	umull	r2, r3, r2, r3
 800b290:	099b      	lsrs	r3, r3, #6
 800b292:	3301      	adds	r3, #1
 800b294:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d113      	bne.n	800b2c4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800b29c:	4b1b      	ldr	r3, [pc, #108]	; (800b30c <HAL_PWREx_ConfigSupply+0x9c>)
 800b29e:	689b      	ldr	r3, [r3, #8]
 800b2a0:	4a1a      	ldr	r2, [pc, #104]	; (800b30c <HAL_PWREx_ConfigSupply+0x9c>)
 800b2a2:	f023 0302 	bic.w	r3, r3, #2
 800b2a6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800b2a8:	e002      	b.n	800b2b0 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	3b01      	subs	r3, #1
 800b2ae:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800b2b0:	4b16      	ldr	r3, [pc, #88]	; (800b30c <HAL_PWREx_ConfigSupply+0x9c>)
 800b2b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b2b4:	f003 0302 	and.w	r3, r3, #2
 800b2b8:	2b02      	cmp	r3, #2
 800b2ba:	d116      	bne.n	800b2ea <HAL_PWREx_ConfigSupply+0x7a>
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d1f3      	bne.n	800b2aa <HAL_PWREx_ConfigSupply+0x3a>
 800b2c2:	e012      	b.n	800b2ea <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800b2c4:	4b11      	ldr	r3, [pc, #68]	; (800b30c <HAL_PWREx_ConfigSupply+0x9c>)
 800b2c6:	689b      	ldr	r3, [r3, #8]
 800b2c8:	4a10      	ldr	r2, [pc, #64]	; (800b30c <HAL_PWREx_ConfigSupply+0x9c>)
 800b2ca:	f043 0302 	orr.w	r3, r3, #2
 800b2ce:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800b2d0:	e002      	b.n	800b2d8 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	3b01      	subs	r3, #1
 800b2d6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800b2d8:	4b0c      	ldr	r3, [pc, #48]	; (800b30c <HAL_PWREx_ConfigSupply+0x9c>)
 800b2da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b2dc:	f003 0302 	and.w	r3, r3, #2
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d102      	bne.n	800b2ea <HAL_PWREx_ConfigSupply+0x7a>
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d1f3      	bne.n	800b2d2 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d101      	bne.n	800b2f4 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 800b2f0:	2303      	movs	r3, #3
 800b2f2:	e000      	b.n	800b2f6 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 800b2f4:	2300      	movs	r3, #0
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3714      	adds	r7, #20
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b300:	4770      	bx	lr
 800b302:	bf00      	nop
 800b304:	20000004 	.word	0x20000004
 800b308:	10624dd3 	.word	0x10624dd3
 800b30c:	46020800 	.word	0x46020800

0800b310 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800b310:	b480      	push	{r7}
 800b312:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 800b314:	4b05      	ldr	r3, [pc, #20]	; (800b32c <HAL_PWREx_EnableVddIO2+0x1c>)
 800b316:	691b      	ldr	r3, [r3, #16]
 800b318:	4a04      	ldr	r2, [pc, #16]	; (800b32c <HAL_PWREx_EnableVddIO2+0x1c>)
 800b31a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b31e:	6113      	str	r3, [r2, #16]
}
 800b320:	bf00      	nop
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop
 800b32c:	46020800 	.word	0x46020800

0800b330 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 800b330:	b480      	push	{r7}
 800b332:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 800b334:	4b05      	ldr	r3, [pc, #20]	; (800b34c <HAL_PWREx_EnableVddA+0x1c>)
 800b336:	691b      	ldr	r3, [r3, #16]
 800b338:	4a04      	ldr	r2, [pc, #16]	; (800b34c <HAL_PWREx_EnableVddA+0x1c>)
 800b33a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b33e:	6113      	str	r3, [r2, #16]
}
 800b340:	bf00      	nop
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr
 800b34a:	bf00      	nop
 800b34c:	46020800 	.word	0x46020800

0800b350 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b08e      	sub	sp, #56	; 0x38
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 800b358:	2300      	movs	r3, #0
 800b35a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d102      	bne.n	800b36a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800b364:	2301      	movs	r3, #1
 800b366:	f000 bec3 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b36a:	4b9c      	ldr	r3, [pc, #624]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b36c:	69db      	ldr	r3, [r3, #28]
 800b36e:	f003 030c 	and.w	r3, r3, #12
 800b372:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b374:	4b99      	ldr	r3, [pc, #612]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b378:	f003 0303 	and.w	r3, r3, #3
 800b37c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f003 0310 	and.w	r3, r3, #16
 800b386:	2b00      	cmp	r3, #0
 800b388:	f000 8172 	beq.w	800b670 <HAL_RCC_OscConfig+0x320>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800b38c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d007      	beq.n	800b3a2 <HAL_RCC_OscConfig+0x52>
 800b392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b394:	2b0c      	cmp	r3, #12
 800b396:	f040 80e4 	bne.w	800b562 <HAL_RCC_OscConfig+0x212>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b39c:	2b01      	cmp	r3, #1
 800b39e:	f040 80e0 	bne.w	800b562 <HAL_RCC_OscConfig+0x212>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b3a2:	4b8e      	ldr	r3, [pc, #568]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f003 0304 	and.w	r3, r3, #4
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d006      	beq.n	800b3bc <HAL_RCC_OscConfig+0x6c>
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	69db      	ldr	r3, [r3, #28]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d102      	bne.n	800b3bc <HAL_RCC_OscConfig+0x6c>
      {
        return HAL_ERROR;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	f000 be9a 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b3c0:	4b86      	ldr	r3, [pc, #536]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b3c2:	689b      	ldr	r3, [r3, #8]
 800b3c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d004      	beq.n	800b3d6 <HAL_RCC_OscConfig+0x86>
 800b3cc:	4b83      	ldr	r3, [pc, #524]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b3ce:	689b      	ldr	r3, [r3, #8]
 800b3d0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b3d4:	e005      	b.n	800b3e2 <HAL_RCC_OscConfig+0x92>
 800b3d6:	4b81      	ldr	r3, [pc, #516]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b3d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b3dc:	041b      	lsls	r3, r3, #16
 800b3de:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b3e2:	4293      	cmp	r3, r2
 800b3e4:	d255      	bcs.n	800b492 <HAL_RCC_OscConfig+0x142>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b3e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d10a      	bne.n	800b402 <HAL_RCC_OscConfig+0xb2>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f001 fa0b 	bl	800c80c <RCC_SetFlashLatencyFromMSIRange>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d002      	beq.n	800b402 <HAL_RCC_OscConfig+0xb2>
            {
              return HAL_ERROR;
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	f000 be77 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800b402:	4b76      	ldr	r3, [pc, #472]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b404:	689b      	ldr	r3, [r3, #8]
 800b406:	4a75      	ldr	r2, [pc, #468]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b408:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b40c:	6093      	str	r3, [r2, #8]
 800b40e:	4b73      	ldr	r3, [pc, #460]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b410:	689b      	ldr	r3, [r3, #8]
 800b412:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b41a:	4970      	ldr	r1, [pc, #448]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b41c:	4313      	orrs	r3, r2
 800b41e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b424:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800b428:	d309      	bcc.n	800b43e <HAL_RCC_OscConfig+0xee>
 800b42a:	4b6c      	ldr	r3, [pc, #432]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b42c:	68db      	ldr	r3, [r3, #12]
 800b42e:	f023 021f 	bic.w	r2, r3, #31
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6a1b      	ldr	r3, [r3, #32]
 800b436:	4969      	ldr	r1, [pc, #420]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b438:	4313      	orrs	r3, r2
 800b43a:	60cb      	str	r3, [r1, #12]
 800b43c:	e07e      	b.n	800b53c <HAL_RCC_OscConfig+0x1ec>
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b442:	2b00      	cmp	r3, #0
 800b444:	da0a      	bge.n	800b45c <HAL_RCC_OscConfig+0x10c>
 800b446:	4b65      	ldr	r3, [pc, #404]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b448:	68db      	ldr	r3, [r3, #12]
 800b44a:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6a1b      	ldr	r3, [r3, #32]
 800b452:	015b      	lsls	r3, r3, #5
 800b454:	4961      	ldr	r1, [pc, #388]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b456:	4313      	orrs	r3, r2
 800b458:	60cb      	str	r3, [r1, #12]
 800b45a:	e06f      	b.n	800b53c <HAL_RCC_OscConfig+0x1ec>
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b464:	d30a      	bcc.n	800b47c <HAL_RCC_OscConfig+0x12c>
 800b466:	4b5d      	ldr	r3, [pc, #372]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b468:	68db      	ldr	r3, [r3, #12]
 800b46a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6a1b      	ldr	r3, [r3, #32]
 800b472:	029b      	lsls	r3, r3, #10
 800b474:	4959      	ldr	r1, [pc, #356]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b476:	4313      	orrs	r3, r2
 800b478:	60cb      	str	r3, [r1, #12]
 800b47a:	e05f      	b.n	800b53c <HAL_RCC_OscConfig+0x1ec>
 800b47c:	4b57      	ldr	r3, [pc, #348]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b47e:	68db      	ldr	r3, [r3, #12]
 800b480:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6a1b      	ldr	r3, [r3, #32]
 800b488:	03db      	lsls	r3, r3, #15
 800b48a:	4954      	ldr	r1, [pc, #336]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b48c:	4313      	orrs	r3, r2
 800b48e:	60cb      	str	r3, [r1, #12]
 800b490:	e054      	b.n	800b53c <HAL_RCC_OscConfig+0x1ec>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800b492:	4b52      	ldr	r3, [pc, #328]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b494:	689b      	ldr	r3, [r3, #8]
 800b496:	4a51      	ldr	r2, [pc, #324]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b498:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b49c:	6093      	str	r3, [r2, #8]
 800b49e:	4b4f      	ldr	r3, [pc, #316]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b4a0:	689b      	ldr	r3, [r3, #8]
 800b4a2:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4aa:	494c      	ldr	r1, [pc, #304]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b4:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800b4b8:	d309      	bcc.n	800b4ce <HAL_RCC_OscConfig+0x17e>
 800b4ba:	4b48      	ldr	r3, [pc, #288]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b4bc:	68db      	ldr	r3, [r3, #12]
 800b4be:	f023 021f 	bic.w	r2, r3, #31
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6a1b      	ldr	r3, [r3, #32]
 800b4c6:	4945      	ldr	r1, [pc, #276]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	60cb      	str	r3, [r1, #12]
 800b4cc:	e028      	b.n	800b520 <HAL_RCC_OscConfig+0x1d0>
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	da0a      	bge.n	800b4ec <HAL_RCC_OscConfig+0x19c>
 800b4d6:	4b41      	ldr	r3, [pc, #260]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b4d8:	68db      	ldr	r3, [r3, #12]
 800b4da:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6a1b      	ldr	r3, [r3, #32]
 800b4e2:	015b      	lsls	r3, r3, #5
 800b4e4:	493d      	ldr	r1, [pc, #244]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	60cb      	str	r3, [r1, #12]
 800b4ea:	e019      	b.n	800b520 <HAL_RCC_OscConfig+0x1d0>
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4f4:	d30a      	bcc.n	800b50c <HAL_RCC_OscConfig+0x1bc>
 800b4f6:	4b39      	ldr	r3, [pc, #228]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b4f8:	68db      	ldr	r3, [r3, #12]
 800b4fa:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6a1b      	ldr	r3, [r3, #32]
 800b502:	029b      	lsls	r3, r3, #10
 800b504:	4935      	ldr	r1, [pc, #212]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b506:	4313      	orrs	r3, r2
 800b508:	60cb      	str	r3, [r1, #12]
 800b50a:	e009      	b.n	800b520 <HAL_RCC_OscConfig+0x1d0>
 800b50c:	4b33      	ldr	r3, [pc, #204]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b50e:	68db      	ldr	r3, [r3, #12]
 800b510:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6a1b      	ldr	r3, [r3, #32]
 800b518:	03db      	lsls	r3, r3, #15
 800b51a:	4930      	ldr	r1, [pc, #192]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b51c:	4313      	orrs	r3, r2
 800b51e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800b520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b522:	2b00      	cmp	r3, #0
 800b524:	d10a      	bne.n	800b53c <HAL_RCC_OscConfig+0x1ec>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b52a:	4618      	mov	r0, r3
 800b52c:	f001 f96e 	bl	800c80c <RCC_SetFlashLatencyFromMSIRange>
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	d002      	beq.n	800b53c <HAL_RCC_OscConfig+0x1ec>
            {
              return HAL_ERROR;
 800b536:	2301      	movs	r3, #1
 800b538:	f000 bdda 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 800b53c:	f001 f8d8 	bl	800c6f0 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b540:	4b27      	ldr	r3, [pc, #156]	; (800b5e0 <HAL_RCC_OscConfig+0x290>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4618      	mov	r0, r3
 800b546:	f7fa ffe9 	bl	800651c <HAL_InitTick>
 800b54a:	4603      	mov	r3, r0
 800b54c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 800b550:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b554:	2b00      	cmp	r3, #0
 800b556:	f000 808a 	beq.w	800b66e <HAL_RCC_OscConfig+0x31e>
        {
          return status;
 800b55a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b55e:	f000 bdc7 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	69db      	ldr	r3, [r3, #28]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d066      	beq.n	800b638 <HAL_RCC_OscConfig+0x2e8>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800b56a:	4b1c      	ldr	r3, [pc, #112]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a1b      	ldr	r2, [pc, #108]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b570:	f043 0301 	orr.w	r3, r3, #1
 800b574:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800b576:	f7fb fadb 	bl	8006b30 <HAL_GetTick>
 800b57a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800b57c:	e009      	b.n	800b592 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b57e:	f7fb fad7 	bl	8006b30 <HAL_GetTick>
 800b582:	4602      	mov	r2, r0
 800b584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b586:	1ad3      	subs	r3, r2, r3
 800b588:	2b02      	cmp	r3, #2
 800b58a:	d902      	bls.n	800b592 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 800b58c:	2303      	movs	r3, #3
 800b58e:	f000 bdaf 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800b592:	4b12      	ldr	r3, [pc, #72]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	f003 0304 	and.w	r3, r3, #4
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d0ef      	beq.n	800b57e <HAL_RCC_OscConfig+0x22e>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800b59e:	4b0f      	ldr	r3, [pc, #60]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	4a0e      	ldr	r2, [pc, #56]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b5a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b5a8:	6093      	str	r3, [r2, #8]
 800b5aa:	4b0c      	ldr	r3, [pc, #48]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b5ac:	689b      	ldr	r3, [r3, #8]
 800b5ae:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5b6:	4909      	ldr	r1, [pc, #36]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b5b8:	4313      	orrs	r3, r2
 800b5ba:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5c0:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800b5c4:	d30e      	bcc.n	800b5e4 <HAL_RCC_OscConfig+0x294>
 800b5c6:	4b05      	ldr	r3, [pc, #20]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b5c8:	68db      	ldr	r3, [r3, #12]
 800b5ca:	f023 021f 	bic.w	r2, r3, #31
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6a1b      	ldr	r3, [r3, #32]
 800b5d2:	4902      	ldr	r1, [pc, #8]	; (800b5dc <HAL_RCC_OscConfig+0x28c>)
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	60cb      	str	r3, [r1, #12]
 800b5d8:	e04a      	b.n	800b670 <HAL_RCC_OscConfig+0x320>
 800b5da:	bf00      	nop
 800b5dc:	46020c00 	.word	0x46020c00
 800b5e0:	20000008 	.word	0x20000008
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	da0a      	bge.n	800b602 <HAL_RCC_OscConfig+0x2b2>
 800b5ec:	4b9b      	ldr	r3, [pc, #620]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b5ee:	68db      	ldr	r3, [r3, #12]
 800b5f0:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6a1b      	ldr	r3, [r3, #32]
 800b5f8:	015b      	lsls	r3, r3, #5
 800b5fa:	4998      	ldr	r1, [pc, #608]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b5fc:	4313      	orrs	r3, r2
 800b5fe:	60cb      	str	r3, [r1, #12]
 800b600:	e036      	b.n	800b670 <HAL_RCC_OscConfig+0x320>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b606:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b60a:	d30a      	bcc.n	800b622 <HAL_RCC_OscConfig+0x2d2>
 800b60c:	4b93      	ldr	r3, [pc, #588]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b60e:	68db      	ldr	r3, [r3, #12]
 800b610:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6a1b      	ldr	r3, [r3, #32]
 800b618:	029b      	lsls	r3, r3, #10
 800b61a:	4990      	ldr	r1, [pc, #576]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b61c:	4313      	orrs	r3, r2
 800b61e:	60cb      	str	r3, [r1, #12]
 800b620:	e026      	b.n	800b670 <HAL_RCC_OscConfig+0x320>
 800b622:	4b8e      	ldr	r3, [pc, #568]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b624:	68db      	ldr	r3, [r3, #12]
 800b626:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6a1b      	ldr	r3, [r3, #32]
 800b62e:	03db      	lsls	r3, r3, #15
 800b630:	498a      	ldr	r1, [pc, #552]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b632:	4313      	orrs	r3, r2
 800b634:	60cb      	str	r3, [r1, #12]
 800b636:	e01b      	b.n	800b670 <HAL_RCC_OscConfig+0x320>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800b638:	4b88      	ldr	r3, [pc, #544]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	4a87      	ldr	r2, [pc, #540]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b63e:	f023 0301 	bic.w	r3, r3, #1
 800b642:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800b644:	f7fb fa74 	bl	8006b30 <HAL_GetTick>
 800b648:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800b64a:	e009      	b.n	800b660 <HAL_RCC_OscConfig+0x310>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b64c:	f7fb fa70 	bl	8006b30 <HAL_GetTick>
 800b650:	4602      	mov	r2, r0
 800b652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b654:	1ad3      	subs	r3, r2, r3
 800b656:	2b02      	cmp	r3, #2
 800b658:	d902      	bls.n	800b660 <HAL_RCC_OscConfig+0x310>
          {
            return HAL_TIMEOUT;
 800b65a:	2303      	movs	r3, #3
 800b65c:	f000 bd48 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800b660:	4b7e      	ldr	r3, [pc, #504]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f003 0304 	and.w	r3, r3, #4
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d1ef      	bne.n	800b64c <HAL_RCC_OscConfig+0x2fc>
 800b66c:	e000      	b.n	800b670 <HAL_RCC_OscConfig+0x320>
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b66e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f003 0301 	and.w	r3, r3, #1
 800b678:	2b00      	cmp	r3, #0
 800b67a:	f000 8094 	beq.w	800b7a6 <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800b67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b680:	2b08      	cmp	r3, #8
 800b682:	d005      	beq.n	800b690 <HAL_RCC_OscConfig+0x340>
 800b684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b686:	2b0c      	cmp	r3, #12
 800b688:	d110      	bne.n	800b6ac <HAL_RCC_OscConfig+0x35c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b68a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b68c:	2b03      	cmp	r3, #3
 800b68e:	d10d      	bne.n	800b6ac <HAL_RCC_OscConfig+0x35c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b690:	4b72      	ldr	r3, [pc, #456]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b698:	2b00      	cmp	r3, #0
 800b69a:	f000 8083 	beq.w	800b7a4 <HAL_RCC_OscConfig+0x454>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d17e      	bne.n	800b7a4 <HAL_RCC_OscConfig+0x454>
      {
        return HAL_ERROR;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	f000 bd22 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6b4:	d106      	bne.n	800b6c4 <HAL_RCC_OscConfig+0x374>
 800b6b6:	4b69      	ldr	r3, [pc, #420]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	4a68      	ldr	r2, [pc, #416]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b6bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b6c0:	6013      	str	r3, [r2, #0]
 800b6c2:	e041      	b.n	800b748 <HAL_RCC_OscConfig+0x3f8>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	685b      	ldr	r3, [r3, #4]
 800b6c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b6cc:	d112      	bne.n	800b6f4 <HAL_RCC_OscConfig+0x3a4>
 800b6ce:	4b63      	ldr	r3, [pc, #396]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	4a62      	ldr	r2, [pc, #392]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b6d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b6d8:	6013      	str	r3, [r2, #0]
 800b6da:	4b60      	ldr	r3, [pc, #384]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	4a5f      	ldr	r2, [pc, #380]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b6e0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b6e4:	6013      	str	r3, [r2, #0]
 800b6e6:	4b5d      	ldr	r3, [pc, #372]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	4a5c      	ldr	r2, [pc, #368]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b6ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b6f0:	6013      	str	r3, [r2, #0]
 800b6f2:	e029      	b.n	800b748 <HAL_RCC_OscConfig+0x3f8>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	685b      	ldr	r3, [r3, #4]
 800b6f8:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 800b6fc:	d112      	bne.n	800b724 <HAL_RCC_OscConfig+0x3d4>
 800b6fe:	4b57      	ldr	r3, [pc, #348]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	4a56      	ldr	r2, [pc, #344]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b704:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b708:	6013      	str	r3, [r2, #0]
 800b70a:	4b54      	ldr	r3, [pc, #336]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	4a53      	ldr	r2, [pc, #332]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b710:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b714:	6013      	str	r3, [r2, #0]
 800b716:	4b51      	ldr	r3, [pc, #324]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	4a50      	ldr	r2, [pc, #320]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b71c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b720:	6013      	str	r3, [r2, #0]
 800b722:	e011      	b.n	800b748 <HAL_RCC_OscConfig+0x3f8>
 800b724:	4b4d      	ldr	r3, [pc, #308]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a4c      	ldr	r2, [pc, #304]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b72a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b72e:	6013      	str	r3, [r2, #0]
 800b730:	4b4a      	ldr	r3, [pc, #296]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4a49      	ldr	r2, [pc, #292]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b736:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b73a:	6013      	str	r3, [r2, #0]
 800b73c:	4b47      	ldr	r3, [pc, #284]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a46      	ldr	r2, [pc, #280]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b742:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	685b      	ldr	r3, [r3, #4]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d014      	beq.n	800b77a <HAL_RCC_OscConfig+0x42a>
      {
        tickstart = HAL_GetTick();
 800b750:	f7fb f9ee 	bl	8006b30 <HAL_GetTick>
 800b754:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b756:	e009      	b.n	800b76c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b758:	f7fb f9ea 	bl	8006b30 <HAL_GetTick>
 800b75c:	4602      	mov	r2, r0
 800b75e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b760:	1ad3      	subs	r3, r2, r3
 800b762:	2b64      	cmp	r3, #100	; 0x64
 800b764:	d902      	bls.n	800b76c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800b766:	2303      	movs	r3, #3
 800b768:	f000 bcc2 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b76c:	4b3b      	ldr	r3, [pc, #236]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b774:	2b00      	cmp	r3, #0
 800b776:	d0ef      	beq.n	800b758 <HAL_RCC_OscConfig+0x408>
 800b778:	e015      	b.n	800b7a6 <HAL_RCC_OscConfig+0x456>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 800b77a:	f7fb f9d9 	bl	8006b30 <HAL_GetTick>
 800b77e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b780:	e009      	b.n	800b796 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b782:	f7fb f9d5 	bl	8006b30 <HAL_GetTick>
 800b786:	4602      	mov	r2, r0
 800b788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b78a:	1ad3      	subs	r3, r2, r3
 800b78c:	2b64      	cmp	r3, #100	; 0x64
 800b78e:	d902      	bls.n	800b796 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800b790:	2303      	movs	r3, #3
 800b792:	f000 bcad 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b796:	4b31      	ldr	r3, [pc, #196]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d1ef      	bne.n	800b782 <HAL_RCC_OscConfig+0x432>
 800b7a2:	e000      	b.n	800b7a6 <HAL_RCC_OscConfig+0x456>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b7a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f003 0302 	and.w	r3, r3, #2
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d066      	beq.n	800b880 <HAL_RCC_OscConfig+0x530>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800b7b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7b4:	2b04      	cmp	r3, #4
 800b7b6:	d005      	beq.n	800b7c4 <HAL_RCC_OscConfig+0x474>
 800b7b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ba:	2b0c      	cmp	r3, #12
 800b7bc:	d11a      	bne.n	800b7f4 <HAL_RCC_OscConfig+0x4a4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b7be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7c0:	2b02      	cmp	r3, #2
 800b7c2:	d117      	bne.n	800b7f4 <HAL_RCC_OscConfig+0x4a4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b7c4:	4b25      	ldr	r3, [pc, #148]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d006      	beq.n	800b7de <HAL_RCC_OscConfig+0x48e>
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	68db      	ldr	r3, [r3, #12]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d102      	bne.n	800b7de <HAL_RCC_OscConfig+0x48e>
      {
        return HAL_ERROR;
 800b7d8:	2301      	movs	r3, #1
 800b7da:	f000 bc89 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800b7de:	4b1f      	ldr	r3, [pc, #124]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b7e0:	691b      	ldr	r3, [r3, #16]
 800b7e2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	691b      	ldr	r3, [r3, #16]
 800b7ea:	041b      	lsls	r3, r3, #16
 800b7ec:	491b      	ldr	r1, [pc, #108]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b7ee:	4313      	orrs	r3, r2
 800b7f0:	610b      	str	r3, [r1, #16]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b7f2:	e045      	b.n	800b880 <HAL_RCC_OscConfig+0x530>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68db      	ldr	r3, [r3, #12]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d024      	beq.n	800b846 <HAL_RCC_OscConfig+0x4f6>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800b7fc:	4b17      	ldr	r3, [pc, #92]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	4a16      	ldr	r2, [pc, #88]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b806:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800b808:	f7fb f992 	bl	8006b30 <HAL_GetTick>
 800b80c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b80e:	e009      	b.n	800b824 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b810:	f7fb f98e 	bl	8006b30 <HAL_GetTick>
 800b814:	4602      	mov	r2, r0
 800b816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	2b02      	cmp	r3, #2
 800b81c:	d902      	bls.n	800b824 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800b81e:	2303      	movs	r3, #3
 800b820:	f000 bc66 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b824:	4b0d      	ldr	r3, [pc, #52]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d0ef      	beq.n	800b810 <HAL_RCC_OscConfig+0x4c0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800b830:	4b0a      	ldr	r3, [pc, #40]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b832:	691b      	ldr	r3, [r3, #16]
 800b834:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	691b      	ldr	r3, [r3, #16]
 800b83c:	041b      	lsls	r3, r3, #16
 800b83e:	4907      	ldr	r1, [pc, #28]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b840:	4313      	orrs	r3, r2
 800b842:	610b      	str	r3, [r1, #16]
 800b844:	e01c      	b.n	800b880 <HAL_RCC_OscConfig+0x530>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800b846:	4b05      	ldr	r3, [pc, #20]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	4a04      	ldr	r2, [pc, #16]	; (800b85c <HAL_RCC_OscConfig+0x50c>)
 800b84c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b850:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800b852:	f7fb f96d 	bl	8006b30 <HAL_GetTick>
 800b856:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b858:	e00c      	b.n	800b874 <HAL_RCC_OscConfig+0x524>
 800b85a:	bf00      	nop
 800b85c:	46020c00 	.word	0x46020c00
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b860:	f7fb f966 	bl	8006b30 <HAL_GetTick>
 800b864:	4602      	mov	r2, r0
 800b866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b868:	1ad3      	subs	r3, r2, r3
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d902      	bls.n	800b874 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800b86e:	2303      	movs	r3, #3
 800b870:	f000 bc3e 	b.w	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b874:	4baf      	ldr	r3, [pc, #700]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d1ef      	bne.n	800b860 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	f003 0308 	and.w	r3, r3, #8
 800b888:	2b00      	cmp	r3, #0
 800b88a:	f000 80c7 	beq.w	800ba1c <HAL_RCC_OscConfig+0x6cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800b88e:	2300      	movs	r3, #0
 800b890:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b894:	4ba7      	ldr	r3, [pc, #668]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b896:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b89a:	f003 0304 	and.w	r3, r3, #4
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d111      	bne.n	800b8c6 <HAL_RCC_OscConfig+0x576>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b8a2:	4ba4      	ldr	r3, [pc, #656]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b8a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b8a8:	4aa2      	ldr	r2, [pc, #648]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b8aa:	f043 0304 	orr.w	r3, r3, #4
 800b8ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800b8b2:	4ba0      	ldr	r3, [pc, #640]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b8b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b8b8:	f003 0304 	and.w	r3, r3, #4
 800b8bc:	617b      	str	r3, [r7, #20]
 800b8be:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b8c6:	4b9c      	ldr	r3, [pc, #624]	; (800bb38 <HAL_RCC_OscConfig+0x7e8>)
 800b8c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8ca:	f003 0301 	and.w	r3, r3, #1
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d118      	bne.n	800b904 <HAL_RCC_OscConfig+0x5b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800b8d2:	4b99      	ldr	r3, [pc, #612]	; (800bb38 <HAL_RCC_OscConfig+0x7e8>)
 800b8d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8d6:	4a98      	ldr	r2, [pc, #608]	; (800bb38 <HAL_RCC_OscConfig+0x7e8>)
 800b8d8:	f043 0301 	orr.w	r3, r3, #1
 800b8dc:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b8de:	f7fb f927 	bl	8006b30 <HAL_GetTick>
 800b8e2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b8e4:	e008      	b.n	800b8f8 <HAL_RCC_OscConfig+0x5a8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b8e6:	f7fb f923 	bl	8006b30 <HAL_GetTick>
 800b8ea:	4602      	mov	r2, r0
 800b8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ee:	1ad3      	subs	r3, r2, r3
 800b8f0:	2b02      	cmp	r3, #2
 800b8f2:	d901      	bls.n	800b8f8 <HAL_RCC_OscConfig+0x5a8>
        {
          return HAL_TIMEOUT;
 800b8f4:	2303      	movs	r3, #3
 800b8f6:	e3fb      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b8f8:	4b8f      	ldr	r3, [pc, #572]	; (800bb38 <HAL_RCC_OscConfig+0x7e8>)
 800b8fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8fc:	f003 0301 	and.w	r3, r3, #1
 800b900:	2b00      	cmp	r3, #0
 800b902:	d0f0      	beq.n	800b8e6 <HAL_RCC_OscConfig+0x596>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	695b      	ldr	r3, [r3, #20]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d05f      	beq.n	800b9cc <HAL_RCC_OscConfig+0x67c>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800b90c:	4b89      	ldr	r3, [pc, #548]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b90e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b912:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	699a      	ldr	r2, [r3, #24]
 800b918:	6a3b      	ldr	r3, [r7, #32]
 800b91a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b91e:	429a      	cmp	r2, r3
 800b920:	d037      	beq.n	800b992 <HAL_RCC_OscConfig+0x642>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800b922:	6a3b      	ldr	r3, [r7, #32]
 800b924:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d006      	beq.n	800b93a <HAL_RCC_OscConfig+0x5ea>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800b92c:	6a3b      	ldr	r3, [r7, #32]
 800b92e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800b932:	2b00      	cmp	r3, #0
 800b934:	d101      	bne.n	800b93a <HAL_RCC_OscConfig+0x5ea>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800b936:	2301      	movs	r3, #1
 800b938:	e3da      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 800b93a:	6a3b      	ldr	r3, [r7, #32]
 800b93c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b940:	2b00      	cmp	r3, #0
 800b942:	d01b      	beq.n	800b97c <HAL_RCC_OscConfig+0x62c>
        {
          __HAL_RCC_LSI_DISABLE();
 800b944:	4b7b      	ldr	r3, [pc, #492]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b946:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b94a:	4a7a      	ldr	r2, [pc, #488]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b94c:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800b950:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 800b954:	f7fb f8ec 	bl	8006b30 <HAL_GetTick>
 800b958:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b95a:	e008      	b.n	800b96e <HAL_RCC_OscConfig+0x61e>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b95c:	f7fb f8e8 	bl	8006b30 <HAL_GetTick>
 800b960:	4602      	mov	r2, r0
 800b962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b964:	1ad3      	subs	r3, r2, r3
 800b966:	2b02      	cmp	r3, #2
 800b968:	d901      	bls.n	800b96e <HAL_RCC_OscConfig+0x61e>
            {
              return HAL_TIMEOUT;
 800b96a:	2303      	movs	r3, #3
 800b96c:	e3c0      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b96e:	4b71      	ldr	r3, [pc, #452]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b970:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b974:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d1ef      	bne.n	800b95c <HAL_RCC_OscConfig+0x60c>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800b97c:	4b6d      	ldr	r3, [pc, #436]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b97e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b982:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	699b      	ldr	r3, [r3, #24]
 800b98a:	496a      	ldr	r1, [pc, #424]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b98c:	4313      	orrs	r3, r2
 800b98e:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800b992:	4b68      	ldr	r3, [pc, #416]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b994:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b998:	4a66      	ldr	r2, [pc, #408]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b99a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b99e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 800b9a2:	f7fb f8c5 	bl	8006b30 <HAL_GetTick>
 800b9a6:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800b9a8:	e008      	b.n	800b9bc <HAL_RCC_OscConfig+0x66c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b9aa:	f7fb f8c1 	bl	8006b30 <HAL_GetTick>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9b2:	1ad3      	subs	r3, r2, r3
 800b9b4:	2b02      	cmp	r3, #2
 800b9b6:	d901      	bls.n	800b9bc <HAL_RCC_OscConfig+0x66c>
        {
          return HAL_TIMEOUT;
 800b9b8:	2303      	movs	r3, #3
 800b9ba:	e399      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800b9bc:	4b5d      	ldr	r3, [pc, #372]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b9be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b9c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d0ef      	beq.n	800b9aa <HAL_RCC_OscConfig+0x65a>
 800b9ca:	e01b      	b.n	800ba04 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800b9cc:	4b59      	ldr	r3, [pc, #356]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b9ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b9d2:	4a58      	ldr	r2, [pc, #352]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b9d4:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800b9d8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 800b9dc:	f7fb f8a8 	bl	8006b30 <HAL_GetTick>
 800b9e0:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b9e2:	e008      	b.n	800b9f6 <HAL_RCC_OscConfig+0x6a6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b9e4:	f7fb f8a4 	bl	8006b30 <HAL_GetTick>
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ec:	1ad3      	subs	r3, r2, r3
 800b9ee:	2b02      	cmp	r3, #2
 800b9f0:	d901      	bls.n	800b9f6 <HAL_RCC_OscConfig+0x6a6>
        {
          return HAL_TIMEOUT;
 800b9f2:	2303      	movs	r3, #3
 800b9f4:	e37c      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b9f6:	4b4f      	ldr	r3, [pc, #316]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800b9f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b9fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d1ef      	bne.n	800b9e4 <HAL_RCC_OscConfig+0x694>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ba04:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800ba08:	2b01      	cmp	r3, #1
 800ba0a:	d107      	bne.n	800ba1c <HAL_RCC_OscConfig+0x6cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ba0c:	4b49      	ldr	r3, [pc, #292]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800ba0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba12:	4a48      	ldr	r2, [pc, #288]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800ba14:	f023 0304 	bic.w	r3, r3, #4
 800ba18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f003 0304 	and.w	r3, r3, #4
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	f000 8112 	beq.w	800bc4e <HAL_RCC_OscConfig+0x8fe>
  {
    FlagStatus pwrclkchanged = RESET;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ba30:	4b40      	ldr	r3, [pc, #256]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800ba32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba36:	f003 0304 	and.w	r3, r3, #4
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d111      	bne.n	800ba62 <HAL_RCC_OscConfig+0x712>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ba3e:	4b3d      	ldr	r3, [pc, #244]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800ba40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba44:	4a3b      	ldr	r2, [pc, #236]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800ba46:	f043 0304 	orr.w	r3, r3, #4
 800ba4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800ba4e:	4b39      	ldr	r3, [pc, #228]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800ba50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba54:	f003 0304 	and.w	r3, r3, #4
 800ba58:	613b      	str	r3, [r7, #16]
 800ba5a:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800ba62:	4b35      	ldr	r3, [pc, #212]	; (800bb38 <HAL_RCC_OscConfig+0x7e8>)
 800ba64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba66:	f003 0301 	and.w	r3, r3, #1
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d118      	bne.n	800baa0 <HAL_RCC_OscConfig+0x750>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800ba6e:	4b32      	ldr	r3, [pc, #200]	; (800bb38 <HAL_RCC_OscConfig+0x7e8>)
 800ba70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba72:	4a31      	ldr	r2, [pc, #196]	; (800bb38 <HAL_RCC_OscConfig+0x7e8>)
 800ba74:	f043 0301 	orr.w	r3, r3, #1
 800ba78:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ba7a:	f7fb f859 	bl	8006b30 <HAL_GetTick>
 800ba7e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800ba80:	e008      	b.n	800ba94 <HAL_RCC_OscConfig+0x744>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba82:	f7fb f855 	bl	8006b30 <HAL_GetTick>
 800ba86:	4602      	mov	r2, r0
 800ba88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba8a:	1ad3      	subs	r3, r2, r3
 800ba8c:	2b02      	cmp	r3, #2
 800ba8e:	d901      	bls.n	800ba94 <HAL_RCC_OscConfig+0x744>
        {
          return HAL_TIMEOUT;
 800ba90:	2303      	movs	r3, #3
 800ba92:	e32d      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800ba94:	4b28      	ldr	r3, [pc, #160]	; (800bb38 <HAL_RCC_OscConfig+0x7e8>)
 800ba96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba98:	f003 0301 	and.w	r3, r3, #1
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d0f0      	beq.n	800ba82 <HAL_RCC_OscConfig+0x732>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	f003 0301 	and.w	r3, r3, #1
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d01f      	beq.n	800baec <HAL_RCC_OscConfig+0x79c>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	689b      	ldr	r3, [r3, #8]
 800bab0:	f003 0304 	and.w	r3, r3, #4
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d010      	beq.n	800bada <HAL_RCC_OscConfig+0x78a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800bab8:	4b1e      	ldr	r3, [pc, #120]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800baba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800babe:	4a1d      	ldr	r2, [pc, #116]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800bac0:	f043 0304 	orr.w	r3, r3, #4
 800bac4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800bac8:	4b1a      	ldr	r3, [pc, #104]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800baca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bace:	4a19      	ldr	r2, [pc, #100]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800bad0:	f043 0301 	orr.w	r3, r3, #1
 800bad4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800bad8:	e018      	b.n	800bb0c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800bada:	4b16      	ldr	r3, [pc, #88]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800badc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bae0:	4a14      	ldr	r2, [pc, #80]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800bae2:	f043 0301 	orr.w	r3, r3, #1
 800bae6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800baea:	e00f      	b.n	800bb0c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800baec:	4b11      	ldr	r3, [pc, #68]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800baee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800baf2:	4a10      	ldr	r2, [pc, #64]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800baf4:	f023 0301 	bic.w	r3, r3, #1
 800baf8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800bafc:	4b0d      	ldr	r3, [pc, #52]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800bafe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bb02:	4a0c      	ldr	r2, [pc, #48]	; (800bb34 <HAL_RCC_OscConfig+0x7e4>)
 800bb04:	f023 0304 	bic.w	r3, r3, #4
 800bb08:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	689b      	ldr	r3, [r3, #8]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d058      	beq.n	800bbc6 <HAL_RCC_OscConfig+0x876>
    {
      tickstart = HAL_GetTick();
 800bb14:	f7fb f80c 	bl	8006b30 <HAL_GetTick>
 800bb18:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb1a:	e00f      	b.n	800bb3c <HAL_RCC_OscConfig+0x7ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb1c:	f7fb f808 	bl	8006b30 <HAL_GetTick>
 800bb20:	4602      	mov	r2, r0
 800bb22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb24:	1ad3      	subs	r3, r2, r3
 800bb26:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb2a:	4293      	cmp	r3, r2
 800bb2c:	d906      	bls.n	800bb3c <HAL_RCC_OscConfig+0x7ec>
        {
          return HAL_TIMEOUT;
 800bb2e:	2303      	movs	r3, #3
 800bb30:	e2de      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
 800bb32:	bf00      	nop
 800bb34:	46020c00 	.word	0x46020c00
 800bb38:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb3c:	4b9c      	ldr	r3, [pc, #624]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bb3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bb42:	f003 0302 	and.w	r3, r3, #2
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d0e8      	beq.n	800bb1c <HAL_RCC_OscConfig+0x7cc>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	689b      	ldr	r3, [r3, #8]
 800bb4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d01b      	beq.n	800bb8e <HAL_RCC_OscConfig+0x83e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bb56:	4b96      	ldr	r3, [pc, #600]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bb58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bb5c:	4a94      	ldr	r2, [pc, #592]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bb5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb62:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800bb66:	e00a      	b.n	800bb7e <HAL_RCC_OscConfig+0x82e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb68:	f7fa ffe2 	bl	8006b30 <HAL_GetTick>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb70:	1ad3      	subs	r3, r2, r3
 800bb72:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb76:	4293      	cmp	r3, r2
 800bb78:	d901      	bls.n	800bb7e <HAL_RCC_OscConfig+0x82e>
          {
            return HAL_TIMEOUT;
 800bb7a:	2303      	movs	r3, #3
 800bb7c:	e2b8      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800bb7e:	4b8c      	ldr	r3, [pc, #560]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bb80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bb84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d0ed      	beq.n	800bb68 <HAL_RCC_OscConfig+0x818>
 800bb8c:	e053      	b.n	800bc36 <HAL_RCC_OscConfig+0x8e6>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bb8e:	4b88      	ldr	r3, [pc, #544]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bb90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bb94:	4a86      	ldr	r2, [pc, #536]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bb96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb9a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bb9e:	e00a      	b.n	800bbb6 <HAL_RCC_OscConfig+0x866>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bba0:	f7fa ffc6 	bl	8006b30 <HAL_GetTick>
 800bba4:	4602      	mov	r2, r0
 800bba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bba8:	1ad3      	subs	r3, r2, r3
 800bbaa:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbae:	4293      	cmp	r3, r2
 800bbb0:	d901      	bls.n	800bbb6 <HAL_RCC_OscConfig+0x866>
          {
            return HAL_TIMEOUT;
 800bbb2:	2303      	movs	r3, #3
 800bbb4:	e29c      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bbb6:	4b7e      	ldr	r3, [pc, #504]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bbb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bbbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d1ed      	bne.n	800bba0 <HAL_RCC_OscConfig+0x850>
 800bbc4:	e037      	b.n	800bc36 <HAL_RCC_OscConfig+0x8e6>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800bbc6:	f7fa ffb3 	bl	8006b30 <HAL_GetTick>
 800bbca:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bbcc:	e00a      	b.n	800bbe4 <HAL_RCC_OscConfig+0x894>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bbce:	f7fa ffaf 	bl	8006b30 <HAL_GetTick>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbd6:	1ad3      	subs	r3, r2, r3
 800bbd8:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbdc:	4293      	cmp	r3, r2
 800bbde:	d901      	bls.n	800bbe4 <HAL_RCC_OscConfig+0x894>
        {
          return HAL_TIMEOUT;
 800bbe0:	2303      	movs	r3, #3
 800bbe2:	e285      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bbe4:	4b72      	ldr	r3, [pc, #456]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bbe6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bbea:	f003 0302 	and.w	r3, r3, #2
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d1ed      	bne.n	800bbce <HAL_RCC_OscConfig+0x87e>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800bbf2:	4b6f      	ldr	r3, [pc, #444]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bbf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bbf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d01a      	beq.n	800bc36 <HAL_RCC_OscConfig+0x8e6>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bc00:	4b6b      	ldr	r3, [pc, #428]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bc06:	4a6a      	ldr	r2, [pc, #424]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bc0c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bc10:	e00a      	b.n	800bc28 <HAL_RCC_OscConfig+0x8d8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc12:	f7fa ff8d 	bl	8006b30 <HAL_GetTick>
 800bc16:	4602      	mov	r2, r0
 800bc18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc1a:	1ad3      	subs	r3, r2, r3
 800bc1c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d901      	bls.n	800bc28 <HAL_RCC_OscConfig+0x8d8>
          {
            return HAL_TIMEOUT;
 800bc24:	2303      	movs	r3, #3
 800bc26:	e263      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bc28:	4b61      	ldr	r3, [pc, #388]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800bc2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d1ed      	bne.n	800bc12 <HAL_RCC_OscConfig+0x8c2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bc36:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800bc3a:	2b01      	cmp	r3, #1
 800bc3c:	d107      	bne.n	800bc4e <HAL_RCC_OscConfig+0x8fe>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bc3e:	4b5c      	ldr	r3, [pc, #368]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bc44:	4a5a      	ldr	r2, [pc, #360]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc46:	f023 0304 	bic.w	r3, r3, #4
 800bc4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f003 0320 	and.w	r3, r3, #32
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d036      	beq.n	800bcc8 <HAL_RCC_OscConfig+0x978>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d019      	beq.n	800bc96 <HAL_RCC_OscConfig+0x946>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800bc62:	4b53      	ldr	r3, [pc, #332]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4a52      	ldr	r2, [pc, #328]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bc6c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bc6e:	f7fa ff5f 	bl	8006b30 <HAL_GetTick>
 800bc72:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800bc74:	e008      	b.n	800bc88 <HAL_RCC_OscConfig+0x938>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bc76:	f7fa ff5b 	bl	8006b30 <HAL_GetTick>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc7e:	1ad3      	subs	r3, r2, r3
 800bc80:	2b02      	cmp	r3, #2
 800bc82:	d901      	bls.n	800bc88 <HAL_RCC_OscConfig+0x938>
        {
          return HAL_TIMEOUT;
 800bc84:	2303      	movs	r3, #3
 800bc86:	e233      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800bc88:	4b49      	ldr	r3, [pc, #292]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d0f0      	beq.n	800bc76 <HAL_RCC_OscConfig+0x926>
 800bc94:	e018      	b.n	800bcc8 <HAL_RCC_OscConfig+0x978>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800bc96:	4b46      	ldr	r3, [pc, #280]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	4a45      	ldr	r2, [pc, #276]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bc9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bca0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bca2:	f7fa ff45 	bl	8006b30 <HAL_GetTick>
 800bca6:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800bca8:	e008      	b.n	800bcbc <HAL_RCC_OscConfig+0x96c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bcaa:	f7fa ff41 	bl	8006b30 <HAL_GetTick>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcb2:	1ad3      	subs	r3, r2, r3
 800bcb4:	2b02      	cmp	r3, #2
 800bcb6:	d901      	bls.n	800bcbc <HAL_RCC_OscConfig+0x96c>
        {
          return HAL_TIMEOUT;
 800bcb8:	2303      	movs	r3, #3
 800bcba:	e219      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800bcbc:	4b3c      	ldr	r3, [pc, #240]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d1f0      	bne.n	800bcaa <HAL_RCC_OscConfig+0x95a>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d036      	beq.n	800bd42 <HAL_RCC_OscConfig+0x9f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d019      	beq.n	800bd10 <HAL_RCC_OscConfig+0x9c0>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 800bcdc:	4b34      	ldr	r3, [pc, #208]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	4a33      	ldr	r2, [pc, #204]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bce2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bce6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bce8:	f7fa ff22 	bl	8006b30 <HAL_GetTick>
 800bcec:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800bcee:	e008      	b.n	800bd02 <HAL_RCC_OscConfig+0x9b2>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800bcf0:	f7fa ff1e 	bl	8006b30 <HAL_GetTick>
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf8:	1ad3      	subs	r3, r2, r3
 800bcfa:	2b02      	cmp	r3, #2
 800bcfc:	d901      	bls.n	800bd02 <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_TIMEOUT;
 800bcfe:	2303      	movs	r3, #3
 800bd00:	e1f6      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800bd02:	4b2b      	ldr	r3, [pc, #172]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d0f0      	beq.n	800bcf0 <HAL_RCC_OscConfig+0x9a0>
 800bd0e:	e018      	b.n	800bd42 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800bd10:	4b27      	ldr	r3, [pc, #156]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	4a26      	ldr	r2, [pc, #152]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bd1a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bd1c:	f7fa ff08 	bl	8006b30 <HAL_GetTick>
 800bd20:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800bd22:	e008      	b.n	800bd36 <HAL_RCC_OscConfig+0x9e6>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800bd24:	f7fa ff04 	bl	8006b30 <HAL_GetTick>
 800bd28:	4602      	mov	r2, r0
 800bd2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd2c:	1ad3      	subs	r3, r2, r3
 800bd2e:	2b02      	cmp	r3, #2
 800bd30:	d901      	bls.n	800bd36 <HAL_RCC_OscConfig+0x9e6>
        {
          return HAL_TIMEOUT;
 800bd32:	2303      	movs	r3, #3
 800bd34:	e1dc      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800bd36:	4b1e      	ldr	r3, [pc, #120]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d1f0      	bne.n	800bd24 <HAL_RCC_OscConfig+0x9d4>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d07f      	beq.n	800be4e <HAL_RCC_OscConfig+0xafe>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d062      	beq.n	800be1c <HAL_RCC_OscConfig+0xacc>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800bd56:	4b16      	ldr	r3, [pc, #88]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd58:	689b      	ldr	r3, [r3, #8]
 800bd5a:	4a15      	ldr	r2, [pc, #84]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bd60:	6093      	str	r3, [r2, #8]
 800bd62:	4b13      	ldr	r3, [pc, #76]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd64:	689b      	ldr	r3, [r3, #8]
 800bd66:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd6e:	4910      	ldr	r1, [pc, #64]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd70:	4313      	orrs	r3, r2
 800bd72:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd78:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800bd7c:	d309      	bcc.n	800bd92 <HAL_RCC_OscConfig+0xa42>
 800bd7e:	4b0c      	ldr	r3, [pc, #48]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd80:	68db      	ldr	r3, [r3, #12]
 800bd82:	f023 021f 	bic.w	r2, r3, #31
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6a1b      	ldr	r3, [r3, #32]
 800bd8a:	4909      	ldr	r1, [pc, #36]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	60cb      	str	r3, [r1, #12]
 800bd90:	e02a      	b.n	800bde8 <HAL_RCC_OscConfig+0xa98>
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	da0c      	bge.n	800bdb4 <HAL_RCC_OscConfig+0xa64>
 800bd9a:	4b05      	ldr	r3, [pc, #20]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bd9c:	68db      	ldr	r3, [r3, #12]
 800bd9e:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6a1b      	ldr	r3, [r3, #32]
 800bda6:	015b      	lsls	r3, r3, #5
 800bda8:	4901      	ldr	r1, [pc, #4]	; (800bdb0 <HAL_RCC_OscConfig+0xa60>)
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	60cb      	str	r3, [r1, #12]
 800bdae:	e01b      	b.n	800bde8 <HAL_RCC_OscConfig+0xa98>
 800bdb0:	46020c00 	.word	0x46020c00
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdbc:	d30a      	bcc.n	800bdd4 <HAL_RCC_OscConfig+0xa84>
 800bdbe:	4ba5      	ldr	r3, [pc, #660]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bdc0:	68db      	ldr	r3, [r3, #12]
 800bdc2:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6a1b      	ldr	r3, [r3, #32]
 800bdca:	029b      	lsls	r3, r3, #10
 800bdcc:	49a1      	ldr	r1, [pc, #644]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	60cb      	str	r3, [r1, #12]
 800bdd2:	e009      	b.n	800bde8 <HAL_RCC_OscConfig+0xa98>
 800bdd4:	4b9f      	ldr	r3, [pc, #636]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bdd6:	68db      	ldr	r3, [r3, #12]
 800bdd8:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	6a1b      	ldr	r3, [r3, #32]
 800bde0:	03db      	lsls	r3, r3, #15
 800bde2:	499c      	ldr	r1, [pc, #624]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bde4:	4313      	orrs	r3, r2
 800bde6:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 800bde8:	4b9a      	ldr	r3, [pc, #616]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	4a99      	ldr	r2, [pc, #612]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bdee:	f043 0310 	orr.w	r3, r3, #16
 800bdf2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800bdf4:	f7fa fe9c 	bl	8006b30 <HAL_GetTick>
 800bdf8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800bdfa:	e008      	b.n	800be0e <HAL_RCC_OscConfig+0xabe>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800bdfc:	f7fa fe98 	bl	8006b30 <HAL_GetTick>
 800be00:	4602      	mov	r2, r0
 800be02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be04:	1ad3      	subs	r3, r2, r3
 800be06:	2b02      	cmp	r3, #2
 800be08:	d901      	bls.n	800be0e <HAL_RCC_OscConfig+0xabe>
        {
          return HAL_TIMEOUT;
 800be0a:	2303      	movs	r3, #3
 800be0c:	e170      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800be0e:	4b91      	ldr	r3, [pc, #580]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f003 0320 	and.w	r3, r3, #32
 800be16:	2b00      	cmp	r3, #0
 800be18:	d0f0      	beq.n	800bdfc <HAL_RCC_OscConfig+0xaac>
 800be1a:	e018      	b.n	800be4e <HAL_RCC_OscConfig+0xafe>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 800be1c:	4b8d      	ldr	r3, [pc, #564]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4a8c      	ldr	r2, [pc, #560]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800be22:	f023 0310 	bic.w	r3, r3, #16
 800be26:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800be28:	f7fa fe82 	bl	8006b30 <HAL_GetTick>
 800be2c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800be2e:	e008      	b.n	800be42 <HAL_RCC_OscConfig+0xaf2>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800be30:	f7fa fe7e 	bl	8006b30 <HAL_GetTick>
 800be34:	4602      	mov	r2, r0
 800be36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be38:	1ad3      	subs	r3, r2, r3
 800be3a:	2b02      	cmp	r3, #2
 800be3c:	d901      	bls.n	800be42 <HAL_RCC_OscConfig+0xaf2>
        {
          return HAL_TIMEOUT;
 800be3e:	2303      	movs	r3, #3
 800be40:	e156      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800be42:	4b84      	ldr	r3, [pc, #528]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	f003 0320 	and.w	r3, r3, #32
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d1f0      	bne.n	800be30 <HAL_RCC_OscConfig+0xae0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be52:	2b00      	cmp	r3, #0
 800be54:	f000 814b 	beq.w	800c0ee <HAL_RCC_OscConfig+0xd9e>
  {
    FlagStatus  pwrclkchanged = RESET;
 800be58:	2300      	movs	r3, #0
 800be5a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800be5e:	4b7d      	ldr	r3, [pc, #500]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800be60:	69db      	ldr	r3, [r3, #28]
 800be62:	f003 030c 	and.w	r3, r3, #12
 800be66:	2b0c      	cmp	r3, #12
 800be68:	f000 80fa 	beq.w	800c060 <HAL_RCC_OscConfig+0xd10>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be70:	2b02      	cmp	r3, #2
 800be72:	f040 80cc 	bne.w	800c00e <HAL_RCC_OscConfig+0xcbe>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800be76:	4b77      	ldr	r3, [pc, #476]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	4a76      	ldr	r2, [pc, #472]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800be7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800be80:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800be82:	f7fa fe55 	bl	8006b30 <HAL_GetTick>
 800be86:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800be88:	e008      	b.n	800be9c <HAL_RCC_OscConfig+0xb4c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be8a:	f7fa fe51 	bl	8006b30 <HAL_GetTick>
 800be8e:	4602      	mov	r2, r0
 800be90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be92:	1ad3      	subs	r3, r2, r3
 800be94:	2b02      	cmp	r3, #2
 800be96:	d901      	bls.n	800be9c <HAL_RCC_OscConfig+0xb4c>
          {
            return HAL_TIMEOUT;
 800be98:	2303      	movs	r3, #3
 800be9a:	e129      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800be9c:	4b6d      	ldr	r3, [pc, #436]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d1f0      	bne.n	800be8a <HAL_RCC_OscConfig+0xb3a>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bea8:	4b6a      	ldr	r3, [pc, #424]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800beaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800beae:	f003 0304 	and.w	r3, r3, #4
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d111      	bne.n	800beda <HAL_RCC_OscConfig+0xb8a>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800beb6:	4b67      	ldr	r3, [pc, #412]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800beb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bebc:	4a65      	ldr	r2, [pc, #404]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bebe:	f043 0304 	orr.w	r3, r3, #4
 800bec2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800bec6:	4b63      	ldr	r3, [pc, #396]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800becc:	f003 0304 	and.w	r3, r3, #4
 800bed0:	60fb      	str	r3, [r7, #12]
 800bed2:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800bed4:	2301      	movs	r3, #1
 800bed6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 800beda:	4b5f      	ldr	r3, [pc, #380]	; (800c058 <HAL_RCC_OscConfig+0xd08>)
 800bedc:	68db      	ldr	r3, [r3, #12]
 800bede:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bee2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bee6:	d102      	bne.n	800beee <HAL_RCC_OscConfig+0xb9e>
        {
          pwrboosten = SET;
 800bee8:	2301      	movs	r3, #1
 800beea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800beee:	4b5a      	ldr	r3, [pc, #360]	; (800c058 <HAL_RCC_OscConfig+0xd08>)
 800bef0:	68db      	ldr	r3, [r3, #12]
 800bef2:	4a59      	ldr	r2, [pc, #356]	; (800c058 <HAL_RCC_OscConfig+0xd08>)
 800bef4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bef8:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 800befa:	4b56      	ldr	r3, [pc, #344]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800befc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800befe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bf02:	f023 0303 	bic.w	r3, r3, #3
 800bf06:	687a      	ldr	r2, [r7, #4]
 800bf08:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800bf0a:	687a      	ldr	r2, [r7, #4]
 800bf0c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800bf0e:	3a01      	subs	r2, #1
 800bf10:	0212      	lsls	r2, r2, #8
 800bf12:	4311      	orrs	r1, r2
 800bf14:	687a      	ldr	r2, [r7, #4]
 800bf16:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bf18:	430a      	orrs	r2, r1
 800bf1a:	494e      	ldr	r1, [pc, #312]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf1c:	4313      	orrs	r3, r2
 800bf1e:	628b      	str	r3, [r1, #40]	; 0x28
 800bf20:	4b4c      	ldr	r3, [pc, #304]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bf24:	4b4d      	ldr	r3, [pc, #308]	; (800c05c <HAL_RCC_OscConfig+0xd0c>)
 800bf26:	4013      	ands	r3, r2
 800bf28:	687a      	ldr	r2, [r7, #4]
 800bf2a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800bf2c:	3a01      	subs	r2, #1
 800bf2e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800bf32:	687a      	ldr	r2, [r7, #4]
 800bf34:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800bf36:	3a01      	subs	r2, #1
 800bf38:	0252      	lsls	r2, r2, #9
 800bf3a:	b292      	uxth	r2, r2
 800bf3c:	4311      	orrs	r1, r2
 800bf3e:	687a      	ldr	r2, [r7, #4]
 800bf40:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800bf42:	3a01      	subs	r2, #1
 800bf44:	0412      	lsls	r2, r2, #16
 800bf46:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800bf4a:	4311      	orrs	r1, r2
 800bf4c:	687a      	ldr	r2, [r7, #4]
 800bf4e:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800bf50:	3a01      	subs	r2, #1
 800bf52:	0612      	lsls	r2, r2, #24
 800bf54:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800bf58:	430a      	orrs	r2, r1
 800bf5a:	493e      	ldr	r1, [pc, #248]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf5c:	4313      	orrs	r3, r2
 800bf5e:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLLFRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_DISABLE();
 800bf60:	4b3c      	ldr	r3, [pc, #240]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf64:	4a3b      	ldr	r2, [pc, #236]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf66:	f023 0310 	bic.w	r3, r3, #16
 800bf6a:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800bf6c:	4b39      	ldr	r3, [pc, #228]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf70:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bf74:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800bf78:	687a      	ldr	r2, [r7, #4]
 800bf7a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bf7c:	00d2      	lsls	r2, r2, #3
 800bf7e:	4935      	ldr	r1, [pc, #212]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf80:	4313      	orrs	r3, r2
 800bf82:	638b      	str	r3, [r1, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_ENABLE();
 800bf84:	4b33      	ldr	r3, [pc, #204]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf88:	4a32      	ldr	r2, [pc, #200]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf8a:	f043 0310 	orr.w	r3, r3, #16
 800bf8e:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800bf90:	4b30      	ldr	r3, [pc, #192]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf94:	f023 020c 	bic.w	r2, r3, #12
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf9c:	492d      	ldr	r1, [pc, #180]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 800bfa2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bfa6:	2b01      	cmp	r3, #1
 800bfa8:	d105      	bne.n	800bfb6 <HAL_RCC_OscConfig+0xc66>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800bfaa:	4b2b      	ldr	r3, [pc, #172]	; (800c058 <HAL_RCC_OscConfig+0xd08>)
 800bfac:	68db      	ldr	r3, [r3, #12]
 800bfae:	4a2a      	ldr	r2, [pc, #168]	; (800c058 <HAL_RCC_OscConfig+0xd08>)
 800bfb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bfb4:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 800bfb6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800bfba:	2b01      	cmp	r3, #1
 800bfbc:	d107      	bne.n	800bfce <HAL_RCC_OscConfig+0xc7e>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800bfbe:	4b25      	ldr	r3, [pc, #148]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bfc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bfc4:	4a23      	ldr	r2, [pc, #140]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bfc6:	f023 0304 	bic.w	r3, r3, #4
 800bfca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800bfce:	4b21      	ldr	r3, [pc, #132]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bfd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfd2:	4a20      	ldr	r2, [pc, #128]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bfd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bfd8:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800bfda:	4b1e      	ldr	r3, [pc, #120]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	4a1d      	ldr	r2, [pc, #116]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800bfe0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bfe4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800bfe6:	f7fa fda3 	bl	8006b30 <HAL_GetTick>
 800bfea:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800bfec:	e008      	b.n	800c000 <HAL_RCC_OscConfig+0xcb0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bfee:	f7fa fd9f 	bl	8006b30 <HAL_GetTick>
 800bff2:	4602      	mov	r2, r0
 800bff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bff6:	1ad3      	subs	r3, r2, r3
 800bff8:	2b02      	cmp	r3, #2
 800bffa:	d901      	bls.n	800c000 <HAL_RCC_OscConfig+0xcb0>
          {
            return HAL_TIMEOUT;
 800bffc:	2303      	movs	r3, #3
 800bffe:	e077      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800c000:	4b14      	ldr	r3, [pc, #80]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d0f0      	beq.n	800bfee <HAL_RCC_OscConfig+0xc9e>
 800c00c:	e06f      	b.n	800c0ee <HAL_RCC_OscConfig+0xd9e>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800c00e:	4b11      	ldr	r3, [pc, #68]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	4a10      	ldr	r2, [pc, #64]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800c014:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c018:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800c01a:	f7fa fd89 	bl	8006b30 <HAL_GetTick>
 800c01e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800c020:	e008      	b.n	800c034 <HAL_RCC_OscConfig+0xce4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c022:	f7fa fd85 	bl	8006b30 <HAL_GetTick>
 800c026:	4602      	mov	r2, r0
 800c028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c02a:	1ad3      	subs	r3, r2, r3
 800c02c:	2b02      	cmp	r3, #2
 800c02e:	d901      	bls.n	800c034 <HAL_RCC_OscConfig+0xce4>
          {
            return HAL_TIMEOUT;
 800c030:	2303      	movs	r3, #3
 800c032:	e05d      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800c034:	4b07      	ldr	r3, [pc, #28]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d1f0      	bne.n	800c022 <HAL_RCC_OscConfig+0xcd2>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800c040:	4b04      	ldr	r3, [pc, #16]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800c042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c044:	4a03      	ldr	r2, [pc, #12]	; (800c054 <HAL_RCC_OscConfig+0xd04>)
 800c046:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800c04a:	f023 0303 	bic.w	r3, r3, #3
 800c04e:	6293      	str	r3, [r2, #40]	; 0x28
 800c050:	e04d      	b.n	800c0ee <HAL_RCC_OscConfig+0xd9e>
 800c052:	bf00      	nop
 800c054:	46020c00 	.word	0x46020c00
 800c058:	46020800 	.word	0x46020800
 800c05c:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800c060:	4b25      	ldr	r3, [pc, #148]	; (800c0f8 <HAL_RCC_OscConfig+0xda8>)
 800c062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c064:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800c066:	4b24      	ldr	r3, [pc, #144]	; (800c0f8 <HAL_RCC_OscConfig+0xda8>)
 800c068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c06a:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c070:	2b01      	cmp	r3, #1
 800c072:	d03a      	beq.n	800c0ea <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800c074:	69fb      	ldr	r3, [r7, #28]
 800c076:	f003 0203 	and.w	r2, r3, #3
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c07e:	429a      	cmp	r2, r3
 800c080:	d133      	bne.n	800c0ea <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800c082:	69fb      	ldr	r3, [r7, #28]
 800c084:	0a1b      	lsrs	r3, r3, #8
 800c086:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c08e:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800c090:	429a      	cmp	r2, r3
 800c092:	d12a      	bne.n	800c0ea <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) >> \
 800c094:	69fb      	ldr	r3, [r7, #28]
 800c096:	0b1b      	lsrs	r3, r3, #12
 800c098:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d122      	bne.n	800c0ea <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c0a4:	69bb      	ldr	r3, [r7, #24]
 800c0a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0ae:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d11a      	bne.n	800c0ea <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800c0b4:	69bb      	ldr	r3, [r7, #24]
 800c0b6:	0a5b      	lsrs	r3, r3, #9
 800c0b8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0c0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d111      	bne.n	800c0ea <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800c0c6:	69bb      	ldr	r3, [r7, #24]
 800c0c8:	0c1b      	lsrs	r3, r3, #16
 800c0ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0d2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c0d4:	429a      	cmp	r2, r3
 800c0d6:	d108      	bne.n	800c0ea <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800c0d8:	69bb      	ldr	r3, [r7, #24]
 800c0da:	0e1b      	lsrs	r3, r3, #24
 800c0dc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0e4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	d001      	beq.n	800c0ee <HAL_RCC_OscConfig+0xd9e>
      {
        return HAL_ERROR;
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	e000      	b.n	800c0f0 <HAL_RCC_OscConfig+0xda0>
      }
    }
  }
  return HAL_OK;
 800c0ee:	2300      	movs	r3, #0
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3738      	adds	r7, #56	; 0x38
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}
 800c0f8:	46020c00 	.word	0x46020c00

0800c0fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b086      	sub	sp, #24
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
 800c104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d101      	bne.n	800c110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c10c:	2301      	movs	r3, #1
 800c10e:	e1d9      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c110:	4b9b      	ldr	r3, [pc, #620]	; (800c380 <HAL_RCC_ClockConfig+0x284>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f003 030f 	and.w	r3, r3, #15
 800c118:	683a      	ldr	r2, [r7, #0]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d910      	bls.n	800c140 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c11e:	4b98      	ldr	r3, [pc, #608]	; (800c380 <HAL_RCC_ClockConfig+0x284>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f023 020f 	bic.w	r2, r3, #15
 800c126:	4996      	ldr	r1, [pc, #600]	; (800c380 <HAL_RCC_ClockConfig+0x284>)
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	4313      	orrs	r3, r2
 800c12c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c12e:	4b94      	ldr	r3, [pc, #592]	; (800c380 <HAL_RCC_ClockConfig+0x284>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f003 030f 	and.w	r3, r3, #15
 800c136:	683a      	ldr	r2, [r7, #0]
 800c138:	429a      	cmp	r2, r3
 800c13a:	d001      	beq.n	800c140 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c13c:	2301      	movs	r3, #1
 800c13e:	e1c1      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	f003 0310 	and.w	r3, r3, #16
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d010      	beq.n	800c16e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	695a      	ldr	r2, [r3, #20]
 800c150:	4b8c      	ldr	r3, [pc, #560]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c154:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c158:	429a      	cmp	r2, r3
 800c15a:	d908      	bls.n	800c16e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 800c15c:	4b89      	ldr	r3, [pc, #548]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c15e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c160:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	695b      	ldr	r3, [r3, #20]
 800c168:	4986      	ldr	r1, [pc, #536]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c16a:	4313      	orrs	r3, r2
 800c16c:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f003 0308 	and.w	r3, r3, #8
 800c176:	2b00      	cmp	r3, #0
 800c178:	d012      	beq.n	800c1a0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	691a      	ldr	r2, [r3, #16]
 800c17e:	4b81      	ldr	r3, [pc, #516]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c180:	6a1b      	ldr	r3, [r3, #32]
 800c182:	091b      	lsrs	r3, r3, #4
 800c184:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c188:	429a      	cmp	r2, r3
 800c18a:	d909      	bls.n	800c1a0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800c18c:	4b7d      	ldr	r3, [pc, #500]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c18e:	6a1b      	ldr	r3, [r3, #32]
 800c190:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	691b      	ldr	r3, [r3, #16]
 800c198:	011b      	lsls	r3, r3, #4
 800c19a:	497a      	ldr	r1, [pc, #488]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c19c:	4313      	orrs	r3, r2
 800c19e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	f003 0304 	and.w	r3, r3, #4
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d010      	beq.n	800c1ce <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	68da      	ldr	r2, [r3, #12]
 800c1b0:	4b74      	ldr	r3, [pc, #464]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c1b2:	6a1b      	ldr	r3, [r3, #32]
 800c1b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c1b8:	429a      	cmp	r2, r3
 800c1ba:	d908      	bls.n	800c1ce <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800c1bc:	4b71      	ldr	r3, [pc, #452]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c1be:	6a1b      	ldr	r3, [r3, #32]
 800c1c0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	68db      	ldr	r3, [r3, #12]
 800c1c8:	496e      	ldr	r1, [pc, #440]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c1ca:	4313      	orrs	r3, r2
 800c1cc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f003 0302 	and.w	r3, r3, #2
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d010      	beq.n	800c1fc <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	689a      	ldr	r2, [r3, #8]
 800c1de:	4b69      	ldr	r3, [pc, #420]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c1e0:	6a1b      	ldr	r3, [r3, #32]
 800c1e2:	f003 030f 	and.w	r3, r3, #15
 800c1e6:	429a      	cmp	r2, r3
 800c1e8:	d908      	bls.n	800c1fc <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800c1ea:	4b66      	ldr	r3, [pc, #408]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c1ec:	6a1b      	ldr	r3, [r3, #32]
 800c1ee:	f023 020f 	bic.w	r2, r3, #15
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	689b      	ldr	r3, [r3, #8]
 800c1f6:	4963      	ldr	r1, [pc, #396]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c1f8:	4313      	orrs	r3, r2
 800c1fa:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f003 0301 	and.w	r3, r3, #1
 800c204:	2b00      	cmp	r3, #0
 800c206:	f000 80d2 	beq.w	800c3ae <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800c20a:	2300      	movs	r3, #0
 800c20c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	685b      	ldr	r3, [r3, #4]
 800c212:	2b03      	cmp	r3, #3
 800c214:	d143      	bne.n	800c29e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c216:	4b5b      	ldr	r3, [pc, #364]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c218:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c21c:	f003 0304 	and.w	r3, r3, #4
 800c220:	2b00      	cmp	r3, #0
 800c222:	d110      	bne.n	800c246 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800c224:	4b57      	ldr	r3, [pc, #348]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c226:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c22a:	4a56      	ldr	r2, [pc, #344]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c22c:	f043 0304 	orr.w	r3, r3, #4
 800c230:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800c234:	4b53      	ldr	r3, [pc, #332]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c236:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c23a:	f003 0304 	and.w	r3, r3, #4
 800c23e:	60bb      	str	r3, [r7, #8]
 800c240:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800c242:	2301      	movs	r3, #1
 800c244:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800c246:	f7fa fc73 	bl	8006b30 <HAL_GetTick>
 800c24a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800c24c:	4b4e      	ldr	r3, [pc, #312]	; (800c388 <HAL_RCC_ClockConfig+0x28c>)
 800c24e:	68db      	ldr	r3, [r3, #12]
 800c250:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c254:	2b00      	cmp	r3, #0
 800c256:	d00f      	beq.n	800c278 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800c258:	e008      	b.n	800c26c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800c25a:	f7fa fc69 	bl	8006b30 <HAL_GetTick>
 800c25e:	4602      	mov	r2, r0
 800c260:	693b      	ldr	r3, [r7, #16]
 800c262:	1ad3      	subs	r3, r2, r3
 800c264:	2b02      	cmp	r3, #2
 800c266:	d901      	bls.n	800c26c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800c268:	2303      	movs	r3, #3
 800c26a:	e12b      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800c26c:	4b46      	ldr	r3, [pc, #280]	; (800c388 <HAL_RCC_ClockConfig+0x28c>)
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c274:	2b00      	cmp	r3, #0
 800c276:	d0f0      	beq.n	800c25a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800c278:	7dfb      	ldrb	r3, [r7, #23]
 800c27a:	2b01      	cmp	r3, #1
 800c27c:	d107      	bne.n	800c28e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800c27e:	4b41      	ldr	r3, [pc, #260]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c280:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c284:	4a3f      	ldr	r2, [pc, #252]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c286:	f023 0304 	bic.w	r3, r3, #4
 800c28a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800c28e:	4b3d      	ldr	r3, [pc, #244]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c296:	2b00      	cmp	r3, #0
 800c298:	d121      	bne.n	800c2de <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800c29a:	2301      	movs	r3, #1
 800c29c:	e112      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	685b      	ldr	r3, [r3, #4]
 800c2a2:	2b02      	cmp	r3, #2
 800c2a4:	d107      	bne.n	800c2b6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c2a6:	4b37      	ldr	r3, [pc, #220]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d115      	bne.n	800c2de <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800c2b2:	2301      	movs	r3, #1
 800c2b4:	e106      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d107      	bne.n	800c2ce <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800c2be:	4b31      	ldr	r3, [pc, #196]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f003 0304 	and.w	r3, r3, #4
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d109      	bne.n	800c2de <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	e0fa      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c2ce:	4b2d      	ldr	r3, [pc, #180]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d101      	bne.n	800c2de <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800c2da:	2301      	movs	r3, #1
 800c2dc:	e0f2      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800c2de:	4b29      	ldr	r3, [pc, #164]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c2e0:	69db      	ldr	r3, [r3, #28]
 800c2e2:	f023 0203 	bic.w	r2, r3, #3
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	4926      	ldr	r1, [pc, #152]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c2ec:	4313      	orrs	r3, r2
 800c2ee:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800c2f0:	f7fa fc1e 	bl	8006b30 <HAL_GetTick>
 800c2f4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	685b      	ldr	r3, [r3, #4]
 800c2fa:	2b03      	cmp	r3, #3
 800c2fc:	d112      	bne.n	800c324 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c2fe:	e00a      	b.n	800c316 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c300:	f7fa fc16 	bl	8006b30 <HAL_GetTick>
 800c304:	4602      	mov	r2, r0
 800c306:	693b      	ldr	r3, [r7, #16]
 800c308:	1ad3      	subs	r3, r2, r3
 800c30a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c30e:	4293      	cmp	r3, r2
 800c310:	d901      	bls.n	800c316 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800c312:	2303      	movs	r3, #3
 800c314:	e0d6      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c316:	4b1b      	ldr	r3, [pc, #108]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c318:	69db      	ldr	r3, [r3, #28]
 800c31a:	f003 030c 	and.w	r3, r3, #12
 800c31e:	2b0c      	cmp	r3, #12
 800c320:	d1ee      	bne.n	800c300 <HAL_RCC_ClockConfig+0x204>
 800c322:	e044      	b.n	800c3ae <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	685b      	ldr	r3, [r3, #4]
 800c328:	2b02      	cmp	r3, #2
 800c32a:	d112      	bne.n	800c352 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800c32c:	e00a      	b.n	800c344 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c32e:	f7fa fbff 	bl	8006b30 <HAL_GetTick>
 800c332:	4602      	mov	r2, r0
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	1ad3      	subs	r3, r2, r3
 800c338:	f241 3288 	movw	r2, #5000	; 0x1388
 800c33c:	4293      	cmp	r3, r2
 800c33e:	d901      	bls.n	800c344 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800c340:	2303      	movs	r3, #3
 800c342:	e0bf      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800c344:	4b0f      	ldr	r3, [pc, #60]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c346:	69db      	ldr	r3, [r3, #28]
 800c348:	f003 030c 	and.w	r3, r3, #12
 800c34c:	2b08      	cmp	r3, #8
 800c34e:	d1ee      	bne.n	800c32e <HAL_RCC_ClockConfig+0x232>
 800c350:	e02d      	b.n	800c3ae <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	685b      	ldr	r3, [r3, #4]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d123      	bne.n	800c3a2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800c35a:	e00a      	b.n	800c372 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c35c:	f7fa fbe8 	bl	8006b30 <HAL_GetTick>
 800c360:	4602      	mov	r2, r0
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	1ad3      	subs	r3, r2, r3
 800c366:	f241 3288 	movw	r2, #5000	; 0x1388
 800c36a:	4293      	cmp	r3, r2
 800c36c:	d901      	bls.n	800c372 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800c36e:	2303      	movs	r3, #3
 800c370:	e0a8      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800c372:	4b04      	ldr	r3, [pc, #16]	; (800c384 <HAL_RCC_ClockConfig+0x288>)
 800c374:	69db      	ldr	r3, [r3, #28]
 800c376:	f003 030c 	and.w	r3, r3, #12
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d1ee      	bne.n	800c35c <HAL_RCC_ClockConfig+0x260>
 800c37e:	e016      	b.n	800c3ae <HAL_RCC_ClockConfig+0x2b2>
 800c380:	40022000 	.word	0x40022000
 800c384:	46020c00 	.word	0x46020c00
 800c388:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c38c:	f7fa fbd0 	bl	8006b30 <HAL_GetTick>
 800c390:	4602      	mov	r2, r0
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	1ad3      	subs	r3, r2, r3
 800c396:	f241 3288 	movw	r2, #5000	; 0x1388
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d901      	bls.n	800c3a2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800c39e:	2303      	movs	r3, #3
 800c3a0:	e090      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800c3a2:	4b4a      	ldr	r3, [pc, #296]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c3a4:	69db      	ldr	r3, [r3, #28]
 800c3a6:	f003 030c 	and.w	r3, r3, #12
 800c3aa:	2b04      	cmp	r3, #4
 800c3ac:	d1ee      	bne.n	800c38c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f003 0302 	and.w	r3, r3, #2
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d010      	beq.n	800c3dc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	689a      	ldr	r2, [r3, #8]
 800c3be:	4b43      	ldr	r3, [pc, #268]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c3c0:	6a1b      	ldr	r3, [r3, #32]
 800c3c2:	f003 030f 	and.w	r3, r3, #15
 800c3c6:	429a      	cmp	r2, r3
 800c3c8:	d208      	bcs.n	800c3dc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800c3ca:	4b40      	ldr	r3, [pc, #256]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c3cc:	6a1b      	ldr	r3, [r3, #32]
 800c3ce:	f023 020f 	bic.w	r2, r3, #15
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	689b      	ldr	r3, [r3, #8]
 800c3d6:	493d      	ldr	r1, [pc, #244]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c3d8:	4313      	orrs	r3, r2
 800c3da:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c3dc:	4b3c      	ldr	r3, [pc, #240]	; (800c4d0 <HAL_RCC_ClockConfig+0x3d4>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f003 030f 	and.w	r3, r3, #15
 800c3e4:	683a      	ldr	r2, [r7, #0]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d210      	bcs.n	800c40c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c3ea:	4b39      	ldr	r3, [pc, #228]	; (800c4d0 <HAL_RCC_ClockConfig+0x3d4>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	f023 020f 	bic.w	r2, r3, #15
 800c3f2:	4937      	ldr	r1, [pc, #220]	; (800c4d0 <HAL_RCC_ClockConfig+0x3d4>)
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c3fa:	4b35      	ldr	r3, [pc, #212]	; (800c4d0 <HAL_RCC_ClockConfig+0x3d4>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	f003 030f 	and.w	r3, r3, #15
 800c402:	683a      	ldr	r2, [r7, #0]
 800c404:	429a      	cmp	r2, r3
 800c406:	d001      	beq.n	800c40c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800c408:	2301      	movs	r3, #1
 800c40a:	e05b      	b.n	800c4c4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	f003 0304 	and.w	r3, r3, #4
 800c414:	2b00      	cmp	r3, #0
 800c416:	d010      	beq.n	800c43a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	68da      	ldr	r2, [r3, #12]
 800c41c:	4b2b      	ldr	r3, [pc, #172]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c41e:	6a1b      	ldr	r3, [r3, #32]
 800c420:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c424:	429a      	cmp	r2, r3
 800c426:	d208      	bcs.n	800c43a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800c428:	4b28      	ldr	r3, [pc, #160]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c42a:	6a1b      	ldr	r3, [r3, #32]
 800c42c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	4925      	ldr	r1, [pc, #148]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c436:	4313      	orrs	r3, r2
 800c438:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	f003 0308 	and.w	r3, r3, #8
 800c442:	2b00      	cmp	r3, #0
 800c444:	d012      	beq.n	800c46c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	691a      	ldr	r2, [r3, #16]
 800c44a:	4b20      	ldr	r3, [pc, #128]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c44c:	6a1b      	ldr	r3, [r3, #32]
 800c44e:	091b      	lsrs	r3, r3, #4
 800c450:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c454:	429a      	cmp	r2, r3
 800c456:	d209      	bcs.n	800c46c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800c458:	4b1c      	ldr	r3, [pc, #112]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c45a:	6a1b      	ldr	r3, [r3, #32]
 800c45c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	691b      	ldr	r3, [r3, #16]
 800c464:	011b      	lsls	r3, r3, #4
 800c466:	4919      	ldr	r1, [pc, #100]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c468:	4313      	orrs	r3, r2
 800c46a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f003 0310 	and.w	r3, r3, #16
 800c474:	2b00      	cmp	r3, #0
 800c476:	d010      	beq.n	800c49a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	695a      	ldr	r2, [r3, #20]
 800c47c:	4b13      	ldr	r3, [pc, #76]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c47e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c480:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c484:	429a      	cmp	r2, r3
 800c486:	d208      	bcs.n	800c49a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800c488:	4b10      	ldr	r3, [pc, #64]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c48a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c48c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	695b      	ldr	r3, [r3, #20]
 800c494:	490d      	ldr	r1, [pc, #52]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c496:	4313      	orrs	r3, r2
 800c498:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800c49a:	f000 f821 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800c49e:	4602      	mov	r2, r0
 800c4a0:	4b0a      	ldr	r3, [pc, #40]	; (800c4cc <HAL_RCC_ClockConfig+0x3d0>)
 800c4a2:	6a1b      	ldr	r3, [r3, #32]
 800c4a4:	f003 030f 	and.w	r3, r3, #15
 800c4a8:	490a      	ldr	r1, [pc, #40]	; (800c4d4 <HAL_RCC_ClockConfig+0x3d8>)
 800c4aa:	5ccb      	ldrb	r3, [r1, r3]
 800c4ac:	fa22 f303 	lsr.w	r3, r2, r3
 800c4b0:	4a09      	ldr	r2, [pc, #36]	; (800c4d8 <HAL_RCC_ClockConfig+0x3dc>)
 800c4b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800c4b4:	4b09      	ldr	r3, [pc, #36]	; (800c4dc <HAL_RCC_ClockConfig+0x3e0>)
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f7fa f82f 	bl	800651c <HAL_InitTick>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	73fb      	strb	r3, [r7, #15]

  return status;
 800c4c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3718      	adds	r7, #24
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	bd80      	pop	{r7, pc}
 800c4cc:	46020c00 	.word	0x46020c00
 800c4d0:	40022000 	.word	0x40022000
 800c4d4:	080154ac 	.word	0x080154ac
 800c4d8:	20000004 	.word	0x20000004
 800c4dc:	20000008 	.word	0x20000008

0800c4e0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b08b      	sub	sp, #44	; 0x2c
 800c4e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c4ee:	4b7b      	ldr	r3, [pc, #492]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c4f0:	69db      	ldr	r3, [r3, #28]
 800c4f2:	f003 030c 	and.w	r3, r3, #12
 800c4f6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c4f8:	4b78      	ldr	r3, [pc, #480]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c4fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4fc:	f003 0303 	and.w	r3, r3, #3
 800c500:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800c502:	69bb      	ldr	r3, [r7, #24]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d005      	beq.n	800c514 <HAL_RCC_GetSysClockFreq+0x34>
 800c508:	69bb      	ldr	r3, [r7, #24]
 800c50a:	2b0c      	cmp	r3, #12
 800c50c:	d121      	bne.n	800c552 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800c50e:	697b      	ldr	r3, [r7, #20]
 800c510:	2b01      	cmp	r3, #1
 800c512:	d11e      	bne.n	800c552 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 800c514:	4b71      	ldr	r3, [pc, #452]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c516:	689b      	ldr	r3, [r3, #8]
 800c518:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d107      	bne.n	800c530 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800c520:	4b6e      	ldr	r3, [pc, #440]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c522:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c526:	0b1b      	lsrs	r3, r3, #12
 800c528:	f003 030f 	and.w	r3, r3, #15
 800c52c:	627b      	str	r3, [r7, #36]	; 0x24
 800c52e:	e005      	b.n	800c53c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800c530:	4b6a      	ldr	r3, [pc, #424]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c532:	689b      	ldr	r3, [r3, #8]
 800c534:	0f1b      	lsrs	r3, r3, #28
 800c536:	f003 030f 	and.w	r3, r3, #15
 800c53a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800c53c:	4a68      	ldr	r2, [pc, #416]	; (800c6e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800c53e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c544:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c546:	69bb      	ldr	r3, [r7, #24]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d110      	bne.n	800c56e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800c54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c54e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c550:	e00d      	b.n	800c56e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c552:	4b62      	ldr	r3, [pc, #392]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c554:	69db      	ldr	r3, [r3, #28]
 800c556:	f003 030c 	and.w	r3, r3, #12
 800c55a:	2b04      	cmp	r3, #4
 800c55c:	d102      	bne.n	800c564 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c55e:	4b61      	ldr	r3, [pc, #388]	; (800c6e4 <HAL_RCC_GetSysClockFreq+0x204>)
 800c560:	623b      	str	r3, [r7, #32]
 800c562:	e004      	b.n	800c56e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c564:	69bb      	ldr	r3, [r7, #24]
 800c566:	2b08      	cmp	r3, #8
 800c568:	d101      	bne.n	800c56e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c56a:	4b5e      	ldr	r3, [pc, #376]	; (800c6e4 <HAL_RCC_GetSysClockFreq+0x204>)
 800c56c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c56e:	69bb      	ldr	r3, [r7, #24]
 800c570:	2b0c      	cmp	r3, #12
 800c572:	f040 80ac 	bne.w	800c6ce <HAL_RCC_GetSysClockFreq+0x1ee>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800c576:	4b59      	ldr	r3, [pc, #356]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c57a:	f003 0303 	and.w	r3, r3, #3
 800c57e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800c580:	4b56      	ldr	r3, [pc, #344]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c584:	0a1b      	lsrs	r3, r3, #8
 800c586:	f003 030f 	and.w	r3, r3, #15
 800c58a:	3301      	adds	r3, #1
 800c58c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800c58e:	4b53      	ldr	r3, [pc, #332]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c592:	091b      	lsrs	r3, r3, #4
 800c594:	f003 0301 	and.w	r3, r3, #1
 800c598:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800c59a:	4b50      	ldr	r3, [pc, #320]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c59c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c59e:	08db      	lsrs	r3, r3, #3
 800c5a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c5a4:	68ba      	ldr	r2, [r7, #8]
 800c5a6:	fb02 f303 	mul.w	r3, r2, r3
 800c5aa:	ee07 3a90 	vmov	s15, r3
 800c5ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5b2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	f000 8086 	beq.w	800c6ca <HAL_RCC_GetSysClockFreq+0x1ea>
    {
      switch (pllsource)
 800c5be:	693b      	ldr	r3, [r7, #16]
 800c5c0:	2b02      	cmp	r3, #2
 800c5c2:	d003      	beq.n	800c5cc <HAL_RCC_GetSysClockFreq+0xec>
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	2b03      	cmp	r3, #3
 800c5c8:	d022      	beq.n	800c610 <HAL_RCC_GetSysClockFreq+0x130>
 800c5ca:	e043      	b.n	800c654 <HAL_RCC_GetSysClockFreq+0x174>
      {
        case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	ee07 3a90 	vmov	s15, r3
 800c5d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5d6:	eddf 6a44 	vldr	s13, [pc, #272]	; 800c6e8 <HAL_RCC_GetSysClockFreq+0x208>
 800c5da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5de:	4b3f      	ldr	r3, [pc, #252]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c5e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5e6:	ee07 3a90 	vmov	s15, r3
 800c5ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c5ee:	ed97 6a01 	vldr	s12, [r7, #4]
 800c5f2:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800c6ec <HAL_RCC_GetSysClockFreq+0x20c>
 800c5f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c5fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c5fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c602:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c60a:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 800c60e:	e046      	b.n	800c69e <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	ee07 3a90 	vmov	s15, r3
 800c616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c61a:	eddf 6a33 	vldr	s13, [pc, #204]	; 800c6e8 <HAL_RCC_GetSysClockFreq+0x208>
 800c61e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c622:	4b2e      	ldr	r3, [pc, #184]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c62a:	ee07 3a90 	vmov	s15, r3
 800c62e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c632:	ed97 6a01 	vldr	s12, [r7, #4]
 800c636:	eddf 5a2d 	vldr	s11, [pc, #180]	; 800c6ec <HAL_RCC_GetSysClockFreq+0x20c>
 800c63a:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c63e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c642:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c646:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c64a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c64e:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 800c652:	e024      	b.n	800c69e <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        default:
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c656:	ee07 3a90 	vmov	s15, r3
 800c65a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	ee07 3a90 	vmov	s15, r3
 800c664:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c668:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c66c:	4b1b      	ldr	r3, [pc, #108]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c66e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c674:	ee07 3a90 	vmov	s15, r3
 800c678:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c67c:	ed97 6a01 	vldr	s12, [r7, #4]
 800c680:	eddf 5a1a 	vldr	s11, [pc, #104]	; 800c6ec <HAL_RCC_GetSysClockFreq+0x20c>
 800c684:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c688:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800c68c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c690:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c694:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c698:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 800c69c:	bf00      	nop
      }

      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800c69e:	4b0f      	ldr	r3, [pc, #60]	; (800c6dc <HAL_RCC_GetSysClockFreq+0x1fc>)
 800c6a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6a2:	0e1b      	lsrs	r3, r3, #24
 800c6a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	ee07 3a90 	vmov	s15, r3
 800c6b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c6b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c6ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c6be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c6c2:	ee17 3a90 	vmov	r3, s15
 800c6c6:	623b      	str	r3, [r7, #32]
 800c6c8:	e001      	b.n	800c6ce <HAL_RCC_GetSysClockFreq+0x1ee>
    }
    else
    {
      sysclockfreq = 0;
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	623b      	str	r3, [r7, #32]
    }
  }

  return sysclockfreq;
 800c6ce:	6a3b      	ldr	r3, [r7, #32]
}
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	372c      	adds	r7, #44	; 0x2c
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6da:	4770      	bx	lr
 800c6dc:	46020c00 	.word	0x46020c00
 800c6e0:	080154c4 	.word	0x080154c4
 800c6e4:	00f42400 	.word	0x00f42400
 800c6e8:	4b742400 	.word	0x4b742400
 800c6ec:	46000000 	.word	0x46000000

0800c6f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800c6f4:	f7ff fef4 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800c6f8:	4602      	mov	r2, r0
 800c6fa:	4b07      	ldr	r3, [pc, #28]	; (800c718 <HAL_RCC_GetHCLKFreq+0x28>)
 800c6fc:	6a1b      	ldr	r3, [r3, #32]
 800c6fe:	f003 030f 	and.w	r3, r3, #15
 800c702:	4906      	ldr	r1, [pc, #24]	; (800c71c <HAL_RCC_GetHCLKFreq+0x2c>)
 800c704:	5ccb      	ldrb	r3, [r1, r3]
 800c706:	fa22 f303 	lsr.w	r3, r2, r3
 800c70a:	4a05      	ldr	r2, [pc, #20]	; (800c720 <HAL_RCC_GetHCLKFreq+0x30>)
 800c70c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800c70e:	4b04      	ldr	r3, [pc, #16]	; (800c720 <HAL_RCC_GetHCLKFreq+0x30>)
 800c710:	681b      	ldr	r3, [r3, #0]
}
 800c712:	4618      	mov	r0, r3
 800c714:	bd80      	pop	{r7, pc}
 800c716:	bf00      	nop
 800c718:	46020c00 	.word	0x46020c00
 800c71c:	080154ac 	.word	0x080154ac
 800c720:	20000004 	.word	0x20000004

0800c724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c724:	b580      	push	{r7, lr}
 800c726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800c728:	f7ff ffe2 	bl	800c6f0 <HAL_RCC_GetHCLKFreq>
 800c72c:	4602      	mov	r2, r0
 800c72e:	4b05      	ldr	r3, [pc, #20]	; (800c744 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c730:	6a1b      	ldr	r3, [r3, #32]
 800c732:	091b      	lsrs	r3, r3, #4
 800c734:	f003 0307 	and.w	r3, r3, #7
 800c738:	4903      	ldr	r1, [pc, #12]	; (800c748 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c73a:	5ccb      	ldrb	r3, [r1, r3]
 800c73c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c740:	4618      	mov	r0, r3
 800c742:	bd80      	pop	{r7, pc}
 800c744:	46020c00 	.word	0x46020c00
 800c748:	080154bc 	.word	0x080154bc

0800c74c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 800c750:	f7ff ffce 	bl	800c6f0 <HAL_RCC_GetHCLKFreq>
 800c754:	4602      	mov	r2, r0
 800c756:	4b05      	ldr	r3, [pc, #20]	; (800c76c <HAL_RCC_GetPCLK2Freq+0x20>)
 800c758:	6a1b      	ldr	r3, [r3, #32]
 800c75a:	0a1b      	lsrs	r3, r3, #8
 800c75c:	f003 0307 	and.w	r3, r3, #7
 800c760:	4903      	ldr	r1, [pc, #12]	; (800c770 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c762:	5ccb      	ldrb	r3, [r1, r3]
 800c764:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c768:	4618      	mov	r0, r3
 800c76a:	bd80      	pop	{r7, pc}
 800c76c:	46020c00 	.word	0x46020c00
 800c770:	080154bc 	.word	0x080154bc

0800c774 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 800c778:	f7ff ffba 	bl	800c6f0 <HAL_RCC_GetHCLKFreq>
 800c77c:	4602      	mov	r2, r0
 800c77e:	4b05      	ldr	r3, [pc, #20]	; (800c794 <HAL_RCC_GetPCLK3Freq+0x20>)
 800c780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c782:	091b      	lsrs	r3, r3, #4
 800c784:	f003 0307 	and.w	r3, r3, #7
 800c788:	4903      	ldr	r1, [pc, #12]	; (800c798 <HAL_RCC_GetPCLK3Freq+0x24>)
 800c78a:	5ccb      	ldrb	r3, [r1, r3]
 800c78c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c790:	4618      	mov	r0, r3
 800c792:	bd80      	pop	{r7, pc}
 800c794:	46020c00 	.word	0x46020c00
 800c798:	080154bc 	.word	0x080154bc

0800c79c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b083      	sub	sp, #12
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
 800c7a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	221f      	movs	r2, #31
 800c7aa:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 800c7ac:	4b15      	ldr	r3, [pc, #84]	; (800c804 <HAL_RCC_GetClockConfig+0x68>)
 800c7ae:	69db      	ldr	r3, [r3, #28]
 800c7b0:	f003 0203 	and.w	r2, r3, #3
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 800c7b8:	4b12      	ldr	r3, [pc, #72]	; (800c804 <HAL_RCC_GetClockConfig+0x68>)
 800c7ba:	6a1b      	ldr	r3, [r3, #32]
 800c7bc:	f003 020f 	and.w	r2, r3, #15
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 800c7c4:	4b0f      	ldr	r3, [pc, #60]	; (800c804 <HAL_RCC_GetClockConfig+0x68>)
 800c7c6:	6a1b      	ldr	r3, [r3, #32]
 800c7c8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 800c7d0:	4b0c      	ldr	r3, [pc, #48]	; (800c804 <HAL_RCC_GetClockConfig+0x68>)
 800c7d2:	6a1b      	ldr	r3, [r3, #32]
 800c7d4:	091b      	lsrs	r3, r3, #4
 800c7d6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 800c7de:	4b09      	ldr	r3, [pc, #36]	; (800c804 <HAL_RCC_GetClockConfig+0x68>)
 800c7e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7e2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c7ea:	4b07      	ldr	r3, [pc, #28]	; (800c808 <HAL_RCC_GetClockConfig+0x6c>)
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f003 020f 	and.w	r2, r3, #15
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	601a      	str	r2, [r3, #0]
}
 800c7f6:	bf00      	nop
 800c7f8:	370c      	adds	r7, #12
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c800:	4770      	bx	lr
 800c802:	bf00      	nop
 800c804:	46020c00 	.word	0x46020c00
 800c808:	40022000 	.word	0x40022000

0800c80c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b086      	sub	sp, #24
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c814:	4b3e      	ldr	r3, [pc, #248]	; (800c910 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c816:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c81a:	f003 0304 	and.w	r3, r3, #4
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d003      	beq.n	800c82a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c822:	f7fe fd17 	bl	800b254 <HAL_PWREx_GetVoltageRange>
 800c826:	6178      	str	r0, [r7, #20]
 800c828:	e019      	b.n	800c85e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800c82a:	4b39      	ldr	r3, [pc, #228]	; (800c910 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c82c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c830:	4a37      	ldr	r2, [pc, #220]	; (800c910 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c832:	f043 0304 	orr.w	r3, r3, #4
 800c836:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800c83a:	4b35      	ldr	r3, [pc, #212]	; (800c910 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c83c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c840:	f003 0304 	and.w	r3, r3, #4
 800c844:	60fb      	str	r3, [r7, #12]
 800c846:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800c848:	f7fe fd04 	bl	800b254 <HAL_PWREx_GetVoltageRange>
 800c84c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800c84e:	4b30      	ldr	r3, [pc, #192]	; (800c910 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c850:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c854:	4a2e      	ldr	r2, [pc, #184]	; (800c910 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800c856:	f023 0304 	bic.w	r3, r3, #4
 800c85a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c864:	d003      	beq.n	800c86e <RCC_SetFlashLatencyFromMSIRange+0x62>
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c86c:	d109      	bne.n	800c882 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c874:	d202      	bcs.n	800c87c <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800c876:	2301      	movs	r3, #1
 800c878:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800c87a:	e033      	b.n	800c8e4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 800c87c:	2300      	movs	r3, #0
 800c87e:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800c880:	e030      	b.n	800c8e4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c888:	d208      	bcs.n	800c89c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c890:	d102      	bne.n	800c898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800c892:	2303      	movs	r3, #3
 800c894:	613b      	str	r3, [r7, #16]
 800c896:	e025      	b.n	800c8e4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800c898:	2301      	movs	r3, #1
 800c89a:	e035      	b.n	800c908 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c8a2:	d90f      	bls.n	800c8c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d109      	bne.n	800c8be <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c8b0:	d902      	bls.n	800c8b8 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	613b      	str	r3, [r7, #16]
 800c8b6:	e015      	b.n	800c8e4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	613b      	str	r3, [r7, #16]
 800c8bc:	e012      	b.n	800c8e4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800c8be:	2300      	movs	r3, #0
 800c8c0:	613b      	str	r3, [r7, #16]
 800c8c2:	e00f      	b.n	800c8e4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c8ca:	d109      	bne.n	800c8e0 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c8d2:	d102      	bne.n	800c8da <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800c8d4:	2301      	movs	r3, #1
 800c8d6:	613b      	str	r3, [r7, #16]
 800c8d8:	e004      	b.n	800c8e4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800c8da:	2302      	movs	r3, #2
 800c8dc:	613b      	str	r3, [r7, #16]
 800c8de:	e001      	b.n	800c8e4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 800c8e0:	2301      	movs	r3, #1
 800c8e2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c8e4:	4b0b      	ldr	r3, [pc, #44]	; (800c914 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	f023 020f 	bic.w	r2, r3, #15
 800c8ec:	4909      	ldr	r1, [pc, #36]	; (800c914 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800c8ee:	693b      	ldr	r3, [r7, #16]
 800c8f0:	4313      	orrs	r3, r2
 800c8f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800c8f4:	4b07      	ldr	r3, [pc, #28]	; (800c914 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f003 030f 	and.w	r3, r3, #15
 800c8fc:	693a      	ldr	r2, [r7, #16]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	d001      	beq.n	800c906 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800c902:	2301      	movs	r3, #1
 800c904:	e000      	b.n	800c908 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800c906:	2300      	movs	r3, #0
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3718      	adds	r7, #24
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}
 800c910:	46020c00 	.word	0x46020c00
 800c914:	40022000 	.word	0x40022000

0800c918 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800c918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c91c:	b0ba      	sub	sp, #232	; 0xe8
 800c91e:	af00      	add	r7, sp, #0
 800c920:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c924:	2300      	movs	r3, #0
 800c926:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c92a:	2300      	movs	r3, #0
 800c92c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c930:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c938:	f002 0401 	and.w	r4, r2, #1
 800c93c:	2500      	movs	r5, #0
 800c93e:	ea54 0305 	orrs.w	r3, r4, r5
 800c942:	d00b      	beq.n	800c95c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800c944:	4bcb      	ldr	r3, [pc, #812]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c94a:	f023 0103 	bic.w	r1, r3, #3
 800c94e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c952:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c954:	4ac7      	ldr	r2, [pc, #796]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c956:	430b      	orrs	r3, r1
 800c958:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c95c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c964:	f002 0802 	and.w	r8, r2, #2
 800c968:	f04f 0900 	mov.w	r9, #0
 800c96c:	ea58 0309 	orrs.w	r3, r8, r9
 800c970:	d00b      	beq.n	800c98a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800c972:	4bc0      	ldr	r3, [pc, #768]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c974:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c978:	f023 010c 	bic.w	r1, r3, #12
 800c97c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c982:	4abc      	ldr	r2, [pc, #752]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c984:	430b      	orrs	r3, r1
 800c986:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c98a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c992:	f002 0a04 	and.w	sl, r2, #4
 800c996:	f04f 0b00 	mov.w	fp, #0
 800c99a:	ea5a 030b 	orrs.w	r3, sl, fp
 800c99e:	d00b      	beq.n	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800c9a0:	4bb4      	ldr	r3, [pc, #720]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c9a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9a6:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800c9aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c9ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9b0:	4ab0      	ldr	r2, [pc, #704]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c9b2:	430b      	orrs	r3, r1
 800c9b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c9b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c0:	f002 0308 	and.w	r3, r2, #8
 800c9c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c9ce:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800c9d2:	460b      	mov	r3, r1
 800c9d4:	4313      	orrs	r3, r2
 800c9d6:	d00b      	beq.n	800c9f0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800c9d8:	4ba6      	ldr	r3, [pc, #664]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c9da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c9de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c9e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c9e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c9e8:	4aa2      	ldr	r2, [pc, #648]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800c9ea:	430b      	orrs	r3, r1
 800c9ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c9f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f8:	f002 0310 	and.w	r3, r2, #16
 800c9fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ca00:	2300      	movs	r3, #0
 800ca02:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ca06:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ca0a:	460b      	mov	r3, r1
 800ca0c:	4313      	orrs	r3, r2
 800ca0e:	d00b      	beq.n	800ca28 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800ca10:	4b98      	ldr	r3, [pc, #608]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ca16:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ca1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca20:	4a94      	ldr	r2, [pc, #592]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca22:	430b      	orrs	r3, r1
 800ca24:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ca28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca30:	f002 0320 	and.w	r3, r2, #32
 800ca34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ca38:	2300      	movs	r3, #0
 800ca3a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ca3e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800ca42:	460b      	mov	r3, r1
 800ca44:	4313      	orrs	r3, r2
 800ca46:	d00b      	beq.n	800ca60 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800ca48:	4b8a      	ldr	r3, [pc, #552]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ca4e:	f023 0107 	bic.w	r1, r3, #7
 800ca52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ca58:	4a86      	ldr	r2, [pc, #536]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca5a:	430b      	orrs	r3, r1
 800ca5c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ca60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca68:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800ca6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ca70:	2300      	movs	r3, #0
 800ca72:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ca76:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	4313      	orrs	r3, r2
 800ca7e:	d00b      	beq.n	800ca98 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800ca80:	4b7c      	ldr	r3, [pc, #496]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ca86:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 800ca8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ca90:	4a78      	ldr	r2, [pc, #480]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ca92:	430b      	orrs	r3, r1
 800ca94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ca98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ca9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800caa4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800caa8:	2300      	movs	r3, #0
 800caaa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800caae:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800cab2:	460b      	mov	r3, r1
 800cab4:	4313      	orrs	r3, r2
 800cab6:	d00b      	beq.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800cab8:	4b6e      	ldr	r3, [pc, #440]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800caba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800cabe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cac2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cac6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cac8:	4a6a      	ldr	r2, [pc, #424]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800caca:	430b      	orrs	r3, r1
 800cacc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800cad0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad8:	f402 7380 	and.w	r3, r2, #256	; 0x100
 800cadc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800cae0:	2300      	movs	r3, #0
 800cae2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800cae6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800caea:	460b      	mov	r3, r1
 800caec:	4313      	orrs	r3, r2
 800caee:	d00b      	beq.n	800cb08 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800caf0:	4b60      	ldr	r3, [pc, #384]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800caf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800caf6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800cafa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cafe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb00:	4a5c      	ldr	r2, [pc, #368]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cb02:	430b      	orrs	r3, r1
 800cb04:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cb08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb10:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800cb14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800cb18:	2300      	movs	r3, #0
 800cb1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800cb1e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800cb22:	460b      	mov	r3, r1
 800cb24:	4313      	orrs	r3, r2
 800cb26:	d00b      	beq.n	800cb40 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800cb28:	4b52      	ldr	r3, [pc, #328]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cb2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800cb2e:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 800cb32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cb38:	4a4e      	ldr	r2, [pc, #312]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cb3a:	430b      	orrs	r3, r1
 800cb3c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800cb40:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb48:	f402 7300 	and.w	r3, r2, #512	; 0x200
 800cb4c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800cb50:	2300      	movs	r3, #0
 800cb52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800cb56:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800cb5a:	460b      	mov	r3, r1
 800cb5c:	4313      	orrs	r3, r2
 800cb5e:	d00b      	beq.n	800cb78 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800cb60:	4b44      	ldr	r3, [pc, #272]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cb62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800cb66:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 800cb6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb70:	4a40      	ldr	r2, [pc, #256]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cb72:	430b      	orrs	r3, r1
 800cb74:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800cb78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb80:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800cb84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800cb88:	2300      	movs	r3, #0
 800cb8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800cb8e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800cb92:	460b      	mov	r3, r1
 800cb94:	4313      	orrs	r3, r2
 800cb96:	d00b      	beq.n	800cbb0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800cb98:	4b36      	ldr	r3, [pc, #216]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cb9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800cb9e:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 800cba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cba6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cba8:	4a32      	ldr	r2, [pc, #200]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cbaa:	430b      	orrs	r3, r1
 800cbac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800cbb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb8:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800cbbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800cbc6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800cbca:	460b      	mov	r3, r1
 800cbcc:	4313      	orrs	r3, r2
 800cbce:	d00c      	beq.n	800cbea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800cbd0:	4b28      	ldr	r3, [pc, #160]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cbd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800cbd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800cbda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cbde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cbe2:	4a24      	ldr	r2, [pc, #144]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cbe4:	430b      	orrs	r3, r1
 800cbe6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800cbea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf2:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800cbf6:	67bb      	str	r3, [r7, #120]	; 0x78
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	67fb      	str	r3, [r7, #124]	; 0x7c
 800cbfc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800cc00:	460b      	mov	r3, r1
 800cc02:	4313      	orrs	r3, r2
 800cc04:	d04f      	beq.n	800cca6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800cc06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc0e:	2b80      	cmp	r3, #128	; 0x80
 800cc10:	d02d      	beq.n	800cc6e <HAL_RCCEx_PeriphCLKConfig+0x356>
 800cc12:	2b80      	cmp	r3, #128	; 0x80
 800cc14:	d827      	bhi.n	800cc66 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800cc16:	2b60      	cmp	r3, #96	; 0x60
 800cc18:	d02e      	beq.n	800cc78 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800cc1a:	2b60      	cmp	r3, #96	; 0x60
 800cc1c:	d823      	bhi.n	800cc66 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800cc1e:	2b40      	cmp	r3, #64	; 0x40
 800cc20:	d006      	beq.n	800cc30 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800cc22:	2b40      	cmp	r3, #64	; 0x40
 800cc24:	d81f      	bhi.n	800cc66 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d009      	beq.n	800cc3e <HAL_RCCEx_PeriphCLKConfig+0x326>
 800cc2a:	2b20      	cmp	r3, #32
 800cc2c:	d011      	beq.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800cc2e:	e01a      	b.n	800cc66 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800cc30:	4b10      	ldr	r3, [pc, #64]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cc32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc34:	4a0f      	ldr	r2, [pc, #60]	; (800cc74 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800cc36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cc3a:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cc3c:	e01d      	b.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800cc3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc42:	3308      	adds	r3, #8
 800cc44:	4618      	mov	r0, r3
 800cc46:	f002 f981 	bl	800ef4c <RCCEx_PLL2_Config>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cc50:	e013      	b.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cc52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc56:	332c      	adds	r3, #44	; 0x2c
 800cc58:	4618      	mov	r0, r3
 800cc5a:	f002 fa0f 	bl	800f07c <RCCEx_PLL3_Config>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cc64:	e009      	b.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc66:	2301      	movs	r3, #1
 800cc68:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cc6c:	e005      	b.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 800cc6e:	bf00      	nop
 800cc70:	e003      	b.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0x362>
 800cc72:	bf00      	nop
 800cc74:	46020c00 	.word	0x46020c00
        break;
 800cc78:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc7a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d10d      	bne.n	800cc9e <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800cc82:	4bb6      	ldr	r3, [pc, #728]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cc84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cc88:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 800cc8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc94:	4ab1      	ldr	r2, [pc, #708]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cc96:	430b      	orrs	r3, r1
 800cc98:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800cc9c:	e003      	b.n	800cca6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc9e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cca2:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800cca6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ccaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccae:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800ccb2:	673b      	str	r3, [r7, #112]	; 0x70
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	677b      	str	r3, [r7, #116]	; 0x74
 800ccb8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800ccbc:	460b      	mov	r3, r1
 800ccbe:	4313      	orrs	r3, r2
 800ccc0:	d053      	beq.n	800cd6a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800ccc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ccc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ccca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccce:	d033      	beq.n	800cd38 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800ccd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccd4:	d82c      	bhi.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800ccd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ccda:	d02f      	beq.n	800cd3c <HAL_RCCEx_PeriphCLKConfig+0x424>
 800ccdc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cce0:	d826      	bhi.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800cce2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cce6:	d008      	beq.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 800cce8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ccec:	d820      	bhi.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d00a      	beq.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 800ccf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ccf6:	d011      	beq.n	800cd1c <HAL_RCCEx_PeriphCLKConfig+0x404>
 800ccf8:	e01a      	b.n	800cd30 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ccfa:	4b98      	ldr	r3, [pc, #608]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ccfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccfe:	4a97      	ldr	r2, [pc, #604]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cd00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd04:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800cd06:	e01a      	b.n	800cd3e <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800cd08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd0c:	3308      	adds	r3, #8
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f002 f91c 	bl	800ef4c <RCCEx_PLL2_Config>
 800cd14:	4603      	mov	r3, r0
 800cd16:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800cd1a:	e010      	b.n	800cd3e <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cd1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd20:	332c      	adds	r3, #44	; 0x2c
 800cd22:	4618      	mov	r0, r3
 800cd24:	f002 f9aa 	bl	800f07c <RCCEx_PLL3_Config>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800cd2e:	e006      	b.n	800cd3e <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd30:	2301      	movs	r3, #1
 800cd32:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cd36:	e002      	b.n	800cd3e <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 800cd38:	bf00      	nop
 800cd3a:	e000      	b.n	800cd3e <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 800cd3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd3e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d10d      	bne.n	800cd62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800cd46:	4b85      	ldr	r3, [pc, #532]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cd48:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cd4c:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 800cd50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cd58:	4a80      	ldr	r2, [pc, #512]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cd5a:	430b      	orrs	r3, r1
 800cd5c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800cd60:	e003      	b.n	800cd6a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd62:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cd66:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800cd6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd72:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800cd76:	66bb      	str	r3, [r7, #104]	; 0x68
 800cd78:	2300      	movs	r3, #0
 800cd7a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cd7c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800cd80:	460b      	mov	r3, r1
 800cd82:	4313      	orrs	r3, r2
 800cd84:	d046      	beq.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800cd86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd8a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800cd8e:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800cd92:	d028      	beq.n	800cde6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cd94:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800cd98:	d821      	bhi.n	800cdde <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800cd9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cd9e:	d022      	beq.n	800cde6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cda0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cda4:	d81b      	bhi.n	800cdde <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800cda6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cdaa:	d01c      	beq.n	800cde6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cdac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cdb0:	d815      	bhi.n	800cdde <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800cdb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cdb6:	d008      	beq.n	800cdca <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800cdb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cdbc:	d80f      	bhi.n	800cdde <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d011      	beq.n	800cde6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cdc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cdc6:	d00e      	beq.n	800cde6 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800cdc8:	e009      	b.n	800cdde <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800cdca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cdce:	3308      	adds	r3, #8
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f002 f8bb 	bl	800ef4c <RCCEx_PLL2_Config>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cddc:	e004      	b.n	800cde8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800cdde:	2301      	movs	r3, #1
 800cde0:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cde4:	e000      	b.n	800cde8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 800cde6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cde8:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d10d      	bne.n	800ce0c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800cdf0:	4b5a      	ldr	r3, [pc, #360]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cdf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800cdf6:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800cdfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cdfe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ce02:	4a56      	ldr	r2, [pc, #344]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ce04:	430b      	orrs	r3, r1
 800ce06:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800ce0a:	e003      	b.n	800ce14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce0c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800ce10:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800ce14:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ce18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce1c:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800ce20:	663b      	str	r3, [r7, #96]	; 0x60
 800ce22:	2300      	movs	r3, #0
 800ce24:	667b      	str	r3, [r7, #100]	; 0x64
 800ce26:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800ce2a:	460b      	mov	r3, r1
 800ce2c:	4313      	orrs	r3, r2
 800ce2e:	d03f      	beq.n	800ceb0 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 800ce30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ce34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce38:	2b04      	cmp	r3, #4
 800ce3a:	d81e      	bhi.n	800ce7a <HAL_RCCEx_PeriphCLKConfig+0x562>
 800ce3c:	a201      	add	r2, pc, #4	; (adr r2, 800ce44 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 800ce3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce42:	bf00      	nop
 800ce44:	0800ce83 	.word	0x0800ce83
 800ce48:	0800ce59 	.word	0x0800ce59
 800ce4c:	0800ce67 	.word	0x0800ce67
 800ce50:	0800ce83 	.word	0x0800ce83
 800ce54:	0800ce83 	.word	0x0800ce83
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ce58:	4b40      	ldr	r3, [pc, #256]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ce5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce5c:	4a3f      	ldr	r2, [pc, #252]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ce5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ce62:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800ce64:	e00e      	b.n	800ce84 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ce66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ce6a:	332c      	adds	r3, #44	; 0x2c
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f002 f905 	bl	800f07c <RCCEx_PLL3_Config>
 800ce72:	4603      	mov	r3, r0
 800ce74:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800ce78:	e004      	b.n	800ce84 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800ce7a:	2301      	movs	r3, #1
 800ce7c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800ce80:	e000      	b.n	800ce84 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 800ce82:	bf00      	nop
    }
    if (ret == HAL_OK)
 800ce84:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d10d      	bne.n	800cea8 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800ce8c:	4b33      	ldr	r3, [pc, #204]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ce8e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ce92:	f023 0107 	bic.w	r1, r3, #7
 800ce96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ce9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce9e:	4a2f      	ldr	r2, [pc, #188]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cea0:	430b      	orrs	r3, r1
 800cea2:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800cea6:	e003      	b.n	800ceb0 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cea8:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800ceac:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 800ceb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ceb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb8:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800cebc:	65bb      	str	r3, [r7, #88]	; 0x58
 800cebe:	2300      	movs	r3, #0
 800cec0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cec2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800cec6:	460b      	mov	r3, r1
 800cec8:	4313      	orrs	r3, r2
 800ceca:	d04d      	beq.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800cecc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ced0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ced4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ced8:	d028      	beq.n	800cf2c <HAL_RCCEx_PeriphCLKConfig+0x614>
 800ceda:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cede:	d821      	bhi.n	800cf24 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800cee0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800cee4:	d024      	beq.n	800cf30 <HAL_RCCEx_PeriphCLKConfig+0x618>
 800cee6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ceea:	d81b      	bhi.n	800cf24 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800ceec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cef0:	d00e      	beq.n	800cf10 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800cef2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cef6:	d815      	bhi.n	800cf24 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d01b      	beq.n	800cf34 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 800cefc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf00:	d110      	bne.n	800cf24 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800cf02:	4b16      	ldr	r3, [pc, #88]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cf04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf06:	4a15      	ldr	r2, [pc, #84]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cf08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cf0c:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800cf0e:	e012      	b.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cf10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cf14:	332c      	adds	r3, #44	; 0x2c
 800cf16:	4618      	mov	r0, r3
 800cf18:	f002 f8b0 	bl	800f07c <RCCEx_PLL3_Config>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cf22:	e008      	b.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800cf24:	2301      	movs	r3, #1
 800cf26:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cf2a:	e004      	b.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800cf2c:	bf00      	nop
 800cf2e:	e002      	b.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800cf30:	bf00      	nop
 800cf32:	e000      	b.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800cf34:	bf00      	nop
    }
    if (ret == HAL_OK)
 800cf36:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d110      	bne.n	800cf60 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800cf3e:	4b07      	ldr	r3, [pc, #28]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cf40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800cf44:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800cf48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cf4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf50:	4a02      	ldr	r2, [pc, #8]	; (800cf5c <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800cf52:	430b      	orrs	r3, r1
 800cf54:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800cf58:	e006      	b.n	800cf68 <HAL_RCCEx_PeriphCLKConfig+0x650>
 800cf5a:	bf00      	nop
 800cf5c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf60:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800cf64:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cf68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf70:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800cf74:	653b      	str	r3, [r7, #80]	; 0x50
 800cf76:	2300      	movs	r3, #0
 800cf78:	657b      	str	r3, [r7, #84]	; 0x54
 800cf7a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800cf7e:	460b      	mov	r3, r1
 800cf80:	4313      	orrs	r3, r2
 800cf82:	f000 80b5 	beq.w	800d0f0 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cf86:	2300      	movs	r3, #0
 800cf88:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cf8c:	4b9d      	ldr	r3, [pc, #628]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cf92:	f003 0304 	and.w	r3, r3, #4
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d113      	bne.n	800cfc2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cf9a:	4b9a      	ldr	r3, [pc, #616]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cf9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cfa0:	4a98      	ldr	r2, [pc, #608]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cfa2:	f043 0304 	orr.w	r3, r3, #4
 800cfa6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800cfaa:	4b96      	ldr	r3, [pc, #600]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800cfac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cfb0:	f003 0304 	and.w	r3, r3, #4
 800cfb4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cfb8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
      pwrclkchanged = SET;
 800cfbc:	2301      	movs	r3, #1
 800cfbe:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800cfc2:	4b91      	ldr	r3, [pc, #580]	; (800d208 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800cfc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfc6:	4a90      	ldr	r2, [pc, #576]	; (800d208 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800cfc8:	f043 0301 	orr.w	r3, r3, #1
 800cfcc:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cfce:	f7f9 fdaf 	bl	8006b30 <HAL_GetTick>
 800cfd2:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800cfd6:	e00b      	b.n	800cff0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cfd8:	f7f9 fdaa 	bl	8006b30 <HAL_GetTick>
 800cfdc:	4602      	mov	r2, r0
 800cfde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cfe2:	1ad3      	subs	r3, r2, r3
 800cfe4:	2b02      	cmp	r3, #2
 800cfe6:	d903      	bls.n	800cff0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 800cfe8:	2303      	movs	r3, #3
 800cfea:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800cfee:	e005      	b.n	800cffc <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800cff0:	4b85      	ldr	r3, [pc, #532]	; (800d208 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800cff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cff4:	f003 0301 	and.w	r3, r3, #1
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d0ed      	beq.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 800cffc:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d000:	2b00      	cmp	r3, #0
 800d002:	d165      	bne.n	800d0d0 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d004:	4b7f      	ldr	r3, [pc, #508]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d006:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800d00a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d00e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800d012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d016:	2b00      	cmp	r3, #0
 800d018:	d023      	beq.n	800d062 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 800d01a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d01e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800d022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d026:	4293      	cmp	r3, r2
 800d028:	d01b      	beq.n	800d062 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d02a:	4b76      	ldr	r3, [pc, #472]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d02c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800d030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d034:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d038:	4b72      	ldr	r3, [pc, #456]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d03a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800d03e:	4a71      	ldr	r2, [pc, #452]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d044:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d048:	4b6e      	ldr	r3, [pc, #440]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d04a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800d04e:	4a6d      	ldr	r2, [pc, #436]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d050:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d054:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d058:	4a6a      	ldr	r2, [pc, #424]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d05a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d05e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d066:	f003 0301 	and.w	r3, r3, #1
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d019      	beq.n	800d0a2 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d06e:	f7f9 fd5f 	bl	8006b30 <HAL_GetTick>
 800d072:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d076:	e00d      	b.n	800d094 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d078:	f7f9 fd5a 	bl	8006b30 <HAL_GetTick>
 800d07c:	4602      	mov	r2, r0
 800d07e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d082:	1ad2      	subs	r2, r2, r3
 800d084:	f241 3388 	movw	r3, #5000	; 0x1388
 800d088:	429a      	cmp	r2, r3
 800d08a:	d903      	bls.n	800d094 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 800d08c:	2303      	movs	r3, #3
 800d08e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
            break;
 800d092:	e006      	b.n	800d0a2 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d094:	4b5b      	ldr	r3, [pc, #364]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d096:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800d09a:	f003 0302 	and.w	r3, r3, #2
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d0ea      	beq.n	800d078 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 800d0a2:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d10d      	bne.n	800d0c6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800d0aa:	4b56      	ldr	r3, [pc, #344]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d0ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800d0b0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d0b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d0b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800d0bc:	4a51      	ldr	r2, [pc, #324]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d0be:	430b      	orrs	r3, r1
 800d0c0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800d0c4:	e008      	b.n	800d0d8 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d0c6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d0ca:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 800d0ce:	e003      	b.n	800d0d8 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0d0:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d0d4:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d0d8:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 800d0dc:	2b01      	cmp	r3, #1
 800d0de:	d107      	bne.n	800d0f0 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d0e0:	4b48      	ldr	r3, [pc, #288]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d0e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d0e6:	4a47      	ldr	r2, [pc, #284]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d0e8:	f023 0304 	bic.w	r3, r3, #4
 800d0ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800d0f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800d0fc:	64bb      	str	r3, [r7, #72]	; 0x48
 800d0fe:	2300      	movs	r3, #0
 800d100:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d102:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800d106:	460b      	mov	r3, r1
 800d108:	4313      	orrs	r3, r2
 800d10a:	d042      	beq.n	800d192 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 800d10c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d110:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d114:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800d118:	d022      	beq.n	800d160 <HAL_RCCEx_PeriphCLKConfig+0x848>
 800d11a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800d11e:	d81b      	bhi.n	800d158 <HAL_RCCEx_PeriphCLKConfig+0x840>
 800d120:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d124:	d011      	beq.n	800d14a <HAL_RCCEx_PeriphCLKConfig+0x832>
 800d126:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d12a:	d815      	bhi.n	800d158 <HAL_RCCEx_PeriphCLKConfig+0x840>
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d019      	beq.n	800d164 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800d130:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d134:	d110      	bne.n	800d158 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d136:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d13a:	3308      	adds	r3, #8
 800d13c:	4618      	mov	r0, r3
 800d13e:	f001 ff05 	bl	800ef4c <RCCEx_PLL2_Config>
 800d142:	4603      	mov	r3, r0
 800d144:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800d148:	e00d      	b.n	800d166 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d14a:	4b2e      	ldr	r3, [pc, #184]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d14c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d14e:	4a2d      	ldr	r2, [pc, #180]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d154:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800d156:	e006      	b.n	800d166 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800d158:	2301      	movs	r3, #1
 800d15a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800d15e:	e002      	b.n	800d166 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800d160:	bf00      	nop
 800d162:	e000      	b.n	800d166 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800d164:	bf00      	nop
    }
    if (ret == HAL_OK)
 800d166:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d10d      	bne.n	800d18a <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800d16e:	4b25      	ldr	r3, [pc, #148]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d174:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800d178:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d17c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d180:	4a20      	ldr	r2, [pc, #128]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d182:	430b      	orrs	r3, r1
 800d184:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800d188:	e003      	b.n	800d192 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d18a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d18e:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d192:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19a:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800d19e:	643b      	str	r3, [r7, #64]	; 0x40
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	647b      	str	r3, [r7, #68]	; 0x44
 800d1a4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800d1a8:	460b      	mov	r3, r1
 800d1aa:	4313      	orrs	r3, r2
 800d1ac:	d032      	beq.n	800d214 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800d1ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d1b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d1b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d1ba:	d00b      	beq.n	800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800d1bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d1c0:	d804      	bhi.n	800d1cc <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d008      	beq.n	800d1d8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800d1c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d1ca:	d007      	beq.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800d1d2:	e004      	b.n	800d1de <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800d1d4:	bf00      	nop
 800d1d6:	e002      	b.n	800d1de <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800d1d8:	bf00      	nop
 800d1da:	e000      	b.n	800d1de <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800d1dc:	bf00      	nop
    }
    if (ret == HAL_OK)
 800d1de:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d112      	bne.n	800d20c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800d1e6:	4b07      	ldr	r3, [pc, #28]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d1e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d1ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d1f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d1f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d1f8:	4a02      	ldr	r2, [pc, #8]	; (800d204 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800d1fa:	430b      	orrs	r3, r1
 800d1fc:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800d200:	e008      	b.n	800d214 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800d202:	bf00      	nop
 800d204:	46020c00 	.word	0x46020c00
 800d208:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d20c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d210:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800d214:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21c:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800d220:	63bb      	str	r3, [r7, #56]	; 0x38
 800d222:	2300      	movs	r3, #0
 800d224:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d226:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800d22a:	460b      	mov	r3, r1
 800d22c:	4313      	orrs	r3, r2
 800d22e:	d00c      	beq.n	800d24a <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800d230:	4b98      	ldr	r3, [pc, #608]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d232:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d236:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 800d23a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d23e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d242:	4a94      	ldr	r2, [pc, #592]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d244:	430b      	orrs	r3, r1
 800d246:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800d24a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d252:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800d256:	633b      	str	r3, [r7, #48]	; 0x30
 800d258:	2300      	movs	r3, #0
 800d25a:	637b      	str	r3, [r7, #52]	; 0x34
 800d25c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800d260:	460b      	mov	r3, r1
 800d262:	4313      	orrs	r3, r2
 800d264:	d019      	beq.n	800d29a <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800d266:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d26a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800d26e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d272:	d105      	bne.n	800d280 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d274:	4b87      	ldr	r3, [pc, #540]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d278:	4a86      	ldr	r2, [pc, #536]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d27a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d27e:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800d280:	4b84      	ldr	r3, [pc, #528]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d282:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d286:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800d28a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d28e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800d292:	4a80      	ldr	r2, [pc, #512]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d294:	430b      	orrs	r3, r1
 800d296:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800d29a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2a2:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800d2a6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d2ac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800d2b0:	460b      	mov	r3, r1
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	d00c      	beq.n	800d2d0 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800d2b6:	4b77      	ldr	r3, [pc, #476]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d2b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d2bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d2c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d2c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d2c8:	4972      	ldr	r1, [pc, #456]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d2ca:	4313      	orrs	r3, r2
 800d2cc:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800d2d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d8:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800d2dc:	623b      	str	r3, [r7, #32]
 800d2de:	2300      	movs	r3, #0
 800d2e0:	627b      	str	r3, [r7, #36]	; 0x24
 800d2e2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d2e6:	460b      	mov	r3, r1
 800d2e8:	4313      	orrs	r3, r2
 800d2ea:	d00c      	beq.n	800d306 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800d2ec:	4b69      	ldr	r3, [pc, #420]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d2ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d2f2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d2f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d2fa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800d2fe:	4965      	ldr	r1, [pc, #404]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d300:	4313      	orrs	r3, r2
 800d302:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800d306:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d30e:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800d312:	61bb      	str	r3, [r7, #24]
 800d314:	2300      	movs	r3, #0
 800d316:	61fb      	str	r3, [r7, #28]
 800d318:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d31c:	460b      	mov	r3, r1
 800d31e:	4313      	orrs	r3, r2
 800d320:	d00c      	beq.n	800d33c <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800d322:	4b5c      	ldr	r3, [pc, #368]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d324:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800d328:	f023 0218 	bic.w	r2, r3, #24
 800d32c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d330:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800d334:	4957      	ldr	r1, [pc, #348]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d336:	4313      	orrs	r3, r2
 800d338:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800d33c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d344:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 800d348:	613b      	str	r3, [r7, #16]
 800d34a:	2300      	movs	r3, #0
 800d34c:	617b      	str	r3, [r7, #20]
 800d34e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d352:	460b      	mov	r3, r1
 800d354:	4313      	orrs	r3, r2
 800d356:	d032      	beq.n	800d3be <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800d358:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d35c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d360:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d364:	d105      	bne.n	800d372 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d366:	4b4b      	ldr	r3, [pc, #300]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d36a:	4a4a      	ldr	r2, [pc, #296]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d36c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d370:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800d372:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d376:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d37a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800d37e:	d108      	bne.n	800d392 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d380:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d384:	3308      	adds	r3, #8
 800d386:	4618      	mov	r0, r3
 800d388:	f001 fde0 	bl	800ef4c <RCCEx_PLL2_Config>
 800d38c:	4603      	mov	r3, r0
 800d38e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
    }
    if (ret == HAL_OK)
 800d392:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d396:	2b00      	cmp	r3, #0
 800d398:	d10d      	bne.n	800d3b6 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800d39a:	4b3e      	ldr	r3, [pc, #248]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d39c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d3a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d3a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d3a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d3ac:	4939      	ldr	r1, [pc, #228]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d3ae:	4313      	orrs	r3, r2
 800d3b0:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800d3b4:	e003      	b.n	800d3be <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3b6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d3ba:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800d3be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c6:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 800d3ca:	60bb      	str	r3, [r7, #8]
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	60fb      	str	r3, [r7, #12]
 800d3d0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d3d4:	460b      	mov	r3, r1
 800d3d6:	4313      	orrs	r3, r2
 800d3d8:	d03a      	beq.n	800d450 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800d3da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d3de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d3e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d3e6:	d00e      	beq.n	800d406 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 800d3e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d3ec:	d815      	bhi.n	800d41a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d017      	beq.n	800d422 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800d3f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d3f6:	d110      	bne.n	800d41a <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d3f8:	4b26      	ldr	r3, [pc, #152]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d3fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3fc:	4a25      	ldr	r2, [pc, #148]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d3fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d402:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800d404:	e00e      	b.n	800d424 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d406:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d40a:	3308      	adds	r3, #8
 800d40c:	4618      	mov	r0, r3
 800d40e:	f001 fd9d 	bl	800ef4c <RCCEx_PLL2_Config>
 800d412:	4603      	mov	r3, r0
 800d414:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800d418:	e004      	b.n	800d424 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 800d41a:	2301      	movs	r3, #1
 800d41c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800d420:	e000      	b.n	800d424 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800d422:	bf00      	nop
    }
    if (ret == HAL_OK)
 800d424:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d10d      	bne.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800d42c:	4b19      	ldr	r3, [pc, #100]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d42e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d432:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d436:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d43a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d43e:	4915      	ldr	r1, [pc, #84]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d440:	4313      	orrs	r3, r2
 800d442:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 800d446:	e003      	b.n	800d450 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d448:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800d44c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800d450:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d458:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800d45c:	603b      	str	r3, [r7, #0]
 800d45e:	2300      	movs	r3, #0
 800d460:	607b      	str	r3, [r7, #4]
 800d462:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d466:	460b      	mov	r3, r1
 800d468:	4313      	orrs	r3, r2
 800d46a:	d00c      	beq.n	800d486 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800d46c:	4b09      	ldr	r3, [pc, #36]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d46e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800d472:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d476:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d47a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800d47e:	4905      	ldr	r1, [pc, #20]	; (800d494 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800d480:	4313      	orrs	r3, r2
 800d482:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800d486:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	37e8      	adds	r7, #232	; 0xe8
 800d48e:	46bd      	mov	sp, r7
 800d490:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d494:	46020c00 	.word	0x46020c00

0800d498 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d498:	b480      	push	{r7}
 800d49a:	b089      	sub	sp, #36	; 0x24
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800d4a0:	4bac      	ldr	r3, [pc, #688]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4a8:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800d4aa:	4baa      	ldr	r3, [pc, #680]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4ae:	f003 0303 	and.w	r3, r3, #3
 800d4b2:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800d4b4:	4ba7      	ldr	r3, [pc, #668]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4b8:	0a1b      	lsrs	r3, r3, #8
 800d4ba:	f003 030f 	and.w	r3, r3, #15
 800d4be:	3301      	adds	r3, #1
 800d4c0:	613b      	str	r3, [r7, #16]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 800d4c2:	4ba4      	ldr	r3, [pc, #656]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4c6:	f003 0310 	and.w	r3, r3, #16
 800d4ca:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800d4cc:	4ba1      	ldr	r3, [pc, #644]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d4ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4d0:	08db      	lsrs	r3, r3, #3
 800d4d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d4d6:	68fa      	ldr	r2, [r7, #12]
 800d4d8:	fb02 f303 	mul.w	r3, r2, r3
 800d4dc:	ee07 3a90 	vmov	s15, r3
 800d4e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4e4:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	f000 8123 	beq.w	800d736 <HAL_RCCEx_GetPLL1ClockFreq+0x29e>
  {
    switch (pll1source)
 800d4f0:	697b      	ldr	r3, [r7, #20]
 800d4f2:	2b03      	cmp	r3, #3
 800d4f4:	d062      	beq.n	800d5bc <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 800d4f6:	697b      	ldr	r3, [r7, #20]
 800d4f8:	2b03      	cmp	r3, #3
 800d4fa:	f200 8081 	bhi.w	800d600 <HAL_RCCEx_GetPLL1ClockFreq+0x168>
 800d4fe:	697b      	ldr	r3, [r7, #20]
 800d500:	2b01      	cmp	r3, #1
 800d502:	d024      	beq.n	800d54e <HAL_RCCEx_GetPLL1ClockFreq+0xb6>
 800d504:	697b      	ldr	r3, [r7, #20]
 800d506:	2b02      	cmp	r3, #2
 800d508:	d17a      	bne.n	800d600 <HAL_RCCEx_GetPLL1ClockFreq+0x168>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	ee07 3a90 	vmov	s15, r3
 800d510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d514:	eddf 6a90 	vldr	s13, [pc, #576]	; 800d758 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 800d518:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d51c:	4b8d      	ldr	r3, [pc, #564]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d51e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d520:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d524:	ee07 3a90 	vmov	s15, r3
 800d528:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800d52c:	ed97 6a02 	vldr	s12, [r7, #8]
 800d530:	eddf 5a8a 	vldr	s11, [pc, #552]	; 800d75c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800d534:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d538:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800d53c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d540:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d544:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d548:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d54c:	e08f      	b.n	800d66e <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800d54e:	4b81      	ldr	r3, [pc, #516]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d550:	689b      	ldr	r3, [r3, #8]
 800d552:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d556:	2b00      	cmp	r3, #0
 800d558:	d005      	beq.n	800d566 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
 800d55a:	4b7e      	ldr	r3, [pc, #504]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d55c:	689b      	ldr	r3, [r3, #8]
 800d55e:	0f1b      	lsrs	r3, r3, #28
 800d560:	f003 030f 	and.w	r3, r3, #15
 800d564:	e006      	b.n	800d574 <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 800d566:	4b7b      	ldr	r3, [pc, #492]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d568:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d56c:	041b      	lsls	r3, r3, #16
 800d56e:	0f1b      	lsrs	r3, r3, #28
 800d570:	f003 030f 	and.w	r3, r3, #15
 800d574:	4a7a      	ldr	r2, [pc, #488]	; (800d760 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800d576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d57a:	ee07 3a90 	vmov	s15, r3
 800d57e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d582:	693b      	ldr	r3, [r7, #16]
 800d584:	ee07 3a90 	vmov	s15, r3
 800d588:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d58c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d590:	69bb      	ldr	r3, [r7, #24]
 800d592:	ee07 3a90 	vmov	s15, r3
 800d596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d59a:	ed97 6a02 	vldr	s12, [r7, #8]
 800d59e:	eddf 5a6f 	vldr	s11, [pc, #444]	; 800d75c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800d5a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d5ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800d5b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d5ba:	e058      	b.n	800d66e <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	ee07 3a90 	vmov	s15, r3
 800d5c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5c6:	eddf 6a64 	vldr	s13, [pc, #400]	; 800d758 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 800d5ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5ce:	4b61      	ldr	r3, [pc, #388]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d5d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5d6:	ee07 3a90 	vmov	s15, r3
 800d5da:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800d5de:	ed97 6a02 	vldr	s12, [r7, #8]
 800d5e2:	eddf 5a5e 	vldr	s11, [pc, #376]	; 800d75c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800d5e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d5ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800d5ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d5f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800d5f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d5fe:	e036      	b.n	800d66e <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      default:
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800d600:	4b54      	ldr	r3, [pc, #336]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d602:	689b      	ldr	r3, [r3, #8]
 800d604:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d005      	beq.n	800d618 <HAL_RCCEx_GetPLL1ClockFreq+0x180>
 800d60c:	4b51      	ldr	r3, [pc, #324]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d60e:	689b      	ldr	r3, [r3, #8]
 800d610:	0f1b      	lsrs	r3, r3, #28
 800d612:	f003 030f 	and.w	r3, r3, #15
 800d616:	e006      	b.n	800d626 <HAL_RCCEx_GetPLL1ClockFreq+0x18e>
 800d618:	4b4e      	ldr	r3, [pc, #312]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d61a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d61e:	041b      	lsls	r3, r3, #16
 800d620:	0f1b      	lsrs	r3, r3, #28
 800d622:	f003 030f 	and.w	r3, r3, #15
 800d626:	4a4e      	ldr	r2, [pc, #312]	; (800d760 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800d628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d62c:	ee07 3a90 	vmov	s15, r3
 800d630:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d634:	693b      	ldr	r3, [r7, #16]
 800d636:	ee07 3a90 	vmov	s15, r3
 800d63a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d63e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d642:	69bb      	ldr	r3, [r7, #24]
 800d644:	ee07 3a90 	vmov	s15, r3
 800d648:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d64c:	ed97 6a02 	vldr	s12, [r7, #8]
 800d650:	eddf 5a42 	vldr	s11, [pc, #264]	; 800d75c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800d654:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d658:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d65c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d660:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800d664:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d668:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d66c:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800d66e:	4b39      	ldr	r3, [pc, #228]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d672:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d676:	2b00      	cmp	r3, #0
 800d678:	d017      	beq.n	800d6aa <HAL_RCCEx_GetPLL1ClockFreq+0x212>
    {
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d67a:	4b36      	ldr	r3, [pc, #216]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d67c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d67e:	0a5b      	lsrs	r3, r3, #9
 800d680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d684:	ee07 3a90 	vmov	s15, r3
 800d688:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800d68c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d690:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d694:	edd7 6a07 	vldr	s13, [r7, #28]
 800d698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d69c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d6a0:	ee17 2a90 	vmov	r2, s15
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	601a      	str	r2, [r3, #0]
 800d6a8:	e002      	b.n	800d6b0 <HAL_RCCEx_GetPLL1ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	2200      	movs	r2, #0
 800d6ae:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800d6b0:	4b28      	ldr	r3, [pc, #160]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d6b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d017      	beq.n	800d6ec <HAL_RCCEx_GetPLL1ClockFreq+0x254>
    {
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d6bc:	4b25      	ldr	r3, [pc, #148]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d6be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6c0:	0c1b      	lsrs	r3, r3, #16
 800d6c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6c6:	ee07 3a90 	vmov	s15, r3
 800d6ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800d6ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d6d2:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d6d6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d6da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d6de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d6e2:	ee17 2a90 	vmov	r2, s15
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	605a      	str	r2, [r3, #4]
 800d6ea:	e002      	b.n	800d6f2 <HAL_RCCEx_GetPLL1ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800d6f2:	4b18      	ldr	r3, [pc, #96]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d6f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d017      	beq.n	800d72e <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    {
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d6fe:	4b15      	ldr	r3, [pc, #84]	; (800d754 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800d700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d702:	0e1b      	lsrs	r3, r3, #24
 800d704:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d708:	ee07 3a90 	vmov	s15, r3
 800d70c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800d710:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d714:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800d718:	edd7 6a07 	vldr	s13, [r7, #28]
 800d71c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d720:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d724:	ee17 2a90 	vmov	r2, s15
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d72c:	e00c      	b.n	800d748 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
      PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	2200      	movs	r2, #0
 800d732:	609a      	str	r2, [r3, #8]
}
 800d734:	e008      	b.n	800d748 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	2200      	movs	r2, #0
 800d73a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2200      	movs	r2, #0
 800d740:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2200      	movs	r2, #0
 800d746:	609a      	str	r2, [r3, #8]
}
 800d748:	bf00      	nop
 800d74a:	3724      	adds	r7, #36	; 0x24
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr
 800d754:	46020c00 	.word	0x46020c00
 800d758:	4b742400 	.word	0x4b742400
 800d75c:	46000000 	.word	0x46000000
 800d760:	080154c4 	.word	0x080154c4

0800d764 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d764:	b480      	push	{r7}
 800d766:	b089      	sub	sp, #36	; 0x24
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800d76c:	4bac      	ldr	r3, [pc, #688]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d76e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d770:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d774:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800d776:	4baa      	ldr	r3, [pc, #680]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d77a:	f003 0303 	and.w	r3, r3, #3
 800d77e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800d780:	4ba7      	ldr	r3, [pc, #668]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d784:	0a1b      	lsrs	r3, r3, #8
 800d786:	f003 030f 	and.w	r3, r3, #15
 800d78a:	3301      	adds	r3, #1
 800d78c:	613b      	str	r3, [r7, #16]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 800d78e:	4ba4      	ldr	r3, [pc, #656]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d792:	f003 0310 	and.w	r3, r3, #16
 800d796:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800d798:	4ba1      	ldr	r3, [pc, #644]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d79a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d79c:	08db      	lsrs	r3, r3, #3
 800d79e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d7a2:	68fa      	ldr	r2, [r7, #12]
 800d7a4:	fb02 f303 	mul.w	r3, r2, r3
 800d7a8:	ee07 3a90 	vmov	s15, r3
 800d7ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7b0:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800d7b4:	693b      	ldr	r3, [r7, #16]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	f000 8123 	beq.w	800da02 <HAL_RCCEx_GetPLL2ClockFreq+0x29e>
  {
    switch (pll2source)
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	2b03      	cmp	r3, #3
 800d7c0:	d062      	beq.n	800d888 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 800d7c2:	697b      	ldr	r3, [r7, #20]
 800d7c4:	2b03      	cmp	r3, #3
 800d7c6:	f200 8081 	bhi.w	800d8cc <HAL_RCCEx_GetPLL2ClockFreq+0x168>
 800d7ca:	697b      	ldr	r3, [r7, #20]
 800d7cc:	2b01      	cmp	r3, #1
 800d7ce:	d024      	beq.n	800d81a <HAL_RCCEx_GetPLL2ClockFreq+0xb6>
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	2b02      	cmp	r3, #2
 800d7d4:	d17a      	bne.n	800d8cc <HAL_RCCEx_GetPLL2ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d7d6:	693b      	ldr	r3, [r7, #16]
 800d7d8:	ee07 3a90 	vmov	s15, r3
 800d7dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7e0:	eddf 6a90 	vldr	s13, [pc, #576]	; 800da24 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 800d7e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7e8:	4b8d      	ldr	r3, [pc, #564]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d7ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7f0:	ee07 3a90 	vmov	s15, r3
 800d7f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 800d7f8:	ed97 6a02 	vldr	s12, [r7, #8]
 800d7fc:	eddf 5a8a 	vldr	s11, [pc, #552]	; 800da28 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800d800:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d804:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 800d808:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d80c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d810:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d814:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d818:	e08f      	b.n	800d93a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800d81a:	4b81      	ldr	r3, [pc, #516]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d81c:	689b      	ldr	r3, [r3, #8]
 800d81e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d822:	2b00      	cmp	r3, #0
 800d824:	d005      	beq.n	800d832 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
 800d826:	4b7e      	ldr	r3, [pc, #504]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d828:	689b      	ldr	r3, [r3, #8]
 800d82a:	0f1b      	lsrs	r3, r3, #28
 800d82c:	f003 030f 	and.w	r3, r3, #15
 800d830:	e006      	b.n	800d840 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
 800d832:	4b7b      	ldr	r3, [pc, #492]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d834:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d838:	041b      	lsls	r3, r3, #16
 800d83a:	0f1b      	lsrs	r3, r3, #28
 800d83c:	f003 030f 	and.w	r3, r3, #15
 800d840:	4a7a      	ldr	r2, [pc, #488]	; (800da2c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800d842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d846:	ee07 3a90 	vmov	s15, r3
 800d84a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d84e:	693b      	ldr	r3, [r7, #16]
 800d850:	ee07 3a90 	vmov	s15, r3
 800d854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d858:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d85c:	69bb      	ldr	r3, [r7, #24]
 800d85e:	ee07 3a90 	vmov	s15, r3
 800d862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d866:	ed97 6a02 	vldr	s12, [r7, #8]
 800d86a:	eddf 5a6f 	vldr	s11, [pc, #444]	; 800da28 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800d86e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d876:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d87a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800d87e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d882:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d886:	e058      	b.n	800d93a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d888:	693b      	ldr	r3, [r7, #16]
 800d88a:	ee07 3a90 	vmov	s15, r3
 800d88e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d892:	eddf 6a64 	vldr	s13, [pc, #400]	; 800da24 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 800d896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d89a:	4b61      	ldr	r3, [pc, #388]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d89c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d89e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8a2:	ee07 3a90 	vmov	s15, r3
 800d8a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 800d8aa:	ed97 6a02 	vldr	s12, [r7, #8]
 800d8ae:	eddf 5a5e 	vldr	s11, [pc, #376]	; 800da28 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800d8b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d8b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 800d8ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d8be:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800d8c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d8ca:	e036      	b.n	800d93a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      default:
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800d8cc:	4b54      	ldr	r3, [pc, #336]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d8ce:	689b      	ldr	r3, [r3, #8]
 800d8d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d005      	beq.n	800d8e4 <HAL_RCCEx_GetPLL2ClockFreq+0x180>
 800d8d8:	4b51      	ldr	r3, [pc, #324]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d8da:	689b      	ldr	r3, [r3, #8]
 800d8dc:	0f1b      	lsrs	r3, r3, #28
 800d8de:	f003 030f 	and.w	r3, r3, #15
 800d8e2:	e006      	b.n	800d8f2 <HAL_RCCEx_GetPLL2ClockFreq+0x18e>
 800d8e4:	4b4e      	ldr	r3, [pc, #312]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d8e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d8ea:	041b      	lsls	r3, r3, #16
 800d8ec:	0f1b      	lsrs	r3, r3, #28
 800d8ee:	f003 030f 	and.w	r3, r3, #15
 800d8f2:	4a4e      	ldr	r2, [pc, #312]	; (800da2c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800d8f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8f8:	ee07 3a90 	vmov	s15, r3
 800d8fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d900:	693b      	ldr	r3, [r7, #16]
 800d902:	ee07 3a90 	vmov	s15, r3
 800d906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d90a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d90e:	69bb      	ldr	r3, [r7, #24]
 800d910:	ee07 3a90 	vmov	s15, r3
 800d914:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d918:	ed97 6a02 	vldr	s12, [r7, #8]
 800d91c:	eddf 5a42 	vldr	s11, [pc, #264]	; 800da28 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800d920:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d924:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d928:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d92c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800d930:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d934:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d938:	bf00      	nop
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800d93a:	4b39      	ldr	r3, [pc, #228]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d93c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d93e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d942:	2b00      	cmp	r3, #0
 800d944:	d017      	beq.n	800d976 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
    {
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d946:	4b36      	ldr	r3, [pc, #216]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d94a:	0a5b      	lsrs	r3, r3, #9
 800d94c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d950:	ee07 3a90 	vmov	s15, r3
 800d954:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800d958:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d95c:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d960:	edd7 6a07 	vldr	s13, [r7, #28]
 800d964:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d968:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d96c:	ee17 2a90 	vmov	r2, s15
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	601a      	str	r2, [r3, #0]
 800d974:	e002      	b.n	800d97c <HAL_RCCEx_GetPLL2ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2200      	movs	r2, #0
 800d97a:	601a      	str	r2, [r3, #0]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800d97c:	4b28      	ldr	r3, [pc, #160]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d97e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d984:	2b00      	cmp	r3, #0
 800d986:	d017      	beq.n	800d9b8 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
    {
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d988:	4b25      	ldr	r3, [pc, #148]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d98a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d98c:	0c1b      	lsrs	r3, r3, #16
 800d98e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d992:	ee07 3a90 	vmov	s15, r3
 800d996:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800d99a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d99e:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d9a2:	edd7 6a07 	vldr	s13, [r7, #28]
 800d9a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d9aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d9ae:	ee17 2a90 	vmov	r2, s15
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	605a      	str	r2, [r3, #4]
 800d9b6:	e002      	b.n	800d9be <HAL_RCCEx_GetPLL2ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	605a      	str	r2, [r3, #4]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800d9be:	4b18      	ldr	r3, [pc, #96]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d9c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d017      	beq.n	800d9fa <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    {
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d9ca:	4b15      	ldr	r3, [pc, #84]	; (800da20 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800d9cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9ce:	0e1b      	lsrs	r3, r3, #24
 800d9d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9d4:	ee07 3a90 	vmov	s15, r3
 800d9d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800d9dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d9e0:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800d9e4:	edd7 6a07 	vldr	s13, [r7, #28]
 800d9e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d9ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d9f0:	ee17 2a90 	vmov	r2, s15
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d9f8:	e00c      	b.n	800da14 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
      PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	609a      	str	r2, [r3, #8]
}
 800da00:	e008      	b.n	800da14 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	2200      	movs	r2, #0
 800da06:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2200      	movs	r2, #0
 800da0c:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2200      	movs	r2, #0
 800da12:	609a      	str	r2, [r3, #8]
}
 800da14:	bf00      	nop
 800da16:	3724      	adds	r7, #36	; 0x24
 800da18:	46bd      	mov	sp, r7
 800da1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1e:	4770      	bx	lr
 800da20:	46020c00 	.word	0x46020c00
 800da24:	4b742400 	.word	0x4b742400
 800da28:	46000000 	.word	0x46000000
 800da2c:	080154c4 	.word	0x080154c4

0800da30 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800da30:	b480      	push	{r7}
 800da32:	b089      	sub	sp, #36	; 0x24
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800da38:	4bac      	ldr	r3, [pc, #688]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da40:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800da42:	4baa      	ldr	r3, [pc, #680]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da46:	f003 0303 	and.w	r3, r3, #3
 800da4a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800da4c:	4ba7      	ldr	r3, [pc, #668]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da50:	0a1b      	lsrs	r3, r3, #8
 800da52:	f003 030f 	and.w	r3, r3, #15
 800da56:	3301      	adds	r3, #1
 800da58:	613b      	str	r3, [r7, #16]
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 800da5a:	4ba4      	ldr	r3, [pc, #656]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da5e:	f003 0310 	and.w	r3, r3, #16
 800da62:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800da64:	4ba1      	ldr	r3, [pc, #644]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800da66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da68:	08db      	lsrs	r3, r3, #3
 800da6a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800da6e:	68fa      	ldr	r2, [r7, #12]
 800da70:	fb02 f303 	mul.w	r3, r2, r3
 800da74:	ee07 3a90 	vmov	s15, r3
 800da78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da7c:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 800da80:	693b      	ldr	r3, [r7, #16]
 800da82:	2b00      	cmp	r3, #0
 800da84:	f000 8123 	beq.w	800dcce <HAL_RCCEx_GetPLL3ClockFreq+0x29e>
  {
    switch (pll3source)
 800da88:	697b      	ldr	r3, [r7, #20]
 800da8a:	2b03      	cmp	r3, #3
 800da8c:	d062      	beq.n	800db54 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 800da8e:	697b      	ldr	r3, [r7, #20]
 800da90:	2b03      	cmp	r3, #3
 800da92:	f200 8081 	bhi.w	800db98 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
 800da96:	697b      	ldr	r3, [r7, #20]
 800da98:	2b01      	cmp	r3, #1
 800da9a:	d024      	beq.n	800dae6 <HAL_RCCEx_GetPLL3ClockFreq+0xb6>
 800da9c:	697b      	ldr	r3, [r7, #20]
 800da9e:	2b02      	cmp	r3, #2
 800daa0:	d17a      	bne.n	800db98 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	ee07 3a90 	vmov	s15, r3
 800daa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daac:	eddf 6a90 	vldr	s13, [pc, #576]	; 800dcf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 800dab0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dab4:	4b8d      	ldr	r3, [pc, #564]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dabc:	ee07 3a90 	vmov	s15, r3
 800dac0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800dac4:	ed97 6a02 	vldr	s12, [r7, #8]
 800dac8:	eddf 5a8a 	vldr	s11, [pc, #552]	; 800dcf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 800dacc:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800dad0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800dad4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dad8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800dadc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dae0:	edc7 7a07 	vstr	s15, [r7, #28]

        break;
 800dae4:	e08f      	b.n	800dc06 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800dae6:	4b81      	ldr	r3, [pc, #516]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dae8:	689b      	ldr	r3, [r3, #8]
 800daea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d005      	beq.n	800dafe <HAL_RCCEx_GetPLL3ClockFreq+0xce>
 800daf2:	4b7e      	ldr	r3, [pc, #504]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800daf4:	689b      	ldr	r3, [r3, #8]
 800daf6:	0f1b      	lsrs	r3, r3, #28
 800daf8:	f003 030f 	and.w	r3, r3, #15
 800dafc:	e006      	b.n	800db0c <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
 800dafe:	4b7b      	ldr	r3, [pc, #492]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800db00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800db04:	041b      	lsls	r3, r3, #16
 800db06:	0f1b      	lsrs	r3, r3, #28
 800db08:	f003 030f 	and.w	r3, r3, #15
 800db0c:	4a7a      	ldr	r2, [pc, #488]	; (800dcf8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800db0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800db12:	ee07 3a90 	vmov	s15, r3
 800db16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db1a:	693b      	ldr	r3, [r7, #16]
 800db1c:	ee07 3a90 	vmov	s15, r3
 800db20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800db28:	69bb      	ldr	r3, [r7, #24]
 800db2a:	ee07 3a90 	vmov	s15, r3
 800db2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db32:	ed97 6a02 	vldr	s12, [r7, #8]
 800db36:	eddf 5a6f 	vldr	s11, [pc, #444]	; 800dcf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 800db3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db46:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800db4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db52:	e058      	b.n	800dc06 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800db54:	693b      	ldr	r3, [r7, #16]
 800db56:	ee07 3a90 	vmov	s15, r3
 800db5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db5e:	eddf 6a64 	vldr	s13, [pc, #400]	; 800dcf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 800db62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db66:	4b61      	ldr	r3, [pc, #388]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800db68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db6e:	ee07 3a90 	vmov	s15, r3
 800db72:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800db76:	ed97 6a02 	vldr	s12, [r7, #8]
 800db7a:	eddf 5a5e 	vldr	s11, [pc, #376]	; 800dcf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 800db7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800db82:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800db86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800db8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db96:	e036      	b.n	800dc06 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      default:
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800db98:	4b54      	ldr	r3, [pc, #336]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800db9a:	689b      	ldr	r3, [r3, #8]
 800db9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d005      	beq.n	800dbb0 <HAL_RCCEx_GetPLL3ClockFreq+0x180>
 800dba4:	4b51      	ldr	r3, [pc, #324]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dba6:	689b      	ldr	r3, [r3, #8]
 800dba8:	0f1b      	lsrs	r3, r3, #28
 800dbaa:	f003 030f 	and.w	r3, r3, #15
 800dbae:	e006      	b.n	800dbbe <HAL_RCCEx_GetPLL3ClockFreq+0x18e>
 800dbb0:	4b4e      	ldr	r3, [pc, #312]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dbb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800dbb6:	041b      	lsls	r3, r3, #16
 800dbb8:	0f1b      	lsrs	r3, r3, #28
 800dbba:	f003 030f 	and.w	r3, r3, #15
 800dbbe:	4a4e      	ldr	r2, [pc, #312]	; (800dcf8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800dbc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbc4:	ee07 3a90 	vmov	s15, r3
 800dbc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbcc:	693b      	ldr	r3, [r7, #16]
 800dbce:	ee07 3a90 	vmov	s15, r3
 800dbd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dbda:	69bb      	ldr	r3, [r7, #24]
 800dbdc:	ee07 3a90 	vmov	s15, r3
 800dbe0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbe4:	ed97 6a02 	vldr	s12, [r7, #8]
 800dbe8:	eddf 5a42 	vldr	s11, [pc, #264]	; 800dcf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 800dbec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbf4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dbf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800dbfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc00:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc04:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800dc06:	4b39      	ldr	r3, [pc, #228]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dc08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d017      	beq.n	800dc42 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
    {
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800dc12:	4b36      	ldr	r3, [pc, #216]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dc14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc16:	0a5b      	lsrs	r3, r3, #9
 800dc18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc1c:	ee07 3a90 	vmov	s15, r3
 800dc20:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800dc24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dc28:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800dc2c:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc38:	ee17 2a90 	vmov	r2, s15
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	601a      	str	r2, [r3, #0]
 800dc40:	e002      	b.n	800dc48 <HAL_RCCEx_GetPLL3ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_P_Frequency = 0U;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	2200      	movs	r2, #0
 800dc46:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800dc48:	4b28      	ldr	r3, [pc, #160]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dc4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d017      	beq.n	800dc84 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
    {
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800dc54:	4b25      	ldr	r3, [pc, #148]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dc56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc58:	0c1b      	lsrs	r3, r3, #16
 800dc5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc5e:	ee07 3a90 	vmov	s15, r3
 800dc62:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 800dc66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dc6a:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800dc6e:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc7a:	ee17 2a90 	vmov	r2, s15
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	605a      	str	r2, [r3, #4]
 800dc82:	e002      	b.n	800dc8a <HAL_RCCEx_GetPLL3ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	2200      	movs	r2, #0
 800dc88:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800dc8a:	4b18      	ldr	r3, [pc, #96]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dc8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d017      	beq.n	800dcc6 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    {
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800dc96:	4b15      	ldr	r3, [pc, #84]	; (800dcec <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800dc98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc9a:	0e1b      	lsrs	r3, r3, #24
 800dc9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dca0:	ee07 3a90 	vmov	s15, r3
 800dca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800dca8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dcac:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800dcb0:	edd7 6a07 	vldr	s13, [r7, #28]
 800dcb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dcb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dcbc:	ee17 2a90 	vmov	r2, s15
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	609a      	str	r2, [r3, #8]
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800dcc4:	e00c      	b.n	800dce0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
      PLL3_Clocks->PLL3_R_Frequency = 0U;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	2200      	movs	r2, #0
 800dcca:	609a      	str	r2, [r3, #8]
}
 800dccc:	e008      	b.n	800dce0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	2200      	movs	r2, #0
 800dcde:	609a      	str	r2, [r3, #8]
}
 800dce0:	bf00      	nop
 800dce2:	3724      	adds	r7, #36	; 0x24
 800dce4:	46bd      	mov	sp, r7
 800dce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcea:	4770      	bx	lr
 800dcec:	46020c00 	.word	0x46020c00
 800dcf0:	4b742400 	.word	0x4b742400
 800dcf4:	46000000 	.word	0x46000000
 800dcf8:	080154c4 	.word	0x080154c4

0800dcfc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_FDCAN1 FDCAN1 peripheral clock
  *            @arg @ref RCC_PERIPHCLK_DAC1 DAC1 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b08e      	sub	sp, #56	; 0x38
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800dd06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd0a:	f5a2 2180 	sub.w	r1, r2, #262144	; 0x40000
 800dd0e:	430b      	orrs	r3, r1
 800dd10:	d145      	bne.n	800dd9e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800dd12:	4ba7      	ldr	r3, [pc, #668]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dd14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dd18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dd1c:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800dd1e:	4ba4      	ldr	r3, [pc, #656]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dd20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dd24:	f003 0302 	and.w	r3, r3, #2
 800dd28:	2b02      	cmp	r3, #2
 800dd2a:	d108      	bne.n	800dd3e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800dd2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dd32:	d104      	bne.n	800dd3e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800dd34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dd38:	637b      	str	r3, [r7, #52]	; 0x34
 800dd3a:	f001 b8fc 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800dd3e:	4b9c      	ldr	r3, [pc, #624]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dd40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dd44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dd48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dd4c:	d114      	bne.n	800dd78 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800dd4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd54:	d110      	bne.n	800dd78 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800dd56:	4b96      	ldr	r3, [pc, #600]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dd58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800dd5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dd60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dd64:	d103      	bne.n	800dd6e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800dd66:	23fa      	movs	r3, #250	; 0xfa
 800dd68:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800dd6a:	f001 b8e4 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800dd6e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800dd72:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800dd74:	f001 b8df 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 800dd78:	4b8d      	ldr	r3, [pc, #564]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dd80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800dd84:	d107      	bne.n	800dd96 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800dd86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dd8c:	d103      	bne.n	800dd96 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800dd8e:	4b89      	ldr	r3, [pc, #548]	; (800dfb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800dd90:	637b      	str	r3, [r7, #52]	; 0x34
 800dd92:	f001 b8d0 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800dd96:	2300      	movs	r3, #0
 800dd98:	637b      	str	r3, [r7, #52]	; 0x34
 800dd9a:	f001 b8cc 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800dd9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dda2:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800dda6:	430b      	orrs	r3, r1
 800dda8:	d151      	bne.n	800de4e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800ddaa:	4b81      	ldr	r3, [pc, #516]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ddac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ddb0:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800ddb4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800ddb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddb8:	2b80      	cmp	r3, #128	; 0x80
 800ddba:	d035      	beq.n	800de28 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 800ddbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddbe:	2b80      	cmp	r3, #128	; 0x80
 800ddc0:	d841      	bhi.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800ddc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddc4:	2b60      	cmp	r3, #96	; 0x60
 800ddc6:	d02a      	beq.n	800de1e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800ddc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddca:	2b60      	cmp	r3, #96	; 0x60
 800ddcc:	d83b      	bhi.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800ddce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddd0:	2b40      	cmp	r3, #64	; 0x40
 800ddd2:	d009      	beq.n	800dde8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800ddd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddd6:	2b40      	cmp	r3, #64	; 0x40
 800ddd8:	d835      	bhi.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800ddda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d00c      	beq.n	800ddfa <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800dde0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dde2:	2b20      	cmp	r3, #32
 800dde4:	d012      	beq.n	800de0c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800dde6:	e02e      	b.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dde8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ddec:	4618      	mov	r0, r3
 800ddee:	f7ff fb53 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800ddf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddf4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ddf6:	f001 b89e 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ddfa:	f107 0318 	add.w	r3, r7, #24
 800ddfe:	4618      	mov	r0, r3
 800de00:	f7ff fcb0 	bl	800d764 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800de04:	69bb      	ldr	r3, [r7, #24]
 800de06:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800de08:	f001 b895 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de0c:	f107 030c 	add.w	r3, r7, #12
 800de10:	4618      	mov	r0, r3
 800de12:	f7ff fe0d 	bl	800da30 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800de1a:	f001 b88c 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800de1e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800de22:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800de24:	f001 b887 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800de28:	4b61      	ldr	r3, [pc, #388]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800de30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de34:	d103      	bne.n	800de3e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800de36:	4b60      	ldr	r3, [pc, #384]	; (800dfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800de38:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800de3a:	f001 b87c 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800de3e:	2300      	movs	r3, #0
 800de40:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800de42:	f001 b878 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :
      {
        frequency = 0U;
 800de46:	2300      	movs	r3, #0
 800de48:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800de4a:	f001 b874 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800de4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de52:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800de56:	430b      	orrs	r3, r1
 800de58:	d158      	bne.n	800df0c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800de5a:	4b55      	ldr	r3, [pc, #340]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800de5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800de60:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800de64:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800de66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de6c:	d03b      	beq.n	800dee6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800de6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de74:	d846      	bhi.n	800df04 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800de76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800de7c:	d02e      	beq.n	800dedc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800de7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800de84:	d83e      	bhi.n	800df04 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800de86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800de8c:	d00b      	beq.n	800dea6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800de8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800de94:	d836      	bhi.n	800df04 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800de96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d00d      	beq.n	800deb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800de9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dea2:	d012      	beq.n	800deca <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800dea4:	e02e      	b.n	800df04 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800deaa:	4618      	mov	r0, r3
 800deac:	f7ff faf4 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800deb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800deb4:	f001 b83f 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800deb8:	f107 0318 	add.w	r3, r7, #24
 800debc:	4618      	mov	r0, r3
 800debe:	f7ff fc51 	bl	800d764 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800dec2:	69bb      	ldr	r3, [r7, #24]
 800dec4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dec6:	f001 b836 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800deca:	f107 030c 	add.w	r3, r7, #12
 800dece:	4618      	mov	r0, r3
 800ded0:	f7ff fdae 	bl	800da30 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ded8:	f001 b82d 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800dedc:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800dee0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dee2:	f001 b828 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800dee6:	4b32      	ldr	r3, [pc, #200]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800deee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800def2:	d103      	bne.n	800defc <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800def4:	4b30      	ldr	r3, [pc, #192]	; (800dfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800def6:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800def8:	f001 b81d 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800defc:	2300      	movs	r3, #0
 800defe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800df00:	f001 b819 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 800df04:	2300      	movs	r3, #0
 800df06:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800df08:	f001 b815 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800df0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df10:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800df14:	430b      	orrs	r3, r1
 800df16:	d126      	bne.n	800df66 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 800df18:	4b25      	ldr	r3, [pc, #148]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800df1a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800df1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800df22:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 800df24:	4b22      	ldr	r3, [pc, #136]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df30:	d106      	bne.n	800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800df32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df34:	2b00      	cmp	r3, #0
 800df36:	d103      	bne.n	800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 800df38:	4b1f      	ldr	r3, [pc, #124]	; (800dfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800df3a:	637b      	str	r3, [r7, #52]	; 0x34
 800df3c:	f000 bffb 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800df40:	4b1b      	ldr	r3, [pc, #108]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df4c:	d107      	bne.n	800df5e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800df4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df54:	d103      	bne.n	800df5e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 800df56:	4b19      	ldr	r3, [pc, #100]	; (800dfbc <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800df58:	637b      	str	r3, [r7, #52]	; 0x34
 800df5a:	f000 bfec 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800df5e:	2300      	movs	r3, #0
 800df60:	637b      	str	r3, [r7, #52]	; 0x34
 800df62:	f000 bfe8 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800df66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df6a:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 800df6e:	430b      	orrs	r3, r1
 800df70:	d164      	bne.n	800e03c <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800df72:	4b0f      	ldr	r3, [pc, #60]	; (800dfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800df74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800df78:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800df7c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800df7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df80:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800df84:	d03d      	beq.n	800e002 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800df86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df88:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800df8c:	d852      	bhi.n	800e034 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800df8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800df94:	d014      	beq.n	800dfc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800df96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800df9c:	d84a      	bhi.n	800e034 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800df9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d01f      	beq.n	800dfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800dfa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfa6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800dfaa:	d012      	beq.n	800dfd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800dfac:	e042      	b.n	800e034 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800dfae:	bf00      	nop
 800dfb0:	46020c00 	.word	0x46020c00
 800dfb4:	0007a120 	.word	0x0007a120
 800dfb8:	00f42400 	.word	0x00f42400
 800dfbc:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dfc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	f7ff fa67 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800dfca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfcc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dfce:	f000 bfb2 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dfd2:	f107 0318 	add.w	r3, r7, #24
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	f7ff fbc4 	bl	800d764 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800dfdc:	69fb      	ldr	r3, [r7, #28]
 800dfde:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dfe0:	f000 bfa9 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800dfe4:	4bab      	ldr	r3, [pc, #684]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800dfec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dff0:	d103      	bne.n	800dffa <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800dff2:	4ba9      	ldr	r3, [pc, #676]	; (800e298 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800dff4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800dff6:	f000 bf9e 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800dffa:	2300      	movs	r3, #0
 800dffc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800dffe:	f000 bf9a 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e002:	4ba4      	ldr	r3, [pc, #656]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e004:	689b      	ldr	r3, [r3, #8]
 800e006:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d005      	beq.n	800e01a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800e00e:	4ba1      	ldr	r3, [pc, #644]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e010:	689b      	ldr	r3, [r3, #8]
 800e012:	0e1b      	lsrs	r3, r3, #24
 800e014:	f003 030f 	and.w	r3, r3, #15
 800e018:	e006      	b.n	800e028 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
 800e01a:	4b9e      	ldr	r3, [pc, #632]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e01c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e020:	041b      	lsls	r3, r3, #16
 800e022:	0e1b      	lsrs	r3, r3, #24
 800e024:	f003 030f 	and.w	r3, r3, #15
 800e028:	4a9c      	ldr	r2, [pc, #624]	; (800e29c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800e02a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e02e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e030:	f000 bf81 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 800e034:	2300      	movs	r3, #0
 800e036:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e038:	f000 bf7d 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800e03c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e040:	f5a2 1100 	sub.w	r1, r2, #2097152	; 0x200000
 800e044:	430b      	orrs	r3, r1
 800e046:	d175      	bne.n	800e134 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800e048:	4b92      	ldr	r3, [pc, #584]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e04a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800e04e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e052:	633b      	str	r3, [r7, #48]	; 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800e054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e056:	2b00      	cmp	r3, #0
 800e058:	d15b      	bne.n	800e112 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800e05a:	4b8e      	ldr	r3, [pc, #568]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e05c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e060:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800e064:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 800e066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e068:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800e06c:	d034      	beq.n	800e0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800e06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e070:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800e074:	d849      	bhi.n	800e10a <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 800e076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e078:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e07c:	d00b      	beq.n	800e096 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 800e07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e080:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e084:	d841      	bhi.n	800e10a <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 800e086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d016      	beq.n	800e0ba <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800e08c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e08e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e092:	d009      	beq.n	800e0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 800e094:	e039      	b.n	800e10a <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e096:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e09a:	4618      	mov	r0, r3
 800e09c:	f7ff f9fc 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0a2:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800e0a4:	f000 bf47 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e0a8:	f107 0318 	add.w	r3, r7, #24
 800e0ac:	4618      	mov	r0, r3
 800e0ae:	f7ff fb59 	bl	800d764 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e0b2:	69fb      	ldr	r3, [r7, #28]
 800e0b4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800e0b6:	f000 bf3e 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800e0ba:	4b76      	ldr	r3, [pc, #472]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e0c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e0c6:	d103      	bne.n	800e0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = HSI48_VALUE;
 800e0c8:	4b73      	ldr	r3, [pc, #460]	; (800e298 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800e0ca:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800e0cc:	f000 bf33 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
            frequency = 0U;
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800e0d4:	f000 bf2f 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e0d8:	4b6e      	ldr	r3, [pc, #440]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e0da:	689b      	ldr	r3, [r3, #8]
 800e0dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d005      	beq.n	800e0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
 800e0e4:	4b6b      	ldr	r3, [pc, #428]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e0e6:	689b      	ldr	r3, [r3, #8]
 800e0e8:	0e1b      	lsrs	r3, r3, #24
 800e0ea:	f003 030f 	and.w	r3, r3, #15
 800e0ee:	e006      	b.n	800e0fe <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 800e0f0:	4b68      	ldr	r3, [pc, #416]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e0f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e0f6:	041b      	lsls	r3, r3, #16
 800e0f8:	0e1b      	lsrs	r3, r3, #24
 800e0fa:	f003 030f 	and.w	r3, r3, #15
 800e0fe:	4a67      	ldr	r2, [pc, #412]	; (800e29c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800e100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e104:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800e106:	f000 bf16 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        default :
        {
          frequency = 0U;
 800e10a:	2300      	movs	r3, #0
 800e10c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800e10e:	f000 bf12 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800e112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e114:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e118:	d108      	bne.n	800e12c <HAL_RCCEx_GetPeriphCLKFreq+0x430>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e11a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e11e:	4618      	mov	r0, r3
 800e120:	f7ff f9ba 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800e124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e126:	637b      	str	r3, [r7, #52]	; 0x34
 800e128:	f000 bf05 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else
    {
      frequency = 0U;
 800e12c:	2300      	movs	r3, #0
 800e12e:	637b      	str	r3, [r7, #52]	; 0x34
 800e130:	f000 bf01 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800e134:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e138:	1e51      	subs	r1, r2, #1
 800e13a:	430b      	orrs	r3, r1
 800e13c:	d136      	bne.n	800e1ac <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800e13e:	4b55      	ldr	r3, [pc, #340]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e144:	f003 0303 	and.w	r3, r3, #3
 800e148:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800e14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d104      	bne.n	800e15a <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800e150:	f7fe fafc 	bl	800c74c <HAL_RCC_GetPCLK2Freq>
 800e154:	6378      	str	r0, [r7, #52]	; 0x34
 800e156:	f000 beee 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800e15a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e15c:	2b01      	cmp	r3, #1
 800e15e:	d104      	bne.n	800e16a <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e160:	f7fe f9be 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e164:	6378      	str	r0, [r7, #52]	; 0x34
 800e166:	f000 bee6 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800e16a:	4b4a      	ldr	r3, [pc, #296]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e176:	d106      	bne.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800e178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e17a:	2b02      	cmp	r3, #2
 800e17c:	d103      	bne.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
    {
      frequency = HSI_VALUE;
 800e17e:	4b48      	ldr	r3, [pc, #288]	; (800e2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800e180:	637b      	str	r3, [r7, #52]	; 0x34
 800e182:	f000 bed8 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800e186:	4b43      	ldr	r3, [pc, #268]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e188:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e18c:	f003 0302 	and.w	r3, r3, #2
 800e190:	2b02      	cmp	r3, #2
 800e192:	d107      	bne.n	800e1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 800e194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e196:	2b03      	cmp	r3, #3
 800e198:	d104      	bne.n	800e1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
    {
      frequency = LSE_VALUE;
 800e19a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e19e:	637b      	str	r3, [r7, #52]	; 0x34
 800e1a0:	f000 bec9 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	637b      	str	r3, [r7, #52]	; 0x34
 800e1a8:	f000 bec5 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 800e1ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1b0:	1e91      	subs	r1, r2, #2
 800e1b2:	430b      	orrs	r3, r1
 800e1b4:	d136      	bne.n	800e224 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800e1b6:	4b37      	ldr	r3, [pc, #220]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e1b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e1bc:	f003 030c 	and.w	r3, r3, #12
 800e1c0:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800e1c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d104      	bne.n	800e1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e1c8:	f7fe faac 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800e1cc:	6378      	str	r0, [r7, #52]	; 0x34
 800e1ce:	f000 beb2 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800e1d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1d4:	2b04      	cmp	r3, #4
 800e1d6:	d104      	bne.n	800e1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e1d8:	f7fe f982 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e1dc:	6378      	str	r0, [r7, #52]	; 0x34
 800e1de:	f000 beaa 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800e1e2:	4b2c      	ldr	r3, [pc, #176]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e1ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e1ee:	d106      	bne.n	800e1fe <HAL_RCCEx_GetPeriphCLKFreq+0x502>
 800e1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1f2:	2b08      	cmp	r3, #8
 800e1f4:	d103      	bne.n	800e1fe <HAL_RCCEx_GetPeriphCLKFreq+0x502>
    {
      frequency = HSI_VALUE;
 800e1f6:	4b2a      	ldr	r3, [pc, #168]	; (800e2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800e1f8:	637b      	str	r3, [r7, #52]	; 0x34
 800e1fa:	f000 be9c 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800e1fe:	4b25      	ldr	r3, [pc, #148]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e200:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e204:	f003 0302 	and.w	r3, r3, #2
 800e208:	2b02      	cmp	r3, #2
 800e20a:	d107      	bne.n	800e21c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 800e20c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e20e:	2b0c      	cmp	r3, #12
 800e210:	d104      	bne.n	800e21c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
    {
      frequency = LSE_VALUE;
 800e212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e216:	637b      	str	r3, [r7, #52]	; 0x34
 800e218:	f000 be8d 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800e21c:	2300      	movs	r3, #0
 800e21e:	637b      	str	r3, [r7, #52]	; 0x34
 800e220:	f000 be89 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800e224:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e228:	1f11      	subs	r1, r2, #4
 800e22a:	430b      	orrs	r3, r1
 800e22c:	d13e      	bne.n	800e2ac <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800e22e:	4b19      	ldr	r3, [pc, #100]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e234:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e238:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800e23a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d104      	bne.n	800e24a <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e240:	f7fe fa70 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800e244:	6378      	str	r0, [r7, #52]	; 0x34
 800e246:	f000 be76 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800e24a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e24c:	2b10      	cmp	r3, #16
 800e24e:	d104      	bne.n	800e25a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e250:	f7fe f946 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e254:	6378      	str	r0, [r7, #52]	; 0x34
 800e256:	f000 be6e 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800e25a:	4b0e      	ldr	r3, [pc, #56]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e262:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e266:	d106      	bne.n	800e276 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 800e268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e26a:	2b20      	cmp	r3, #32
 800e26c:	d103      	bne.n	800e276 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 800e26e:	4b0c      	ldr	r3, [pc, #48]	; (800e2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800e270:	637b      	str	r3, [r7, #52]	; 0x34
 800e272:	f000 be60 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800e276:	4b07      	ldr	r3, [pc, #28]	; (800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800e278:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e27c:	f003 0302 	and.w	r3, r3, #2
 800e280:	2b02      	cmp	r3, #2
 800e282:	d10f      	bne.n	800e2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800e284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e286:	2b30      	cmp	r3, #48	; 0x30
 800e288:	d10c      	bne.n	800e2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = LSE_VALUE;
 800e28a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e28e:	637b      	str	r3, [r7, #52]	; 0x34
 800e290:	f000 be51 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800e294:	46020c00 	.word	0x46020c00
 800e298:	02dc6c00 	.word	0x02dc6c00
 800e29c:	080154c4 	.word	0x080154c4
 800e2a0:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	637b      	str	r3, [r7, #52]	; 0x34
 800e2a8:	f000 be45 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800e2ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e2b0:	f1a2 0108 	sub.w	r1, r2, #8
 800e2b4:	430b      	orrs	r3, r1
 800e2b6:	d136      	bne.n	800e326 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800e2b8:	4b9f      	ldr	r3, [pc, #636]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e2ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e2be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e2c2:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800e2c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d104      	bne.n	800e2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e2ca:	f7fe fa2b 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800e2ce:	6378      	str	r0, [r7, #52]	; 0x34
 800e2d0:	f000 be31 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800e2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2d6:	2b40      	cmp	r3, #64	; 0x40
 800e2d8:	d104      	bne.n	800e2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e2da:	f7fe f901 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e2de:	6378      	str	r0, [r7, #52]	; 0x34
 800e2e0:	f000 be29 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800e2e4:	4b94      	ldr	r3, [pc, #592]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e2ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e2f0:	d106      	bne.n	800e300 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 800e2f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2f4:	2b80      	cmp	r3, #128	; 0x80
 800e2f6:	d103      	bne.n	800e300 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      frequency = HSI_VALUE;
 800e2f8:	4b90      	ldr	r3, [pc, #576]	; (800e53c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e2fa:	637b      	str	r3, [r7, #52]	; 0x34
 800e2fc:	f000 be1b 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800e300:	4b8d      	ldr	r3, [pc, #564]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e302:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e306:	f003 0302 	and.w	r3, r3, #2
 800e30a:	2b02      	cmp	r3, #2
 800e30c:	d107      	bne.n	800e31e <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 800e30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e310:	2bc0      	cmp	r3, #192	; 0xc0
 800e312:	d104      	bne.n	800e31e <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = LSE_VALUE;
 800e314:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e318:	637b      	str	r3, [r7, #52]	; 0x34
 800e31a:	f000 be0c 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800e31e:	2300      	movs	r3, #0
 800e320:	637b      	str	r3, [r7, #52]	; 0x34
 800e322:	f000 be08 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800e326:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e32a:	f1a2 0110 	sub.w	r1, r2, #16
 800e32e:	430b      	orrs	r3, r1
 800e330:	d139      	bne.n	800e3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800e332:	4b81      	ldr	r3, [pc, #516]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e334:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e338:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e33c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800e33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e340:	2b00      	cmp	r3, #0
 800e342:	d104      	bne.n	800e34e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e344:	f7fe f9ee 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800e348:	6378      	str	r0, [r7, #52]	; 0x34
 800e34a:	f000 bdf4 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800e34e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e350:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e354:	d104      	bne.n	800e360 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e356:	f7fe f8c3 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e35a:	6378      	str	r0, [r7, #52]	; 0x34
 800e35c:	f000 bdeb 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800e360:	4b75      	ldr	r3, [pc, #468]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e368:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e36c:	d107      	bne.n	800e37e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 800e36e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e374:	d103      	bne.n	800e37e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
    {
      frequency = HSI_VALUE;
 800e376:	4b71      	ldr	r3, [pc, #452]	; (800e53c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e378:	637b      	str	r3, [r7, #52]	; 0x34
 800e37a:	f000 bddc 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800e37e:	4b6e      	ldr	r3, [pc, #440]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e380:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e384:	f003 0302 	and.w	r3, r3, #2
 800e388:	2b02      	cmp	r3, #2
 800e38a:	d108      	bne.n	800e39e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 800e38c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e38e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e392:	d104      	bne.n	800e39e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = LSE_VALUE;
 800e394:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e398:	637b      	str	r3, [r7, #52]	; 0x34
 800e39a:	f000 bdcc 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	637b      	str	r3, [r7, #52]	; 0x34
 800e3a2:	f000 bdc8 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800e3a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e3aa:	f1a2 0120 	sub.w	r1, r2, #32
 800e3ae:	430b      	orrs	r3, r1
 800e3b0:	d158      	bne.n	800e464 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800e3b2:	4b61      	ldr	r3, [pc, #388]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e3b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e3b8:	f003 0307 	and.w	r3, r3, #7
 800e3bc:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800e3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d104      	bne.n	800e3ce <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800e3c4:	f7fe f9d6 	bl	800c774 <HAL_RCC_GetPCLK3Freq>
 800e3c8:	6378      	str	r0, [r7, #52]	; 0x34
 800e3ca:	f000 bdb4 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800e3ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3d0:	2b01      	cmp	r3, #1
 800e3d2:	d104      	bne.n	800e3de <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e3d4:	f7fe f884 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e3d8:	6378      	str	r0, [r7, #52]	; 0x34
 800e3da:	f000 bdac 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800e3de:	4b56      	ldr	r3, [pc, #344]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e3e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e3ea:	d106      	bne.n	800e3fa <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
 800e3ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ee:	2b02      	cmp	r3, #2
 800e3f0:	d103      	bne.n	800e3fa <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
    {
      frequency = HSI_VALUE;
 800e3f2:	4b52      	ldr	r3, [pc, #328]	; (800e53c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e3f4:	637b      	str	r3, [r7, #52]	; 0x34
 800e3f6:	f000 bd9e 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800e3fa:	4b4f      	ldr	r3, [pc, #316]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e3fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e400:	f003 0302 	and.w	r3, r3, #2
 800e404:	2b02      	cmp	r3, #2
 800e406:	d107      	bne.n	800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 800e408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e40a:	2b03      	cmp	r3, #3
 800e40c:	d104      	bne.n	800e418 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
    {
      frequency = LSE_VALUE;
 800e40e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e412:	637b      	str	r3, [r7, #52]	; 0x34
 800e414:	f000 bd8f 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800e418:	4b47      	ldr	r3, [pc, #284]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	f003 0320 	and.w	r3, r3, #32
 800e420:	2b20      	cmp	r3, #32
 800e422:	d11b      	bne.n	800e45c <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 800e424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e426:	2b04      	cmp	r3, #4
 800e428:	d118      	bne.n	800e45c <HAL_RCCEx_GetPeriphCLKFreq+0x760>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e42a:	4b43      	ldr	r3, [pc, #268]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e42c:	689b      	ldr	r3, [r3, #8]
 800e42e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e432:	2b00      	cmp	r3, #0
 800e434:	d005      	beq.n	800e442 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800e436:	4b40      	ldr	r3, [pc, #256]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e438:	689b      	ldr	r3, [r3, #8]
 800e43a:	0e1b      	lsrs	r3, r3, #24
 800e43c:	f003 030f 	and.w	r3, r3, #15
 800e440:	e006      	b.n	800e450 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 800e442:	4b3d      	ldr	r3, [pc, #244]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e444:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e448:	041b      	lsls	r3, r3, #16
 800e44a:	0e1b      	lsrs	r3, r3, #24
 800e44c:	f003 030f 	and.w	r3, r3, #15
 800e450:	4a3b      	ldr	r2, [pc, #236]	; (800e540 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800e452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e456:	637b      	str	r3, [r7, #52]	; 0x34
 800e458:	f000 bd6d 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800e45c:	2300      	movs	r3, #0
 800e45e:	637b      	str	r3, [r7, #52]	; 0x34
 800e460:	f000 bd69 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800e464:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e468:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800e46c:	430b      	orrs	r3, r1
 800e46e:	d169      	bne.n	800e544 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800e470:	4b31      	ldr	r3, [pc, #196]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e476:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800e47a:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800e47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e47e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e482:	d104      	bne.n	800e48e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e484:	f7fe f82c 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e488:	6378      	str	r0, [r7, #52]	; 0x34
 800e48a:	f000 bd54 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800e48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e494:	d108      	bne.n	800e4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e496:	f107 0318 	add.w	r3, r7, #24
 800e49a:	4618      	mov	r0, r3
 800e49c:	f7ff f962 	bl	800d764 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800e4a0:	6a3b      	ldr	r3, [r7, #32]
 800e4a2:	637b      	str	r3, [r7, #52]	; 0x34
 800e4a4:	f000 bd47 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800e4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d104      	bne.n	800e4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800e4ae:	f7fe f91f 	bl	800c6f0 <HAL_RCC_GetHCLKFreq>
 800e4b2:	6378      	str	r0, [r7, #52]	; 0x34
 800e4b4:	f000 bd3f 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800e4b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4ba:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800e4be:	d118      	bne.n	800e4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 800e4c0:	4b1d      	ldr	r3, [pc, #116]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e4c2:	689b      	ldr	r3, [r3, #8]
 800e4c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d005      	beq.n	800e4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 800e4cc:	4b1a      	ldr	r3, [pc, #104]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e4ce:	689b      	ldr	r3, [r3, #8]
 800e4d0:	0f1b      	lsrs	r3, r3, #28
 800e4d2:	f003 030f 	and.w	r3, r3, #15
 800e4d6:	e006      	b.n	800e4e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 800e4d8:	4b17      	ldr	r3, [pc, #92]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e4da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e4de:	041b      	lsls	r3, r3, #16
 800e4e0:	0f1b      	lsrs	r3, r3, #28
 800e4e2:	f003 030f 	and.w	r3, r3, #15
 800e4e6:	4a16      	ldr	r2, [pc, #88]	; (800e540 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800e4e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4ec:	637b      	str	r3, [r7, #52]	; 0x34
 800e4ee:	f000 bd22 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800e4f2:	4b11      	ldr	r3, [pc, #68]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e4fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e4fe:	d107      	bne.n	800e510 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 800e500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e502:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e506:	d103      	bne.n	800e510 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
    {
      frequency = HSE_VALUE;
 800e508:	4b0c      	ldr	r3, [pc, #48]	; (800e53c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e50a:	637b      	str	r3, [r7, #52]	; 0x34
 800e50c:	f000 bd13 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800e510:	4b09      	ldr	r3, [pc, #36]	; (800e538 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e518:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e51c:	d107      	bne.n	800e52e <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 800e51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e520:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e524:	d103      	bne.n	800e52e <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      frequency = HSI_VALUE;
 800e526:	4b05      	ldr	r3, [pc, #20]	; (800e53c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800e528:	637b      	str	r3, [r7, #52]	; 0x34
 800e52a:	f000 bd04 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800e52e:	2300      	movs	r3, #0
 800e530:	637b      	str	r3, [r7, #52]	; 0x34
 800e532:	f000 bd00 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800e536:	bf00      	nop
 800e538:	46020c00 	.word	0x46020c00
 800e53c:	00f42400 	.word	0x00f42400
 800e540:	080154c4 	.word	0x080154c4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800e544:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e548:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800e54c:	430b      	orrs	r3, r1
 800e54e:	d14e      	bne.n	800e5ee <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800e550:	4ba8      	ldr	r3, [pc, #672]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e552:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800e556:	f003 0307 	and.w	r3, r3, #7
 800e55a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800e55c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e55e:	2b04      	cmp	r3, #4
 800e560:	d841      	bhi.n	800e5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800e562:	a201      	add	r2, pc, #4	; (adr r2, 800e568 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>)
 800e564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e568:	0800e5a1 	.word	0x0800e5a1
 800e56c:	0800e57d 	.word	0x0800e57d
 800e570:	0800e58f 	.word	0x0800e58f
 800e574:	0800e5ab 	.word	0x0800e5ab
 800e578:	0800e5b5 	.word	0x0800e5b5
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e57c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e580:	4618      	mov	r0, r3
 800e582:	f7fe ff89 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800e586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e588:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e58a:	f000 bcd4 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e58e:	f107 030c 	add.w	r3, r7, #12
 800e592:	4618      	mov	r0, r3
 800e594:	f7ff fa4c 	bl	800da30 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800e598:	693b      	ldr	r3, [r7, #16]
 800e59a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e59c:	f000 bccb 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800e5a0:	f7fe f8a6 	bl	800c6f0 <HAL_RCC_GetHCLKFreq>
 800e5a4:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800e5a6:	f000 bcc6 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800e5aa:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800e5ae:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e5b0:	f000 bcc1 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e5b4:	4b8f      	ldr	r3, [pc, #572]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5b6:	689b      	ldr	r3, [r3, #8]
 800e5b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d005      	beq.n	800e5cc <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 800e5c0:	4b8c      	ldr	r3, [pc, #560]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5c2:	689b      	ldr	r3, [r3, #8]
 800e5c4:	0e1b      	lsrs	r3, r3, #24
 800e5c6:	f003 030f 	and.w	r3, r3, #15
 800e5ca:	e006      	b.n	800e5da <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800e5cc:	4b89      	ldr	r3, [pc, #548]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e5d2:	041b      	lsls	r3, r3, #16
 800e5d4:	0e1b      	lsrs	r3, r3, #24
 800e5d6:	f003 030f 	and.w	r3, r3, #15
 800e5da:	4a87      	ldr	r2, [pc, #540]	; (800e7f8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e5dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5e0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e5e2:	f000 bca8 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e5ea:	f000 bca4 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800e5ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e5f2:	f5a2 3100 	sub.w	r1, r2, #131072	; 0x20000
 800e5f6:	430b      	orrs	r3, r1
 800e5f8:	d15d      	bne.n	800e6b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800e5fa:	4b7e      	ldr	r3, [pc, #504]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e5fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e600:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800e604:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800e606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e608:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e60c:	d036      	beq.n	800e67c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800e60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e610:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e614:	d84b      	bhi.n	800e6ae <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800e616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e618:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800e61c:	d029      	beq.n	800e672 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 800e61e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e620:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800e624:	d843      	bhi.n	800e6ae <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800e626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e628:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e62c:	d013      	beq.n	800e656 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 800e62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e630:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e634:	d83b      	bhi.n	800e6ae <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800e636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d015      	beq.n	800e668 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 800e63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e63e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e642:	d134      	bne.n	800e6ae <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e648:	4618      	mov	r0, r3
 800e64a:	f7fe ff25 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800e64e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e650:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e652:	f000 bc70 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e656:	f107 030c 	add.w	r3, r7, #12
 800e65a:	4618      	mov	r0, r3
 800e65c:	f7ff f9e8 	bl	800da30 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800e660:	693b      	ldr	r3, [r7, #16]
 800e662:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e664:	f000 bc67 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800e668:	f7fe f842 	bl	800c6f0 <HAL_RCC_GetHCLKFreq>
 800e66c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800e66e:	f000 bc62 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800e672:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800e676:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e678:	f000 bc5d 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e67c:	4b5d      	ldr	r3, [pc, #372]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e67e:	689b      	ldr	r3, [r3, #8]
 800e680:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e684:	2b00      	cmp	r3, #0
 800e686:	d005      	beq.n	800e694 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 800e688:	4b5a      	ldr	r3, [pc, #360]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e68a:	689b      	ldr	r3, [r3, #8]
 800e68c:	0e1b      	lsrs	r3, r3, #24
 800e68e:	f003 030f 	and.w	r3, r3, #15
 800e692:	e006      	b.n	800e6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 800e694:	4b57      	ldr	r3, [pc, #348]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e696:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e69a:	041b      	lsls	r3, r3, #16
 800e69c:	0e1b      	lsrs	r3, r3, #24
 800e69e:	f003 030f 	and.w	r3, r3, #15
 800e6a2:	4a55      	ldr	r2, [pc, #340]	; (800e7f8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e6a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e6aa:	f000 bc44 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e6b2:	f000 bc40 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800e6b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e6ba:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 800e6be:	430b      	orrs	r3, r1
 800e6c0:	d14a      	bne.n	800e758 <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800e6c2:	4b4c      	ldr	r3, [pc, #304]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e6c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e6c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e6cc:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800e6ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d104      	bne.n	800e6de <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e6d4:	f7fe f826 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800e6d8:	6378      	str	r0, [r7, #52]	; 0x34
 800e6da:	f000 bc2c 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800e6de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e6e4:	d104      	bne.n	800e6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e6e6:	f7fd fefb 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e6ea:	6378      	str	r0, [r7, #52]	; 0x34
 800e6ec:	f000 bc23 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800e6f0:	4b40      	ldr	r3, [pc, #256]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e6f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e6fc:	d107      	bne.n	800e70e <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 800e6fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e700:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e704:	d103      	bne.n	800e70e <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
    {
      frequency = HSI_VALUE;
 800e706:	4b3d      	ldr	r3, [pc, #244]	; (800e7fc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800e708:	637b      	str	r3, [r7, #52]	; 0x34
 800e70a:	f000 bc14 	b.w	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800e70e:	4b39      	ldr	r3, [pc, #228]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	f003 0320 	and.w	r3, r3, #32
 800e716:	2b20      	cmp	r3, #32
 800e718:	d11b      	bne.n	800e752 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
 800e71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e71c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e720:	d117      	bne.n	800e752 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e722:	4b34      	ldr	r3, [pc, #208]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e724:	689b      	ldr	r3, [r3, #8]
 800e726:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d005      	beq.n	800e73a <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 800e72e:	4b31      	ldr	r3, [pc, #196]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e730:	689b      	ldr	r3, [r3, #8]
 800e732:	0e1b      	lsrs	r3, r3, #24
 800e734:	f003 030f 	and.w	r3, r3, #15
 800e738:	e006      	b.n	800e748 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800e73a:	4b2e      	ldr	r3, [pc, #184]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e73c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e740:	041b      	lsls	r3, r3, #16
 800e742:	0e1b      	lsrs	r3, r3, #24
 800e744:	f003 030f 	and.w	r3, r3, #15
 800e748:	4a2b      	ldr	r2, [pc, #172]	; (800e7f8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e74a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e74e:	637b      	str	r3, [r7, #52]	; 0x34
 800e750:	e3f1      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800e752:	2300      	movs	r3, #0
 800e754:	637b      	str	r3, [r7, #52]	; 0x34
 800e756:	e3ee      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800e758:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e75c:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 800e760:	430b      	orrs	r3, r1
 800e762:	d14d      	bne.n	800e800 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800e764:	4b23      	ldr	r3, [pc, #140]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e76a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800e76e:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800e770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e772:	2b00      	cmp	r3, #0
 800e774:	d103      	bne.n	800e77e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e776:	f7fd ffd5 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800e77a:	6378      	str	r0, [r7, #52]	; 0x34
 800e77c:	e3db      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800e77e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e780:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e784:	d103      	bne.n	800e78e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e786:	f7fd feab 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e78a:	6378      	str	r0, [r7, #52]	; 0x34
 800e78c:	e3d3      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800e78e:	4b19      	ldr	r3, [pc, #100]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e796:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e79a:	d106      	bne.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 800e79c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e79e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e7a2:	d102      	bne.n	800e7aa <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
    {
      frequency = HSI_VALUE;
 800e7a4:	4b15      	ldr	r3, [pc, #84]	; (800e7fc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800e7a6:	637b      	str	r3, [r7, #52]	; 0x34
 800e7a8:	e3c5      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 800e7aa:	4b12      	ldr	r3, [pc, #72]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	f003 0320 	and.w	r3, r3, #32
 800e7b2:	2b20      	cmp	r3, #32
 800e7b4:	d11b      	bne.n	800e7ee <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 800e7b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7b8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e7bc:	d117      	bne.n	800e7ee <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e7be:	4b0d      	ldr	r3, [pc, #52]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e7c0:	689b      	ldr	r3, [r3, #8]
 800e7c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d005      	beq.n	800e7d6 <HAL_RCCEx_GetPeriphCLKFreq+0xada>
 800e7ca:	4b0a      	ldr	r3, [pc, #40]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e7cc:	689b      	ldr	r3, [r3, #8]
 800e7ce:	0e1b      	lsrs	r3, r3, #24
 800e7d0:	f003 030f 	and.w	r3, r3, #15
 800e7d4:	e006      	b.n	800e7e4 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800e7d6:	4b07      	ldr	r3, [pc, #28]	; (800e7f4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e7d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e7dc:	041b      	lsls	r3, r3, #16
 800e7de:	0e1b      	lsrs	r3, r3, #24
 800e7e0:	f003 030f 	and.w	r3, r3, #15
 800e7e4:	4a04      	ldr	r2, [pc, #16]	; (800e7f8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e7e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e7ea:	637b      	str	r3, [r7, #52]	; 0x34
 800e7ec:	e3a3      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	637b      	str	r3, [r7, #52]	; 0x34
 800e7f2:	e3a0      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800e7f4:	46020c00 	.word	0x46020c00
 800e7f8:	080154c4 	.word	0x080154c4
 800e7fc:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800e800:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e804:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800e808:	430b      	orrs	r3, r1
 800e80a:	d148      	bne.n	800e89e <HAL_RCCEx_GetPeriphCLKFreq+0xba2>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800e80c:	4b9d      	ldr	r3, [pc, #628]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e80e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e812:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e816:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800e818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e81a:	2bc0      	cmp	r3, #192	; 0xc0
 800e81c:	d024      	beq.n	800e868 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800e81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e820:	2bc0      	cmp	r3, #192	; 0xc0
 800e822:	d839      	bhi.n	800e898 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 800e824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e826:	2b80      	cmp	r3, #128	; 0x80
 800e828:	d00d      	beq.n	800e846 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 800e82a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e82c:	2b80      	cmp	r3, #128	; 0x80
 800e82e:	d833      	bhi.n	800e898 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 800e830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e832:	2b00      	cmp	r3, #0
 800e834:	d003      	beq.n	800e83e <HAL_RCCEx_GetPeriphCLKFreq+0xb42>
 800e836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e838:	2b40      	cmp	r3, #64	; 0x40
 800e83a:	d011      	beq.n	800e860 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800e83c:	e02c      	b.n	800e898 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800e83e:	f7fd ff99 	bl	800c774 <HAL_RCC_GetPCLK3Freq>
 800e842:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800e844:	e377      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e846:	4b8f      	ldr	r3, [pc, #572]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e84e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e852:	d102      	bne.n	800e85a <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
        {
          frequency = HSI_VALUE;
 800e854:	4b8c      	ldr	r3, [pc, #560]	; (800ea88 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800e856:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800e858:	e36d      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800e85a:	2300      	movs	r3, #0
 800e85c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e85e:	e36a      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800e860:	f7fd fe3e 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e864:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800e866:	e366      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 800e868:	4b86      	ldr	r3, [pc, #536]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e86a:	689b      	ldr	r3, [r3, #8]
 800e86c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e870:	2b00      	cmp	r3, #0
 800e872:	d005      	beq.n	800e880 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800e874:	4b83      	ldr	r3, [pc, #524]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e876:	689b      	ldr	r3, [r3, #8]
 800e878:	0f1b      	lsrs	r3, r3, #28
 800e87a:	f003 030f 	and.w	r3, r3, #15
 800e87e:	e006      	b.n	800e88e <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 800e880:	4b80      	ldr	r3, [pc, #512]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e882:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e886:	041b      	lsls	r3, r3, #16
 800e888:	0f1b      	lsrs	r3, r3, #28
 800e88a:	f003 030f 	and.w	r3, r3, #15
 800e88e:	4a7f      	ldr	r2, [pc, #508]	; (800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800e890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e894:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e896:	e34e      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      default:
      {
        frequency = 0U;
 800e898:	2300      	movs	r3, #0
 800e89a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e89c:	e34b      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800e89e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e8a2:	f5a2 0180 	sub.w	r1, r2, #4194304	; 0x400000
 800e8a6:	430b      	orrs	r3, r1
 800e8a8:	d147      	bne.n	800e93a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800e8aa:	4b76      	ldr	r3, [pc, #472]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e8ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e8b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800e8b4:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800e8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d103      	bne.n	800e8c4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800e8bc:	f7fd ff32 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800e8c0:	6378      	str	r0, [r7, #52]	; 0x34
 800e8c2:	e338      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800e8c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e8ca:	d103      	bne.n	800e8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800e8cc:	f7fd fe08 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800e8d0:	6378      	str	r0, [r7, #52]	; 0x34
 800e8d2:	e330      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800e8d4:	4b6b      	ldr	r3, [pc, #428]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e8dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e8e0:	d106      	bne.n	800e8f0 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 800e8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e8e8:	d102      	bne.n	800e8f0 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HSI_VALUE;
 800e8ea:	4b67      	ldr	r3, [pc, #412]	; (800ea88 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800e8ec:	637b      	str	r3, [r7, #52]	; 0x34
 800e8ee:	e322      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800e8f0:	4b64      	ldr	r3, [pc, #400]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	f003 0320 	and.w	r3, r3, #32
 800e8f8:	2b20      	cmp	r3, #32
 800e8fa:	d11b      	bne.n	800e934 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 800e8fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8fe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800e902:	d117      	bne.n	800e934 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e904:	4b5f      	ldr	r3, [pc, #380]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e906:	689b      	ldr	r3, [r3, #8]
 800e908:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d005      	beq.n	800e91c <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 800e910:	4b5c      	ldr	r3, [pc, #368]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e912:	689b      	ldr	r3, [r3, #8]
 800e914:	0e1b      	lsrs	r3, r3, #24
 800e916:	f003 030f 	and.w	r3, r3, #15
 800e91a:	e006      	b.n	800e92a <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 800e91c:	4b59      	ldr	r3, [pc, #356]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e91e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e922:	041b      	lsls	r3, r3, #16
 800e924:	0e1b      	lsrs	r3, r3, #24
 800e926:	f003 030f 	and.w	r3, r3, #15
 800e92a:	4a58      	ldr	r2, [pc, #352]	; (800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800e92c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e930:	637b      	str	r3, [r7, #52]	; 0x34
 800e932:	e300      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800e934:	2300      	movs	r3, #0
 800e936:	637b      	str	r3, [r7, #52]	; 0x34
 800e938:	e2fd      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800e93a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e93e:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800e942:	430b      	orrs	r3, r1
 800e944:	d15b      	bne.n	800e9fe <HAL_RCCEx_GetPeriphCLKFreq+0xd02>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800e946:	4b4f      	ldr	r3, [pc, #316]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e948:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800e94c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e950:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800e952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e954:	2b00      	cmp	r3, #0
 800e956:	d117      	bne.n	800e988 <HAL_RCCEx_GetPeriphCLKFreq+0xc8c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800e958:	4b4a      	ldr	r3, [pc, #296]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e95a:	689b      	ldr	r3, [r3, #8]
 800e95c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e960:	2b00      	cmp	r3, #0
 800e962:	d005      	beq.n	800e970 <HAL_RCCEx_GetPeriphCLKFreq+0xc74>
 800e964:	4b47      	ldr	r3, [pc, #284]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e966:	689b      	ldr	r3, [r3, #8]
 800e968:	0e1b      	lsrs	r3, r3, #24
 800e96a:	f003 030f 	and.w	r3, r3, #15
 800e96e:	e006      	b.n	800e97e <HAL_RCCEx_GetPeriphCLKFreq+0xc82>
 800e970:	4b44      	ldr	r3, [pc, #272]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e972:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800e976:	041b      	lsls	r3, r3, #16
 800e978:	0e1b      	lsrs	r3, r3, #24
 800e97a:	f003 030f 	and.w	r3, r3, #15
 800e97e:	4a43      	ldr	r2, [pc, #268]	; (800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800e980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e984:	637b      	str	r3, [r7, #52]	; 0x34
 800e986:	e2d6      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800e988:	4b3e      	ldr	r3, [pc, #248]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e98a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e98e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e992:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e996:	d112      	bne.n	800e9be <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
 800e998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e99a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e99e:	d10e      	bne.n	800e9be <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e9a0:	4b38      	ldr	r3, [pc, #224]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e9a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e9a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e9aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e9ae:	d102      	bne.n	800e9b6 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
      {
        frequency = LSI_VALUE / 128U;
 800e9b0:	23fa      	movs	r3, #250	; 0xfa
 800e9b2:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e9b4:	e2bf      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800e9b6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e9ba:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800e9bc:	e2bb      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800e9be:	4b31      	ldr	r3, [pc, #196]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e9c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e9ca:	d106      	bne.n	800e9da <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
 800e9cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e9d2:	d102      	bne.n	800e9da <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
    {
      frequency = HSI_VALUE;
 800e9d4:	4b2c      	ldr	r3, [pc, #176]	; (800ea88 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800e9d6:	637b      	str	r3, [r7, #52]	; 0x34
 800e9d8:	e2ad      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800e9da:	4b2a      	ldr	r3, [pc, #168]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800e9dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800e9e0:	f003 0302 	and.w	r3, r3, #2
 800e9e4:	2b02      	cmp	r3, #2
 800e9e6:	d107      	bne.n	800e9f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
 800e9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e9ee:	d103      	bne.n	800e9f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
    {
      frequency = LSE_VALUE;
 800e9f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e9f4:	637b      	str	r3, [r7, #52]	; 0x34
 800e9f6:	e29e      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	637b      	str	r3, [r7, #52]	; 0x34
 800e9fc:	e29b      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800e9fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea02:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800ea06:	430b      	orrs	r3, r1
 800ea08:	d162      	bne.n	800ead0 <HAL_RCCEx_GetPeriphCLKFreq+0xdd4>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800ea0a:	4b1e      	ldr	r3, [pc, #120]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800ea0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ea10:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ea14:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800ea16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d117      	bne.n	800ea4c <HAL_RCCEx_GetPeriphCLKFreq+0xd50>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ea1c:	4b19      	ldr	r3, [pc, #100]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800ea1e:	689b      	ldr	r3, [r3, #8]
 800ea20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d005      	beq.n	800ea34 <HAL_RCCEx_GetPeriphCLKFreq+0xd38>
 800ea28:	4b16      	ldr	r3, [pc, #88]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800ea2a:	689b      	ldr	r3, [r3, #8]
 800ea2c:	0e1b      	lsrs	r3, r3, #24
 800ea2e:	f003 030f 	and.w	r3, r3, #15
 800ea32:	e006      	b.n	800ea42 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800ea34:	4b13      	ldr	r3, [pc, #76]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800ea36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ea3a:	041b      	lsls	r3, r3, #16
 800ea3c:	0e1b      	lsrs	r3, r3, #24
 800ea3e:	f003 030f 	and.w	r3, r3, #15
 800ea42:	4a12      	ldr	r2, [pc, #72]	; (800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800ea44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea48:	637b      	str	r3, [r7, #52]	; 0x34
 800ea4a:	e274      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800ea4c:	4b0d      	ldr	r3, [pc, #52]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800ea4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ea52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ea56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ea5a:	d119      	bne.n	800ea90 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
 800ea5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ea62:	d115      	bne.n	800ea90 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ea64:	4b07      	ldr	r3, [pc, #28]	; (800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800ea66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ea6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ea6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ea72:	d102      	bne.n	800ea7a <HAL_RCCEx_GetPeriphCLKFreq+0xd7e>
      {
        frequency = LSI_VALUE / 128U;
 800ea74:	23fa      	movs	r3, #250	; 0xfa
 800ea76:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ea78:	e25d      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800ea7a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800ea7e:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ea80:	e259      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800ea82:	bf00      	nop
 800ea84:	46020c00 	.word	0x46020c00
 800ea88:	00f42400 	.word	0x00f42400
 800ea8c:	080154c4 	.word	0x080154c4
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800ea90:	4b9d      	ldr	r3, [pc, #628]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ea98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ea9c:	d106      	bne.n	800eaac <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 800ea9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaa0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eaa4:	d102      	bne.n	800eaac <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
    {
      frequency = HSI_VALUE;
 800eaa6:	4b99      	ldr	r3, [pc, #612]	; (800ed0c <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800eaa8:	637b      	str	r3, [r7, #52]	; 0x34
 800eaaa:	e244      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800eaac:	4b96      	ldr	r3, [pc, #600]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eaae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800eab2:	f003 0302 	and.w	r3, r3, #2
 800eab6:	2b02      	cmp	r3, #2
 800eab8:	d107      	bne.n	800eaca <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
 800eaba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eabc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800eac0:	d103      	bne.n	800eaca <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
    {
      frequency = LSE_VALUE;
 800eac2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eac6:	637b      	str	r3, [r7, #52]	; 0x34
 800eac8:	e235      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800eaca:	2300      	movs	r3, #0
 800eacc:	637b      	str	r3, [r7, #52]	; 0x34
 800eace:	e232      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800ead0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ead4:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800ead8:	430b      	orrs	r3, r1
 800eada:	d147      	bne.n	800eb6c <HAL_RCCEx_GetPeriphCLKFreq+0xe70>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800eadc:	4b8a      	ldr	r3, [pc, #552]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eade:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800eae2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800eae6:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800eae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d103      	bne.n	800eaf6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800eaee:	f7fd fe19 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800eaf2:	6378      	str	r0, [r7, #52]	; 0x34
 800eaf4:	e21f      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800eaf6:	4b84      	ldr	r3, [pc, #528]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eaf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800eafc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800eb00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800eb04:	d112      	bne.n	800eb2c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 800eb06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb08:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800eb0c:	d10e      	bne.n	800eb2c <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800eb0e:	4b7e      	ldr	r3, [pc, #504]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800eb14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800eb18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800eb1c:	d102      	bne.n	800eb24 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
      {
        frequency = LSI_VALUE / 128U;
 800eb1e:	23fa      	movs	r3, #250	; 0xfa
 800eb20:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800eb22:	e208      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800eb24:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800eb28:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800eb2a:	e204      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800eb2c:	4b76      	ldr	r3, [pc, #472]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800eb34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb38:	d106      	bne.n	800eb48 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 800eb3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb3c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800eb40:	d102      	bne.n	800eb48 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
    {
      frequency = HSI_VALUE;
 800eb42:	4b72      	ldr	r3, [pc, #456]	; (800ed0c <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800eb44:	637b      	str	r3, [r7, #52]	; 0x34
 800eb46:	e1f6      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800eb48:	4b6f      	ldr	r3, [pc, #444]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800eb4e:	f003 0302 	and.w	r3, r3, #2
 800eb52:	2b02      	cmp	r3, #2
 800eb54:	d107      	bne.n	800eb66 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800eb56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb58:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800eb5c:	d103      	bne.n	800eb66 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    {
      frequency = LSE_VALUE;
 800eb5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eb62:	637b      	str	r3, [r7, #52]	; 0x34
 800eb64:	e1e7      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800eb66:	2300      	movs	r3, #0
 800eb68:	637b      	str	r3, [r7, #52]	; 0x34
 800eb6a:	e1e4      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800eb6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eb70:	f102 4178 	add.w	r1, r2, #4160749568	; 0xf8000000
 800eb74:	430b      	orrs	r3, r1
 800eb76:	d12d      	bne.n	800ebd4 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800eb78:	4b63      	ldr	r3, [pc, #396]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800eb7e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800eb82:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800eb84:	4b60      	ldr	r3, [pc, #384]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800eb8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800eb90:	d105      	bne.n	800eb9e <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
 800eb92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d102      	bne.n	800eb9e <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HSE_VALUE;
 800eb98:	4b5c      	ldr	r3, [pc, #368]	; (800ed0c <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800eb9a:	637b      	str	r3, [r7, #52]	; 0x34
 800eb9c:	e1cb      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800eb9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eba0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800eba4:	d107      	bne.n	800ebb6 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800eba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ebaa:	4618      	mov	r0, r3
 800ebac:	f7fe fc74 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 800ebb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebb2:	637b      	str	r3, [r7, #52]	; 0x34
 800ebb4:	e1bf      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800ebb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebb8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ebbc:	d107      	bne.n	800ebce <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ebbe:	f107 0318 	add.w	r3, r7, #24
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f7fe fdce 	bl	800d764 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800ebc8:	69bb      	ldr	r3, [r7, #24]
 800ebca:	637b      	str	r3, [r7, #52]	; 0x34
 800ebcc:	e1b3      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800ebce:	2300      	movs	r3, #0
 800ebd0:	637b      	str	r3, [r7, #52]	; 0x34
 800ebd2:	e1b0      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 800ebd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebd8:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
 800ebdc:	430b      	orrs	r3, r1
 800ebde:	d14d      	bne.n	800ec7c <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800ebe0:	4b49      	ldr	r3, [pc, #292]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ebe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ebe6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ebea:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800ebec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ebf2:	d028      	beq.n	800ec46 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 800ebf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ebfa:	d83c      	bhi.n	800ec76 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 800ebfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebfe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ec02:	d013      	beq.n	800ec2c <HAL_RCCEx_GetPeriphCLKFreq+0xf30>
 800ec04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ec0a:	d834      	bhi.n	800ec76 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 800ec0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d004      	beq.n	800ec1c <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 800ec12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ec18:	d004      	beq.n	800ec24 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
 800ec1a:	e02c      	b.n	800ec76 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 800ec1c:	f7fd fd96 	bl	800c74c <HAL_RCC_GetPCLK2Freq>
 800ec20:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ec22:	e188      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800ec24:	f7fd fc5c 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800ec28:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ec2a:	e184      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ec2c:	4b36      	ldr	r3, [pc, #216]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ec34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ec38:	d102      	bne.n	800ec40 <HAL_RCCEx_GetPeriphCLKFreq+0xf44>
        {
          frequency = HSI_VALUE;
 800ec3a:	4b34      	ldr	r3, [pc, #208]	; (800ed0c <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800ec3c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ec3e:	e17a      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800ec40:	2300      	movs	r3, #0
 800ec42:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ec44:	e177      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ec46:	4b30      	ldr	r3, [pc, #192]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ec48:	689b      	ldr	r3, [r3, #8]
 800ec4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d005      	beq.n	800ec5e <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 800ec52:	4b2d      	ldr	r3, [pc, #180]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ec54:	689b      	ldr	r3, [r3, #8]
 800ec56:	0e1b      	lsrs	r3, r3, #24
 800ec58:	f003 030f 	and.w	r3, r3, #15
 800ec5c:	e006      	b.n	800ec6c <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 800ec5e:	4b2a      	ldr	r3, [pc, #168]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ec60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ec64:	041b      	lsls	r3, r3, #16
 800ec66:	0e1b      	lsrs	r3, r3, #24
 800ec68:	f003 030f 	and.w	r3, r3, #15
 800ec6c:	4a28      	ldr	r2, [pc, #160]	; (800ed10 <HAL_RCCEx_GetPeriphCLKFreq+0x1014>)
 800ec6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ec72:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ec74:	e15f      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800ec76:	2300      	movs	r3, #0
 800ec78:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ec7a:	e15c      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800ec7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec80:	f102 417f 	add.w	r1, r2, #4278190080	; 0xff000000
 800ec84:	430b      	orrs	r3, r1
 800ec86:	d154      	bne.n	800ed32 <HAL_RCCEx_GetPeriphCLKFreq+0x1036>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800ec88:	4b1f      	ldr	r3, [pc, #124]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ec8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ec8e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ec92:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800ec94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec96:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ec9a:	d028      	beq.n	800ecee <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 800ec9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec9e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800eca2:	d843      	bhi.n	800ed2c <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 800eca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eca6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ecaa:	d013      	beq.n	800ecd4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 800ecac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ecb2:	d83b      	bhi.n	800ed2c <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 800ecb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d004      	beq.n	800ecc4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 800ecba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ecc0:	d004      	beq.n	800eccc <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800ecc2:	e033      	b.n	800ed2c <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800ecc4:	f7fd fd2e 	bl	800c724 <HAL_RCC_GetPCLK1Freq>
 800ecc8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ecca:	e134      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800eccc:	f7fd fc08 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800ecd0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ecd2:	e130      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ecd4:	4b0c      	ldr	r3, [pc, #48]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ecdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ece0:	d102      	bne.n	800ece8 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800ece2:	4b0a      	ldr	r3, [pc, #40]	; (800ed0c <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800ece4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ece6:	e126      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800ece8:	2300      	movs	r3, #0
 800ecea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ecec:	e123      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ecee:	4b06      	ldr	r3, [pc, #24]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ecf0:	689b      	ldr	r3, [r3, #8]
 800ecf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d00c      	beq.n	800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x1018>
 800ecfa:	4b03      	ldr	r3, [pc, #12]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800ecfc:	689b      	ldr	r3, [r3, #8]
 800ecfe:	0e1b      	lsrs	r3, r3, #24
 800ed00:	f003 030f 	and.w	r3, r3, #15
 800ed04:	e00d      	b.n	800ed22 <HAL_RCCEx_GetPeriphCLKFreq+0x1026>
 800ed06:	bf00      	nop
 800ed08:	46020c00 	.word	0x46020c00
 800ed0c:	00f42400 	.word	0x00f42400
 800ed10:	080154c4 	.word	0x080154c4
 800ed14:	4b8a      	ldr	r3, [pc, #552]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ed16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ed1a:	041b      	lsls	r3, r3, #16
 800ed1c:	0e1b      	lsrs	r3, r3, #24
 800ed1e:	f003 030f 	and.w	r3, r3, #15
 800ed22:	4a88      	ldr	r2, [pc, #544]	; (800ef44 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 800ed24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ed2a:	e104      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ed30:	e101      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800ed32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed36:	f102 417e 	add.w	r1, r2, #4261412864	; 0xfe000000
 800ed3a:	430b      	orrs	r3, r1
 800ed3c:	d16e      	bne.n	800ee1c <HAL_RCCEx_GetPeriphCLKFreq+0x1120>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800ed3e:	4b80      	ldr	r3, [pc, #512]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ed40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ed44:	f003 0318 	and.w	r3, r3, #24
 800ed48:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800ed4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed4c:	2b18      	cmp	r3, #24
 800ed4e:	d862      	bhi.n	800ee16 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 800ed50:	a201      	add	r2, pc, #4	; (adr r2, 800ed58 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>)
 800ed52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed56:	bf00      	nop
 800ed58:	0800edbd 	.word	0x0800edbd
 800ed5c:	0800ee17 	.word	0x0800ee17
 800ed60:	0800ee17 	.word	0x0800ee17
 800ed64:	0800ee17 	.word	0x0800ee17
 800ed68:	0800ee17 	.word	0x0800ee17
 800ed6c:	0800ee17 	.word	0x0800ee17
 800ed70:	0800ee17 	.word	0x0800ee17
 800ed74:	0800ee17 	.word	0x0800ee17
 800ed78:	0800edc5 	.word	0x0800edc5
 800ed7c:	0800ee17 	.word	0x0800ee17
 800ed80:	0800ee17 	.word	0x0800ee17
 800ed84:	0800ee17 	.word	0x0800ee17
 800ed88:	0800ee17 	.word	0x0800ee17
 800ed8c:	0800ee17 	.word	0x0800ee17
 800ed90:	0800ee17 	.word	0x0800ee17
 800ed94:	0800ee17 	.word	0x0800ee17
 800ed98:	0800edcd 	.word	0x0800edcd
 800ed9c:	0800ee17 	.word	0x0800ee17
 800eda0:	0800ee17 	.word	0x0800ee17
 800eda4:	0800ee17 	.word	0x0800ee17
 800eda8:	0800ee17 	.word	0x0800ee17
 800edac:	0800ee17 	.word	0x0800ee17
 800edb0:	0800ee17 	.word	0x0800ee17
 800edb4:	0800ee17 	.word	0x0800ee17
 800edb8:	0800ede7 	.word	0x0800ede7
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 800edbc:	f7fd fcda 	bl	800c774 <HAL_RCC_GetPCLK3Freq>
 800edc0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800edc2:	e0b8      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800edc4:	f7fd fb8c 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800edc8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800edca:	e0b4      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800edcc:	4b5c      	ldr	r3, [pc, #368]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800edd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800edd8:	d102      	bne.n	800ede0 <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
        {
          frequency = HSI_VALUE;
 800edda:	4b5b      	ldr	r3, [pc, #364]	; (800ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x124c>)
 800eddc:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800edde:	e0aa      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 800ede0:	2300      	movs	r3, #0
 800ede2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ede4:	e0a7      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ede6:	4b56      	ldr	r3, [pc, #344]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ede8:	689b      	ldr	r3, [r3, #8]
 800edea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d005      	beq.n	800edfe <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 800edf2:	4b53      	ldr	r3, [pc, #332]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800edf4:	689b      	ldr	r3, [r3, #8]
 800edf6:	0e1b      	lsrs	r3, r3, #24
 800edf8:	f003 030f 	and.w	r3, r3, #15
 800edfc:	e006      	b.n	800ee0c <HAL_RCCEx_GetPeriphCLKFreq+0x1110>
 800edfe:	4b50      	ldr	r3, [pc, #320]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ee00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ee04:	041b      	lsls	r3, r3, #16
 800ee06:	0e1b      	lsrs	r3, r3, #24
 800ee08:	f003 030f 	and.w	r3, r3, #15
 800ee0c:	4a4d      	ldr	r2, [pc, #308]	; (800ef44 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 800ee0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee12:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ee14:	e08f      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800ee16:	2300      	movs	r3, #0
 800ee18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ee1a:	e08c      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800ee1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee20:	f102 417c 	add.w	r1, r2, #4227858432	; 0xfc000000
 800ee24:	430b      	orrs	r3, r1
 800ee26:	d14c      	bne.n	800eec2 <HAL_RCCEx_GetPeriphCLKFreq+0x11c6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800ee28:	4b45      	ldr	r3, [pc, #276]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ee2a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ee2e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ee32:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800ee34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee36:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ee3a:	d013      	beq.n	800ee64 <HAL_RCCEx_GetPeriphCLKFreq+0x1168>
 800ee3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee3e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ee42:	d83b      	bhi.n	800eebc <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 800ee44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ee4a:	d013      	beq.n	800ee74 <HAL_RCCEx_GetPeriphCLKFreq+0x1178>
 800ee4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ee52:	d833      	bhi.n	800eebc <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 800ee54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d014      	beq.n	800ee84 <HAL_RCCEx_GetPeriphCLKFreq+0x1188>
 800ee5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ee60:	d014      	beq.n	800ee8c <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 800ee62:	e02b      	b.n	800eebc <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee64:	f107 0318 	add.w	r3, r7, #24
 800ee68:	4618      	mov	r0, r3
 800ee6a:	f7fe fc7b 	bl	800d764 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800ee6e:	69fb      	ldr	r3, [r7, #28]
 800ee70:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ee72:	e060      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ee74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f7fe fb0d 	bl	800d498 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800ee7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee80:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800ee82:	e058      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800ee84:	f7fd fb2c 	bl	800c4e0 <HAL_RCC_GetSysClockFreq>
 800ee88:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800ee8a:	e054      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ee8c:	4b2c      	ldr	r3, [pc, #176]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ee8e:	689b      	ldr	r3, [r3, #8]
 800ee90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d005      	beq.n	800eea4 <HAL_RCCEx_GetPeriphCLKFreq+0x11a8>
 800ee98:	4b29      	ldr	r3, [pc, #164]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ee9a:	689b      	ldr	r3, [r3, #8]
 800ee9c:	0e1b      	lsrs	r3, r3, #24
 800ee9e:	f003 030f 	and.w	r3, r3, #15
 800eea2:	e006      	b.n	800eeb2 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 800eea4:	4b26      	ldr	r3, [pc, #152]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800eea6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800eeaa:	041b      	lsls	r3, r3, #16
 800eeac:	0e1b      	lsrs	r3, r3, #24
 800eeae:	f003 030f 	and.w	r3, r3, #15
 800eeb2:	4a24      	ldr	r2, [pc, #144]	; (800ef44 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 800eeb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eeb8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800eeba:	e03c      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800eebc:	2300      	movs	r3, #0
 800eebe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800eec0:	e039      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800eec2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eec6:	f102 4170 	add.w	r1, r2, #4026531840	; 0xf0000000
 800eeca:	430b      	orrs	r3, r1
 800eecc:	d131      	bne.n	800ef32 <HAL_RCCEx_GetPeriphCLKFreq+0x1236>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800eece:	4b1c      	ldr	r3, [pc, #112]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800eed0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800eed4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800eed8:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800eeda:	4b19      	ldr	r3, [pc, #100]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800eedc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800eee0:	f003 0302 	and.w	r3, r3, #2
 800eee4:	2b02      	cmp	r3, #2
 800eee6:	d106      	bne.n	800eef6 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
 800eee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d103      	bne.n	800eef6 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
    {
      frequency = LSE_VALUE;
 800eeee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eef2:	637b      	str	r3, [r7, #52]	; 0x34
 800eef4:	e01f      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800eef6:	4b12      	ldr	r3, [pc, #72]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800eef8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800eefc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ef00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ef04:	d112      	bne.n	800ef2c <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
 800ef06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ef0c:	d10e      	bne.n	800ef2c <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ef0e:	4b0c      	ldr	r3, [pc, #48]	; (800ef40 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800ef10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ef14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ef18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ef1c:	d102      	bne.n	800ef24 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>
      {
        frequency = LSI_VALUE / 128U;
 800ef1e:	23fa      	movs	r3, #250	; 0xfa
 800ef20:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ef22:	e008      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800ef24:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800ef28:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ef2a:	e004      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	637b      	str	r3, [r7, #52]	; 0x34
 800ef30:	e001      	b.n	800ef36 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }

  }
  else
  {
    frequency = 0;
 800ef32:	2300      	movs	r3, #0
 800ef34:	637b      	str	r3, [r7, #52]	; 0x34
  }
  return (frequency);
 800ef36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ef38:	4618      	mov	r0, r3
 800ef3a:	3738      	adds	r7, #56	; 0x38
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	bd80      	pop	{r7, pc}
 800ef40:	46020c00 	.word	0x46020c00
 800ef44:	080154c4 	.word	0x080154c4
 800ef48:	00f42400 	.word	0x00f42400

0800ef4c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b084      	sub	sp, #16
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800ef54:	4b47      	ldr	r3, [pc, #284]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	4a46      	ldr	r2, [pc, #280]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800ef5a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ef5e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ef60:	f7f7 fde6 	bl	8006b30 <HAL_GetTick>
 800ef64:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ef66:	e008      	b.n	800ef7a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ef68:	f7f7 fde2 	bl	8006b30 <HAL_GetTick>
 800ef6c:	4602      	mov	r2, r0
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	1ad3      	subs	r3, r2, r3
 800ef72:	2b02      	cmp	r3, #2
 800ef74:	d901      	bls.n	800ef7a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800ef76:	2303      	movs	r3, #3
 800ef78:	e077      	b.n	800f06a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ef7a:	4b3e      	ldr	r3, [pc, #248]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d1f0      	bne.n	800ef68 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800ef86:	4b3b      	ldr	r3, [pc, #236]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800ef88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef8a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ef8e:	f023 0303 	bic.w	r3, r3, #3
 800ef92:	687a      	ldr	r2, [r7, #4]
 800ef94:	6811      	ldr	r1, [r2, #0]
 800ef96:	687a      	ldr	r2, [r7, #4]
 800ef98:	6852      	ldr	r2, [r2, #4]
 800ef9a:	3a01      	subs	r2, #1
 800ef9c:	0212      	lsls	r2, r2, #8
 800ef9e:	430a      	orrs	r2, r1
 800efa0:	4934      	ldr	r1, [pc, #208]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800efa2:	4313      	orrs	r3, r2
 800efa4:	62cb      	str	r3, [r1, #44]	; 0x2c
 800efa6:	4b33      	ldr	r3, [pc, #204]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800efa8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800efaa:	4b33      	ldr	r3, [pc, #204]	; (800f078 <RCCEx_PLL2_Config+0x12c>)
 800efac:	4013      	ands	r3, r2
 800efae:	687a      	ldr	r2, [r7, #4]
 800efb0:	6892      	ldr	r2, [r2, #8]
 800efb2:	3a01      	subs	r2, #1
 800efb4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800efb8:	687a      	ldr	r2, [r7, #4]
 800efba:	68d2      	ldr	r2, [r2, #12]
 800efbc:	3a01      	subs	r2, #1
 800efbe:	0252      	lsls	r2, r2, #9
 800efc0:	b292      	uxth	r2, r2
 800efc2:	4311      	orrs	r1, r2
 800efc4:	687a      	ldr	r2, [r7, #4]
 800efc6:	6912      	ldr	r2, [r2, #16]
 800efc8:	3a01      	subs	r2, #1
 800efca:	0412      	lsls	r2, r2, #16
 800efcc:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800efd0:	4311      	orrs	r1, r2
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	6952      	ldr	r2, [r2, #20]
 800efd6:	3a01      	subs	r2, #1
 800efd8:	0612      	lsls	r2, r2, #24
 800efda:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800efde:	430a      	orrs	r2, r1
 800efe0:	4924      	ldr	r1, [pc, #144]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800efe2:	4313      	orrs	r3, r2
 800efe4:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800efe6:	4b23      	ldr	r3, [pc, #140]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800efe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efea:	f023 020c 	bic.w	r2, r3, #12
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	699b      	ldr	r3, [r3, #24]
 800eff2:	4920      	ldr	r1, [pc, #128]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800eff4:	4313      	orrs	r3, r2
 800eff6:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800eff8:	4b1e      	ldr	r3, [pc, #120]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800effa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	6a1b      	ldr	r3, [r3, #32]
 800f000:	491c      	ldr	r1, [pc, #112]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f002:	4313      	orrs	r3, r2
 800f004:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800f006:	4b1b      	ldr	r3, [pc, #108]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f00a:	4a1a      	ldr	r2, [pc, #104]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f00c:	f023 0310 	bic.w	r3, r3, #16
 800f010:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800f012:	4b18      	ldr	r3, [pc, #96]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f016:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f01a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800f01e:	687a      	ldr	r2, [r7, #4]
 800f020:	69d2      	ldr	r2, [r2, #28]
 800f022:	00d2      	lsls	r2, r2, #3
 800f024:	4913      	ldr	r1, [pc, #76]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f026:	4313      	orrs	r3, r2
 800f028:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800f02a:	4b12      	ldr	r3, [pc, #72]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f02c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f02e:	4a11      	ldr	r2, [pc, #68]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f030:	f043 0310 	orr.w	r3, r3, #16
 800f034:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800f036:	4b0f      	ldr	r3, [pc, #60]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	4a0e      	ldr	r2, [pc, #56]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f03c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f040:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f042:	f7f7 fd75 	bl	8006b30 <HAL_GetTick>
 800f046:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f048:	e008      	b.n	800f05c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f04a:	f7f7 fd71 	bl	8006b30 <HAL_GetTick>
 800f04e:	4602      	mov	r2, r0
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	1ad3      	subs	r3, r2, r3
 800f054:	2b02      	cmp	r3, #2
 800f056:	d901      	bls.n	800f05c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800f058:	2303      	movs	r3, #3
 800f05a:	e006      	b.n	800f06a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f05c:	4b05      	ldr	r3, [pc, #20]	; (800f074 <RCCEx_PLL2_Config+0x128>)
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f064:	2b00      	cmp	r3, #0
 800f066:	d0f0      	beq.n	800f04a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800f068:	2300      	movs	r3, #0

}
 800f06a:	4618      	mov	r0, r3
 800f06c:	3710      	adds	r7, #16
 800f06e:	46bd      	mov	sp, r7
 800f070:	bd80      	pop	{r7, pc}
 800f072:	bf00      	nop
 800f074:	46020c00 	.word	0x46020c00
 800f078:	80800000 	.word	0x80800000

0800f07c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3)
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	b084      	sub	sp, #16
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800f084:	4b47      	ldr	r3, [pc, #284]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	4a46      	ldr	r2, [pc, #280]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f08a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f08e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f090:	f7f7 fd4e 	bl	8006b30 <HAL_GetTick>
 800f094:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f096:	e008      	b.n	800f0aa <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f098:	f7f7 fd4a 	bl	8006b30 <HAL_GetTick>
 800f09c:	4602      	mov	r2, r0
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	1ad3      	subs	r3, r2, r3
 800f0a2:	2b02      	cmp	r3, #2
 800f0a4:	d901      	bls.n	800f0aa <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800f0a6:	2303      	movs	r3, #3
 800f0a8:	e077      	b.n	800f19a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f0aa:	4b3e      	ldr	r3, [pc, #248]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d1f0      	bne.n	800f098 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800f0b6:	4b3b      	ldr	r3, [pc, #236]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f0b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800f0be:	f023 0303 	bic.w	r3, r3, #3
 800f0c2:	687a      	ldr	r2, [r7, #4]
 800f0c4:	6811      	ldr	r1, [r2, #0]
 800f0c6:	687a      	ldr	r2, [r7, #4]
 800f0c8:	6852      	ldr	r2, [r2, #4]
 800f0ca:	3a01      	subs	r2, #1
 800f0cc:	0212      	lsls	r2, r2, #8
 800f0ce:	430a      	orrs	r2, r1
 800f0d0:	4934      	ldr	r1, [pc, #208]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f0d2:	4313      	orrs	r3, r2
 800f0d4:	630b      	str	r3, [r1, #48]	; 0x30
 800f0d6:	4b33      	ldr	r3, [pc, #204]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f0d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f0da:	4b33      	ldr	r3, [pc, #204]	; (800f1a8 <RCCEx_PLL3_Config+0x12c>)
 800f0dc:	4013      	ands	r3, r2
 800f0de:	687a      	ldr	r2, [r7, #4]
 800f0e0:	6892      	ldr	r2, [r2, #8]
 800f0e2:	3a01      	subs	r2, #1
 800f0e4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800f0e8:	687a      	ldr	r2, [r7, #4]
 800f0ea:	68d2      	ldr	r2, [r2, #12]
 800f0ec:	3a01      	subs	r2, #1
 800f0ee:	0252      	lsls	r2, r2, #9
 800f0f0:	b292      	uxth	r2, r2
 800f0f2:	4311      	orrs	r1, r2
 800f0f4:	687a      	ldr	r2, [r7, #4]
 800f0f6:	6912      	ldr	r2, [r2, #16]
 800f0f8:	3a01      	subs	r2, #1
 800f0fa:	0412      	lsls	r2, r2, #16
 800f0fc:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800f100:	4311      	orrs	r1, r2
 800f102:	687a      	ldr	r2, [r7, #4]
 800f104:	6952      	ldr	r2, [r2, #20]
 800f106:	3a01      	subs	r2, #1
 800f108:	0612      	lsls	r2, r2, #24
 800f10a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800f10e:	430a      	orrs	r2, r1
 800f110:	4924      	ldr	r1, [pc, #144]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f112:	4313      	orrs	r3, r2
 800f114:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800f116:	4b23      	ldr	r3, [pc, #140]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f11a:	f023 020c 	bic.w	r2, r3, #12
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	699b      	ldr	r3, [r3, #24]
 800f122:	4920      	ldr	r1, [pc, #128]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f124:	4313      	orrs	r3, r2
 800f126:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800f128:	4b1e      	ldr	r3, [pc, #120]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f12a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	6a1b      	ldr	r3, [r3, #32]
 800f130:	491c      	ldr	r1, [pc, #112]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f132:	4313      	orrs	r3, r2
 800f134:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800f136:	4b1b      	ldr	r3, [pc, #108]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f13a:	4a1a      	ldr	r2, [pc, #104]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f13c:	f023 0310 	bic.w	r3, r3, #16
 800f140:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f142:	4b18      	ldr	r3, [pc, #96]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f144:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f146:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f14a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800f14e:	687a      	ldr	r2, [r7, #4]
 800f150:	69d2      	ldr	r2, [r2, #28]
 800f152:	00d2      	lsls	r2, r2, #3
 800f154:	4913      	ldr	r1, [pc, #76]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f156:	4313      	orrs	r3, r2
 800f158:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800f15a:	4b12      	ldr	r3, [pc, #72]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f15c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f15e:	4a11      	ldr	r2, [pc, #68]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f160:	f043 0310 	orr.w	r3, r3, #16
 800f164:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800f166:	4b0f      	ldr	r3, [pc, #60]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	4a0e      	ldr	r2, [pc, #56]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f16c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f170:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f172:	f7f7 fcdd 	bl	8006b30 <HAL_GetTick>
 800f176:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f178:	e008      	b.n	800f18c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f17a:	f7f7 fcd9 	bl	8006b30 <HAL_GetTick>
 800f17e:	4602      	mov	r2, r0
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	1ad3      	subs	r3, r2, r3
 800f184:	2b02      	cmp	r3, #2
 800f186:	d901      	bls.n	800f18c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800f188:	2303      	movs	r3, #3
 800f18a:	e006      	b.n	800f19a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f18c:	4b05      	ldr	r3, [pc, #20]	; (800f1a4 <RCCEx_PLL3_Config+0x128>)
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f194:	2b00      	cmp	r3, #0
 800f196:	d0f0      	beq.n	800f17a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800f198:	2300      	movs	r3, #0
}
 800f19a:	4618      	mov	r0, r3
 800f19c:	3710      	adds	r7, #16
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	bd80      	pop	{r7, pc}
 800f1a2:	bf00      	nop
 800f1a4:	46020c00 	.word	0x46020c00
 800f1a8:	80800000 	.word	0x80800000

0800f1ac <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f1ac:	b580      	push	{r7, lr}
 800f1ae:	b084      	sub	sp, #16
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d101      	bne.n	800f1be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f1ba:	2301      	movs	r3, #1
 800f1bc:	e0dd      	b.n	800f37a <HAL_SPI_Init+0x1ce>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	4a70      	ldr	r2, [pc, #448]	; (800f384 <HAL_SPI_Init+0x1d8>)
 800f1c4:	4293      	cmp	r3, r2
 800f1c6:	d004      	beq.n	800f1d2 <HAL_SPI_Init+0x26>
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	4a6e      	ldr	r2, [pc, #440]	; (800f388 <HAL_SPI_Init+0x1dc>)
 800f1ce:	4293      	cmp	r3, r2
 800f1d0:	e000      	b.n	800f1d4 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800f1d2:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	2200      	movs	r2, #0
 800f1d8:	629a      	str	r2, [r3, #40]	; 0x28

  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	4a69      	ldr	r2, [pc, #420]	; (800f384 <HAL_SPI_Init+0x1d8>)
 800f1e0:	4293      	cmp	r3, r2
 800f1e2:	d004      	beq.n	800f1ee <HAL_SPI_Init+0x42>
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	4a67      	ldr	r2, [pc, #412]	; (800f388 <HAL_SPI_Init+0x1dc>)
 800f1ea:	4293      	cmp	r3, r2
 800f1ec:	d105      	bne.n	800f1fa <HAL_SPI_Init+0x4e>
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	68db      	ldr	r3, [r3, #12]
 800f1f2:	2b0f      	cmp	r3, #15
 800f1f4:	d901      	bls.n	800f1fa <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800f1f6:	2301      	movs	r3, #1
 800f1f8:	e0bf      	b.n	800f37a <HAL_SPI_Init+0x1ce>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800f1fa:	6878      	ldr	r0, [r7, #4]
 800f1fc:	f000 f8ce 	bl	800f39c <SPI_GetPacketSize>
 800f200:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	4a5f      	ldr	r2, [pc, #380]	; (800f384 <HAL_SPI_Init+0x1d8>)
 800f208:	4293      	cmp	r3, r2
 800f20a:	d004      	beq.n	800f216 <HAL_SPI_Init+0x6a>
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	4a5d      	ldr	r2, [pc, #372]	; (800f388 <HAL_SPI_Init+0x1dc>)
 800f212:	4293      	cmp	r3, r2
 800f214:	d102      	bne.n	800f21c <HAL_SPI_Init+0x70>
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	2b08      	cmp	r3, #8
 800f21a:	d816      	bhi.n	800f24a <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f220:	4a5a      	ldr	r2, [pc, #360]	; (800f38c <HAL_SPI_Init+0x1e0>)
 800f222:	4293      	cmp	r3, r2
 800f224:	d00e      	beq.n	800f244 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	4a59      	ldr	r2, [pc, #356]	; (800f390 <HAL_SPI_Init+0x1e4>)
 800f22c:	4293      	cmp	r3, r2
 800f22e:	d009      	beq.n	800f244 <HAL_SPI_Init+0x98>
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	4a57      	ldr	r2, [pc, #348]	; (800f394 <HAL_SPI_Init+0x1e8>)
 800f236:	4293      	cmp	r3, r2
 800f238:	d004      	beq.n	800f244 <HAL_SPI_Init+0x98>
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	4a56      	ldr	r2, [pc, #344]	; (800f398 <HAL_SPI_Init+0x1ec>)
 800f240:	4293      	cmp	r3, r2
 800f242:	d104      	bne.n	800f24e <HAL_SPI_Init+0xa2>
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	2b10      	cmp	r3, #16
 800f248:	d901      	bls.n	800f24e <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800f24a:	2301      	movs	r3, #1
 800f24c:	e095      	b.n	800f37a <HAL_SPI_Init+0x1ce>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800f254:	b2db      	uxtb	r3, r3
 800f256:	2b00      	cmp	r3, #0
 800f258:	d106      	bne.n	800f268 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	2200      	movs	r2, #0
 800f25e:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f262:	6878      	ldr	r0, [r7, #4]
 800f264:	f7f7 f8d6 	bl	8006414 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	2202      	movs	r2, #2
 800f26c:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	681a      	ldr	r2, [r3, #0]
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	f022 0201 	bic.w	r2, r2, #1
 800f27e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	689b      	ldr	r3, [r3, #8]
 800f286:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800f28a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	699b      	ldr	r3, [r3, #24]
 800f290:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800f294:	d119      	bne.n	800f2ca <HAL_SPI_Init+0x11e>
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	685b      	ldr	r3, [r3, #4]
 800f29a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f29e:	d103      	bne.n	800f2a8 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d008      	beq.n	800f2ba <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d10c      	bne.n	800f2ca <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800f2b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f2b8:	d107      	bne.n	800f2ca <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	681a      	ldr	r2, [r3, #0]
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f2c8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	69da      	ldr	r2, [r3, #28]
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2d2:	431a      	orrs	r2, r3
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	431a      	orrs	r2, r3
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f2dc:	ea42 0103 	orr.w	r1, r2, r3
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	68da      	ldr	r2, [r3, #12]
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	430a      	orrs	r2, r1
 800f2ea:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2f4:	431a      	orrs	r2, r3
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2fa:	431a      	orrs	r2, r3
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	699b      	ldr	r3, [r3, #24]
 800f300:	431a      	orrs	r2, r3
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	691b      	ldr	r3, [r3, #16]
 800f306:	431a      	orrs	r2, r3
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	695b      	ldr	r3, [r3, #20]
 800f30c:	431a      	orrs	r2, r3
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	6a1b      	ldr	r3, [r3, #32]
 800f312:	431a      	orrs	r2, r3
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	685b      	ldr	r3, [r3, #4]
 800f318:	431a      	orrs	r2, r3
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f31e:	431a      	orrs	r2, r3
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	689b      	ldr	r3, [r3, #8]
 800f324:	431a      	orrs	r2, r3
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f32a:	431a      	orrs	r2, r3
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f330:	431a      	orrs	r2, r3
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f336:	ea42 0103 	orr.w	r1, r2, r3
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	430a      	orrs	r2, r1
 800f344:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	685b      	ldr	r3, [r3, #4]
 800f34a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d00a      	beq.n	800f368 <HAL_SPI_Init+0x1bc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	68db      	ldr	r3, [r3, #12]
 800f358:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	430a      	orrs	r2, r1
 800f366:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	2200      	movs	r2, #0
 800f36c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	2201      	movs	r2, #1
 800f374:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

  return HAL_OK;
 800f378:	2300      	movs	r3, #0
}
 800f37a:	4618      	mov	r0, r3
 800f37c:	3710      	adds	r7, #16
 800f37e:	46bd      	mov	sp, r7
 800f380:	bd80      	pop	{r7, pc}
 800f382:	bf00      	nop
 800f384:	46002000 	.word	0x46002000
 800f388:	56002000 	.word	0x56002000
 800f38c:	40013000 	.word	0x40013000
 800f390:	50013000 	.word	0x50013000
 800f394:	40003800 	.word	0x40003800
 800f398:	50003800 	.word	0x50003800

0800f39c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800f39c:	b480      	push	{r7}
 800f39e:	b085      	sub	sp, #20
 800f3a0:	af00      	add	r7, sp, #0
 800f3a2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f3a8:	095b      	lsrs	r3, r3, #5
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	68db      	ldr	r3, [r3, #12]
 800f3b2:	3301      	adds	r3, #1
 800f3b4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	3307      	adds	r3, #7
 800f3ba:	08db      	lsrs	r3, r3, #3
 800f3bc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	68fa      	ldr	r2, [r7, #12]
 800f3c2:	fb02 f303 	mul.w	r3, r2, r3
}
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	3714      	adds	r7, #20
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d0:	4770      	bx	lr

0800f3d2 <HAL_SPIEx_SetConfigAutonomousMode>:
  * @param  sConfig Pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi, SPI_AutonomousModeConfTypeDef *sConfig)
{
 800f3d2:	b480      	push	{r7}
 800f3d4:	b083      	sub	sp, #12
 800f3d6:	af00      	add	r7, sp, #0
 800f3d8:	6078      	str	r0, [r7, #4]
 800f3da:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800f3e2:	b2db      	uxtb	r3, r3
 800f3e4:	2b01      	cmp	r3, #1
 800f3e6:	d12e      	bne.n	800f446 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800f3ee:	2b01      	cmp	r3, #1
 800f3f0:	d101      	bne.n	800f3f6 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800f3f2:	2302      	movs	r3, #2
 800f3f4:	e028      	b.n	800f448 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	2201      	movs	r2, #1
 800f3fa:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	2202      	movs	r2, #2
 800f402:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));

    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	681a      	ldr	r2, [r3, #0]
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	f022 0201 	bic.w	r2, r2, #1
 800f414:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800f416:	683b      	ldr	r3, [r7, #0]
 800f418:	681a      	ldr	r2, [r3, #0]
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	685b      	ldr	r3, [r3, #4]
 800f41e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800f422:	ea42 0103 	orr.w	r1, r2, r3
 800f426:	683b      	ldr	r3, [r7, #0]
 800f428:	689a      	ldr	r2, [r3, #8]
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	430a      	orrs	r2, r1
 800f430:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	2201      	movs	r2, #1
 800f436:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2200      	movs	r2, #0
 800f43e:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800f442:	2300      	movs	r3, #0
 800f444:	e000      	b.n	800f448 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800f446:	2301      	movs	r3, #1
  }
}
 800f448:	4618      	mov	r0, r3
 800f44a:	370c      	adds	r7, #12
 800f44c:	46bd      	mov	sp, r7
 800f44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f452:	4770      	bx	lr

0800f454 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b082      	sub	sp, #8
 800f458:	af00      	add	r7, sp, #0
 800f45a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d101      	bne.n	800f466 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f462:	2301      	movs	r3, #1
 800f464:	e049      	b.n	800f4fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f46c:	b2db      	uxtb	r3, r3
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d106      	bne.n	800f480 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	2200      	movs	r2, #0
 800f476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f7f7 fa10 	bl	80068a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	2202      	movs	r2, #2
 800f484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681a      	ldr	r2, [r3, #0]
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	3304      	adds	r3, #4
 800f490:	4619      	mov	r1, r3
 800f492:	4610      	mov	r0, r2
 800f494:	f000 fa7e 	bl	800f994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2201      	movs	r2, #1
 800f49c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	2201      	movs	r2, #1
 800f4a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	2201      	movs	r2, #1
 800f4ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	2201      	movs	r2, #1
 800f4bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2201      	movs	r2, #1
 800f4c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2201      	movs	r2, #1
 800f4cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2201      	movs	r2, #1
 800f4d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	2201      	movs	r2, #1
 800f4dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	2201      	movs	r2, #1
 800f4e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	2201      	movs	r2, #1
 800f4ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2201      	movs	r2, #1
 800f4f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f4f8:	2300      	movs	r3, #0
}
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	3708      	adds	r7, #8
 800f4fe:	46bd      	mov	sp, r7
 800f500:	bd80      	pop	{r7, pc}
	...

0800f504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f504:	b480      	push	{r7}
 800f506:	b085      	sub	sp, #20
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f512:	b2db      	uxtb	r3, r3
 800f514:	2b01      	cmp	r3, #1
 800f516:	d001      	beq.n	800f51c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f518:	2301      	movs	r3, #1
 800f51a:	e072      	b.n	800f602 <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	2202      	movs	r2, #2
 800f520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	68da      	ldr	r2, [r3, #12]
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	f042 0201 	orr.w	r2, r2, #1
 800f532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	4a35      	ldr	r2, [pc, #212]	; (800f610 <HAL_TIM_Base_Start_IT+0x10c>)
 800f53a:	4293      	cmp	r3, r2
 800f53c:	d040      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	4a34      	ldr	r2, [pc, #208]	; (800f614 <HAL_TIM_Base_Start_IT+0x110>)
 800f544:	4293      	cmp	r3, r2
 800f546:	d03b      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f550:	d036      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f55a:	d031      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	4a2d      	ldr	r2, [pc, #180]	; (800f618 <HAL_TIM_Base_Start_IT+0x114>)
 800f562:	4293      	cmp	r3, r2
 800f564:	d02c      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	4a2c      	ldr	r2, [pc, #176]	; (800f61c <HAL_TIM_Base_Start_IT+0x118>)
 800f56c:	4293      	cmp	r3, r2
 800f56e:	d027      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	4a2a      	ldr	r2, [pc, #168]	; (800f620 <HAL_TIM_Base_Start_IT+0x11c>)
 800f576:	4293      	cmp	r3, r2
 800f578:	d022      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	4a29      	ldr	r2, [pc, #164]	; (800f624 <HAL_TIM_Base_Start_IT+0x120>)
 800f580:	4293      	cmp	r3, r2
 800f582:	d01d      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	4a27      	ldr	r2, [pc, #156]	; (800f628 <HAL_TIM_Base_Start_IT+0x124>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d018      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	4a26      	ldr	r2, [pc, #152]	; (800f62c <HAL_TIM_Base_Start_IT+0x128>)
 800f594:	4293      	cmp	r3, r2
 800f596:	d013      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	4a24      	ldr	r2, [pc, #144]	; (800f630 <HAL_TIM_Base_Start_IT+0x12c>)
 800f59e:	4293      	cmp	r3, r2
 800f5a0:	d00e      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	4a23      	ldr	r2, [pc, #140]	; (800f634 <HAL_TIM_Base_Start_IT+0x130>)
 800f5a8:	4293      	cmp	r3, r2
 800f5aa:	d009      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	4a21      	ldr	r2, [pc, #132]	; (800f638 <HAL_TIM_Base_Start_IT+0x134>)
 800f5b2:	4293      	cmp	r3, r2
 800f5b4:	d004      	beq.n	800f5c0 <HAL_TIM_Base_Start_IT+0xbc>
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	4a20      	ldr	r2, [pc, #128]	; (800f63c <HAL_TIM_Base_Start_IT+0x138>)
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d115      	bne.n	800f5ec <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	689a      	ldr	r2, [r3, #8]
 800f5c6:	4b1e      	ldr	r3, [pc, #120]	; (800f640 <HAL_TIM_Base_Start_IT+0x13c>)
 800f5c8:	4013      	ands	r3, r2
 800f5ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	2b06      	cmp	r3, #6
 800f5d0:	d015      	beq.n	800f5fe <HAL_TIM_Base_Start_IT+0xfa>
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f5d8:	d011      	beq.n	800f5fe <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	681a      	ldr	r2, [r3, #0]
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	f042 0201 	orr.w	r2, r2, #1
 800f5e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5ea:	e008      	b.n	800f5fe <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	681a      	ldr	r2, [r3, #0]
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	f042 0201 	orr.w	r2, r2, #1
 800f5fa:	601a      	str	r2, [r3, #0]
 800f5fc:	e000      	b.n	800f600 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f5fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f600:	2300      	movs	r3, #0
}
 800f602:	4618      	mov	r0, r3
 800f604:	3714      	adds	r7, #20
 800f606:	46bd      	mov	sp, r7
 800f608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60c:	4770      	bx	lr
 800f60e:	bf00      	nop
 800f610:	40012c00 	.word	0x40012c00
 800f614:	50012c00 	.word	0x50012c00
 800f618:	40000400 	.word	0x40000400
 800f61c:	50000400 	.word	0x50000400
 800f620:	40000800 	.word	0x40000800
 800f624:	50000800 	.word	0x50000800
 800f628:	40000c00 	.word	0x40000c00
 800f62c:	50000c00 	.word	0x50000c00
 800f630:	40013400 	.word	0x40013400
 800f634:	50013400 	.word	0x50013400
 800f638:	40014000 	.word	0x40014000
 800f63c:	50014000 	.word	0x50014000
 800f640:	00010007 	.word	0x00010007

0800f644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b082      	sub	sp, #8
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	691b      	ldr	r3, [r3, #16]
 800f652:	f003 0302 	and.w	r3, r3, #2
 800f656:	2b02      	cmp	r3, #2
 800f658:	d122      	bne.n	800f6a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	68db      	ldr	r3, [r3, #12]
 800f660:	f003 0302 	and.w	r3, r3, #2
 800f664:	2b02      	cmp	r3, #2
 800f666:	d11b      	bne.n	800f6a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	f06f 0202 	mvn.w	r2, #2
 800f670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	2201      	movs	r2, #1
 800f676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	699b      	ldr	r3, [r3, #24]
 800f67e:	f003 0303 	and.w	r3, r3, #3
 800f682:	2b00      	cmp	r3, #0
 800f684:	d003      	beq.n	800f68e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f686:	6878      	ldr	r0, [r7, #4]
 800f688:	f000 f965 	bl	800f956 <HAL_TIM_IC_CaptureCallback>
 800f68c:	e005      	b.n	800f69a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f68e:	6878      	ldr	r0, [r7, #4]
 800f690:	f000 f957 	bl	800f942 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f000 f968 	bl	800f96a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	2200      	movs	r2, #0
 800f69e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	691b      	ldr	r3, [r3, #16]
 800f6a6:	f003 0304 	and.w	r3, r3, #4
 800f6aa:	2b04      	cmp	r3, #4
 800f6ac:	d122      	bne.n	800f6f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	68db      	ldr	r3, [r3, #12]
 800f6b4:	f003 0304 	and.w	r3, r3, #4
 800f6b8:	2b04      	cmp	r3, #4
 800f6ba:	d11b      	bne.n	800f6f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	f06f 0204 	mvn.w	r2, #4
 800f6c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	2202      	movs	r2, #2
 800f6ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	699b      	ldr	r3, [r3, #24]
 800f6d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d003      	beq.n	800f6e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f6da:	6878      	ldr	r0, [r7, #4]
 800f6dc:	f000 f93b 	bl	800f956 <HAL_TIM_IC_CaptureCallback>
 800f6e0:	e005      	b.n	800f6ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f000 f92d 	bl	800f942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f6e8:	6878      	ldr	r0, [r7, #4]
 800f6ea:	f000 f93e 	bl	800f96a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	691b      	ldr	r3, [r3, #16]
 800f6fa:	f003 0308 	and.w	r3, r3, #8
 800f6fe:	2b08      	cmp	r3, #8
 800f700:	d122      	bne.n	800f748 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	68db      	ldr	r3, [r3, #12]
 800f708:	f003 0308 	and.w	r3, r3, #8
 800f70c:	2b08      	cmp	r3, #8
 800f70e:	d11b      	bne.n	800f748 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	f06f 0208 	mvn.w	r2, #8
 800f718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	2204      	movs	r2, #4
 800f71e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	69db      	ldr	r3, [r3, #28]
 800f726:	f003 0303 	and.w	r3, r3, #3
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d003      	beq.n	800f736 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f72e:	6878      	ldr	r0, [r7, #4]
 800f730:	f000 f911 	bl	800f956 <HAL_TIM_IC_CaptureCallback>
 800f734:	e005      	b.n	800f742 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f736:	6878      	ldr	r0, [r7, #4]
 800f738:	f000 f903 	bl	800f942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f73c:	6878      	ldr	r0, [r7, #4]
 800f73e:	f000 f914 	bl	800f96a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	2200      	movs	r2, #0
 800f746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	691b      	ldr	r3, [r3, #16]
 800f74e:	f003 0310 	and.w	r3, r3, #16
 800f752:	2b10      	cmp	r3, #16
 800f754:	d122      	bne.n	800f79c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	68db      	ldr	r3, [r3, #12]
 800f75c:	f003 0310 	and.w	r3, r3, #16
 800f760:	2b10      	cmp	r3, #16
 800f762:	d11b      	bne.n	800f79c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	f06f 0210 	mvn.w	r2, #16
 800f76c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	2208      	movs	r2, #8
 800f772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	69db      	ldr	r3, [r3, #28]
 800f77a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d003      	beq.n	800f78a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f782:	6878      	ldr	r0, [r7, #4]
 800f784:	f000 f8e7 	bl	800f956 <HAL_TIM_IC_CaptureCallback>
 800f788:	e005      	b.n	800f796 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f78a:	6878      	ldr	r0, [r7, #4]
 800f78c:	f000 f8d9 	bl	800f942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f790:	6878      	ldr	r0, [r7, #4]
 800f792:	f000 f8ea 	bl	800f96a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	2200      	movs	r2, #0
 800f79a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	691b      	ldr	r3, [r3, #16]
 800f7a2:	f003 0301 	and.w	r3, r3, #1
 800f7a6:	2b01      	cmp	r3, #1
 800f7a8:	d10e      	bne.n	800f7c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	68db      	ldr	r3, [r3, #12]
 800f7b0:	f003 0301 	and.w	r3, r3, #1
 800f7b4:	2b01      	cmp	r3, #1
 800f7b6:	d107      	bne.n	800f7c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	f06f 0201 	mvn.w	r2, #1
 800f7c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f7c2:	6878      	ldr	r0, [r7, #4]
 800f7c4:	f7f6 fb1e 	bl	8005e04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	691b      	ldr	r3, [r3, #16]
 800f7ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f7d2:	2b80      	cmp	r3, #128	; 0x80
 800f7d4:	d10e      	bne.n	800f7f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	68db      	ldr	r3, [r3, #12]
 800f7dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f7e0:	2b80      	cmp	r3, #128	; 0x80
 800f7e2:	d107      	bne.n	800f7f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f7ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f7ee:	6878      	ldr	r0, [r7, #4]
 800f7f0:	f000 fa96 	bl	800fd20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	691b      	ldr	r3, [r3, #16]
 800f7fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f7fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f802:	d10e      	bne.n	800f822 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	68db      	ldr	r3, [r3, #12]
 800f80a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f80e:	2b80      	cmp	r3, #128	; 0x80
 800f810:	d107      	bne.n	800f822 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f81a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f81c:	6878      	ldr	r0, [r7, #4]
 800f81e:	f000 fa89 	bl	800fd34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	691b      	ldr	r3, [r3, #16]
 800f828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f82c:	2b40      	cmp	r3, #64	; 0x40
 800f82e:	d10e      	bne.n	800f84e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	68db      	ldr	r3, [r3, #12]
 800f836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f83a:	2b40      	cmp	r3, #64	; 0x40
 800f83c:	d107      	bne.n	800f84e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f848:	6878      	ldr	r0, [r7, #4]
 800f84a:	f000 f898 	bl	800f97e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	691b      	ldr	r3, [r3, #16]
 800f854:	f003 0320 	and.w	r3, r3, #32
 800f858:	2b20      	cmp	r3, #32
 800f85a:	d10e      	bne.n	800f87a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	68db      	ldr	r3, [r3, #12]
 800f862:	f003 0320 	and.w	r3, r3, #32
 800f866:	2b20      	cmp	r3, #32
 800f868:	d107      	bne.n	800f87a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	f06f 0220 	mvn.w	r2, #32
 800f872:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f874:	6878      	ldr	r0, [r7, #4]
 800f876:	f000 fa49 	bl	800fd0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	691b      	ldr	r3, [r3, #16]
 800f880:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f884:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f888:	d10f      	bne.n	800f8aa <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	68db      	ldr	r3, [r3, #12]
 800f890:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f894:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f898:	d107      	bne.n	800f8aa <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800f8a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800f8a4:	6878      	ldr	r0, [r7, #4]
 800f8a6:	f000 fa4f 	bl	800fd48 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	691b      	ldr	r3, [r3, #16]
 800f8b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f8b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f8b8:	d10f      	bne.n	800f8da <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	68db      	ldr	r3, [r3, #12]
 800f8c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f8c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f8c8:	d107      	bne.n	800f8da <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800f8d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800f8d4:	6878      	ldr	r0, [r7, #4]
 800f8d6:	f000 fa41 	bl	800fd5c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	691b      	ldr	r3, [r3, #16]
 800f8e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f8e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f8e8:	d10f      	bne.n	800f90a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	68db      	ldr	r3, [r3, #12]
 800f8f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f8f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f8f8:	d107      	bne.n	800f90a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800f902:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800f904:	6878      	ldr	r0, [r7, #4]
 800f906:	f000 fa33 	bl	800fd70 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	691b      	ldr	r3, [r3, #16]
 800f910:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f914:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f918:	d10f      	bne.n	800f93a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	68db      	ldr	r3, [r3, #12]
 800f920:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f924:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f928:	d107      	bne.n	800f93a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800f932:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800f934:	6878      	ldr	r0, [r7, #4]
 800f936:	f000 fa25 	bl	800fd84 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f93a:	bf00      	nop
 800f93c:	3708      	adds	r7, #8
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}

0800f942 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f942:	b480      	push	{r7}
 800f944:	b083      	sub	sp, #12
 800f946:	af00      	add	r7, sp, #0
 800f948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f94a:	bf00      	nop
 800f94c:	370c      	adds	r7, #12
 800f94e:	46bd      	mov	sp, r7
 800f950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f954:	4770      	bx	lr

0800f956 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f956:	b480      	push	{r7}
 800f958:	b083      	sub	sp, #12
 800f95a:	af00      	add	r7, sp, #0
 800f95c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f95e:	bf00      	nop
 800f960:	370c      	adds	r7, #12
 800f962:	46bd      	mov	sp, r7
 800f964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f968:	4770      	bx	lr

0800f96a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f96a:	b480      	push	{r7}
 800f96c:	b083      	sub	sp, #12
 800f96e:	af00      	add	r7, sp, #0
 800f970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f972:	bf00      	nop
 800f974:	370c      	adds	r7, #12
 800f976:	46bd      	mov	sp, r7
 800f978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f97c:	4770      	bx	lr

0800f97e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f97e:	b480      	push	{r7}
 800f980:	b083      	sub	sp, #12
 800f982:	af00      	add	r7, sp, #0
 800f984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f986:	bf00      	nop
 800f988:	370c      	adds	r7, #12
 800f98a:	46bd      	mov	sp, r7
 800f98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f990:	4770      	bx	lr
	...

0800f994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f994:	b480      	push	{r7}
 800f996:	b085      	sub	sp, #20
 800f998:	af00      	add	r7, sp, #0
 800f99a:	6078      	str	r0, [r7, #4]
 800f99c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	4a68      	ldr	r2, [pc, #416]	; (800fb48 <TIM_Base_SetConfig+0x1b4>)
 800f9a8:	4293      	cmp	r3, r2
 800f9aa:	d02b      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	4a67      	ldr	r2, [pc, #412]	; (800fb4c <TIM_Base_SetConfig+0x1b8>)
 800f9b0:	4293      	cmp	r3, r2
 800f9b2:	d027      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f9ba:	d023      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f9c2:	d01f      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	4a62      	ldr	r2, [pc, #392]	; (800fb50 <TIM_Base_SetConfig+0x1bc>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d01b      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	4a61      	ldr	r2, [pc, #388]	; (800fb54 <TIM_Base_SetConfig+0x1c0>)
 800f9d0:	4293      	cmp	r3, r2
 800f9d2:	d017      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	4a60      	ldr	r2, [pc, #384]	; (800fb58 <TIM_Base_SetConfig+0x1c4>)
 800f9d8:	4293      	cmp	r3, r2
 800f9da:	d013      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	4a5f      	ldr	r2, [pc, #380]	; (800fb5c <TIM_Base_SetConfig+0x1c8>)
 800f9e0:	4293      	cmp	r3, r2
 800f9e2:	d00f      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	4a5e      	ldr	r2, [pc, #376]	; (800fb60 <TIM_Base_SetConfig+0x1cc>)
 800f9e8:	4293      	cmp	r3, r2
 800f9ea:	d00b      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	4a5d      	ldr	r2, [pc, #372]	; (800fb64 <TIM_Base_SetConfig+0x1d0>)
 800f9f0:	4293      	cmp	r3, r2
 800f9f2:	d007      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	4a5c      	ldr	r2, [pc, #368]	; (800fb68 <TIM_Base_SetConfig+0x1d4>)
 800f9f8:	4293      	cmp	r3, r2
 800f9fa:	d003      	beq.n	800fa04 <TIM_Base_SetConfig+0x70>
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	4a5b      	ldr	r2, [pc, #364]	; (800fb6c <TIM_Base_SetConfig+0x1d8>)
 800fa00:	4293      	cmp	r3, r2
 800fa02:	d108      	bne.n	800fa16 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	685b      	ldr	r3, [r3, #4]
 800fa10:	68fa      	ldr	r2, [r7, #12]
 800fa12:	4313      	orrs	r3, r2
 800fa14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	4a4b      	ldr	r2, [pc, #300]	; (800fb48 <TIM_Base_SetConfig+0x1b4>)
 800fa1a:	4293      	cmp	r3, r2
 800fa1c:	d043      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	4a4a      	ldr	r2, [pc, #296]	; (800fb4c <TIM_Base_SetConfig+0x1b8>)
 800fa22:	4293      	cmp	r3, r2
 800fa24:	d03f      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fa2c:	d03b      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800fa34:	d037      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	4a45      	ldr	r2, [pc, #276]	; (800fb50 <TIM_Base_SetConfig+0x1bc>)
 800fa3a:	4293      	cmp	r3, r2
 800fa3c:	d033      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	4a44      	ldr	r2, [pc, #272]	; (800fb54 <TIM_Base_SetConfig+0x1c0>)
 800fa42:	4293      	cmp	r3, r2
 800fa44:	d02f      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	4a43      	ldr	r2, [pc, #268]	; (800fb58 <TIM_Base_SetConfig+0x1c4>)
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d02b      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	4a42      	ldr	r2, [pc, #264]	; (800fb5c <TIM_Base_SetConfig+0x1c8>)
 800fa52:	4293      	cmp	r3, r2
 800fa54:	d027      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	4a41      	ldr	r2, [pc, #260]	; (800fb60 <TIM_Base_SetConfig+0x1cc>)
 800fa5a:	4293      	cmp	r3, r2
 800fa5c:	d023      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	4a40      	ldr	r2, [pc, #256]	; (800fb64 <TIM_Base_SetConfig+0x1d0>)
 800fa62:	4293      	cmp	r3, r2
 800fa64:	d01f      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	4a3f      	ldr	r2, [pc, #252]	; (800fb68 <TIM_Base_SetConfig+0x1d4>)
 800fa6a:	4293      	cmp	r3, r2
 800fa6c:	d01b      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	4a3e      	ldr	r2, [pc, #248]	; (800fb6c <TIM_Base_SetConfig+0x1d8>)
 800fa72:	4293      	cmp	r3, r2
 800fa74:	d017      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	4a3d      	ldr	r2, [pc, #244]	; (800fb70 <TIM_Base_SetConfig+0x1dc>)
 800fa7a:	4293      	cmp	r3, r2
 800fa7c:	d013      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	4a3c      	ldr	r2, [pc, #240]	; (800fb74 <TIM_Base_SetConfig+0x1e0>)
 800fa82:	4293      	cmp	r3, r2
 800fa84:	d00f      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	4a3b      	ldr	r2, [pc, #236]	; (800fb78 <TIM_Base_SetConfig+0x1e4>)
 800fa8a:	4293      	cmp	r3, r2
 800fa8c:	d00b      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	4a3a      	ldr	r2, [pc, #232]	; (800fb7c <TIM_Base_SetConfig+0x1e8>)
 800fa92:	4293      	cmp	r3, r2
 800fa94:	d007      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	4a39      	ldr	r2, [pc, #228]	; (800fb80 <TIM_Base_SetConfig+0x1ec>)
 800fa9a:	4293      	cmp	r3, r2
 800fa9c:	d003      	beq.n	800faa6 <TIM_Base_SetConfig+0x112>
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	4a38      	ldr	r2, [pc, #224]	; (800fb84 <TIM_Base_SetConfig+0x1f0>)
 800faa2:	4293      	cmp	r3, r2
 800faa4:	d108      	bne.n	800fab8 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800faac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800faae:	683b      	ldr	r3, [r7, #0]
 800fab0:	68db      	ldr	r3, [r3, #12]
 800fab2:	68fa      	ldr	r2, [r7, #12]
 800fab4:	4313      	orrs	r3, r2
 800fab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fabe:	683b      	ldr	r3, [r7, #0]
 800fac0:	695b      	ldr	r3, [r3, #20]
 800fac2:	4313      	orrs	r3, r2
 800fac4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	68fa      	ldr	r2, [r7, #12]
 800faca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800facc:	683b      	ldr	r3, [r7, #0]
 800face:	689a      	ldr	r2, [r3, #8]
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	681a      	ldr	r2, [r3, #0]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	4a1a      	ldr	r2, [pc, #104]	; (800fb48 <TIM_Base_SetConfig+0x1b4>)
 800fae0:	4293      	cmp	r3, r2
 800fae2:	d023      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	4a19      	ldr	r2, [pc, #100]	; (800fb4c <TIM_Base_SetConfig+0x1b8>)
 800fae8:	4293      	cmp	r3, r2
 800faea:	d01f      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	4a1e      	ldr	r2, [pc, #120]	; (800fb68 <TIM_Base_SetConfig+0x1d4>)
 800faf0:	4293      	cmp	r3, r2
 800faf2:	d01b      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	4a1d      	ldr	r2, [pc, #116]	; (800fb6c <TIM_Base_SetConfig+0x1d8>)
 800faf8:	4293      	cmp	r3, r2
 800fafa:	d017      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	4a1c      	ldr	r2, [pc, #112]	; (800fb70 <TIM_Base_SetConfig+0x1dc>)
 800fb00:	4293      	cmp	r3, r2
 800fb02:	d013      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	4a1b      	ldr	r2, [pc, #108]	; (800fb74 <TIM_Base_SetConfig+0x1e0>)
 800fb08:	4293      	cmp	r3, r2
 800fb0a:	d00f      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	4a1a      	ldr	r2, [pc, #104]	; (800fb78 <TIM_Base_SetConfig+0x1e4>)
 800fb10:	4293      	cmp	r3, r2
 800fb12:	d00b      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	4a19      	ldr	r2, [pc, #100]	; (800fb7c <TIM_Base_SetConfig+0x1e8>)
 800fb18:	4293      	cmp	r3, r2
 800fb1a:	d007      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	4a18      	ldr	r2, [pc, #96]	; (800fb80 <TIM_Base_SetConfig+0x1ec>)
 800fb20:	4293      	cmp	r3, r2
 800fb22:	d003      	beq.n	800fb2c <TIM_Base_SetConfig+0x198>
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	4a17      	ldr	r2, [pc, #92]	; (800fb84 <TIM_Base_SetConfig+0x1f0>)
 800fb28:	4293      	cmp	r3, r2
 800fb2a:	d103      	bne.n	800fb34 <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	691a      	ldr	r2, [r3, #16]
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	2201      	movs	r2, #1
 800fb38:	615a      	str	r2, [r3, #20]
}
 800fb3a:	bf00      	nop
 800fb3c:	3714      	adds	r7, #20
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb44:	4770      	bx	lr
 800fb46:	bf00      	nop
 800fb48:	40012c00 	.word	0x40012c00
 800fb4c:	50012c00 	.word	0x50012c00
 800fb50:	40000400 	.word	0x40000400
 800fb54:	50000400 	.word	0x50000400
 800fb58:	40000800 	.word	0x40000800
 800fb5c:	50000800 	.word	0x50000800
 800fb60:	40000c00 	.word	0x40000c00
 800fb64:	50000c00 	.word	0x50000c00
 800fb68:	40013400 	.word	0x40013400
 800fb6c:	50013400 	.word	0x50013400
 800fb70:	40014000 	.word	0x40014000
 800fb74:	50014000 	.word	0x50014000
 800fb78:	40014400 	.word	0x40014400
 800fb7c:	50014400 	.word	0x50014400
 800fb80:	40014800 	.word	0x40014800
 800fb84:	50014800 	.word	0x50014800

0800fb88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fb88:	b480      	push	{r7}
 800fb8a:	b085      	sub	sp, #20
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
 800fb90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fb98:	2b01      	cmp	r3, #1
 800fb9a:	d101      	bne.n	800fba0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fb9c:	2302      	movs	r3, #2
 800fb9e:	e097      	b.n	800fcd0 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	2201      	movs	r2, #1
 800fba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2202      	movs	r2, #2
 800fbac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	685b      	ldr	r3, [r3, #4]
 800fbb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	689b      	ldr	r3, [r3, #8]
 800fbbe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	4a45      	ldr	r2, [pc, #276]	; (800fcdc <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800fbc6:	4293      	cmp	r3, r2
 800fbc8:	d00e      	beq.n	800fbe8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	4a44      	ldr	r2, [pc, #272]	; (800fce0 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800fbd0:	4293      	cmp	r3, r2
 800fbd2:	d009      	beq.n	800fbe8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	4a42      	ldr	r2, [pc, #264]	; (800fce4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800fbda:	4293      	cmp	r3, r2
 800fbdc:	d004      	beq.n	800fbe8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	4a41      	ldr	r2, [pc, #260]	; (800fce8 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800fbe4:	4293      	cmp	r3, r2
 800fbe6:	d108      	bne.n	800fbfa <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fbee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fbf0:	683b      	ldr	r3, [r7, #0]
 800fbf2:	685b      	ldr	r3, [r3, #4]
 800fbf4:	68fa      	ldr	r2, [r7, #12]
 800fbf6:	4313      	orrs	r3, r2
 800fbf8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800fc00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fc04:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	68fa      	ldr	r2, [r7, #12]
 800fc0c:	4313      	orrs	r3, r2
 800fc0e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	68fa      	ldr	r2, [r7, #12]
 800fc16:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	4a2f      	ldr	r2, [pc, #188]	; (800fcdc <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800fc1e:	4293      	cmp	r3, r2
 800fc20:	d040      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	4a2e      	ldr	r2, [pc, #184]	; (800fce0 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800fc28:	4293      	cmp	r3, r2
 800fc2a:	d03b      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fc34:	d036      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800fc3e:	d031      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	4a29      	ldr	r2, [pc, #164]	; (800fcec <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800fc46:	4293      	cmp	r3, r2
 800fc48:	d02c      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	4a28      	ldr	r2, [pc, #160]	; (800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800fc50:	4293      	cmp	r3, r2
 800fc52:	d027      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	4a26      	ldr	r2, [pc, #152]	; (800fcf4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800fc5a:	4293      	cmp	r3, r2
 800fc5c:	d022      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	4a25      	ldr	r2, [pc, #148]	; (800fcf8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800fc64:	4293      	cmp	r3, r2
 800fc66:	d01d      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	4a23      	ldr	r2, [pc, #140]	; (800fcfc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800fc6e:	4293      	cmp	r3, r2
 800fc70:	d018      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	4a22      	ldr	r2, [pc, #136]	; (800fd00 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800fc78:	4293      	cmp	r3, r2
 800fc7a:	d013      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	4a18      	ldr	r2, [pc, #96]	; (800fce4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800fc82:	4293      	cmp	r3, r2
 800fc84:	d00e      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	4a17      	ldr	r2, [pc, #92]	; (800fce8 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800fc8c:	4293      	cmp	r3, r2
 800fc8e:	d009      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	4a1b      	ldr	r2, [pc, #108]	; (800fd04 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800fc96:	4293      	cmp	r3, r2
 800fc98:	d004      	beq.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	4a1a      	ldr	r2, [pc, #104]	; (800fd08 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800fca0:	4293      	cmp	r3, r2
 800fca2:	d10c      	bne.n	800fcbe <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fca4:	68bb      	ldr	r3, [r7, #8]
 800fca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fcaa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	689b      	ldr	r3, [r3, #8]
 800fcb0:	68ba      	ldr	r2, [r7, #8]
 800fcb2:	4313      	orrs	r3, r2
 800fcb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	68ba      	ldr	r2, [r7, #8]
 800fcbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	2201      	movs	r2, #1
 800fcc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	2200      	movs	r2, #0
 800fcca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fcce:	2300      	movs	r3, #0
}
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	3714      	adds	r7, #20
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcda:	4770      	bx	lr
 800fcdc:	40012c00 	.word	0x40012c00
 800fce0:	50012c00 	.word	0x50012c00
 800fce4:	40013400 	.word	0x40013400
 800fce8:	50013400 	.word	0x50013400
 800fcec:	40000400 	.word	0x40000400
 800fcf0:	50000400 	.word	0x50000400
 800fcf4:	40000800 	.word	0x40000800
 800fcf8:	50000800 	.word	0x50000800
 800fcfc:	40000c00 	.word	0x40000c00
 800fd00:	50000c00 	.word	0x50000c00
 800fd04:	40014000 	.word	0x40014000
 800fd08:	50014000 	.word	0x50014000

0800fd0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	b083      	sub	sp, #12
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fd14:	bf00      	nop
 800fd16:	370c      	adds	r7, #12
 800fd18:	46bd      	mov	sp, r7
 800fd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd1e:	4770      	bx	lr

0800fd20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fd20:	b480      	push	{r7}
 800fd22:	b083      	sub	sp, #12
 800fd24:	af00      	add	r7, sp, #0
 800fd26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fd28:	bf00      	nop
 800fd2a:	370c      	adds	r7, #12
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd32:	4770      	bx	lr

0800fd34 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fd34:	b480      	push	{r7}
 800fd36:	b083      	sub	sp, #12
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fd3c:	bf00      	nop
 800fd3e:	370c      	adds	r7, #12
 800fd40:	46bd      	mov	sp, r7
 800fd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd46:	4770      	bx	lr

0800fd48 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800fd48:	b480      	push	{r7}
 800fd4a:	b083      	sub	sp, #12
 800fd4c:	af00      	add	r7, sp, #0
 800fd4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800fd50:	bf00      	nop
 800fd52:	370c      	adds	r7, #12
 800fd54:	46bd      	mov	sp, r7
 800fd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd5a:	4770      	bx	lr

0800fd5c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800fd5c:	b480      	push	{r7}
 800fd5e:	b083      	sub	sp, #12
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800fd64:	bf00      	nop
 800fd66:	370c      	adds	r7, #12
 800fd68:	46bd      	mov	sp, r7
 800fd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6e:	4770      	bx	lr

0800fd70 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800fd70:	b480      	push	{r7}
 800fd72:	b083      	sub	sp, #12
 800fd74:	af00      	add	r7, sp, #0
 800fd76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800fd78:	bf00      	nop
 800fd7a:	370c      	adds	r7, #12
 800fd7c:	46bd      	mov	sp, r7
 800fd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd82:	4770      	bx	lr

0800fd84 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800fd84:	b480      	push	{r7}
 800fd86:	b083      	sub	sp, #12
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800fd8c:	bf00      	nop
 800fd8e:	370c      	adds	r7, #12
 800fd90:	46bd      	mov	sp, r7
 800fd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd96:	4770      	bx	lr

0800fd98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	b082      	sub	sp, #8
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d101      	bne.n	800fdaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fda6:	2301      	movs	r3, #1
 800fda8:	e042      	b.n	800fe30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d106      	bne.n	800fdc2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2200      	movs	r2, #0
 800fdb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fdbc:	6878      	ldr	r0, [r7, #4]
 800fdbe:	f7f6 fde3 	bl	8006988 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	2224      	movs	r2, #36	; 0x24
 800fdc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	681a      	ldr	r2, [r3, #0]
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	f022 0201 	bic.w	r2, r2, #1
 800fdd8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fdda:	6878      	ldr	r0, [r7, #4]
 800fddc:	f000 f8d2 	bl	800ff84 <UART_SetConfig>
 800fde0:	4603      	mov	r3, r0
 800fde2:	2b01      	cmp	r3, #1
 800fde4:	d101      	bne.n	800fdea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800fde6:	2301      	movs	r3, #1
 800fde8:	e022      	b.n	800fe30 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d002      	beq.n	800fdf8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	f000 fa68 	bl	80102c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	685a      	ldr	r2, [r3, #4]
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fe06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	689a      	ldr	r2, [r3, #8]
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fe16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	681a      	ldr	r2, [r3, #0]
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	f042 0201 	orr.w	r2, r2, #1
 800fe26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fe28:	6878      	ldr	r0, [r7, #4]
 800fe2a:	f000 faef 	bl	801040c <UART_CheckIdleState>
 800fe2e:	4603      	mov	r3, r0
}
 800fe30:	4618      	mov	r0, r3
 800fe32:	3708      	adds	r7, #8
 800fe34:	46bd      	mov	sp, r7
 800fe36:	bd80      	pop	{r7, pc}

0800fe38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fe38:	b580      	push	{r7, lr}
 800fe3a:	b08a      	sub	sp, #40	; 0x28
 800fe3c:	af02      	add	r7, sp, #8
 800fe3e:	60f8      	str	r0, [r7, #12]
 800fe40:	60b9      	str	r1, [r7, #8]
 800fe42:	603b      	str	r3, [r7, #0]
 800fe44:	4613      	mov	r3, r2
 800fe46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fe4e:	2b20      	cmp	r3, #32
 800fe50:	f040 8092 	bne.w	800ff78 <HAL_UART_Transmit+0x140>
  {
    if ((pData == NULL) || (Size == 0U))
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d002      	beq.n	800fe60 <HAL_UART_Transmit+0x28>
 800fe5a:	88fb      	ldrh	r3, [r7, #6]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d101      	bne.n	800fe64 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800fe60:	2301      	movs	r3, #1
 800fe62:	e08a      	b.n	800ff7a <HAL_UART_Transmit+0x142>
    }

    __HAL_LOCK(huart);
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fe6a:	2b01      	cmp	r3, #1
 800fe6c:	d101      	bne.n	800fe72 <HAL_UART_Transmit+0x3a>
 800fe6e:	2302      	movs	r3, #2
 800fe70:	e083      	b.n	800ff7a <HAL_UART_Transmit+0x142>
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	2201      	movs	r2, #1
 800fe76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	689b      	ldr	r3, [r3, #8]
 800fe80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fe84:	2b80      	cmp	r3, #128	; 0x80
 800fe86:	d107      	bne.n	800fe98 <HAL_UART_Transmit+0x60>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	689a      	ldr	r2, [r3, #8]
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fe96:	609a      	str	r2, [r3, #8]
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	2221      	movs	r2, #33	; 0x21
 800fea4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fea8:	f7f6 fe42 	bl	8006b30 <HAL_GetTick>
 800feac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	88fa      	ldrh	r2, [r7, #6]
 800feb2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	88fa      	ldrh	r2, [r7, #6]
 800feba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	689b      	ldr	r3, [r3, #8]
 800fec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fec6:	d108      	bne.n	800feda <HAL_UART_Transmit+0xa2>
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	691b      	ldr	r3, [r3, #16]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d104      	bne.n	800feda <HAL_UART_Transmit+0xa2>
    {
      pdata8bits  = NULL;
 800fed0:	2300      	movs	r3, #0
 800fed2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fed4:	68bb      	ldr	r3, [r7, #8]
 800fed6:	61bb      	str	r3, [r7, #24]
 800fed8:	e003      	b.n	800fee2 <HAL_UART_Transmit+0xaa>
    }
    else
    {
      pdata8bits  = pData;
 800feda:	68bb      	ldr	r3, [r7, #8]
 800fedc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fede:	2300      	movs	r3, #0
 800fee0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	2200      	movs	r2, #0
 800fee6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800feea:	e02c      	b.n	800ff46 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	9300      	str	r3, [sp, #0]
 800fef0:	697b      	ldr	r3, [r7, #20]
 800fef2:	2200      	movs	r2, #0
 800fef4:	2180      	movs	r1, #128	; 0x80
 800fef6:	68f8      	ldr	r0, [r7, #12]
 800fef8:	f000 fad3 	bl	80104a2 <UART_WaitOnFlagUntilTimeout>
 800fefc:	4603      	mov	r3, r0
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d001      	beq.n	800ff06 <HAL_UART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800ff02:	2303      	movs	r3, #3
 800ff04:	e039      	b.n	800ff7a <HAL_UART_Transmit+0x142>
      }
      if (pdata8bits == NULL)
 800ff06:	69fb      	ldr	r3, [r7, #28]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d10b      	bne.n	800ff24 <HAL_UART_Transmit+0xec>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ff0c:	69bb      	ldr	r3, [r7, #24]
 800ff0e:	881b      	ldrh	r3, [r3, #0]
 800ff10:	461a      	mov	r2, r3
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ff1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ff1c:	69bb      	ldr	r3, [r7, #24]
 800ff1e:	3302      	adds	r3, #2
 800ff20:	61bb      	str	r3, [r7, #24]
 800ff22:	e007      	b.n	800ff34 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ff24:	69fb      	ldr	r3, [r7, #28]
 800ff26:	781a      	ldrb	r2, [r3, #0]
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ff2e:	69fb      	ldr	r3, [r7, #28]
 800ff30:	3301      	adds	r3, #1
 800ff32:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800ff3a:	b29b      	uxth	r3, r3
 800ff3c:	3b01      	subs	r3, #1
 800ff3e:	b29a      	uxth	r2, r3
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800ff4c:	b29b      	uxth	r3, r3
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d1cc      	bne.n	800feec <HAL_UART_Transmit+0xb4>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ff52:	683b      	ldr	r3, [r7, #0]
 800ff54:	9300      	str	r3, [sp, #0]
 800ff56:	697b      	ldr	r3, [r7, #20]
 800ff58:	2200      	movs	r2, #0
 800ff5a:	2140      	movs	r1, #64	; 0x40
 800ff5c:	68f8      	ldr	r0, [r7, #12]
 800ff5e:	f000 faa0 	bl	80104a2 <UART_WaitOnFlagUntilTimeout>
 800ff62:	4603      	mov	r3, r0
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d001      	beq.n	800ff6c <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 800ff68:	2303      	movs	r3, #3
 800ff6a:	e006      	b.n	800ff7a <HAL_UART_Transmit+0x142>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	2220      	movs	r2, #32
 800ff70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800ff74:	2300      	movs	r3, #0
 800ff76:	e000      	b.n	800ff7a <HAL_UART_Transmit+0x142>
  }
  else
  {
    return HAL_BUSY;
 800ff78:	2302      	movs	r3, #2
  }
}
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	3720      	adds	r7, #32
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}
	...

0800ff84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ff84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ff88:	b094      	sub	sp, #80	; 0x50
 800ff8a:	af00      	add	r7, sp, #0
 800ff8c:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ff8e:	2300      	movs	r3, #0
 800ff90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800ff94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff96:	681a      	ldr	r2, [r3, #0]
 800ff98:	4b7e      	ldr	r3, [pc, #504]	; (8010194 <UART_SetConfig+0x210>)
 800ff9a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ff9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff9e:	689a      	ldr	r2, [r3, #8]
 800ffa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffa2:	691b      	ldr	r3, [r3, #16]
 800ffa4:	431a      	orrs	r2, r3
 800ffa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffa8:	695b      	ldr	r3, [r3, #20]
 800ffaa:	431a      	orrs	r2, r3
 800ffac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffae:	69db      	ldr	r3, [r3, #28]
 800ffb0:	4313      	orrs	r3, r2
 800ffb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ffb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	4977      	ldr	r1, [pc, #476]	; (8010198 <UART_SetConfig+0x214>)
 800ffbc:	4019      	ands	r1, r3
 800ffbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffc0:	681a      	ldr	r2, [r3, #0]
 800ffc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ffc4:	430b      	orrs	r3, r1
 800ffc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ffc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	685b      	ldr	r3, [r3, #4]
 800ffce:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ffd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffd4:	68d9      	ldr	r1, [r3, #12]
 800ffd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffd8:	681a      	ldr	r2, [r3, #0]
 800ffda:	ea40 0301 	orr.w	r3, r0, r1
 800ffde:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ffe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffe2:	699b      	ldr	r3, [r3, #24]
 800ffe4:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ffe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffe8:	681a      	ldr	r2, [r3, #0]
 800ffea:	4b6a      	ldr	r3, [pc, #424]	; (8010194 <UART_SetConfig+0x210>)
 800ffec:	429a      	cmp	r2, r3
 800ffee:	d009      	beq.n	8010004 <UART_SetConfig+0x80>
 800fff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fff2:	681a      	ldr	r2, [r3, #0]
 800fff4:	4b69      	ldr	r3, [pc, #420]	; (801019c <UART_SetConfig+0x218>)
 800fff6:	429a      	cmp	r2, r3
 800fff8:	d004      	beq.n	8010004 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fffc:	6a1a      	ldr	r2, [r3, #32]
 800fffe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010000:	4313      	orrs	r3, r2
 8010002:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	689b      	ldr	r3, [r3, #8]
 801000a:	f023 416e 	bic.w	r1, r3, #3992977408	; 0xee000000
 801000e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8010012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010014:	681a      	ldr	r2, [r3, #0]
 8010016:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010018:	430b      	orrs	r3, r1
 801001a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801001c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010022:	f023 000f 	bic.w	r0, r3, #15
 8010026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010028:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801002a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801002c:	681a      	ldr	r2, [r3, #0]
 801002e:	ea40 0301 	orr.w	r3, r0, r1
 8010032:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010036:	681a      	ldr	r2, [r3, #0]
 8010038:	4b59      	ldr	r3, [pc, #356]	; (80101a0 <UART_SetConfig+0x21c>)
 801003a:	429a      	cmp	r2, r3
 801003c:	d102      	bne.n	8010044 <UART_SetConfig+0xc0>
 801003e:	2301      	movs	r3, #1
 8010040:	64bb      	str	r3, [r7, #72]	; 0x48
 8010042:	e029      	b.n	8010098 <UART_SetConfig+0x114>
 8010044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010046:	681a      	ldr	r2, [r3, #0]
 8010048:	4b56      	ldr	r3, [pc, #344]	; (80101a4 <UART_SetConfig+0x220>)
 801004a:	429a      	cmp	r2, r3
 801004c:	d102      	bne.n	8010054 <UART_SetConfig+0xd0>
 801004e:	2302      	movs	r3, #2
 8010050:	64bb      	str	r3, [r7, #72]	; 0x48
 8010052:	e021      	b.n	8010098 <UART_SetConfig+0x114>
 8010054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010056:	681a      	ldr	r2, [r3, #0]
 8010058:	4b53      	ldr	r3, [pc, #332]	; (80101a8 <UART_SetConfig+0x224>)
 801005a:	429a      	cmp	r2, r3
 801005c:	d102      	bne.n	8010064 <UART_SetConfig+0xe0>
 801005e:	2304      	movs	r3, #4
 8010060:	64bb      	str	r3, [r7, #72]	; 0x48
 8010062:	e019      	b.n	8010098 <UART_SetConfig+0x114>
 8010064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010066:	681a      	ldr	r2, [r3, #0]
 8010068:	4b50      	ldr	r3, [pc, #320]	; (80101ac <UART_SetConfig+0x228>)
 801006a:	429a      	cmp	r2, r3
 801006c:	d102      	bne.n	8010074 <UART_SetConfig+0xf0>
 801006e:	2308      	movs	r3, #8
 8010070:	64bb      	str	r3, [r7, #72]	; 0x48
 8010072:	e011      	b.n	8010098 <UART_SetConfig+0x114>
 8010074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010076:	681a      	ldr	r2, [r3, #0]
 8010078:	4b4d      	ldr	r3, [pc, #308]	; (80101b0 <UART_SetConfig+0x22c>)
 801007a:	429a      	cmp	r2, r3
 801007c:	d102      	bne.n	8010084 <UART_SetConfig+0x100>
 801007e:	2310      	movs	r3, #16
 8010080:	64bb      	str	r3, [r7, #72]	; 0x48
 8010082:	e009      	b.n	8010098 <UART_SetConfig+0x114>
 8010084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010086:	681a      	ldr	r2, [r3, #0]
 8010088:	4b42      	ldr	r3, [pc, #264]	; (8010194 <UART_SetConfig+0x210>)
 801008a:	429a      	cmp	r2, r3
 801008c:	d102      	bne.n	8010094 <UART_SetConfig+0x110>
 801008e:	2320      	movs	r3, #32
 8010090:	64bb      	str	r3, [r7, #72]	; 0x48
 8010092:	e001      	b.n	8010098 <UART_SetConfig+0x114>
 8010094:	2300      	movs	r3, #0
 8010096:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801009a:	681a      	ldr	r2, [r3, #0]
 801009c:	4b3d      	ldr	r3, [pc, #244]	; (8010194 <UART_SetConfig+0x210>)
 801009e:	429a      	cmp	r2, r3
 80100a0:	d005      	beq.n	80100ae <UART_SetConfig+0x12a>
 80100a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100a4:	681a      	ldr	r2, [r3, #0]
 80100a6:	4b3d      	ldr	r3, [pc, #244]	; (801019c <UART_SetConfig+0x218>)
 80100a8:	429a      	cmp	r2, r3
 80100aa:	f040 8085 	bne.w	80101b8 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80100ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80100b0:	2200      	movs	r2, #0
 80100b2:	623b      	str	r3, [r7, #32]
 80100b4:	627a      	str	r2, [r7, #36]	; 0x24
 80100b6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80100ba:	f7fd fe1f 	bl	800dcfc <HAL_RCCEx_GetPeriphCLKFreq>
 80100be:	6438      	str	r0, [r7, #64]	; 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80100c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	f000 80e8 	beq.w	8010298 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80100c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100cc:	4a39      	ldr	r2, [pc, #228]	; (80101b4 <UART_SetConfig+0x230>)
 80100ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80100d2:	461a      	mov	r2, r3
 80100d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80100da:	637b      	str	r3, [r7, #52]	; 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80100dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100de:	685a      	ldr	r2, [r3, #4]
 80100e0:	4613      	mov	r3, r2
 80100e2:	005b      	lsls	r3, r3, #1
 80100e4:	4413      	add	r3, r2
 80100e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80100e8:	429a      	cmp	r2, r3
 80100ea:	d305      	bcc.n	80100f8 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80100ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100ee:	685b      	ldr	r3, [r3, #4]
 80100f0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80100f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80100f4:	429a      	cmp	r2, r3
 80100f6:	d903      	bls.n	8010100 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 80100f8:	2301      	movs	r3, #1
 80100fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80100fe:	e048      	b.n	8010192 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010102:	2200      	movs	r2, #0
 8010104:	61bb      	str	r3, [r7, #24]
 8010106:	61fa      	str	r2, [r7, #28]
 8010108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801010a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801010c:	4a29      	ldr	r2, [pc, #164]	; (80101b4 <UART_SetConfig+0x230>)
 801010e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010112:	b29b      	uxth	r3, r3
 8010114:	2200      	movs	r2, #0
 8010116:	613b      	str	r3, [r7, #16]
 8010118:	617a      	str	r2, [r7, #20]
 801011a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801011e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8010122:	f7f0 fde3 	bl	8000cec <__aeabi_uldivmod>
 8010126:	4602      	mov	r2, r0
 8010128:	460b      	mov	r3, r1
 801012a:	4610      	mov	r0, r2
 801012c:	4619      	mov	r1, r3
 801012e:	f04f 0200 	mov.w	r2, #0
 8010132:	f04f 0300 	mov.w	r3, #0
 8010136:	020b      	lsls	r3, r1, #8
 8010138:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801013c:	0202      	lsls	r2, r0, #8
 801013e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010140:	6849      	ldr	r1, [r1, #4]
 8010142:	0849      	lsrs	r1, r1, #1
 8010144:	2000      	movs	r0, #0
 8010146:	460c      	mov	r4, r1
 8010148:	4605      	mov	r5, r0
 801014a:	eb12 0804 	adds.w	r8, r2, r4
 801014e:	eb43 0905 	adc.w	r9, r3, r5
 8010152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010154:	685b      	ldr	r3, [r3, #4]
 8010156:	2200      	movs	r2, #0
 8010158:	60bb      	str	r3, [r7, #8]
 801015a:	60fa      	str	r2, [r7, #12]
 801015c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010160:	4640      	mov	r0, r8
 8010162:	4649      	mov	r1, r9
 8010164:	f7f0 fdc2 	bl	8000cec <__aeabi_uldivmod>
 8010168:	4602      	mov	r2, r0
 801016a:	460b      	mov	r3, r1
 801016c:	4613      	mov	r3, r2
 801016e:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010170:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010172:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010176:	d308      	bcc.n	801018a <UART_SetConfig+0x206>
 8010178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801017a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801017e:	d204      	bcs.n	801018a <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8010180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010186:	60da      	str	r2, [r3, #12]
 8010188:	e003      	b.n	8010192 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 801018a:	2301      	movs	r3, #1
 801018c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (pclk != 0U)
 8010190:	e082      	b.n	8010298 <UART_SetConfig+0x314>
 8010192:	e081      	b.n	8010298 <UART_SetConfig+0x314>
 8010194:	46002400 	.word	0x46002400
 8010198:	cfff69f3 	.word	0xcfff69f3
 801019c:	56002400 	.word	0x56002400
 80101a0:	40013800 	.word	0x40013800
 80101a4:	40004400 	.word	0x40004400
 80101a8:	40004800 	.word	0x40004800
 80101ac:	40004c00 	.word	0x40004c00
 80101b0:	40005000 	.word	0x40005000
 80101b4:	08015584 	.word	0x08015584
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80101b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101ba:	69db      	ldr	r3, [r3, #28]
 80101bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80101c0:	d13c      	bne.n	801023c <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80101c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80101c4:	2200      	movs	r2, #0
 80101c6:	603b      	str	r3, [r7, #0]
 80101c8:	607a      	str	r2, [r7, #4]
 80101ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80101ce:	f7fd fd95 	bl	800dcfc <HAL_RCCEx_GetPeriphCLKFreq>
 80101d2:	6438      	str	r0, [r7, #64]	; 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80101d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d05e      	beq.n	8010298 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80101da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101de:	4a39      	ldr	r2, [pc, #228]	; (80102c4 <UART_SetConfig+0x340>)
 80101e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101e4:	461a      	mov	r2, r3
 80101e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80101e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80101ec:	005a      	lsls	r2, r3, #1
 80101ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101f0:	685b      	ldr	r3, [r3, #4]
 80101f2:	085b      	lsrs	r3, r3, #1
 80101f4:	441a      	add	r2, r3
 80101f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101f8:	685b      	ldr	r3, [r3, #4]
 80101fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80101fe:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010200:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010202:	2b0f      	cmp	r3, #15
 8010204:	d916      	bls.n	8010234 <UART_SetConfig+0x2b0>
 8010206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801020c:	d212      	bcs.n	8010234 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801020e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010210:	b29b      	uxth	r3, r3
 8010212:	f023 030f 	bic.w	r3, r3, #15
 8010216:	877b      	strh	r3, [r7, #58]	; 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010218:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801021a:	085b      	lsrs	r3, r3, #1
 801021c:	b29b      	uxth	r3, r3
 801021e:	f003 0307 	and.w	r3, r3, #7
 8010222:	b29a      	uxth	r2, r3
 8010224:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8010226:	4313      	orrs	r3, r2
 8010228:	877b      	strh	r3, [r7, #58]	; 0x3a
        huart->Instance->BRR = brrtemp;
 801022a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8010230:	60da      	str	r2, [r3, #12]
 8010232:	e031      	b.n	8010298 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8010234:	2301      	movs	r3, #1
 8010236:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801023a:	e02d      	b.n	8010298 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 801023c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801023e:	2200      	movs	r2, #0
 8010240:	469a      	mov	sl, r3
 8010242:	4693      	mov	fp, r2
 8010244:	4650      	mov	r0, sl
 8010246:	4659      	mov	r1, fp
 8010248:	f7fd fd58 	bl	800dcfc <HAL_RCCEx_GetPeriphCLKFreq>
 801024c:	6438      	str	r0, [r7, #64]	; 0x40

    if (pclk != 0U)
 801024e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010250:	2b00      	cmp	r3, #0
 8010252:	d021      	beq.n	8010298 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010258:	4a1a      	ldr	r2, [pc, #104]	; (80102c4 <UART_SetConfig+0x340>)
 801025a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801025e:	461a      	mov	r2, r3
 8010260:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010262:	fbb3 f2f2 	udiv	r2, r3, r2
 8010266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010268:	685b      	ldr	r3, [r3, #4]
 801026a:	085b      	lsrs	r3, r3, #1
 801026c:	441a      	add	r2, r3
 801026e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010270:	685b      	ldr	r3, [r3, #4]
 8010272:	fbb2 f3f3 	udiv	r3, r2, r3
 8010276:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801027a:	2b0f      	cmp	r3, #15
 801027c:	d909      	bls.n	8010292 <UART_SetConfig+0x30e>
 801027e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010284:	d205      	bcs.n	8010292 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010288:	b29a      	uxth	r2, r3
 801028a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	60da      	str	r2, [r3, #12]
 8010290:	e002      	b.n	8010298 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8010292:	2301      	movs	r3, #1
 8010294:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801029a:	2201      	movs	r2, #1
 801029c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80102a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102a2:	2201      	movs	r2, #1
 80102a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80102a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102aa:	2200      	movs	r2, #0
 80102ac:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80102ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102b0:	2200      	movs	r2, #0
 80102b2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80102b4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80102b8:	4618      	mov	r0, r3
 80102ba:	3750      	adds	r7, #80	; 0x50
 80102bc:	46bd      	mov	sp, r7
 80102be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80102c2:	bf00      	nop
 80102c4:	08015584 	.word	0x08015584

080102c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80102c8:	b480      	push	{r7}
 80102ca:	b083      	sub	sp, #12
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80102d4:	f003 0301 	and.w	r3, r3, #1
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d00a      	beq.n	80102f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	685b      	ldr	r3, [r3, #4]
 80102e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	430a      	orrs	r2, r1
 80102f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80102f6:	f003 0302 	and.w	r3, r3, #2
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d00a      	beq.n	8010314 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	685b      	ldr	r3, [r3, #4]
 8010304:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	430a      	orrs	r2, r1
 8010312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010318:	f003 0304 	and.w	r3, r3, #4
 801031c:	2b00      	cmp	r3, #0
 801031e:	d00a      	beq.n	8010336 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	685b      	ldr	r3, [r3, #4]
 8010326:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	430a      	orrs	r2, r1
 8010334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801033a:	f003 0308 	and.w	r3, r3, #8
 801033e:	2b00      	cmp	r3, #0
 8010340:	d00a      	beq.n	8010358 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	685b      	ldr	r3, [r3, #4]
 8010348:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	430a      	orrs	r2, r1
 8010356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801035c:	f003 0310 	and.w	r3, r3, #16
 8010360:	2b00      	cmp	r3, #0
 8010362:	d00a      	beq.n	801037a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	689b      	ldr	r3, [r3, #8]
 801036a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	430a      	orrs	r2, r1
 8010378:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801037e:	f003 0320 	and.w	r3, r3, #32
 8010382:	2b00      	cmp	r3, #0
 8010384:	d00a      	beq.n	801039c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	689b      	ldr	r3, [r3, #8]
 801038c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	430a      	orrs	r2, r1
 801039a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80103a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d01a      	beq.n	80103de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	685b      	ldr	r3, [r3, #4]
 80103ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	430a      	orrs	r2, r1
 80103bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80103c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80103c6:	d10a      	bne.n	80103de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	685b      	ldr	r3, [r3, #4]
 80103ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	430a      	orrs	r2, r1
 80103dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80103e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d00a      	beq.n	8010400 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	685b      	ldr	r3, [r3, #4]
 80103f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	430a      	orrs	r2, r1
 80103fe:	605a      	str	r2, [r3, #4]
  }
}
 8010400:	bf00      	nop
 8010402:	370c      	adds	r7, #12
 8010404:	46bd      	mov	sp, r7
 8010406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040a:	4770      	bx	lr

0801040c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b086      	sub	sp, #24
 8010410:	af02      	add	r7, sp, #8
 8010412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2200      	movs	r2, #0
 8010418:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801041c:	f7f6 fb88 	bl	8006b30 <HAL_GetTick>
 8010420:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	f003 0308 	and.w	r3, r3, #8
 801042c:	2b08      	cmp	r3, #8
 801042e:	d10e      	bne.n	801044e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010430:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010434:	9300      	str	r3, [sp, #0]
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	2200      	movs	r2, #0
 801043a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801043e:	6878      	ldr	r0, [r7, #4]
 8010440:	f000 f82f 	bl	80104a2 <UART_WaitOnFlagUntilTimeout>
 8010444:	4603      	mov	r3, r0
 8010446:	2b00      	cmp	r3, #0
 8010448:	d001      	beq.n	801044e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801044a:	2303      	movs	r3, #3
 801044c:	e025      	b.n	801049a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	f003 0304 	and.w	r3, r3, #4
 8010458:	2b04      	cmp	r3, #4
 801045a:	d10e      	bne.n	801047a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801045c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010460:	9300      	str	r3, [sp, #0]
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	2200      	movs	r2, #0
 8010466:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f000 f819 	bl	80104a2 <UART_WaitOnFlagUntilTimeout>
 8010470:	4603      	mov	r3, r0
 8010472:	2b00      	cmp	r3, #0
 8010474:	d001      	beq.n	801047a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010476:	2303      	movs	r3, #3
 8010478:	e00f      	b.n	801049a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	2220      	movs	r2, #32
 801047e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	2220      	movs	r2, #32
 8010486:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	2200      	movs	r2, #0
 801048e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	2200      	movs	r2, #0
 8010494:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010498:	2300      	movs	r3, #0
}
 801049a:	4618      	mov	r0, r3
 801049c:	3710      	adds	r7, #16
 801049e:	46bd      	mov	sp, r7
 80104a0:	bd80      	pop	{r7, pc}

080104a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80104a2:	b580      	push	{r7, lr}
 80104a4:	b09c      	sub	sp, #112	; 0x70
 80104a6:	af00      	add	r7, sp, #0
 80104a8:	60f8      	str	r0, [r7, #12]
 80104aa:	60b9      	str	r1, [r7, #8]
 80104ac:	603b      	str	r3, [r7, #0]
 80104ae:	4613      	mov	r3, r2
 80104b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80104b2:	e0a9      	b.n	8010608 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80104b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80104b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104ba:	f000 80a5 	beq.w	8010608 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80104be:	f7f6 fb37 	bl	8006b30 <HAL_GetTick>
 80104c2:	4602      	mov	r2, r0
 80104c4:	683b      	ldr	r3, [r7, #0]
 80104c6:	1ad3      	subs	r3, r2, r3
 80104c8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80104ca:	429a      	cmp	r2, r3
 80104cc:	d302      	bcc.n	80104d4 <UART_WaitOnFlagUntilTimeout+0x32>
 80104ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d140      	bne.n	8010556 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80104dc:	e853 3f00 	ldrex	r3, [r3]
 80104e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80104e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80104e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80104e8:	667b      	str	r3, [r7, #100]	; 0x64
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	461a      	mov	r2, r3
 80104f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80104f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80104f4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80104f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80104fa:	e841 2300 	strex	r3, r2, [r1]
 80104fe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8010500:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010502:	2b00      	cmp	r3, #0
 8010504:	d1e6      	bne.n	80104d4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	3308      	adds	r3, #8
 801050c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801050e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010510:	e853 3f00 	ldrex	r3, [r3]
 8010514:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010518:	f023 0301 	bic.w	r3, r3, #1
 801051c:	663b      	str	r3, [r7, #96]	; 0x60
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	3308      	adds	r3, #8
 8010524:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010526:	64ba      	str	r2, [r7, #72]	; 0x48
 8010528:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801052a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801052c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801052e:	e841 2300 	strex	r3, r2, [r1]
 8010532:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8010534:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010536:	2b00      	cmp	r3, #0
 8010538:	d1e5      	bne.n	8010506 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	2220      	movs	r2, #32
 801053e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	2220      	movs	r2, #32
 8010546:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	2200      	movs	r2, #0
 801054e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8010552:	2303      	movs	r3, #3
 8010554:	e069      	b.n	801062a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	f003 0304 	and.w	r3, r3, #4
 8010560:	2b00      	cmp	r3, #0
 8010562:	d051      	beq.n	8010608 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	69db      	ldr	r3, [r3, #28]
 801056a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801056e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010572:	d149      	bne.n	8010608 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801057c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010586:	e853 3f00 	ldrex	r3, [r3]
 801058a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801058c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801058e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8010592:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	461a      	mov	r2, r3
 801059a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801059c:	637b      	str	r3, [r7, #52]	; 0x34
 801059e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80105a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80105a4:	e841 2300 	strex	r3, r2, [r1]
 80105a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80105aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d1e6      	bne.n	801057e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	3308      	adds	r3, #8
 80105b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105b8:	697b      	ldr	r3, [r7, #20]
 80105ba:	e853 3f00 	ldrex	r3, [r3]
 80105be:	613b      	str	r3, [r7, #16]
   return(result);
 80105c0:	693b      	ldr	r3, [r7, #16]
 80105c2:	f023 0301 	bic.w	r3, r3, #1
 80105c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	3308      	adds	r3, #8
 80105ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80105d0:	623a      	str	r2, [r7, #32]
 80105d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105d4:	69f9      	ldr	r1, [r7, #28]
 80105d6:	6a3a      	ldr	r2, [r7, #32]
 80105d8:	e841 2300 	strex	r3, r2, [r1]
 80105dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80105de:	69bb      	ldr	r3, [r7, #24]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d1e5      	bne.n	80105b0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	2220      	movs	r2, #32
 80105e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	2220      	movs	r2, #32
 80105f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80105f4:	68fb      	ldr	r3, [r7, #12]
 80105f6:	2220      	movs	r2, #32
 80105f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	2200      	movs	r2, #0
 8010600:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8010604:	2303      	movs	r3, #3
 8010606:	e010      	b.n	801062a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	69da      	ldr	r2, [r3, #28]
 801060e:	68bb      	ldr	r3, [r7, #8]
 8010610:	4013      	ands	r3, r2
 8010612:	68ba      	ldr	r2, [r7, #8]
 8010614:	429a      	cmp	r2, r3
 8010616:	bf0c      	ite	eq
 8010618:	2301      	moveq	r3, #1
 801061a:	2300      	movne	r3, #0
 801061c:	b2db      	uxtb	r3, r3
 801061e:	461a      	mov	r2, r3
 8010620:	79fb      	ldrb	r3, [r7, #7]
 8010622:	429a      	cmp	r2, r3
 8010624:	f43f af46 	beq.w	80104b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010628:	2300      	movs	r3, #0
}
 801062a:	4618      	mov	r0, r3
 801062c:	3770      	adds	r7, #112	; 0x70
 801062e:	46bd      	mov	sp, r7
 8010630:	bd80      	pop	{r7, pc}

08010632 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010632:	b480      	push	{r7}
 8010634:	b085      	sub	sp, #20
 8010636:	af00      	add	r7, sp, #0
 8010638:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010640:	2b01      	cmp	r3, #1
 8010642:	d101      	bne.n	8010648 <HAL_UARTEx_DisableFifoMode+0x16>
 8010644:	2302      	movs	r3, #2
 8010646:	e027      	b.n	8010698 <HAL_UARTEx_DisableFifoMode+0x66>
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	2201      	movs	r2, #1
 801064c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2224      	movs	r2, #36	; 0x24
 8010654:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	681a      	ldr	r2, [r3, #0]
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	f022 0201 	bic.w	r2, r2, #1
 801066e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8010676:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	2200      	movs	r2, #0
 801067c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	68fa      	ldr	r2, [r7, #12]
 8010684:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	2220      	movs	r2, #32
 801068a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	2200      	movs	r2, #0
 8010692:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010696:	2300      	movs	r3, #0
}
 8010698:	4618      	mov	r0, r3
 801069a:	3714      	adds	r7, #20
 801069c:	46bd      	mov	sp, r7
 801069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106a2:	4770      	bx	lr

080106a4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80106a4:	b580      	push	{r7, lr}
 80106a6:	b084      	sub	sp, #16
 80106a8:	af00      	add	r7, sp, #0
 80106aa:	6078      	str	r0, [r7, #4]
 80106ac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80106b4:	2b01      	cmp	r3, #1
 80106b6:	d101      	bne.n	80106bc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80106b8:	2302      	movs	r3, #2
 80106ba:	e02d      	b.n	8010718 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	2201      	movs	r2, #1
 80106c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	2224      	movs	r2, #36	; 0x24
 80106c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	681a      	ldr	r2, [r3, #0]
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	f022 0201 	bic.w	r2, r2, #1
 80106e2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	689b      	ldr	r3, [r3, #8]
 80106ea:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	683a      	ldr	r2, [r7, #0]
 80106f4:	430a      	orrs	r2, r1
 80106f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80106f8:	6878      	ldr	r0, [r7, #4]
 80106fa:	f000 f84f 	bl	801079c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	68fa      	ldr	r2, [r7, #12]
 8010704:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	2220      	movs	r2, #32
 801070a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	2200      	movs	r2, #0
 8010712:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010716:	2300      	movs	r3, #0
}
 8010718:	4618      	mov	r0, r3
 801071a:	3710      	adds	r7, #16
 801071c:	46bd      	mov	sp, r7
 801071e:	bd80      	pop	{r7, pc}

08010720 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010720:	b580      	push	{r7, lr}
 8010722:	b084      	sub	sp, #16
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]
 8010728:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010730:	2b01      	cmp	r3, #1
 8010732:	d101      	bne.n	8010738 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010734:	2302      	movs	r3, #2
 8010736:	e02d      	b.n	8010794 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	2201      	movs	r2, #1
 801073c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	2224      	movs	r2, #36	; 0x24
 8010744:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	681a      	ldr	r2, [r3, #0]
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	f022 0201 	bic.w	r2, r2, #1
 801075e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	689b      	ldr	r3, [r3, #8]
 8010766:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	683a      	ldr	r2, [r7, #0]
 8010770:	430a      	orrs	r2, r1
 8010772:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010774:	6878      	ldr	r0, [r7, #4]
 8010776:	f000 f811 	bl	801079c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	68fa      	ldr	r2, [r7, #12]
 8010780:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	2220      	movs	r2, #32
 8010786:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	2200      	movs	r2, #0
 801078e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010792:	2300      	movs	r3, #0
}
 8010794:	4618      	mov	r0, r3
 8010796:	3710      	adds	r7, #16
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}

0801079c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801079c:	b480      	push	{r7}
 801079e:	b085      	sub	sp, #20
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d108      	bne.n	80107be <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	2201      	movs	r2, #1
 80107b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	2201      	movs	r2, #1
 80107b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80107bc:	e031      	b.n	8010822 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80107be:	2308      	movs	r3, #8
 80107c0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80107c2:	2308      	movs	r3, #8
 80107c4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	689b      	ldr	r3, [r3, #8]
 80107cc:	0e5b      	lsrs	r3, r3, #25
 80107ce:	b2db      	uxtb	r3, r3
 80107d0:	f003 0307 	and.w	r3, r3, #7
 80107d4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	689b      	ldr	r3, [r3, #8]
 80107dc:	0f5b      	lsrs	r3, r3, #29
 80107de:	b2db      	uxtb	r3, r3
 80107e0:	f003 0307 	and.w	r3, r3, #7
 80107e4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80107e6:	7bbb      	ldrb	r3, [r7, #14]
 80107e8:	7b3a      	ldrb	r2, [r7, #12]
 80107ea:	4911      	ldr	r1, [pc, #68]	; (8010830 <UARTEx_SetNbDataToProcess+0x94>)
 80107ec:	5c8a      	ldrb	r2, [r1, r2]
 80107ee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80107f2:	7b3a      	ldrb	r2, [r7, #12]
 80107f4:	490f      	ldr	r1, [pc, #60]	; (8010834 <UARTEx_SetNbDataToProcess+0x98>)
 80107f6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80107f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80107fc:	b29a      	uxth	r2, r3
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010804:	7bfb      	ldrb	r3, [r7, #15]
 8010806:	7b7a      	ldrb	r2, [r7, #13]
 8010808:	4909      	ldr	r1, [pc, #36]	; (8010830 <UARTEx_SetNbDataToProcess+0x94>)
 801080a:	5c8a      	ldrb	r2, [r1, r2]
 801080c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010810:	7b7a      	ldrb	r2, [r7, #13]
 8010812:	4908      	ldr	r1, [pc, #32]	; (8010834 <UARTEx_SetNbDataToProcess+0x98>)
 8010814:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010816:	fb93 f3f2 	sdiv	r3, r3, r2
 801081a:	b29a      	uxth	r2, r3
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8010822:	bf00      	nop
 8010824:	3714      	adds	r7, #20
 8010826:	46bd      	mov	sp, r7
 8010828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801082c:	4770      	bx	lr
 801082e:	bf00      	nop
 8010830:	0801559c 	.word	0x0801559c
 8010834:	080155a4 	.word	0x080155a4

08010838 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8010838:	b480      	push	{r7}
 801083a:	b083      	sub	sp, #12
 801083c:	af00      	add	r7, sp, #0
 801083e:	6078      	str	r0, [r7, #4]
 8010840:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	f043 0202 	orr.w	r2, r3, #2
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 801084e:	683b      	ldr	r3, [r7, #0]
 8010850:	685a      	ldr	r2, [r3, #4]
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	021b      	lsls	r3, r3, #8
 8010858:	431a      	orrs	r2, r3
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	f023 0202 	bic.w	r2, r3, #2
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	601a      	str	r2, [r3, #0]
}
 801086a:	bf00      	nop
 801086c:	370c      	adds	r7, #12
 801086e:	46bd      	mov	sp, r7
 8010870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010874:	4770      	bx	lr

08010876 <LL_DLYB_GetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is received.
  *          - ERROR: the Delay value is not received.
  */
void LL_DLYB_GetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
 8010876:	b480      	push	{r7}
 8010878:	b083      	sub	sp, #12
 801087a:	af00      	add	r7, sp, #0
 801087c:	6078      	str	r0, [r7, #4]
 801087e:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Fill the DelayBlock configuration structure with SEL and UNIT value */
  pdlyb_cfg->Units = ((DLYBx->CFGR & DLYB_CFGR_UNIT) >> DLYB_CFGR_UNIT_Pos);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	685b      	ldr	r3, [r3, #4]
 8010884:	0a1b      	lsrs	r3, r3, #8
 8010886:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801088a:	683b      	ldr	r3, [r7, #0]
 801088c:	601a      	str	r2, [r3, #0]
  pdlyb_cfg->PhaseSel = (DLYBx->CFGR & DLYB_CFGR_SEL);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	685b      	ldr	r3, [r3, #4]
 8010892:	f003 020f 	and.w	r2, r3, #15
 8010896:	683b      	ldr	r3, [r7, #0]
 8010898:	605a      	str	r2, [r3, #4]
}
 801089a:	bf00      	nop
 801089c:	370c      	adds	r7, #12
 801089e:	46bd      	mov	sp, r7
 80108a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a4:	4770      	bx	lr
	...

080108a8 <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	b086      	sub	sp, #24
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	6078      	str	r0, [r7, #4]
 80108b0:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 80108b2:	2300      	movs	r3, #0
 80108b4:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	f043 0202 	orr.w	r2, r3, #2
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
 80108c2:	e02a      	b.n	801091a <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
 80108c4:	697b      	ldr	r3, [r7, #20]
 80108c6:	021b      	lsls	r3, r3, #8
 80108c8:	f043 020c 	orr.w	r2, r3, #12
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
 80108d0:	f7f6 f92e 	bl	8006b30 <HAL_GetTick>
 80108d4:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 80108d6:	e00c      	b.n	80108f2 <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
 80108d8:	f7f6 f92a 	bl	8006b30 <HAL_GetTick>
 80108dc:	4602      	mov	r2, r0
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	1ad3      	subs	r3, r2, r3
 80108e2:	2bfe      	cmp	r3, #254	; 0xfe
 80108e4:	d905      	bls.n	80108f2 <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	685b      	ldr	r3, [r3, #4]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	db01      	blt.n	80108f2 <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
 80108ee:	2303      	movs	r3, #3
 80108f0:	e042      	b.n	8010978 <LL_DLYB_GetClockPeriod+0xd0>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	685b      	ldr	r3, [r3, #4]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	daee      	bge.n	80108d8 <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	685a      	ldr	r2, [r3, #4]
 80108fe:	4b20      	ldr	r3, [pc, #128]	; (8010980 <LL_DLYB_GetClockPeriod+0xd8>)
 8010900:	4013      	ands	r3, r2
 8010902:	2b00      	cmp	r3, #0
 8010904:	d006      	beq.n	8010914 <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	685b      	ldr	r3, [r3, #4]
 801090a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 801090e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8010912:	d106      	bne.n	8010922 <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
 8010914:	697b      	ldr	r3, [r7, #20]
 8010916:	3301      	adds	r3, #1
 8010918:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
 801091a:	697b      	ldr	r3, [r7, #20]
 801091c:	2b7f      	cmp	r3, #127	; 0x7f
 801091e:	d9d1      	bls.n	80108c4 <LL_DLYB_GetClockPeriod+0x1c>
 8010920:	e000      	b.n	8010924 <LL_DLYB_GetClockPeriod+0x7c>
        break;
 8010922:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	2b80      	cmp	r3, #128	; 0x80
 8010928:	d022      	beq.n	8010970 <LL_DLYB_GetClockPeriod+0xc8>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	685b      	ldr	r3, [r3, #4]
 801092e:	0c1b      	lsrs	r3, r3, #16
 8010930:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010934:	60bb      	str	r3, [r7, #8]
    nb = 10U;
 8010936:	230a      	movs	r3, #10
 8010938:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 801093a:	e002      	b.n	8010942 <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
 801093c:	693b      	ldr	r3, [r7, #16]
 801093e:	3b01      	subs	r3, #1
 8010940:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 8010942:	693b      	ldr	r3, [r7, #16]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d005      	beq.n	8010954 <LL_DLYB_GetClockPeriod+0xac>
 8010948:	68ba      	ldr	r2, [r7, #8]
 801094a:	693b      	ldr	r3, [r7, #16]
 801094c:	fa22 f303 	lsr.w	r3, r2, r3
 8010950:	2b00      	cmp	r3, #0
 8010952:	d0f3      	beq.n	801093c <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
 8010954:	693b      	ldr	r3, [r7, #16]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d00a      	beq.n	8010970 <LL_DLYB_GetClockPeriod+0xc8>
    {
      pdlyb_cfg->PhaseSel = nb ;
 801095a:	683b      	ldr	r3, [r7, #0]
 801095c:	693a      	ldr	r2, [r7, #16]
 801095e:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
 8010960:	683b      	ldr	r3, [r7, #0]
 8010962:	697a      	ldr	r2, [r7, #20]
 8010964:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      DLYBx->CR = DLYB_CR_SEN;
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	2202      	movs	r2, #2
 801096a:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
 801096c:	2300      	movs	r3, #0
 801096e:	e003      	b.n	8010978 <LL_DLYB_GetClockPeriod+0xd0>
    }
  }

  /* Disable the length sampling */
  DLYBx->CR = DLYB_CR_SEN;
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	2202      	movs	r2, #2
 8010974:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
 8010976:	2301      	movs	r3, #1

}
 8010978:	4618      	mov	r0, r3
 801097a:	3718      	adds	r7, #24
 801097c:	46bd      	mov	sp, r7
 801097e:	bd80      	pop	{r7, pc}
 8010980:	07ff0000 	.word	0x07ff0000

08010984 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 8010984:	b580      	push	{r7, lr}
 8010986:	b09c      	sub	sp, #112	; 0x70
 8010988:	af00      	add	r7, sp, #0
 801098a:	60f8      	str	r0, [r7, #12]
 801098c:	60b9      	str	r1, [r7, #8]
 801098e:	607a      	str	r2, [r7, #4]
 8010990:	603b      	str	r3, [r7, #0]
TX_THREAD                   *next_thread;
TX_THREAD                   *previous_thread;
UINT                        finished;
#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 8010992:	2300      	movs	r3, #0
 8010994:	663b      	str	r3, [r7, #96]	; 0x60
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	3303      	adds	r3, #3
 801099a:	f023 0303 	bic.w	r3, r3, #3
 801099e:	607b      	str	r3, [r7, #4]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80109a0:	f3ef 8310 	mrs	r3, PRIMASK
 80109a4:	637b      	str	r3, [r7, #52]	; 0x34
#endif
    return(posture);
 80109a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 80109a8:	633b      	str	r3, [r7, #48]	; 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 80109aa:	b672      	cpsid	i
#endif
    return(int_posture);
 80109ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 80109ae:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80109b0:	4b7c      	ldr	r3, [pc, #496]	; (8010ba4 <_tx_byte_allocate+0x220>)
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	657b      	str	r3, [r7, #84]	; 0x54
#endif

#ifdef TX_ENABLE_EVENT_TRACE

    /* If trace is enabled, save the current event pointer.  */
    entry_ptr =  _tx_trace_buffer_current_ptr;
 80109b6:	4b7c      	ldr	r3, [pc, #496]	; (8010ba8 <_tx_byte_allocate+0x224>)
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	653b      	str	r3, [r7, #80]	; 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_ALLOCATE, pool_ptr, 0, memory_size, wait_option, TX_TRACE_BYTE_POOL_EVENTS)
 80109bc:	4b7a      	ldr	r3, [pc, #488]	; (8010ba8 <_tx_byte_allocate+0x224>)
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80109c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d06b      	beq.n	8010aa0 <_tx_byte_allocate+0x11c>
 80109c8:	4b78      	ldr	r3, [pc, #480]	; (8010bac <_tx_byte_allocate+0x228>)
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	f003 0304 	and.w	r3, r3, #4
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d065      	beq.n	8010aa0 <_tx_byte_allocate+0x11c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80109d4:	f3ef 8305 	mrs	r3, IPSR
 80109d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 80109da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80109dc:	4b74      	ldr	r3, [pc, #464]	; (8010bb0 <_tx_byte_allocate+0x22c>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	4313      	orrs	r3, r2
 80109e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80109e4:	4b6f      	ldr	r3, [pc, #444]	; (8010ba4 <_tx_byte_allocate+0x220>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80109ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d10b      	bne.n	8010a08 <_tx_byte_allocate+0x84>
 80109f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80109f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80109f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80109f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80109fa:	041a      	lsls	r2, r3, #16
 80109fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80109fe:	4313      	orrs	r3, r2
 8010a00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010a04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010a06:	e00e      	b.n	8010a26 <_tx_byte_allocate+0xa2>
 8010a08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a0a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8010a0e:	d205      	bcs.n	8010a1c <_tx_byte_allocate+0x98>
 8010a10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010a12:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010a14:	f04f 33ff 	mov.w	r3, #4294967295
 8010a18:	65bb      	str	r3, [r7, #88]	; 0x58
 8010a1a:	e004      	b.n	8010a26 <_tx_byte_allocate+0xa2>
 8010a1c:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8010a20:	65bb      	str	r3, [r7, #88]	; 0x58
 8010a22:	2300      	movs	r3, #0
 8010a24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010a26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a2a:	601a      	str	r2, [r3, #0]
 8010a2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a2e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010a30:	605a      	str	r2, [r3, #4]
 8010a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a34:	2214      	movs	r2, #20
 8010a36:	609a      	str	r2, [r3, #8]
 8010a38:	4b5e      	ldr	r3, [pc, #376]	; (8010bb4 <_tx_byte_allocate+0x230>)
 8010a3a:	681a      	ldr	r2, [r3, #0]
 8010a3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a3e:	60da      	str	r2, [r3, #12]
 8010a40:	68fa      	ldr	r2, [r7, #12]
 8010a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a44:	611a      	str	r2, [r3, #16]
 8010a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a48:	2200      	movs	r2, #0
 8010a4a:	615a      	str	r2, [r3, #20]
 8010a4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a4e:	687a      	ldr	r2, [r7, #4]
 8010a50:	619a      	str	r2, [r3, #24]
 8010a52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a54:	683a      	ldr	r2, [r7, #0]
 8010a56:	61da      	str	r2, [r3, #28]
 8010a58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a5a:	3320      	adds	r3, #32
 8010a5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010a5e:	4b56      	ldr	r3, [pc, #344]	; (8010bb8 <_tx_byte_allocate+0x234>)
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010a64:	429a      	cmp	r2, r3
 8010a66:	d314      	bcc.n	8010a92 <_tx_byte_allocate+0x10e>
 8010a68:	4b54      	ldr	r3, [pc, #336]	; (8010bbc <_tx_byte_allocate+0x238>)
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010a6e:	4a4e      	ldr	r2, [pc, #312]	; (8010ba8 <_tx_byte_allocate+0x224>)
 8010a70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a72:	6013      	str	r3, [r2, #0]
 8010a74:	4b52      	ldr	r3, [pc, #328]	; (8010bc0 <_tx_byte_allocate+0x23c>)
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010a7a:	621a      	str	r2, [r3, #32]
 8010a7c:	4b51      	ldr	r3, [pc, #324]	; (8010bc4 <_tx_byte_allocate+0x240>)
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d00d      	beq.n	8010aa0 <_tx_byte_allocate+0x11c>
 8010a84:	4b4f      	ldr	r3, [pc, #316]	; (8010bc4 <_tx_byte_allocate+0x240>)
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	4a4d      	ldr	r2, [pc, #308]	; (8010bc0 <_tx_byte_allocate+0x23c>)
 8010a8a:	6812      	ldr	r2, [r2, #0]
 8010a8c:	4610      	mov	r0, r2
 8010a8e:	4798      	blx	r3
 8010a90:	e006      	b.n	8010aa0 <_tx_byte_allocate+0x11c>
 8010a92:	4a45      	ldr	r2, [pc, #276]	; (8010ba8 <_tx_byte_allocate+0x224>)
 8010a94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a96:	6013      	str	r3, [r2, #0]
 8010a98:	4b49      	ldr	r3, [pc, #292]	; (8010bc0 <_tx_byte_allocate+0x23c>)
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010a9e:	621a      	str	r2, [r3, #32]

    /* Save the time stamp for later comparison to verify that
       the event hasn't been overwritten by the time the allocate
       call succeeds.  */
    if (entry_ptr != TX_NULL)
 8010aa0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d002      	beq.n	8010aac <_tx_byte_allocate+0x128>
    {

        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 8010aa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010aa8:	68db      	ldr	r3, [r3, #12]
 8010aaa:	663b      	str	r3, [r7, #96]	; 0x60
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 8010aac:	2300      	movs	r3, #0
 8010aae:	667b      	str	r3, [r7, #100]	; 0x64
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010ab4:	621a      	str	r2, [r3, #32]
 8010ab6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010ab8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010aba:	6a3b      	ldr	r3, [r7, #32]
 8010abc:	f383 8810 	msr	PRIMASK, r3
}
 8010ac0:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8010ac2:	6879      	ldr	r1, [r7, #4]
 8010ac4:	68f8      	ldr	r0, [r7, #12]
 8010ac6:	f000 fa6d 	bl	8010fa4 <_tx_byte_pool_search>
 8010aca:	6478      	str	r0, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010acc:	f3ef 8310 	mrs	r3, PRIMASK
 8010ad0:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8010ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8010ad4:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8010ad6:	b672      	cpsid	i
    return(int_posture);
 8010ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8010ada:	66fb      	str	r3, [r7, #108]	; 0x6c

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8010adc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d002      	beq.n	8010ae8 <_tx_byte_allocate+0x164>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8010ae2:	2301      	movs	r3, #1
 8010ae4:	667b      	str	r3, [r7, #100]	; 0x64
 8010ae6:	e006      	b.n	8010af6 <_tx_byte_allocate+0x172>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	6a1b      	ldr	r3, [r3, #32]
 8010aec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010aee:	429a      	cmp	r2, r3
 8010af0:	d101      	bne.n	8010af6 <_tx_byte_allocate+0x172>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8010af2:	2301      	movs	r3, #1
 8010af4:	667b      	str	r3, [r7, #100]	; 0x64
            }
        }

    } while (finished == TX_FALSE);
 8010af6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d0d9      	beq.n	8010ab0 <_tx_byte_allocate+0x12c>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 8010afc:	68bb      	ldr	r3, [r7, #8]
 8010afe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010b00:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8010b02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d015      	beq.n	8010b34 <_tx_byte_allocate+0x1b0>
#ifdef TX_ENABLE_EVENT_TRACE

        /* Check that the event time stamp is unchanged.  A different
           timestamp means that a later event wrote over the byte
           allocate event.  In that case, do nothing here.  */
        if (entry_ptr != TX_NULL)
 8010b08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d009      	beq.n	8010b22 <_tx_byte_allocate+0x19e>
        {

            /* Is the timestamp the same?  */
            if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8010b0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b10:	68db      	ldr	r3, [r3, #12]
 8010b12:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010b14:	429a      	cmp	r2, r3
 8010b16:	d104      	bne.n	8010b22 <_tx_byte_allocate+0x19e>

                /* Timestamp is the same, update the entry with the address.  */
#ifdef TX_MISRA_ENABLE
                entry_ptr -> tx_trace_buffer_entry_info_2 =  TX_POINTER_TO_ULONG_CONVERT(*memory_ptr);
#else
                entry_ptr -> tx_trace_buffer_entry_information_field_2 =  TX_POINTER_TO_ULONG_CONVERT(*memory_ptr);
 8010b18:	68bb      	ldr	r3, [r7, #8]
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	461a      	mov	r2, r3
 8010b1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b20:	615a      	str	r2, [r3, #20]
 8010b22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010b24:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010b26:	69fb      	ldr	r3, [r7, #28]
 8010b28:	f383 8810 	msr	PRIMASK, r3
}
 8010b2c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	66bb      	str	r3, [r7, #104]	; 0x68
 8010b32:	e090      	b.n	8010c56 <_tx_byte_allocate+0x2d2>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	f000 8085 	beq.w	8010c46 <_tx_byte_allocate+0x2c2>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8010b3c:	4b22      	ldr	r3, [pc, #136]	; (8010bc8 <_tx_byte_allocate+0x244>)
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d007      	beq.n	8010b54 <_tx_byte_allocate+0x1d0>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8010b44:	2310      	movs	r3, #16
 8010b46:	66bb      	str	r3, [r7, #104]	; 0x68
 8010b48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010b4a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010b4c:	69bb      	ldr	r3, [r7, #24]
 8010b4e:	f383 8810 	msr	PRIMASK, r3
}
 8010b52:	e080      	b.n	8010c56 <_tx_byte_allocate+0x2d2>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8010b54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b56:	4a1d      	ldr	r2, [pc, #116]	; (8010bcc <_tx_byte_allocate+0x248>)
 8010b58:	669a      	str	r2, [r3, #104]	; 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8010b5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b5c:	68fa      	ldr	r2, [r7, #12]
 8010b5e:	66da      	str	r2, [r3, #108]	; 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8010b60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b62:	68ba      	ldr	r2, [r7, #8]
 8010b64:	67da      	str	r2, [r3, #124]	; 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8010b66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b68:	687a      	ldr	r2, [r7, #4]
 8010b6a:	679a      	str	r2, [r3, #120]	; 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8010b6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b6e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8010b72:	1c5a      	adds	r2, r3, #1
 8010b74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b76:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b7e:	643b      	str	r3, [r7, #64]	; 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b84:	1c5a      	adds	r2, r3, #1
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	629a      	str	r2, [r3, #40]	; 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8010b8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d11f      	bne.n	8010bd0 <_tx_byte_allocate+0x24c>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010b94:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8010b96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b98:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010b9a:	671a      	str	r2, [r3, #112]	; 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8010b9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010ba0:	675a      	str	r2, [r3, #116]	; 0x74
 8010ba2:	e027      	b.n	8010bf4 <_tx_byte_allocate+0x270>
 8010ba4:	20003014 	.word	0x20003014
 8010ba8:	20003630 	.word	0x20003630
 8010bac:	20003634 	.word	0x20003634
 8010bb0:	20000010 	.word	0x20000010
 8010bb4:	e0001004 	.word	0xe0001004
 8010bb8:	2000362c 	.word	0x2000362c
 8010bbc:	20003628 	.word	0x20003628
 8010bc0:	2000361c 	.word	0x2000361c
 8010bc4:	20003638 	.word	0x20003638
 8010bc8:	200030ac 	.word	0x200030ac
 8010bcc:	08010c65 	.word	0x08010c65
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8010bd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010bd8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010bda:	671a      	str	r2, [r3, #112]	; 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8010bdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010bde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010be0:	63bb      	str	r3, [r7, #56]	; 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8010be2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010be4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010be6:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8010be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010bec:	671a      	str	r2, [r3, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8010bee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010bf0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010bf2:	675a      	str	r2, [r3, #116]	; 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 8010bf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010bf6:	2209      	movs	r2, #9
 8010bf8:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8010bfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010bfc:	2201      	movs	r2, #1
 8010bfe:	639a      	str	r2, [r3, #56]	; 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8010c00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c02:	683a      	ldr	r2, [r7, #0]
 8010c04:	64da      	str	r2, [r3, #76]	; 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8010c06:	4b16      	ldr	r3, [pc, #88]	; (8010c60 <_tx_byte_allocate+0x2dc>)
 8010c08:	681b      	ldr	r3, [r3, #0]
 8010c0a:	3301      	adds	r3, #1
 8010c0c:	4a14      	ldr	r2, [pc, #80]	; (8010c60 <_tx_byte_allocate+0x2dc>)
 8010c0e:	6013      	str	r3, [r2, #0]
 8010c10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010c12:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010c14:	697b      	ldr	r3, [r7, #20]
 8010c16:	f383 8810 	msr	PRIMASK, r3
}
 8010c1a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8010c1c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8010c1e:	f002 fa29 	bl	8013074 <_tx_thread_system_suspend>
#ifdef TX_ENABLE_EVENT_TRACE

                /* Check that the event time stamp is unchanged.  A different
                   timestamp means that a later event wrote over the byte
                   allocate event.  In that case, do nothing here.  */
                if (entry_ptr != TX_NULL)
 8010c22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d009      	beq.n	8010c3c <_tx_byte_allocate+0x2b8>
                {

                    /* Is the timestamp the same?  */
                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8010c28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c2a:	68db      	ldr	r3, [r3, #12]
 8010c2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010c2e:	429a      	cmp	r2, r3
 8010c30:	d104      	bne.n	8010c3c <_tx_byte_allocate+0x2b8>

                        /* Timestamp is the same, update the entry with the address.  */
#ifdef TX_MISRA_ENABLE
                        entry_ptr -> tx_trace_buffer_entry_info_2 =  TX_POINTER_TO_ULONG_CONVERT(*memory_ptr);
#else
                       entry_ptr -> tx_trace_buffer_entry_information_field_2 =  TX_POINTER_TO_ULONG_CONVERT(*memory_ptr);
 8010c32:	68bb      	ldr	r3, [r7, #8]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	461a      	mov	r2, r3
 8010c38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c3a:	615a      	str	r2, [r3, #20]
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8010c3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010c42:	66bb      	str	r3, [r7, #104]	; 0x68
 8010c44:	e007      	b.n	8010c56 <_tx_byte_allocate+0x2d2>
 8010c46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010c48:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010c4a:	693b      	ldr	r3, [r7, #16]
 8010c4c:	f383 8810 	msr	PRIMASK, r3
}
 8010c50:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8010c52:	2310      	movs	r3, #16
 8010c54:	66bb      	str	r3, [r7, #104]	; 0x68
        }
    }

    /* Return completion status.  */
    return(status);
 8010c56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 8010c58:	4618      	mov	r0, r3
 8010c5a:	3770      	adds	r7, #112	; 0x70
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	bd80      	pop	{r7, pc}
 8010c60:	200030ac 	.word	0x200030ac

08010c64 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8010c64:	b580      	push	{r7, lr}
 8010c66:	b08e      	sub	sp, #56	; 0x38
 8010c68:	af00      	add	r7, sp, #0
 8010c6a:	6078      	str	r0, [r7, #4]
 8010c6c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010c6e:	f3ef 8310 	mrs	r3, PRIMASK
 8010c72:	623b      	str	r3, [r7, #32]
    return(posture);
 8010c74:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8010c76:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010c78:	b672      	cpsid	i
    return(int_posture);
 8010c7a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8010c7c:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010c82:	4a33      	ldr	r2, [pc, #204]	; (8010d50 <_tx_byte_pool_cleanup+0xec>)
 8010c84:	4293      	cmp	r3, r2
 8010c86:	d158      	bne.n	8010d3a <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8010c8e:	683a      	ldr	r2, [r7, #0]
 8010c90:	429a      	cmp	r2, r3
 8010c92:	d152      	bne.n	8010d3a <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010c98:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 8010c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d04c      	beq.n	8010d3a <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8010ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	4a2b      	ldr	r2, [pc, #172]	; (8010d54 <_tx_byte_pool_cleanup+0xf0>)
 8010ca6:	4293      	cmp	r3, r2
 8010ca8:	d147      	bne.n	8010d3a <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8010caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d043      	beq.n	8010d3a <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	2200      	movs	r2, #0
 8010cb6:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 8010cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010cbc:	1e5a      	subs	r2, r3, #1
 8010cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cc0:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8010cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010cc6:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8010cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d103      	bne.n	8010cd6 <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8010cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	625a      	str	r2, [r3, #36]	; 0x24
 8010cd4:	e013      	b.n	8010cfe <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010cda:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010ce0:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8010ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ce6:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8010ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010cec:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8010cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cf2:	687a      	ldr	r2, [r7, #4]
 8010cf4:	429a      	cmp	r2, r3
 8010cf6:	d102      	bne.n	8010cfe <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 8010cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010cfc:	625a      	str	r2, [r3, #36]	; 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d02:	2b09      	cmp	r3, #9
 8010d04:	d119      	bne.n	8010d3a <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	2210      	movs	r2, #16
 8010d0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8010d0e:	4b12      	ldr	r3, [pc, #72]	; (8010d58 <_tx_byte_pool_cleanup+0xf4>)
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	3301      	adds	r3, #1
 8010d14:	4a10      	ldr	r2, [pc, #64]	; (8010d58 <_tx_byte_pool_cleanup+0xf4>)
 8010d16:	6013      	str	r3, [r2, #0]
 8010d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d1a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010d1c:	693b      	ldr	r3, [r7, #16]
 8010d1e:	f383 8810 	msr	PRIMASK, r3
}
 8010d22:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8010d24:	6878      	ldr	r0, [r7, #4]
 8010d26:	f001 ffeb 	bl	8012d00 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010d2a:	f3ef 8310 	mrs	r3, PRIMASK
 8010d2e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8010d30:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8010d32:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010d34:	b672      	cpsid	i
    return(int_posture);
 8010d36:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8010d38:	637b      	str	r3, [r7, #52]	; 0x34
 8010d3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d3c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	f383 8810 	msr	PRIMASK, r3
}
 8010d44:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8010d46:	bf00      	nop
 8010d48:	3738      	adds	r7, #56	; 0x38
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	bd80      	pop	{r7, pc}
 8010d4e:	bf00      	nop
 8010d50:	08010c65 	.word	0x08010c65
 8010d54:	42595445 	.word	0x42595445
 8010d58:	200030ac 	.word	0x200030ac

08010d5c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b096      	sub	sp, #88	; 0x58
 8010d60:	af02      	add	r7, sp, #8
 8010d62:	60f8      	str	r0, [r7, #12]
 8010d64:	60b9      	str	r1, [r7, #8]
 8010d66:	607a      	str	r2, [r7, #4]
 8010d68:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8010d6a:	2234      	movs	r2, #52	; 0x34
 8010d6c:	2100      	movs	r1, #0
 8010d6e:	68f8      	ldr	r0, [r7, #12]
 8010d70:	f003 fb72 	bl	8014458 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	f023 0303 	bic.w	r3, r3, #3
 8010d7a:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	68ba      	ldr	r2, [r7, #8]
 8010d80:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	687a      	ldr	r2, [r7, #4]
 8010d86:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	683a      	ldr	r2, [r7, #0]
 8010d8c:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	687a      	ldr	r2, [r7, #4]
 8010d92:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	687a      	ldr	r2, [r7, #4]
 8010d98:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8010d9a:	683b      	ldr	r3, [r7, #0]
 8010d9c:	f1a3 0208 	sub.w	r2, r3, #8
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	2202      	movs	r2, #2
 8010da8:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	617b      	str	r3, [r7, #20]
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8010dae:	697a      	ldr	r2, [r7, #20]
 8010db0:	683b      	ldr	r3, [r7, #0]
 8010db2:	4413      	add	r3, r2
 8010db4:	617b      	str	r3, [r7, #20]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8010db6:	697b      	ldr	r3, [r7, #20]
 8010db8:	3b04      	subs	r3, #4
 8010dba:	617b      	str	r3, [r7, #20]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	647b      	str	r3, [r7, #68]	; 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8010dc0:	697b      	ldr	r3, [r7, #20]
 8010dc2:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  temp_ptr;
 8010dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010dc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010dc8:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8010dca:	697b      	ldr	r3, [r7, #20]
 8010dcc:	3b04      	subs	r3, #4
 8010dce:	617b      	str	r3, [r7, #20]
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8010dd0:	697b      	ldr	r3, [r7, #20]
 8010dd2:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010dd6:	687a      	ldr	r2, [r7, #4]
 8010dd8:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	647b      	str	r3, [r7, #68]	; 0x44
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8010dde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010de0:	643b      	str	r3, [r7, #64]	; 0x40
    *block_indirect_ptr =  block_ptr;
 8010de2:	697a      	ldr	r2, [r7, #20]
 8010de4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010de6:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	617b      	str	r3, [r7, #20]
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8010dec:	697b      	ldr	r3, [r7, #20]
 8010dee:	3304      	adds	r3, #4
 8010df0:	617b      	str	r3, [r7, #20]
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8010df2:	697b      	ldr	r3, [r7, #20]
 8010df4:	63fb      	str	r3, [r7, #60]	; 0x3c
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8010df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010df8:	4a5d      	ldr	r2, [pc, #372]	; (8010f70 <_tx_byte_pool_create+0x214>)
 8010dfa:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	2200      	movs	r2, #0
 8010e00:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010e02:	f3ef 8310 	mrs	r3, PRIMASK
 8010e06:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8010e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8010e0a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010e0c:	b672      	cpsid	i
    return(int_posture);
 8010e0e:	6a3b      	ldr	r3, [r7, #32]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8010e10:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	4a57      	ldr	r2, [pc, #348]	; (8010f74 <_tx_byte_pool_create+0x218>)
 8010e16:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8010e18:	4b57      	ldr	r3, [pc, #348]	; (8010f78 <_tx_byte_pool_create+0x21c>)
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d109      	bne.n	8010e34 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8010e20:	4a56      	ldr	r2, [pc, #344]	; (8010f7c <_tx_byte_pool_create+0x220>)
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	68fa      	ldr	r2, [r7, #12]
 8010e2a:	62da      	str	r2, [r3, #44]	; 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	68fa      	ldr	r2, [r7, #12]
 8010e30:	631a      	str	r2, [r3, #48]	; 0x30
 8010e32:	e011      	b.n	8010e58 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8010e34:	4b51      	ldr	r3, [pc, #324]	; (8010f7c <_tx_byte_pool_create+0x220>)
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	637b      	str	r3, [r7, #52]	; 0x34
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8010e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e3e:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8010e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e42:	68fa      	ldr	r2, [r7, #12]
 8010e44:	631a      	str	r2, [r3, #48]	; 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8010e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e48:	68fa      	ldr	r2, [r7, #12]
 8010e4a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010e50:	631a      	str	r2, [r3, #48]	; 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8010e52:	68fb      	ldr	r3, [r7, #12]
 8010e54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010e56:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8010e58:	4b47      	ldr	r3, [pc, #284]	; (8010f78 <_tx_byte_pool_create+0x21c>)
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	3301      	adds	r3, #1
 8010e5e:	4a46      	ldr	r2, [pc, #280]	; (8010f78 <_tx_byte_pool_create+0x21c>)
 8010e60:	6013      	str	r3, [r2, #0]

    /* Optional byte pool create extended processing.  */
    TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_BYTE_POOL, pool_ptr, name_ptr, pool_size, 0)
 8010e62:	2300      	movs	r3, #0
 8010e64:	9300      	str	r3, [sp, #0]
 8010e66:	683b      	ldr	r3, [r7, #0]
 8010e68:	68ba      	ldr	r2, [r7, #8]
 8010e6a:	68f9      	ldr	r1, [r7, #12]
 8010e6c:	2008      	movs	r0, #8
 8010e6e:	f002 fe69 	bl	8013b44 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_CREATE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(pool_start), pool_size, TX_POINTER_TO_ULONG_CONVERT(&block_ptr), TX_TRACE_BYTE_POOL_EVENTS)
 8010e72:	4b43      	ldr	r3, [pc, #268]	; (8010f80 <_tx_byte_pool_create+0x224>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d06c      	beq.n	8010f58 <_tx_byte_pool_create+0x1fc>
 8010e7e:	4b41      	ldr	r3, [pc, #260]	; (8010f84 <_tx_byte_pool_create+0x228>)
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	f003 0304 	and.w	r3, r3, #4
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d066      	beq.n	8010f58 <_tx_byte_pool_create+0x1fc>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8010e8a:	f3ef 8305 	mrs	r3, IPSR
 8010e8e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8010e90:	69fa      	ldr	r2, [r7, #28]
 8010e92:	4b3d      	ldr	r3, [pc, #244]	; (8010f88 <_tx_byte_pool_create+0x22c>)
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	4313      	orrs	r3, r2
 8010e98:	62bb      	str	r3, [r7, #40]	; 0x28
 8010e9a:	4b3c      	ldr	r3, [pc, #240]	; (8010f8c <_tx_byte_pool_create+0x230>)
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8010ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d10b      	bne.n	8010ebe <_tx_byte_pool_create+0x162>
 8010ea6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010eaa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010eac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010eb0:	041a      	lsls	r2, r3, #16
 8010eb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010eb4:	4313      	orrs	r3, r2
 8010eb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010eba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010ebc:	e00e      	b.n	8010edc <_tx_byte_pool_create+0x180>
 8010ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ec0:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8010ec4:	d205      	bcs.n	8010ed2 <_tx_byte_pool_create+0x176>
 8010ec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010ec8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010eca:	f04f 33ff 	mov.w	r3, #4294967295
 8010ece:	64bb      	str	r3, [r7, #72]	; 0x48
 8010ed0:	e004      	b.n	8010edc <_tx_byte_pool_create+0x180>
 8010ed2:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8010ed6:	64bb      	str	r3, [r7, #72]	; 0x48
 8010ed8:	2300      	movs	r3, #0
 8010eda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010edc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ee0:	601a      	str	r2, [r3, #0]
 8010ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ee4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010ee6:	605a      	str	r2, [r3, #4]
 8010ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010eea:	2215      	movs	r2, #21
 8010eec:	609a      	str	r2, [r3, #8]
 8010eee:	4b28      	ldr	r3, [pc, #160]	; (8010f90 <_tx_byte_pool_create+0x234>)
 8010ef0:	681a      	ldr	r2, [r3, #0]
 8010ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ef4:	60da      	str	r2, [r3, #12]
 8010ef6:	68fa      	ldr	r2, [r7, #12]
 8010ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010efa:	611a      	str	r2, [r3, #16]
 8010efc:	687a      	ldr	r2, [r7, #4]
 8010efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f00:	615a      	str	r2, [r3, #20]
 8010f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f04:	683a      	ldr	r2, [r7, #0]
 8010f06:	619a      	str	r2, [r3, #24]
 8010f08:	f107 0214 	add.w	r2, r7, #20
 8010f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f0e:	61da      	str	r2, [r3, #28]
 8010f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f12:	3320      	adds	r3, #32
 8010f14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010f16:	4b1f      	ldr	r3, [pc, #124]	; (8010f94 <_tx_byte_pool_create+0x238>)
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010f1c:	429a      	cmp	r2, r3
 8010f1e:	d314      	bcc.n	8010f4a <_tx_byte_pool_create+0x1ee>
 8010f20:	4b1d      	ldr	r3, [pc, #116]	; (8010f98 <_tx_byte_pool_create+0x23c>)
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010f26:	4a16      	ldr	r2, [pc, #88]	; (8010f80 <_tx_byte_pool_create+0x224>)
 8010f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f2a:	6013      	str	r3, [r2, #0]
 8010f2c:	4b1b      	ldr	r3, [pc, #108]	; (8010f9c <_tx_byte_pool_create+0x240>)
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010f32:	621a      	str	r2, [r3, #32]
 8010f34:	4b1a      	ldr	r3, [pc, #104]	; (8010fa0 <_tx_byte_pool_create+0x244>)
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d00d      	beq.n	8010f58 <_tx_byte_pool_create+0x1fc>
 8010f3c:	4b18      	ldr	r3, [pc, #96]	; (8010fa0 <_tx_byte_pool_create+0x244>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	4a16      	ldr	r2, [pc, #88]	; (8010f9c <_tx_byte_pool_create+0x240>)
 8010f42:	6812      	ldr	r2, [r2, #0]
 8010f44:	4610      	mov	r0, r2
 8010f46:	4798      	blx	r3
 8010f48:	e006      	b.n	8010f58 <_tx_byte_pool_create+0x1fc>
 8010f4a:	4a0d      	ldr	r2, [pc, #52]	; (8010f80 <_tx_byte_pool_create+0x224>)
 8010f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f4e:	6013      	str	r3, [r2, #0]
 8010f50:	4b12      	ldr	r3, [pc, #72]	; (8010f9c <_tx_byte_pool_create+0x240>)
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010f56:	621a      	str	r2, [r3, #32]
 8010f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f5a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010f5c:	69bb      	ldr	r3, [r7, #24]
 8010f5e:	f383 8810 	msr	PRIMASK, r3
}
 8010f62:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8010f64:	2300      	movs	r3, #0
}
 8010f66:	4618      	mov	r0, r3
 8010f68:	3750      	adds	r7, #80	; 0x50
 8010f6a:	46bd      	mov	sp, r7
 8010f6c:	bd80      	pop	{r7, pc}
 8010f6e:	bf00      	nop
 8010f70:	ffffeeee 	.word	0xffffeeee
 8010f74:	42595445 	.word	0x42595445
 8010f78:	20003008 	.word	0x20003008
 8010f7c:	20003004 	.word	0x20003004
 8010f80:	20003630 	.word	0x20003630
 8010f84:	20003634 	.word	0x20003634
 8010f88:	20000010 	.word	0x20000010
 8010f8c:	20003014 	.word	0x20003014
 8010f90:	e0001004 	.word	0xe0001004
 8010f94:	2000362c 	.word	0x2000362c
 8010f98:	20003628 	.word	0x20003628
 8010f9c:	2000361c 	.word	0x2000361c
 8010fa0:	20003638 	.word	0x20003638

08010fa4 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8010fa4:	b480      	push	{r7}
 8010fa6:	b097      	sub	sp, #92	; 0x5c
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	6078      	str	r0, [r7, #4]
 8010fac:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8010fae:	2300      	movs	r3, #0
 8010fb0:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010fb2:	f3ef 8310 	mrs	r3, PRIMASK
 8010fb6:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8010fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8010fba:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010fbc:	b672      	cpsid	i
    return(int_posture);
 8010fbe:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8010fc0:	657b      	str	r3, [r7, #84]	; 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	689a      	ldr	r2, [r3, #8]
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	68db      	ldr	r3, [r3, #12]
 8010fca:	3b02      	subs	r3, #2
 8010fcc:	00db      	lsls	r3, r3, #3
 8010fce:	4413      	add	r3, r2
 8010fd0:	643b      	str	r3, [r7, #64]	; 0x40
    if (memory_size >= total_theoretical_available)
 8010fd2:	683a      	ldr	r2, [r7, #0]
 8010fd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010fd6:	429a      	cmp	r2, r3
 8010fd8:	d308      	bcc.n	8010fec <_tx_byte_pool_search+0x48>
 8010fda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010fdc:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010fde:	69fb      	ldr	r3, [r7, #28]
 8010fe0:	f383 8810 	msr	PRIMASK, r3
}
 8010fe4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	653b      	str	r3, [r7, #80]	; 0x50
 8010fea:	e0dd      	b.n	80111a8 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8010fec:	4b72      	ldr	r3, [pc, #456]	; (80111b8 <_tx_byte_pool_search+0x214>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010ff6:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	695b      	ldr	r3, [r3, #20]
 8010ffc:	653b      	str	r3, [r7, #80]	; 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	68db      	ldr	r3, [r3, #12]
 8011002:	3301      	adds	r3, #1
 8011004:	64bb      	str	r3, [r7, #72]	; 0x48
        available_bytes =  ((ULONG) 0);
 8011006:	2300      	movs	r3, #0
 8011008:	64fb      	str	r3, [r7, #76]	; 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801100a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801100c:	3304      	adds	r3, #4
 801100e:	63bb      	str	r3, [r7, #56]	; 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8011010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011012:	637b      	str	r3, [r7, #52]	; 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8011014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	4a68      	ldr	r2, [pc, #416]	; (80111bc <_tx_byte_pool_search+0x218>)
 801101a:	4293      	cmp	r3, r2
 801101c:	d143      	bne.n	80110a6 <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 801101e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011020:	2b00      	cmp	r3, #0
 8011022:	d104      	bne.n	801102e <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011028:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 801102a:	2301      	movs	r3, #1
 801102c:	647b      	str	r3, [r7, #68]	; 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801102e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011030:	633b      	str	r3, [r7, #48]	; 0x30
                next_ptr =             *this_block_link_ptr;
 8011032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8011038:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801103a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801103c:	1ad3      	subs	r3, r2, r3
 801103e:	64fb      	str	r3, [r7, #76]	; 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8011040:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011042:	3b08      	subs	r3, #8
 8011044:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 8011046:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011048:	683b      	ldr	r3, [r7, #0]
 801104a:	429a      	cmp	r2, r3
 801104c:	d257      	bcs.n	80110fe <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 801104e:	2300      	movs	r3, #0
 8011050:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8011052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011054:	3304      	adds	r3, #4
 8011056:	63bb      	str	r3, [r7, #56]	; 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8011058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801105a:	637b      	str	r3, [r7, #52]	; 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 801105c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	4a56      	ldr	r2, [pc, #344]	; (80111bc <_tx_byte_pool_search+0x218>)
 8011062:	4293      	cmp	r3, r2
 8011064:	d113      	bne.n	801108e <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8011066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011068:	62bb      	str	r3, [r7, #40]	; 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 801106a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801106c:	681a      	ldr	r2, [r3, #0]
 801106e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011070:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	68db      	ldr	r3, [r3, #12]
 8011076:	1e5a      	subs	r2, r3, #1
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	695b      	ldr	r3, [r3, #20]
 8011080:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011082:	429a      	cmp	r2, r3
 8011084:	d114      	bne.n	80110b0 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801108a:	615a      	str	r2, [r3, #20]
 801108c:	e010      	b.n	80110b0 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801108e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011090:	62bb      	str	r3, [r7, #40]	; 0x28
                        current_ptr =  *next_block_link_ptr;
 8011092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	653b      	str	r3, [r7, #80]	; 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8011098:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801109a:	2b00      	cmp	r3, #0
 801109c:	d008      	beq.n	80110b0 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 801109e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110a0:	3b01      	subs	r3, #1
 80110a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80110a4:	e004      	b.n	80110b0 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80110a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80110a8:	633b      	str	r3, [r7, #48]	; 0x30
                current_ptr =  *this_block_link_ptr;
 80110aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	653b      	str	r3, [r7, #80]	; 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 80110b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d002      	beq.n	80110bc <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 80110b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110b8:	3b01      	subs	r3, #1
 80110ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80110bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80110be:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80110c0:	693b      	ldr	r3, [r7, #16]
 80110c2:	f383 8810 	msr	PRIMASK, r3
}
 80110c6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80110c8:	f3ef 8310 	mrs	r3, PRIMASK
 80110cc:	61bb      	str	r3, [r7, #24]
    return(posture);
 80110ce:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80110d0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80110d2:	b672      	cpsid	i
    return(int_posture);
 80110d4:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 80110d6:	657b      	str	r3, [r7, #84]	; 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	6a1b      	ldr	r3, [r3, #32]
 80110dc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80110de:	429a      	cmp	r2, r3
 80110e0:	d009      	beq.n	80110f6 <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	695b      	ldr	r3, [r3, #20]
 80110e6:	653b      	str	r3, [r7, #80]	; 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	68db      	ldr	r3, [r3, #12]
 80110ec:	3301      	adds	r3, #1
 80110ee:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80110f4:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 80110f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d186      	bne.n	801100a <_tx_byte_pool_search+0x66>
 80110fc:	e000      	b.n	8011100 <_tx_byte_pool_search+0x15c>
                    break;
 80110fe:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8011100:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011102:	2b00      	cmp	r3, #0
 8011104:	d048      	beq.n	8011198 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8011106:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	1ad3      	subs	r3, r2, r3
 801110c:	2b13      	cmp	r3, #19
 801110e:	d91e      	bls.n	801114e <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8011110:	683b      	ldr	r3, [r7, #0]
 8011112:	3308      	adds	r3, #8
 8011114:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011116:	4413      	add	r3, r2
 8011118:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801111a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801111c:	62bb      	str	r3, [r7, #40]	; 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801111e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011120:	633b      	str	r3, [r7, #48]	; 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 8011122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011124:	681a      	ldr	r2, [r3, #0]
 8011126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011128:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801112a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801112c:	3304      	adds	r3, #4
 801112e:	63bb      	str	r3, [r7, #56]	; 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8011130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011132:	637b      	str	r3, [r7, #52]	; 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8011134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011136:	4a21      	ldr	r2, [pc, #132]	; (80111bc <_tx_byte_pool_search+0x218>)
 8011138:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	68db      	ldr	r3, [r3, #12]
 801113e:	1c5a      	adds	r2, r3, #1
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8011144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011146:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011148:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 801114a:	683b      	ldr	r3, [r7, #0]
 801114c:	64fb      	str	r3, [r7, #76]	; 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801114e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011150:	3304      	adds	r3, #4
 8011152:	63bb      	str	r3, [r7, #56]	; 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8011154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011156:	633b      	str	r3, [r7, #48]	; 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8011158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801115a:	687a      	ldr	r2, [r7, #4]
 801115c:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	689a      	ldr	r2, [r3, #8]
 8011162:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011164:	1ad3      	subs	r3, r2, r3
 8011166:	f1a3 0208 	sub.w	r2, r3, #8
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	695b      	ldr	r3, [r3, #20]
 8011172:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011174:	429a      	cmp	r2, r3
 8011176:	d105      	bne.n	8011184 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8011178:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801117a:	633b      	str	r3, [r7, #48]	; 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 801117c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801117e:	681a      	ldr	r2, [r3, #0]
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	615a      	str	r2, [r3, #20]
 8011184:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011186:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011188:	68fb      	ldr	r3, [r7, #12]
 801118a:	f383 8810 	msr	PRIMASK, r3
}
 801118e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8011190:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011192:	3308      	adds	r3, #8
 8011194:	653b      	str	r3, [r7, #80]	; 0x50
 8011196:	e007      	b.n	80111a8 <_tx_byte_pool_search+0x204>
 8011198:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801119a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801119c:	68bb      	ldr	r3, [r7, #8]
 801119e:	f383 8810 	msr	PRIMASK, r3
}
 80111a2:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 80111a4:	2300      	movs	r3, #0
 80111a6:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 80111a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 80111aa:	4618      	mov	r0, r3
 80111ac:	375c      	adds	r7, #92	; 0x5c
 80111ae:	46bd      	mov	sp, r7
 80111b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111b4:	4770      	bx	lr
 80111b6:	bf00      	nop
 80111b8:	20003014 	.word	0x20003014
 80111bc:	ffffeeee 	.word	0xffffeeee

080111c0 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	af00      	add	r7, sp, #0

    /* Initialize event tracing, if enabled.  */
    TX_TRACE_INITIALIZE
 80111c4:	f002 fc98 	bl	8013af8 <_tx_trace_initialize>

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 80111c8:	f001 f9fe 	bl	80125c8 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80111cc:	f002 fa80 	bl	80136d0 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 80111d0:	4b12      	ldr	r3, [pc, #72]	; (801121c <_tx_initialize_high_level+0x5c>)
 80111d2:	2200      	movs	r2, #0
 80111d4:	601a      	str	r2, [r3, #0]
 80111d6:	4b12      	ldr	r3, [pc, #72]	; (8011220 <_tx_initialize_high_level+0x60>)
 80111d8:	2200      	movs	r2, #0
 80111da:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 80111dc:	4b11      	ldr	r3, [pc, #68]	; (8011224 <_tx_initialize_high_level+0x64>)
 80111de:	2200      	movs	r2, #0
 80111e0:	601a      	str	r2, [r3, #0]
 80111e2:	4b11      	ldr	r3, [pc, #68]	; (8011228 <_tx_initialize_high_level+0x68>)
 80111e4:	2200      	movs	r2, #0
 80111e6:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80111e8:	4b10      	ldr	r3, [pc, #64]	; (801122c <_tx_initialize_high_level+0x6c>)
 80111ea:	2200      	movs	r2, #0
 80111ec:	601a      	str	r2, [r3, #0]
 80111ee:	4b10      	ldr	r3, [pc, #64]	; (8011230 <_tx_initialize_high_level+0x70>)
 80111f0:	2200      	movs	r2, #0
 80111f2:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80111f4:	4b0f      	ldr	r3, [pc, #60]	; (8011234 <_tx_initialize_high_level+0x74>)
 80111f6:	2200      	movs	r2, #0
 80111f8:	601a      	str	r2, [r3, #0]
 80111fa:	4b0f      	ldr	r3, [pc, #60]	; (8011238 <_tx_initialize_high_level+0x78>)
 80111fc:	2200      	movs	r2, #0
 80111fe:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8011200:	4b0e      	ldr	r3, [pc, #56]	; (801123c <_tx_initialize_high_level+0x7c>)
 8011202:	2200      	movs	r2, #0
 8011204:	601a      	str	r2, [r3, #0]
 8011206:	4b0e      	ldr	r3, [pc, #56]	; (8011240 <_tx_initialize_high_level+0x80>)
 8011208:	2200      	movs	r2, #0
 801120a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 801120c:	4b0d      	ldr	r3, [pc, #52]	; (8011244 <_tx_initialize_high_level+0x84>)
 801120e:	2200      	movs	r2, #0
 8011210:	601a      	str	r2, [r3, #0]
 8011212:	4b0d      	ldr	r3, [pc, #52]	; (8011248 <_tx_initialize_high_level+0x88>)
 8011214:	2200      	movs	r2, #0
 8011216:	601a      	str	r2, [r3, #0]
#endif
}
 8011218:	bf00      	nop
 801121a:	bd80      	pop	{r7, pc}
 801121c:	20002fdc 	.word	0x20002fdc
 8011220:	20002fe0 	.word	0x20002fe0
 8011224:	20002fe4 	.word	0x20002fe4
 8011228:	20002fe8 	.word	0x20002fe8
 801122c:	20002fec 	.word	0x20002fec
 8011230:	20002ff0 	.word	0x20002ff0
 8011234:	20002ffc 	.word	0x20002ffc
 8011238:	20003000 	.word	0x20003000
 801123c:	20003004 	.word	0x20003004
 8011240:	20003008 	.word	0x20003008
 8011244:	20002ff4 	.word	0x20002ff4
 8011248:	20002ff8 	.word	0x20002ff8

0801124c <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 801124c:	b580      	push	{r7, lr}
 801124e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8011250:	4b10      	ldr	r3, [pc, #64]	; (8011294 <_tx_initialize_kernel_enter+0x48>)
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 8011258:	d00c      	beq.n	8011274 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 801125a:	4b0e      	ldr	r3, [pc, #56]	; (8011294 <_tx_initialize_kernel_enter+0x48>)
 801125c:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8011260:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8011262:	f7ef f807 	bl	8000274 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8011266:	f7ff ffab 	bl	80111c0 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 801126a:	4b0b      	ldr	r3, [pc, #44]	; (8011298 <_tx_initialize_kernel_enter+0x4c>)
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	3301      	adds	r3, #1
 8011270:	4a09      	ldr	r2, [pc, #36]	; (8011298 <_tx_initialize_kernel_enter+0x4c>)
 8011272:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8011274:	4b07      	ldr	r3, [pc, #28]	; (8011294 <_tx_initialize_kernel_enter+0x48>)
 8011276:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 801127a:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 801127c:	4b07      	ldr	r3, [pc, #28]	; (801129c <_tx_initialize_kernel_enter+0x50>)
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	4618      	mov	r0, r3
 8011282:	f7ef fec3 	bl	800100c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8011286:	4b03      	ldr	r3, [pc, #12]	; (8011294 <_tx_initialize_kernel_enter+0x48>)
 8011288:	2200      	movs	r2, #0
 801128a:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 801128c:	f7ef f82e 	bl	80002ec <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8011290:	bf00      	nop
 8011292:	bd80      	pop	{r7, pc}
 8011294:	20000010 	.word	0x20000010
 8011298:	200030ac 	.word	0x200030ac
 801129c:	2000300c 	.word	0x2000300c

080112a0 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 80112a0:	b580      	push	{r7, lr}
 80112a2:	b08e      	sub	sp, #56	; 0x38
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
 80112a8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80112aa:	f3ef 8310 	mrs	r3, PRIMASK
 80112ae:	623b      	str	r3, [r7, #32]
    return(posture);
 80112b0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80112b2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80112b4:	b672      	cpsid	i
    return(int_posture);
 80112b6:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 80112b8:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80112be:	4a33      	ldr	r2, [pc, #204]	; (801138c <_tx_mutex_cleanup+0xec>)
 80112c0:	4293      	cmp	r3, r2
 80112c2:	d158      	bne.n	8011376 <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80112ca:	683a      	ldr	r2, [r7, #0]
 80112cc:	429a      	cmp	r2, r3
 80112ce:	d152      	bne.n	8011376 <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80112d4:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 80112d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d04c      	beq.n	8011376 <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 80112dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	4a2b      	ldr	r2, [pc, #172]	; (8011390 <_tx_mutex_cleanup+0xf0>)
 80112e2:	4293      	cmp	r3, r2
 80112e4:	d147      	bne.n	8011376 <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 80112e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112e8:	69db      	ldr	r3, [r3, #28]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d043      	beq.n	8011376 <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	2200      	movs	r2, #0
 80112f2:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 80112f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112f6:	69db      	ldr	r3, [r3, #28]
 80112f8:	1e5a      	subs	r2, r3, #1
 80112fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112fc:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80112fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011300:	69db      	ldr	r3, [r3, #28]
 8011302:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8011304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011306:	2b00      	cmp	r3, #0
 8011308:	d103      	bne.n	8011312 <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 801130a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801130c:	2200      	movs	r2, #0
 801130e:	619a      	str	r2, [r3, #24]
 8011310:	e013      	b.n	801133a <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011316:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801131c:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 801131e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011322:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8011324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011328:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 801132a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801132c:	699b      	ldr	r3, [r3, #24]
 801132e:	687a      	ldr	r2, [r7, #4]
 8011330:	429a      	cmp	r2, r3
 8011332:	d102      	bne.n	801133a <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 8011334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011336:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011338:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801133e:	2b0d      	cmp	r3, #13
 8011340:	d119      	bne.n	8011376 <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	221d      	movs	r2, #29
 8011346:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 801134a:	4b12      	ldr	r3, [pc, #72]	; (8011394 <_tx_mutex_cleanup+0xf4>)
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	3301      	adds	r3, #1
 8011350:	4a10      	ldr	r2, [pc, #64]	; (8011394 <_tx_mutex_cleanup+0xf4>)
 8011352:	6013      	str	r3, [r2, #0]
 8011354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011356:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011358:	693b      	ldr	r3, [r7, #16]
 801135a:	f383 8810 	msr	PRIMASK, r3
}
 801135e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8011360:	6878      	ldr	r0, [r7, #4]
 8011362:	f001 fccd 	bl	8012d00 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011366:	f3ef 8310 	mrs	r3, PRIMASK
 801136a:	61bb      	str	r3, [r7, #24]
    return(posture);
 801136c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 801136e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011370:	b672      	cpsid	i
    return(int_posture);
 8011372:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8011374:	637b      	str	r3, [r7, #52]	; 0x34
 8011376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011378:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	f383 8810 	msr	PRIMASK, r3
}
 8011380:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8011382:	bf00      	nop
 8011384:	3738      	adds	r7, #56	; 0x38
 8011386:	46bd      	mov	sp, r7
 8011388:	bd80      	pop	{r7, pc}
 801138a:	bf00      	nop
 801138c:	080112a1 	.word	0x080112a1
 8011390:	4d555445 	.word	0x4d555445
 8011394:	200030ac 	.word	0x200030ac

08011398 <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b08a      	sub	sp, #40	; 0x28
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80113a0:	f3ef 8310 	mrs	r3, PRIMASK
 80113a4:	61fb      	str	r3, [r7, #28]
    return(posture);
 80113a6:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80113a8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80113aa:	b672      	cpsid	i
    return(int_posture);
 80113ac:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 80113ae:	627b      	str	r3, [r7, #36]	; 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80113b0:	4b1a      	ldr	r3, [pc, #104]	; (801141c <_tx_mutex_thread_release+0x84>)
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	3301      	adds	r3, #1
 80113b6:	4a19      	ldr	r2, [pc, #100]	; (801141c <_tx_mutex_thread_release+0x84>)
 80113b8:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80113c0:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 80113c2:	6a3b      	ldr	r3, [r7, #32]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d017      	beq.n	80113f8 <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 80113c8:	6a3b      	ldr	r3, [r7, #32]
 80113ca:	2201      	movs	r2, #1
 80113cc:	609a      	str	r2, [r3, #8]
 80113ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113d0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	f383 8810 	msr	PRIMASK, r3
}
 80113d8:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 80113da:	6a38      	ldr	r0, [r7, #32]
 80113dc:	f000 fc8e 	bl	8011cfc <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80113e0:	f3ef 8310 	mrs	r3, PRIMASK
 80113e4:	617b      	str	r3, [r7, #20]
    return(posture);
 80113e6:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80113e8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80113ea:	b672      	cpsid	i
    return(int_posture);
 80113ec:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 80113ee:	627b      	str	r3, [r7, #36]	; 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80113f6:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 80113f8:	6a3b      	ldr	r3, [r7, #32]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d1dd      	bne.n	80113ba <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 80113fe:	4b07      	ldr	r3, [pc, #28]	; (801141c <_tx_mutex_thread_release+0x84>)
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	3b01      	subs	r3, #1
 8011404:	4a05      	ldr	r2, [pc, #20]	; (801141c <_tx_mutex_thread_release+0x84>)
 8011406:	6013      	str	r3, [r2, #0]
 8011408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801140a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801140c:	68bb      	ldr	r3, [r7, #8]
 801140e:	f383 8810 	msr	PRIMASK, r3
}
 8011412:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 8011414:	bf00      	nop
 8011416:	3728      	adds	r7, #40	; 0x28
 8011418:	46bd      	mov	sp, r7
 801141a:	bd80      	pop	{r7, pc}
 801141c:	200030ac 	.word	0x200030ac

08011420 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 8011420:	b580      	push	{r7, lr}
 8011422:	b092      	sub	sp, #72	; 0x48
 8011424:	af02      	add	r7, sp, #8
 8011426:	60f8      	str	r0, [r7, #12]
 8011428:	60b9      	str	r1, [r7, #8]
 801142a:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 801142c:	2234      	movs	r2, #52	; 0x34
 801142e:	2100      	movs	r1, #0
 8011430:	68f8      	ldr	r0, [r7, #12]
 8011432:	f003 f811 	bl	8014458 <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	68ba      	ldr	r2, [r7, #8]
 801143a:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	687a      	ldr	r2, [r7, #4]
 8011440:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011442:	f3ef 8310 	mrs	r3, PRIMASK
 8011446:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8011448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 801144a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 801144c:	b672      	cpsid	i
    return(int_posture);
 801144e:	6a3b      	ldr	r3, [r7, #32]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 8011450:	637b      	str	r3, [r7, #52]	; 0x34

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	4a57      	ldr	r2, [pc, #348]	; (80115b4 <_tx_mutex_create+0x194>)
 8011456:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 8011458:	4b57      	ldr	r3, [pc, #348]	; (80115b8 <_tx_mutex_create+0x198>)
 801145a:	4a58      	ldr	r2, [pc, #352]	; (80115bc <_tx_mutex_create+0x19c>)
 801145c:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 801145e:	4b58      	ldr	r3, [pc, #352]	; (80115c0 <_tx_mutex_create+0x1a0>)
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	2b00      	cmp	r3, #0
 8011464:	d109      	bne.n	801147a <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 8011466:	4a57      	ldr	r2, [pc, #348]	; (80115c4 <_tx_mutex_create+0x1a4>)
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	68fa      	ldr	r2, [r7, #12]
 8011470:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	68fa      	ldr	r2, [r7, #12]
 8011476:	625a      	str	r2, [r3, #36]	; 0x24
 8011478:	e011      	b.n	801149e <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 801147a:	4b52      	ldr	r3, [pc, #328]	; (80115c4 <_tx_mutex_create+0x1a4>)
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	617b      	str	r3, [r7, #20]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 8011480:	697b      	ldr	r3, [r7, #20]
 8011482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011484:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 8011486:	697b      	ldr	r3, [r7, #20]
 8011488:	68fa      	ldr	r2, [r7, #12]
 801148a:	625a      	str	r2, [r3, #36]	; 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 801148c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801148e:	68fa      	ldr	r2, [r7, #12]
 8011490:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011496:	625a      	str	r2, [r3, #36]	; 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 8011498:	697a      	ldr	r2, [r7, #20]
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 801149e:	4b48      	ldr	r3, [pc, #288]	; (80115c0 <_tx_mutex_create+0x1a0>)
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	3301      	adds	r3, #1
 80114a4:	4a46      	ldr	r2, [pc, #280]	; (80115c0 <_tx_mutex_create+0x1a0>)
 80114a6:	6013      	str	r3, [r2, #0]

    /* Optional mutex create extended processing.  */
    TX_MUTEX_CREATE_EXTENSION(mutex_ptr)

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_MUTEX, mutex_ptr, name_ptr, inherit, 0)
 80114a8:	2300      	movs	r3, #0
 80114aa:	9300      	str	r3, [sp, #0]
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	68ba      	ldr	r2, [r7, #8]
 80114b0:	68f9      	ldr	r1, [r7, #12]
 80114b2:	2005      	movs	r0, #5
 80114b4:	f002 fb46 	bl	8013b44 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_CREATE, mutex_ptr, inherit, TX_POINTER_TO_ULONG_CONVERT(&next_mutex), 0, TX_TRACE_MUTEX_EVENTS)
 80114b8:	4b43      	ldr	r3, [pc, #268]	; (80115c8 <_tx_mutex_create+0x1a8>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80114be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d06c      	beq.n	801159e <_tx_mutex_create+0x17e>
 80114c4:	4b41      	ldr	r3, [pc, #260]	; (80115cc <_tx_mutex_create+0x1ac>)
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	f003 0320 	and.w	r3, r3, #32
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d066      	beq.n	801159e <_tx_mutex_create+0x17e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80114d0:	f3ef 8305 	mrs	r3, IPSR
 80114d4:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 80114d6:	69fa      	ldr	r2, [r7, #28]
 80114d8:	4b3d      	ldr	r3, [pc, #244]	; (80115d0 <_tx_mutex_create+0x1b0>)
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	4313      	orrs	r3, r2
 80114de:	62bb      	str	r3, [r7, #40]	; 0x28
 80114e0:	4b3c      	ldr	r3, [pc, #240]	; (80115d4 <_tx_mutex_create+0x1b4>)
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80114e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d10b      	bne.n	8011504 <_tx_mutex_create+0xe4>
 80114ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80114f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80114f6:	041a      	lsls	r2, r3, #16
 80114f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114fa:	4313      	orrs	r3, r2
 80114fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011500:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011502:	e00e      	b.n	8011522 <_tx_mutex_create+0x102>
 8011504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011506:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 801150a:	d205      	bcs.n	8011518 <_tx_mutex_create+0xf8>
 801150c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801150e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011510:	f04f 33ff 	mov.w	r3, #4294967295
 8011514:	63bb      	str	r3, [r7, #56]	; 0x38
 8011516:	e004      	b.n	8011522 <_tx_mutex_create+0x102>
 8011518:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 801151c:	63bb      	str	r3, [r7, #56]	; 0x38
 801151e:	2300      	movs	r3, #0
 8011520:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011522:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011526:	601a      	str	r2, [r3, #0]
 8011528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801152a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801152c:	605a      	str	r2, [r3, #4]
 801152e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011530:	2232      	movs	r2, #50	; 0x32
 8011532:	609a      	str	r2, [r3, #8]
 8011534:	4b28      	ldr	r3, [pc, #160]	; (80115d8 <_tx_mutex_create+0x1b8>)
 8011536:	681a      	ldr	r2, [r3, #0]
 8011538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801153a:	60da      	str	r2, [r3, #12]
 801153c:	68fa      	ldr	r2, [r7, #12]
 801153e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011540:	611a      	str	r2, [r3, #16]
 8011542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011544:	687a      	ldr	r2, [r7, #4]
 8011546:	615a      	str	r2, [r3, #20]
 8011548:	f107 0214 	add.w	r2, r7, #20
 801154c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801154e:	619a      	str	r2, [r3, #24]
 8011550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011552:	2200      	movs	r2, #0
 8011554:	61da      	str	r2, [r3, #28]
 8011556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011558:	3320      	adds	r3, #32
 801155a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801155c:	4b1f      	ldr	r3, [pc, #124]	; (80115dc <_tx_mutex_create+0x1bc>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011562:	429a      	cmp	r2, r3
 8011564:	d314      	bcc.n	8011590 <_tx_mutex_create+0x170>
 8011566:	4b1e      	ldr	r3, [pc, #120]	; (80115e0 <_tx_mutex_create+0x1c0>)
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801156c:	4a16      	ldr	r2, [pc, #88]	; (80115c8 <_tx_mutex_create+0x1a8>)
 801156e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011570:	6013      	str	r3, [r2, #0]
 8011572:	4b1c      	ldr	r3, [pc, #112]	; (80115e4 <_tx_mutex_create+0x1c4>)
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011578:	621a      	str	r2, [r3, #32]
 801157a:	4b1b      	ldr	r3, [pc, #108]	; (80115e8 <_tx_mutex_create+0x1c8>)
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	2b00      	cmp	r3, #0
 8011580:	d00d      	beq.n	801159e <_tx_mutex_create+0x17e>
 8011582:	4b19      	ldr	r3, [pc, #100]	; (80115e8 <_tx_mutex_create+0x1c8>)
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	4a17      	ldr	r2, [pc, #92]	; (80115e4 <_tx_mutex_create+0x1c4>)
 8011588:	6812      	ldr	r2, [r2, #0]
 801158a:	4610      	mov	r0, r2
 801158c:	4798      	blx	r3
 801158e:	e006      	b.n	801159e <_tx_mutex_create+0x17e>
 8011590:	4a0d      	ldr	r2, [pc, #52]	; (80115c8 <_tx_mutex_create+0x1a8>)
 8011592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011594:	6013      	str	r3, [r2, #0]
 8011596:	4b13      	ldr	r3, [pc, #76]	; (80115e4 <_tx_mutex_create+0x1c4>)
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801159c:	621a      	str	r2, [r3, #32]
 801159e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115a0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80115a2:	69bb      	ldr	r3, [r7, #24]
 80115a4:	f383 8810 	msr	PRIMASK, r3
}
 80115a8:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80115aa:	2300      	movs	r3, #0
}
 80115ac:	4618      	mov	r0, r3
 80115ae:	3740      	adds	r7, #64	; 0x40
 80115b0:	46bd      	mov	sp, r7
 80115b2:	bd80      	pop	{r7, pc}
 80115b4:	4d555445 	.word	0x4d555445
 80115b8:	200030b0 	.word	0x200030b0
 80115bc:	08011399 	.word	0x08011399
 80115c0:	20002ff8 	.word	0x20002ff8
 80115c4:	20002ff4 	.word	0x20002ff4
 80115c8:	20003630 	.word	0x20003630
 80115cc:	20003634 	.word	0x20003634
 80115d0:	20000010 	.word	0x20000010
 80115d4:	20003014 	.word	0x20003014
 80115d8:	e0001004 	.word	0xe0001004
 80115dc:	2000362c 	.word	0x2000362c
 80115e0:	20003628 	.word	0x20003628
 80115e4:	2000361c 	.word	0x2000361c
 80115e8:	20003638 	.word	0x20003638

080115ec <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 80115ec:	b580      	push	{r7, lr}
 80115ee:	b096      	sub	sp, #88	; 0x58
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	6078      	str	r0, [r7, #4]
 80115f4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80115f6:	f3ef 8310 	mrs	r3, PRIMASK
 80115fa:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 80115fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 80115fe:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011600:	b672      	cpsid	i
    return(int_posture);
 8011602:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 8011604:	64bb      	str	r3, [r7, #72]	; 0x48
    /* Increment the number of attempts to get this mutex.  */
    mutex_ptr -> tx_mutex_performance_get_count++;
#endif

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_GET, mutex_ptr, wait_option, TX_POINTER_TO_ULONG_CONVERT(mutex_ptr -> tx_mutex_owner), mutex_ptr -> tx_mutex_ownership_count, TX_TRACE_MUTEX_EVENTS)
 8011606:	4b81      	ldr	r3, [pc, #516]	; (801180c <_tx_mutex_get+0x220>)
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	647b      	str	r3, [r7, #68]	; 0x44
 801160c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801160e:	2b00      	cmp	r3, #0
 8011610:	d06e      	beq.n	80116f0 <_tx_mutex_get+0x104>
 8011612:	4b7f      	ldr	r3, [pc, #508]	; (8011810 <_tx_mutex_get+0x224>)
 8011614:	681b      	ldr	r3, [r3, #0]
 8011616:	f003 0320 	and.w	r3, r3, #32
 801161a:	2b00      	cmp	r3, #0
 801161c:	d068      	beq.n	80116f0 <_tx_mutex_get+0x104>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801161e:	f3ef 8305 	mrs	r3, IPSR
 8011622:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8011624:	69fa      	ldr	r2, [r7, #28]
 8011626:	4b7b      	ldr	r3, [pc, #492]	; (8011814 <_tx_mutex_get+0x228>)
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	4313      	orrs	r3, r2
 801162c:	643b      	str	r3, [r7, #64]	; 0x40
 801162e:	4b7a      	ldr	r3, [pc, #488]	; (8011818 <_tx_mutex_get+0x22c>)
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011636:	2b00      	cmp	r3, #0
 8011638:	d10b      	bne.n	8011652 <_tx_mutex_get+0x66>
 801163a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801163c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801163e:	653b      	str	r3, [r7, #80]	; 0x50
 8011640:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011644:	041a      	lsls	r2, r3, #16
 8011646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011648:	4313      	orrs	r3, r2
 801164a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801164e:	653b      	str	r3, [r7, #80]	; 0x50
 8011650:	e00e      	b.n	8011670 <_tx_mutex_get+0x84>
 8011652:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011654:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8011658:	d205      	bcs.n	8011666 <_tx_mutex_get+0x7a>
 801165a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801165c:	653b      	str	r3, [r7, #80]	; 0x50
 801165e:	f04f 33ff 	mov.w	r3, #4294967295
 8011662:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011664:	e004      	b.n	8011670 <_tx_mutex_get+0x84>
 8011666:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 801166a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801166c:	2300      	movs	r3, #0
 801166e:	653b      	str	r3, [r7, #80]	; 0x50
 8011670:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011672:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011674:	601a      	str	r2, [r3, #0]
 8011676:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011678:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801167a:	605a      	str	r2, [r3, #4]
 801167c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801167e:	2234      	movs	r2, #52	; 0x34
 8011680:	609a      	str	r2, [r3, #8]
 8011682:	4b66      	ldr	r3, [pc, #408]	; (801181c <_tx_mutex_get+0x230>)
 8011684:	681a      	ldr	r2, [r3, #0]
 8011686:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011688:	60da      	str	r2, [r3, #12]
 801168a:	687a      	ldr	r2, [r7, #4]
 801168c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801168e:	611a      	str	r2, [r3, #16]
 8011690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011692:	683a      	ldr	r2, [r7, #0]
 8011694:	615a      	str	r2, [r3, #20]
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	68db      	ldr	r3, [r3, #12]
 801169a:	461a      	mov	r2, r3
 801169c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801169e:	619a      	str	r2, [r3, #24]
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	689a      	ldr	r2, [r3, #8]
 80116a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116a6:	61da      	str	r2, [r3, #28]
 80116a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116aa:	3320      	adds	r3, #32
 80116ac:	647b      	str	r3, [r7, #68]	; 0x44
 80116ae:	4b5c      	ldr	r3, [pc, #368]	; (8011820 <_tx_mutex_get+0x234>)
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80116b4:	429a      	cmp	r2, r3
 80116b6:	d314      	bcc.n	80116e2 <_tx_mutex_get+0xf6>
 80116b8:	4b5a      	ldr	r3, [pc, #360]	; (8011824 <_tx_mutex_get+0x238>)
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	647b      	str	r3, [r7, #68]	; 0x44
 80116be:	4a53      	ldr	r2, [pc, #332]	; (801180c <_tx_mutex_get+0x220>)
 80116c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116c2:	6013      	str	r3, [r2, #0]
 80116c4:	4b58      	ldr	r3, [pc, #352]	; (8011828 <_tx_mutex_get+0x23c>)
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80116ca:	621a      	str	r2, [r3, #32]
 80116cc:	4b57      	ldr	r3, [pc, #348]	; (801182c <_tx_mutex_get+0x240>)
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d00d      	beq.n	80116f0 <_tx_mutex_get+0x104>
 80116d4:	4b55      	ldr	r3, [pc, #340]	; (801182c <_tx_mutex_get+0x240>)
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	4a53      	ldr	r2, [pc, #332]	; (8011828 <_tx_mutex_get+0x23c>)
 80116da:	6812      	ldr	r2, [r2, #0]
 80116dc:	4610      	mov	r0, r2
 80116de:	4798      	blx	r3
 80116e0:	e006      	b.n	80116f0 <_tx_mutex_get+0x104>
 80116e2:	4a4a      	ldr	r2, [pc, #296]	; (801180c <_tx_mutex_get+0x220>)
 80116e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116e6:	6013      	str	r3, [r2, #0]
 80116e8:	4b4f      	ldr	r3, [pc, #316]	; (8011828 <_tx_mutex_get+0x23c>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80116ee:	621a      	str	r2, [r3, #32]

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80116f0:	4b49      	ldr	r3, [pc, #292]	; (8011818 <_tx_mutex_get+0x22c>)
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	689b      	ldr	r3, [r3, #8]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d144      	bne.n	8011788 <_tx_mutex_get+0x19c>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	2201      	movs	r2, #1
 8011702:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011708:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 801170a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801170c:	2b00      	cmp	r3, #0
 801170e:	d032      	beq.n	8011776 <_tx_mutex_get+0x18a>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	691b      	ldr	r3, [r3, #16]
 8011714:	2b01      	cmp	r3, #1
 8011716:	d106      	bne.n	8011726 <_tx_mutex_get+0x13a>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8011718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801171a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	2220      	movs	r2, #32
 8011724:	629a      	str	r2, [r3, #40]	; 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8011726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011728:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 801172c:	62fb      	str	r3, [r7, #44]	; 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 801172e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011730:	2b00      	cmp	r3, #0
 8011732:	d00f      	beq.n	8011754 <_tx_mutex_get+0x168>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 8011734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011738:	62bb      	str	r3, [r7, #40]	; 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 801173a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801173c:	687a      	ldr	r2, [r7, #4]
 801173e:	631a      	str	r2, [r3, #48]	; 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8011740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011742:	687a      	ldr	r2, [r7, #4]
 8011744:	62da      	str	r2, [r3, #44]	; 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801174a:	631a      	str	r2, [r3, #48]	; 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011750:	62da      	str	r2, [r3, #44]	; 0x2c
 8011752:	e009      	b.n	8011768 <_tx_mutex_get+0x17c>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8011754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011756:	687a      	ldr	r2, [r7, #4]
 8011758:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	687a      	ldr	r2, [r7, #4]
 8011760:	62da      	str	r2, [r3, #44]	; 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	687a      	ldr	r2, [r7, #4]
 8011766:	631a      	str	r2, [r3, #48]	; 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8011768:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801176a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801176e:	1c5a      	adds	r2, r3, #1
 8011770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011772:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8011776:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011778:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801177a:	69bb      	ldr	r3, [r7, #24]
 801177c:	f383 8810 	msr	PRIMASK, r3
}
 8011780:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8011782:	2300      	movs	r3, #0
 8011784:	657b      	str	r3, [r7, #84]	; 0x54
 8011786:	e0b8      	b.n	80118fa <_tx_mutex_get+0x30e>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	68db      	ldr	r3, [r3, #12]
 801178c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801178e:	429a      	cmp	r2, r3
 8011790:	d10d      	bne.n	80117ae <_tx_mutex_get+0x1c2>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	689b      	ldr	r3, [r3, #8]
 8011796:	1c5a      	adds	r2, r3, #1
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	609a      	str	r2, [r3, #8]
 801179c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801179e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80117a0:	697b      	ldr	r3, [r7, #20]
 80117a2:	f383 8810 	msr	PRIMASK, r3
}
 80117a6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 80117a8:	2300      	movs	r3, #0
 80117aa:	657b      	str	r3, [r7, #84]	; 0x54
 80117ac:	e0a5      	b.n	80118fa <_tx_mutex_get+0x30e>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80117ae:	683b      	ldr	r3, [r7, #0]
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	f000 809a 	beq.w	80118ea <_tx_mutex_get+0x2fe>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80117b6:	4b1e      	ldr	r3, [pc, #120]	; (8011830 <_tx_mutex_get+0x244>)
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d008      	beq.n	80117d0 <_tx_mutex_get+0x1e4>
 80117be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80117c0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80117c2:	693b      	ldr	r3, [r7, #16]
 80117c4:	f383 8810 	msr	PRIMASK, r3
}
 80117c8:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 80117ca:	231d      	movs	r3, #29
 80117cc:	657b      	str	r3, [r7, #84]	; 0x54
 80117ce:	e094      	b.n	80118fa <_tx_mutex_get+0x30e>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	68db      	ldr	r3, [r3, #12]
 80117d4:	63bb      	str	r3, [r7, #56]	; 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 80117d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80117d8:	4a16      	ldr	r2, [pc, #88]	; (8011834 <_tx_mutex_get+0x248>)
 80117da:	669a      	str	r2, [r3, #104]	; 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 80117dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80117de:	687a      	ldr	r2, [r7, #4]
 80117e0:	66da      	str	r2, [r3, #108]	; 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80117e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80117e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80117e8:	1c5a      	adds	r2, r3, #1
 80117ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80117ec:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	69db      	ldr	r3, [r3, #28]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d11f      	bne.n	8011838 <_tx_mutex_get+0x24c>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80117fc:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80117fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011800:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011802:	671a      	str	r2, [r3, #112]	; 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8011804:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011806:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011808:	675a      	str	r2, [r3, #116]	; 0x74
 801180a:	e027      	b.n	801185c <_tx_mutex_get+0x270>
 801180c:	20003630 	.word	0x20003630
 8011810:	20003634 	.word	0x20003634
 8011814:	20000010 	.word	0x20000010
 8011818:	20003014 	.word	0x20003014
 801181c:	e0001004 	.word	0xe0001004
 8011820:	2000362c 	.word	0x2000362c
 8011824:	20003628 	.word	0x20003628
 8011828:	2000361c 	.word	0x2000361c
 801182c:	20003638 	.word	0x20003638
 8011830:	200030ac 	.word	0x200030ac
 8011834:	080112a1 	.word	0x080112a1
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	699b      	ldr	r3, [r3, #24]
 801183c:	637b      	str	r3, [r7, #52]	; 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 801183e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011840:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011842:	671a      	str	r2, [r3, #112]	; 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8011844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011848:	633b      	str	r3, [r7, #48]	; 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 801184a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801184c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801184e:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011852:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011854:	671a      	str	r2, [r3, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8011856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011858:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801185a:	675a      	str	r2, [r3, #116]	; 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	69db      	ldr	r3, [r3, #28]
 8011860:	1c5a      	adds	r2, r3, #1
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 8011866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011868:	220d      	movs	r2, #13
 801186a:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 801186c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801186e:	2201      	movs	r2, #1
 8011870:	639a      	str	r2, [r3, #56]	; 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011872:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011874:	683a      	ldr	r2, [r7, #0]
 8011876:	64da      	str	r2, [r3, #76]	; 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8011878:	4b22      	ldr	r3, [pc, #136]	; (8011904 <_tx_mutex_get+0x318>)
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	3301      	adds	r3, #1
 801187e:	4a21      	ldr	r2, [pc, #132]	; (8011904 <_tx_mutex_get+0x318>)
 8011880:	6013      	str	r3, [r2, #0]
 8011882:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011884:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011886:	68fb      	ldr	r3, [r7, #12]
 8011888:	f383 8810 	msr	PRIMASK, r3
}
 801188c:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	691b      	ldr	r3, [r3, #16]
 8011892:	2b01      	cmp	r3, #1
 8011894:	d121      	bne.n	80118da <_tx_mutex_get+0x2ee>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801189a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801189c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801189e:	429a      	cmp	r2, r3
 80118a0:	d903      	bls.n	80118aa <_tx_mutex_get+0x2be>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 80118a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	629a      	str	r2, [r3, #40]	; 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 80118aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80118b4:	429a      	cmp	r2, r3
 80118b6:	d204      	bcs.n	80118c2 <_tx_mutex_get+0x2d6>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 80118b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118be:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 80118c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118ca:	429a      	cmp	r2, r3
 80118cc:	d905      	bls.n	80118da <_tx_mutex_get+0x2ee>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 80118ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118d2:	4619      	mov	r1, r3
 80118d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80118d6:	f000 f953 	bl	8011b80 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80118da:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80118dc:	f001 fbca 	bl	8013074 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 80118e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80118e6:	657b      	str	r3, [r7, #84]	; 0x54
 80118e8:	e007      	b.n	80118fa <_tx_mutex_get+0x30e>
 80118ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80118ec:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80118ee:	68bb      	ldr	r3, [r7, #8]
 80118f0:	f383 8810 	msr	PRIMASK, r3
}
 80118f4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 80118f6:	231d      	movs	r3, #29
 80118f8:	657b      	str	r3, [r7, #84]	; 0x54
        }
    }

    /* Return completion status.  */
    return(status);
 80118fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
 80118fc:	4618      	mov	r0, r3
 80118fe:	3758      	adds	r7, #88	; 0x58
 8011900:	46bd      	mov	sp, r7
 8011902:	bd80      	pop	{r7, pc}
 8011904:	200030ac 	.word	0x200030ac

08011908 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8011908:	b580      	push	{r7, lr}
 801190a:	b098      	sub	sp, #96	; 0x60
 801190c:	af00      	add	r7, sp, #0
 801190e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011910:	f3ef 8310 	mrs	r3, PRIMASK
 8011914:	633b      	str	r3, [r7, #48]	; 0x30
    return(posture);
 8011916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    int_posture = __get_interrupt_posture();
 8011918:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 801191a:	b672      	cpsid	i
    return(int_posture);
 801191c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 801191e:	65fb      	str	r3, [r7, #92]	; 0x5c

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_PRIORITIZE, mutex_ptr, mutex_ptr -> tx_mutex_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&suspended_count), 0, TX_TRACE_MUTEX_EVENTS)
 8011920:	4b69      	ldr	r3, [pc, #420]	; (8011ac8 <_tx_mutex_prioritize+0x1c0>)
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	643b      	str	r3, [r7, #64]	; 0x40
 8011926:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011928:	2b00      	cmp	r3, #0
 801192a:	d06d      	beq.n	8011a08 <_tx_mutex_prioritize+0x100>
 801192c:	4b67      	ldr	r3, [pc, #412]	; (8011acc <_tx_mutex_prioritize+0x1c4>)
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	f003 0320 	and.w	r3, r3, #32
 8011934:	2b00      	cmp	r3, #0
 8011936:	d067      	beq.n	8011a08 <_tx_mutex_prioritize+0x100>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8011938:	f3ef 8305 	mrs	r3, IPSR
 801193c:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 801193e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011940:	4b63      	ldr	r3, [pc, #396]	; (8011ad0 <_tx_mutex_prioritize+0x1c8>)
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	4313      	orrs	r3, r2
 8011946:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011948:	4b62      	ldr	r3, [pc, #392]	; (8011ad4 <_tx_mutex_prioritize+0x1cc>)
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	647b      	str	r3, [r7, #68]	; 0x44
 801194e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011950:	2b00      	cmp	r3, #0
 8011952:	d10b      	bne.n	801196c <_tx_mutex_prioritize+0x64>
 8011954:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011958:	64bb      	str	r3, [r7, #72]	; 0x48
 801195a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801195c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801195e:	041a      	lsls	r2, r3, #16
 8011960:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011962:	4313      	orrs	r3, r2
 8011964:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011968:	64bb      	str	r3, [r7, #72]	; 0x48
 801196a:	e00e      	b.n	801198a <_tx_mutex_prioritize+0x82>
 801196c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801196e:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8011972:	d205      	bcs.n	8011980 <_tx_mutex_prioritize+0x78>
 8011974:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011976:	64bb      	str	r3, [r7, #72]	; 0x48
 8011978:	f04f 33ff 	mov.w	r3, #4294967295
 801197c:	647b      	str	r3, [r7, #68]	; 0x44
 801197e:	e004      	b.n	801198a <_tx_mutex_prioritize+0x82>
 8011980:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8011984:	647b      	str	r3, [r7, #68]	; 0x44
 8011986:	2300      	movs	r3, #0
 8011988:	64bb      	str	r3, [r7, #72]	; 0x48
 801198a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801198c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801198e:	601a      	str	r2, [r3, #0]
 8011990:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011992:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011994:	605a      	str	r2, [r3, #4]
 8011996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011998:	2238      	movs	r2, #56	; 0x38
 801199a:	609a      	str	r2, [r3, #8]
 801199c:	4b4e      	ldr	r3, [pc, #312]	; (8011ad8 <_tx_mutex_prioritize+0x1d0>)
 801199e:	681a      	ldr	r2, [r3, #0]
 80119a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119a2:	60da      	str	r2, [r3, #12]
 80119a4:	687a      	ldr	r2, [r7, #4]
 80119a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119a8:	611a      	str	r2, [r3, #16]
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	69da      	ldr	r2, [r3, #28]
 80119ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119b0:	615a      	str	r2, [r3, #20]
 80119b2:	f107 020c 	add.w	r2, r7, #12
 80119b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119b8:	619a      	str	r2, [r3, #24]
 80119ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119bc:	2200      	movs	r2, #0
 80119be:	61da      	str	r2, [r3, #28]
 80119c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119c2:	3320      	adds	r3, #32
 80119c4:	643b      	str	r3, [r7, #64]	; 0x40
 80119c6:	4b45      	ldr	r3, [pc, #276]	; (8011adc <_tx_mutex_prioritize+0x1d4>)
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80119cc:	429a      	cmp	r2, r3
 80119ce:	d314      	bcc.n	80119fa <_tx_mutex_prioritize+0xf2>
 80119d0:	4b43      	ldr	r3, [pc, #268]	; (8011ae0 <_tx_mutex_prioritize+0x1d8>)
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	643b      	str	r3, [r7, #64]	; 0x40
 80119d6:	4a3c      	ldr	r2, [pc, #240]	; (8011ac8 <_tx_mutex_prioritize+0x1c0>)
 80119d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119da:	6013      	str	r3, [r2, #0]
 80119dc:	4b41      	ldr	r3, [pc, #260]	; (8011ae4 <_tx_mutex_prioritize+0x1dc>)
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80119e2:	621a      	str	r2, [r3, #32]
 80119e4:	4b40      	ldr	r3, [pc, #256]	; (8011ae8 <_tx_mutex_prioritize+0x1e0>)
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d00d      	beq.n	8011a08 <_tx_mutex_prioritize+0x100>
 80119ec:	4b3e      	ldr	r3, [pc, #248]	; (8011ae8 <_tx_mutex_prioritize+0x1e0>)
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	4a3c      	ldr	r2, [pc, #240]	; (8011ae4 <_tx_mutex_prioritize+0x1dc>)
 80119f2:	6812      	ldr	r2, [r2, #0]
 80119f4:	4610      	mov	r0, r2
 80119f6:	4798      	blx	r3
 80119f8:	e006      	b.n	8011a08 <_tx_mutex_prioritize+0x100>
 80119fa:	4a33      	ldr	r2, [pc, #204]	; (8011ac8 <_tx_mutex_prioritize+0x1c0>)
 80119fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80119fe:	6013      	str	r3, [r2, #0]
 8011a00:	4b38      	ldr	r3, [pc, #224]	; (8011ae4 <_tx_mutex_prioritize+0x1dc>)
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011a06:	621a      	str	r2, [r3, #32]

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	69db      	ldr	r3, [r3, #28]
 8011a0c:	60fb      	str	r3, [r7, #12]

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	2b01      	cmp	r3, #1
 8011a12:	d805      	bhi.n	8011a20 <_tx_mutex_prioritize+0x118>
 8011a14:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011a16:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a1a:	f383 8810 	msr	PRIMASK, r3
}
 8011a1e:	e0a7      	b.n	8011b70 <_tx_mutex_prioritize+0x268>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	2b02      	cmp	r3, #2
 8011a24:	d114      	bne.n	8011a50 <_tx_mutex_prioritize+0x148>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	699b      	ldr	r3, [r3, #24]
 8011a2a:	653b      	str	r3, [r7, #80]	; 0x50
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8011a2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a30:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8011a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a3a:	429a      	cmp	r2, r3
 8011a3c:	d202      	bcs.n	8011a44 <_tx_mutex_prioritize+0x13c>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011a42:	619a      	str	r2, [r3, #24]
 8011a44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011a46:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011a48:	6a3b      	ldr	r3, [r7, #32]
 8011a4a:	f383 8810 	msr	PRIMASK, r3
}
 8011a4e:	e08f      	b.n	8011b70 <_tx_mutex_prioritize+0x268>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	699b      	ldr	r3, [r3, #24]
 8011a54:	653b      	str	r3, [r7, #80]	; 0x50

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 8011a56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a58:	657b      	str	r3, [r7, #84]	; 0x54

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8011a5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a5e:	65bb      	str	r3, [r7, #88]	; 0x58

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8011a60:	4b22      	ldr	r3, [pc, #136]	; (8011aec <_tx_mutex_prioritize+0x1e4>)
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	3301      	adds	r3, #1
 8011a66:	4a21      	ldr	r2, [pc, #132]	; (8011aec <_tx_mutex_prioritize+0x1e4>)
 8011a68:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8011a6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a76:	429a      	cmp	r2, r3
 8011a78:	d201      	bcs.n	8011a7e <_tx_mutex_prioritize+0x176>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8011a7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011a7c:	657b      	str	r3, [r7, #84]	; 0x54
 8011a7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011a80:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011a82:	697b      	ldr	r3, [r7, #20]
 8011a84:	f383 8810 	msr	PRIMASK, r3
}
 8011a88:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011a8a:	f3ef 8310 	mrs	r3, PRIMASK
 8011a8e:	61fb      	str	r3, [r7, #28]
    return(posture);
 8011a90:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8011a92:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011a94:	b672      	cpsid	i
    return(int_posture);
 8011a96:	69bb      	ldr	r3, [r7, #24]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8011a98:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	699b      	ldr	r3, [r3, #24]
 8011a9e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011aa0:	429a      	cmp	r2, r3
 8011aa2:	d002      	beq.n	8011aaa <_tx_mutex_prioritize+0x1a2>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 8011aa4:	2301      	movs	r3, #1
 8011aa6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011aa8:	e006      	b.n	8011ab8 <_tx_mutex_prioritize+0x1b0>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	69da      	ldr	r2, [r3, #28]
 8011aae:	68fb      	ldr	r3, [r7, #12]
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d001      	beq.n	8011ab8 <_tx_mutex_prioritize+0x1b0>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 8011ab4:	2301      	movs	r3, #1
 8011ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 8011ab8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d118      	bne.n	8011af0 <_tx_mutex_prioritize+0x1e8>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8011abe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011ac2:	65bb      	str	r3, [r7, #88]	; 0x58
 8011ac4:	e021      	b.n	8011b0a <_tx_mutex_prioritize+0x202>
 8011ac6:	bf00      	nop
 8011ac8:	20003630 	.word	0x20003630
 8011acc:	20003634 	.word	0x20003634
 8011ad0:	20000010 	.word	0x20000010
 8011ad4:	20003014 	.word	0x20003014
 8011ad8:	e0001004 	.word	0xe0001004
 8011adc:	2000362c 	.word	0x2000362c
 8011ae0:	20003628 	.word	0x20003628
 8011ae4:	2000361c 	.word	0x2000361c
 8011ae8:	20003638 	.word	0x20003638
 8011aec:	200030ac 	.word	0x200030ac
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	699b      	ldr	r3, [r3, #24]
 8011af4:	653b      	str	r3, [r7, #80]	; 0x50
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	69db      	ldr	r3, [r3, #28]
 8011afa:	60fb      	str	r3, [r7, #12]

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8011afc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011afe:	657b      	str	r3, [r7, #84]	; 0x54

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8011b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011b04:	65bb      	str	r3, [r7, #88]	; 0x58

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 8011b06:	2300      	movs	r3, #0
 8011b08:	64fb      	str	r3, [r7, #76]	; 0x4c
            }

        } while (thread_ptr != head_ptr);
 8011b0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011b0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011b0e:	429a      	cmp	r2, r3
 8011b10:	d1ad      	bne.n	8011a6e <_tx_mutex_prioritize+0x166>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8011b12:	4b1a      	ldr	r3, [pc, #104]	; (8011b7c <_tx_mutex_prioritize+0x274>)
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	3b01      	subs	r3, #1
 8011b18:	4a18      	ldr	r2, [pc, #96]	; (8011b7c <_tx_mutex_prioritize+0x274>)
 8011b1a:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8011b1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011b1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011b20:	429a      	cmp	r2, r3
 8011b22:	d01d      	beq.n	8011b60 <_tx_mutex_prioritize+0x258>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 8011b24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011b28:	63bb      	str	r3, [r7, #56]	; 0x38
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8011b2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011b2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011b2e:	637b      	str	r3, [r7, #52]	; 0x34
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8011b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011b34:	675a      	str	r2, [r3, #116]	; 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8011b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011b3a:	671a      	str	r2, [r3, #112]	; 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8011b3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011b3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011b40:	637b      	str	r3, [r7, #52]	; 0x34
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8011b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011b44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011b46:	671a      	str	r2, [r3, #112]	; 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8011b48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011b4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011b4c:	675a      	str	r2, [r3, #116]	; 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8011b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b50:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011b52:	671a      	str	r2, [r3, #112]	; 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 8011b54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011b56:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011b58:	675a      	str	r2, [r3, #116]	; 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011b5e:	619a      	str	r2, [r3, #24]
 8011b60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011b62:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011b64:	693b      	ldr	r3, [r7, #16]
 8011b66:	f383 8810 	msr	PRIMASK, r3
}
 8011b6a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8011b6c:	f001 f88e 	bl	8012c8c <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8011b70:	2300      	movs	r3, #0
#endif
}
 8011b72:	4618      	mov	r0, r3
 8011b74:	3760      	adds	r7, #96	; 0x60
 8011b76:	46bd      	mov	sp, r7
 8011b78:	bd80      	pop	{r7, pc}
 8011b7a:	bf00      	nop
 8011b7c:	200030ac 	.word	0x200030ac

08011b80 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8011b80:	b580      	push	{r7, lr}
 8011b82:	b090      	sub	sp, #64	; 0x40
 8011b84:	af00      	add	r7, sp, #0
 8011b86:	6078      	str	r0, [r7, #4]
 8011b88:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8011b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8011b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8011b92:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8011b94:	b672      	cpsid	i
    return(int_posture);
 8011b96:	6abb      	ldr	r3, [r7, #40]	; 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8011b98:	63fb      	str	r3, [r7, #60]	; 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d017      	beq.n	8011bd2 <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	683a      	ldr	r2, [r7, #0]
 8011ba6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011bae:	683a      	ldr	r2, [r7, #0]
 8011bb0:	429a      	cmp	r2, r3
 8011bb2:	d905      	bls.n	8011bc0 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	63da      	str	r2, [r3, #60]	; 0x3c
 8011bbe:	e002      	b.n	8011bc6 <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	683a      	ldr	r2, [r7, #0]
 8011bc4:	63da      	str	r2, [r3, #60]	; 0x3c
 8011bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011bc8:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bcc:	f383 8810 	msr	PRIMASK, r3
}
 8011bd0:	e089      	b.n	8011ce6 <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 8011bd2:	4b47      	ldr	r3, [pc, #284]	; (8011cf0 <_tx_mutex_priority_change+0x170>)
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bdc:	637b      	str	r3, [r7, #52]	; 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8011bde:	4b45      	ldr	r3, [pc, #276]	; (8011cf4 <_tx_mutex_priority_change+0x174>)
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	3302      	adds	r3, #2
 8011be4:	4a43      	ldr	r2, [pc, #268]	; (8011cf4 <_tx_mutex_priority_change+0x174>)
 8011be6:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	220e      	movs	r2, #14
 8011bec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	2201      	movs	r2, #1
 8011bf2:	639a      	str	r2, [r3, #56]	; 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	2200      	movs	r2, #0
 8011bf8:	64da      	str	r2, [r3, #76]	; 0x4c
 8011bfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011bfc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011bfe:	69bb      	ldr	r3, [r7, #24]
 8011c00:	f383 8810 	msr	PRIMASK, r3
}
 8011c04:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 8011c06:	6878      	ldr	r0, [r7, #4]
 8011c08:	f001 fa34 	bl	8013074 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011c0c:	f3ef 8310 	mrs	r3, PRIMASK
 8011c10:	623b      	str	r3, [r7, #32]
    return(posture);
 8011c12:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8011c14:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011c16:	b672      	cpsid	i
    return(int_posture);
 8011c18:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8011c1a:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	683a      	ldr	r2, [r7, #0]
 8011c20:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011c28:	683a      	ldr	r2, [r7, #0]
 8011c2a:	429a      	cmp	r2, r3
 8011c2c:	d905      	bls.n	8011c3a <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	63da      	str	r2, [r3, #60]	; 0x3c
 8011c38:	e002      	b.n	8011c40 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	683a      	ldr	r2, [r7, #0]
 8011c3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8011c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011c42:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	f383 8810 	msr	PRIMASK, r3
}
 8011c4a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8011c4c:	6878      	ldr	r0, [r7, #4]
 8011c4e:	f001 f857 	bl	8012d00 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011c52:	f3ef 8310 	mrs	r3, PRIMASK
 8011c56:	617b      	str	r3, [r7, #20]
    return(posture);
 8011c58:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8011c5a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011c5c:	b672      	cpsid	i
    return(int_posture);
 8011c5e:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8011c60:	63fb      	str	r3, [r7, #60]	; 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 8011c62:	4b23      	ldr	r3, [pc, #140]	; (8011cf0 <_tx_mutex_priority_change+0x170>)
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	633b      	str	r3, [r7, #48]	; 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 8011c68:	687a      	ldr	r2, [r7, #4]
 8011c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c6c:	429a      	cmp	r2, r3
 8011c6e:	d034      	beq.n	8011cda <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d130      	bne.n	8011cda <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c80:	429a      	cmp	r2, r3
 8011c82:	d811      	bhi.n	8011ca8 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8011c84:	687a      	ldr	r2, [r7, #4]
 8011c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c88:	429a      	cmp	r2, r3
 8011c8a:	d126      	bne.n	8011cda <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8011c8c:	4a18      	ldr	r2, [pc, #96]	; (8011cf0 <_tx_mutex_priority_change+0x170>)
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 8011c92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011c94:	683b      	ldr	r3, [r7, #0]
 8011c96:	429a      	cmp	r2, r3
 8011c98:	d21f      	bcs.n	8011cda <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c9e:	4916      	ldr	r1, [pc, #88]	; (8011cf8 <_tx_mutex_priority_change+0x178>)
 8011ca0:	687a      	ldr	r2, [r7, #4]
 8011ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011ca6:	e018      	b.n	8011cda <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cb0:	429a      	cmp	r2, r3
 8011cb2:	d212      	bcs.n	8011cda <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d80c      	bhi.n	8011cda <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8011cc0:	4a0b      	ldr	r2, [pc, #44]	; (8011cf0 <_tx_mutex_priority_change+0x170>)
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 8011cc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011cc8:	683b      	ldr	r3, [r7, #0]
 8011cca:	429a      	cmp	r2, r3
 8011ccc:	d205      	bcs.n	8011cda <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cd2:	4909      	ldr	r1, [pc, #36]	; (8011cf8 <_tx_mutex_priority_change+0x178>)
 8011cd4:	687a      	ldr	r2, [r7, #4]
 8011cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011cda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011cdc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011cde:	68bb      	ldr	r3, [r7, #8]
 8011ce0:	f383 8810 	msr	PRIMASK, r3
}
 8011ce4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8011ce6:	bf00      	nop
 8011ce8:	3740      	adds	r7, #64	; 0x40
 8011cea:	46bd      	mov	sp, r7
 8011cec:	bd80      	pop	{r7, pc}
 8011cee:	bf00      	nop
 8011cf0:	20003018 	.word	0x20003018
 8011cf4:	200030ac 	.word	0x200030ac
 8011cf8:	2000302c 	.word	0x2000302c

08011cfc <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	b0aa      	sub	sp, #168	; 0xa8
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 8011d04:	2320      	movs	r3, #32
 8011d06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011d0a:	f3ef 8310 	mrs	r3, PRIMASK
 8011d0e:	663b      	str	r3, [r7, #96]	; 0x60
    return(posture);
 8011d10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    int_posture = __get_interrupt_posture();
 8011d12:	65fb      	str	r3, [r7, #92]	; 0x5c
    __asm__ volatile ("CPSID i" : : : "memory");
 8011d14:	b672      	cpsid	i
    return(int_posture);
 8011d16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8011d18:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    /* Increment the number of attempts to put this mutex.  */
    mutex_ptr -> tx_mutex_performance_put_count++;
#endif

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_PUT, mutex_ptr, TX_POINTER_TO_ULONG_CONVERT(mutex_ptr -> tx_mutex_owner), mutex_ptr -> tx_mutex_ownership_count, TX_POINTER_TO_ULONG_CONVERT(&old_priority), TX_TRACE_MUTEX_EVENTS)
 8011d1c:	4ba6      	ldr	r3, [pc, #664]	; (8011fb8 <_tx_mutex_put+0x2bc>)
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8011d24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	f000 8091 	beq.w	8011e50 <_tx_mutex_put+0x154>
 8011d2e:	4ba3      	ldr	r3, [pc, #652]	; (8011fbc <_tx_mutex_put+0x2c0>)
 8011d30:	681b      	ldr	r3, [r3, #0]
 8011d32:	f003 0320 	and.w	r3, r3, #32
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	f000 808a 	beq.w	8011e50 <_tx_mutex_put+0x154>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8011d3c:	f3ef 8305 	mrs	r3, IPSR
 8011d40:	65bb      	str	r3, [r7, #88]	; 0x58
    return(ipsr_value);
 8011d42:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011d44:	4b9e      	ldr	r3, [pc, #632]	; (8011fc0 <_tx_mutex_put+0x2c4>)
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	4313      	orrs	r3, r2
 8011d4a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011d4e:	4b9d      	ldr	r3, [pc, #628]	; (8011fc4 <_tx_mutex_put+0x2c8>)
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8011d56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d110      	bne.n	8011d80 <_tx_mutex_put+0x84>
 8011d5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d64:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8011d68:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011d6e:	041a      	lsls	r2, r3, #16
 8011d70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8011d74:	4313      	orrs	r3, r2
 8011d76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011d7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8011d7e:	e014      	b.n	8011daa <_tx_mutex_put+0xae>
 8011d80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8011d84:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8011d88:	d208      	bcs.n	8011d9c <_tx_mutex_put+0xa0>
 8011d8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011d8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8011d92:	f04f 33ff 	mov.w	r3, #4294967295
 8011d96:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8011d9a:	e006      	b.n	8011daa <_tx_mutex_put+0xae>
 8011d9c:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8011da0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8011da4:	2300      	movs	r3, #0
 8011da6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8011daa:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8011dae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011db2:	601a      	str	r2, [r3, #0]
 8011db4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011db8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8011dbc:	605a      	str	r2, [r3, #4]
 8011dbe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011dc2:	2239      	movs	r2, #57	; 0x39
 8011dc4:	609a      	str	r2, [r3, #8]
 8011dc6:	4b80      	ldr	r3, [pc, #512]	; (8011fc8 <_tx_mutex_put+0x2cc>)
 8011dc8:	681a      	ldr	r2, [r3, #0]
 8011dca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011dce:	60da      	str	r2, [r3, #12]
 8011dd0:	687a      	ldr	r2, [r7, #4]
 8011dd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011dd6:	611a      	str	r2, [r3, #16]
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	68db      	ldr	r3, [r3, #12]
 8011ddc:	461a      	mov	r2, r3
 8011dde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011de2:	615a      	str	r2, [r3, #20]
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	689a      	ldr	r2, [r3, #8]
 8011de8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011dec:	619a      	str	r2, [r3, #24]
 8011dee:	f107 0208 	add.w	r2, r7, #8
 8011df2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011df6:	61da      	str	r2, [r3, #28]
 8011df8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011dfc:	3320      	adds	r3, #32
 8011dfe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8011e02:	4b72      	ldr	r3, [pc, #456]	; (8011fcc <_tx_mutex_put+0x2d0>)
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8011e0a:	429a      	cmp	r2, r3
 8011e0c:	d317      	bcc.n	8011e3e <_tx_mutex_put+0x142>
 8011e0e:	4b70      	ldr	r3, [pc, #448]	; (8011fd0 <_tx_mutex_put+0x2d4>)
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8011e16:	4a68      	ldr	r2, [pc, #416]	; (8011fb8 <_tx_mutex_put+0x2bc>)
 8011e18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011e1c:	6013      	str	r3, [r2, #0]
 8011e1e:	4b6d      	ldr	r3, [pc, #436]	; (8011fd4 <_tx_mutex_put+0x2d8>)
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8011e26:	621a      	str	r2, [r3, #32]
 8011e28:	4b6b      	ldr	r3, [pc, #428]	; (8011fd8 <_tx_mutex_put+0x2dc>)
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d00f      	beq.n	8011e50 <_tx_mutex_put+0x154>
 8011e30:	4b69      	ldr	r3, [pc, #420]	; (8011fd8 <_tx_mutex_put+0x2dc>)
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	4a67      	ldr	r2, [pc, #412]	; (8011fd4 <_tx_mutex_put+0x2d8>)
 8011e36:	6812      	ldr	r2, [r2, #0]
 8011e38:	4610      	mov	r0, r2
 8011e3a:	4798      	blx	r3
 8011e3c:	e008      	b.n	8011e50 <_tx_mutex_put+0x154>
 8011e3e:	4a5e      	ldr	r2, [pc, #376]	; (8011fb8 <_tx_mutex_put+0x2bc>)
 8011e40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011e44:	6013      	str	r3, [r2, #0]
 8011e46:	4b63      	ldr	r3, [pc, #396]	; (8011fd4 <_tx_mutex_put+0x2d8>)
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8011e4e:	621a      	str	r2, [r3, #32]

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	689b      	ldr	r3, [r3, #8]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	f000 8222 	beq.w	801229e <_tx_mutex_put+0x5a2>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	68db      	ldr	r3, [r3, #12]
 8011e5e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8011e62:	4b58      	ldr	r3, [pc, #352]	; (8011fc4 <_tx_mutex_put+0x2c8>)
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	67fb      	str	r3, [r7, #124]	; 0x7c

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	68db      	ldr	r3, [r3, #12]
 8011e6c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8011e6e:	429a      	cmp	r2, r3
 8011e70:	d00d      	beq.n	8011e8e <_tx_mutex_put+0x192>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8011e72:	4b5a      	ldr	r3, [pc, #360]	; (8011fdc <_tx_mutex_put+0x2e0>)
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d109      	bne.n	8011e8e <_tx_mutex_put+0x192>
 8011e7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011e7e:	657b      	str	r3, [r7, #84]	; 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011e80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011e82:	f383 8810 	msr	PRIMASK, r3
}
 8011e86:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8011e88:	231e      	movs	r3, #30
 8011e8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8011e8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011e92:	2b20      	cmp	r3, #32
 8011e94:	f040 820d 	bne.w	80122b2 <_tx_mutex_put+0x5b6>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	689b      	ldr	r3, [r3, #8]
 8011e9c:	1e5a      	subs	r2, r3, #1
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	689b      	ldr	r3, [r3, #8]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d00a      	beq.n	8011ec0 <_tx_mutex_put+0x1c4>
 8011eaa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011eae:	653b      	str	r3, [r7, #80]	; 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011eb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011eb2:	f383 8810 	msr	PRIMASK, r3
}
 8011eb6:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8011eb8:	2300      	movs	r3, #0
 8011eba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011ebe:	e1f8      	b.n	80122b2 <_tx_mutex_put+0x5b6>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8011ec0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d10a      	bne.n	8011ede <_tx_mutex_put+0x1e2>
 8011ec8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011ed0:	f383 8810 	msr	PRIMASK, r3
}
 8011ed4:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011edc:	e1e9      	b.n	80122b2 <_tx_mutex_put+0x5b6>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8011ede:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011ee2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8011ee6:	1e5a      	subs	r2, r3, #1
 8011ee8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011eec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8011ef0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011ef4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d105      	bne.n	8011f08 <_tx_mutex_put+0x20c>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 8011efc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011f00:	2200      	movs	r2, #0
 8011f02:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8011f06:	e01b      	b.n	8011f40 <_tx_mutex_put+0x244>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011f14:	67bb      	str	r3, [r7, #120]	; 0x78
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 8011f16:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011f1a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8011f1c:	631a      	str	r2, [r3, #48]	; 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 8011f1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011f20:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8011f24:	62da      	str	r2, [r3, #44]	; 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 8011f26:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011f2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011f2e:	687a      	ldr	r2, [r7, #4]
 8011f30:	429a      	cmp	r2, r3
 8011f32:	d105      	bne.n	8011f40 <_tx_mutex_put+0x244>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8011f34:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011f38:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8011f3c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	699b      	ldr	r3, [r3, #24]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d110      	bne.n	8011f6a <_tx_mutex_put+0x26e>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	691b      	ldr	r3, [r3, #16]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d10c      	bne.n	8011f6a <_tx_mutex_put+0x26e>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	2200      	movs	r2, #0
 8011f54:	60da      	str	r2, [r3, #12]
 8011f56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011f5a:	64bb      	str	r3, [r7, #72]	; 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011f5e:	f383 8810 	msr	PRIMASK, r3
}
 8011f62:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8011f64:	2300      	movs	r3, #0
 8011f66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8011f6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011f6e:	2b20      	cmp	r3, #32
 8011f70:	f040 819f 	bne.w	80122b2 <_tx_mutex_put+0x5b6>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8011f74:	2300      	movs	r3, #0
 8011f76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8011f7a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011f82:	60bb      	str	r3, [r7, #8]

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	691b      	ldr	r3, [r3, #16]
 8011f88:	2b01      	cmp	r3, #1
 8011f8a:	d16a      	bne.n	8012062 <_tx_mutex_put+0x366>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8011f8c:	4b13      	ldr	r3, [pc, #76]	; (8011fdc <_tx_mutex_put+0x2e0>)
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	3301      	adds	r3, #1
 8011f92:	4a12      	ldr	r2, [pc, #72]	; (8011fdc <_tx_mutex_put+0x2e0>)
 8011f94:	6013      	str	r3, [r2, #0]
 8011f96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011f9a:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011f9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011f9e:	f383 8810 	msr	PRIMASK, r3
}
 8011fa2:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8011fa4:	2320      	movs	r3, #32
 8011fa6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8011faa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011fae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011fb2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                            while (next_mutex != TX_NULL)
 8011fb6:	e034      	b.n	8012022 <_tx_mutex_put+0x326>
 8011fb8:	20003630 	.word	0x20003630
 8011fbc:	20003634 	.word	0x20003634
 8011fc0:	20000010 	.word	0x20000010
 8011fc4:	20003014 	.word	0x20003014
 8011fc8:	e0001004 	.word	0xe0001004
 8011fcc:	2000362c 	.word	0x2000362c
 8011fd0:	20003628 	.word	0x20003628
 8011fd4:	2000361c 	.word	0x2000361c
 8011fd8:	20003638 	.word	0x20003638
 8011fdc:	200030ac 	.word	0x200030ac
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8011fe0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011fe4:	691b      	ldr	r3, [r3, #16]
 8011fe6:	2b01      	cmp	r3, #1
 8011fe8:	d10b      	bne.n	8012002 <_tx_mutex_put+0x306>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8011fea:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011ff0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011ff4:	429a      	cmp	r2, r3
 8011ff6:	d904      	bls.n	8012002 <_tx_mutex_put+0x306>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8011ff8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011ffe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8012002:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012008:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 801200c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012010:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8012014:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8012018:	429a      	cmp	r2, r3
 801201a:	d102      	bne.n	8012022 <_tx_mutex_put+0x326>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 801201c:	2300      	movs	r3, #0
 801201e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                            while (next_mutex != TX_NULL)
 8012022:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012026:	2b00      	cmp	r3, #0
 8012028:	d1da      	bne.n	8011fe0 <_tx_mutex_put+0x2e4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801202a:	f3ef 8310 	mrs	r3, PRIMASK
 801202e:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8012030:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 8012032:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8012034:	b672      	cpsid	i
    return(int_posture);
 8012036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 8012038:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 801203c:	4ba0      	ldr	r3, [pc, #640]	; (80122c0 <_tx_mutex_put+0x5c4>)
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	3b01      	subs	r3, #1
 8012042:	4a9f      	ldr	r2, [pc, #636]	; (80122c0 <_tx_mutex_put+0x5c4>)
 8012044:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 8012046:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801204a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801204e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 8012052:	68bb      	ldr	r3, [r7, #8]
 8012054:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8012058:	429a      	cmp	r2, r3
 801205a:	d202      	bcs.n	8012062 <_tx_mutex_put+0x366>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 801205c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8012060:	60bb      	str	r3, [r7, #8]
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	69db      	ldr	r3, [r3, #28]
 8012066:	2b01      	cmp	r3, #1
 8012068:	d920      	bls.n	80120ac <_tx_mutex_put+0x3b0>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	691b      	ldr	r3, [r3, #16]
 801206e:	2b01      	cmp	r3, #1
 8012070:	d11c      	bne.n	80120ac <_tx_mutex_put+0x3b0>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 8012072:	4b93      	ldr	r3, [pc, #588]	; (80122c0 <_tx_mutex_put+0x5c4>)
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	3301      	adds	r3, #1
 8012078:	4a91      	ldr	r2, [pc, #580]	; (80122c0 <_tx_mutex_put+0x5c4>)
 801207a:	6013      	str	r3, [r2, #0]
 801207c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012080:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012084:	f383 8810 	msr	PRIMASK, r3
}
 8012088:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 801208a:	6878      	ldr	r0, [r7, #4]
 801208c:	f7ff fc3c 	bl	8011908 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012090:	f3ef 8310 	mrs	r3, PRIMASK
 8012094:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8012096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8012098:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 801209a:	b672      	cpsid	i
    return(int_posture);
 801209c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 801209e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 80120a2:	4b87      	ldr	r3, [pc, #540]	; (80122c0 <_tx_mutex_put+0x5c4>)
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	3b01      	subs	r3, #1
 80120a8:	4a85      	ldr	r2, [pc, #532]	; (80122c0 <_tx_mutex_put+0x5c4>)
 80120aa:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	699b      	ldr	r3, [r3, #24]
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d139      	bne.n	8012128 <_tx_mutex_put+0x42c>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80120b4:	4b82      	ldr	r3, [pc, #520]	; (80122c0 <_tx_mutex_put+0x5c4>)
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	3301      	adds	r3, #1
 80120ba:	4a81      	ldr	r2, [pc, #516]	; (80122c0 <_tx_mutex_put+0x5c4>)
 80120bc:	6013      	str	r3, [r2, #0]
 80120be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80120c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80120c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120c6:	f383 8810 	msr	PRIMASK, r3
}
 80120ca:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	2220      	movs	r2, #32
 80120d0:	629a      	str	r2, [r3, #40]	; 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	68db      	ldr	r3, [r3, #12]
 80120d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120d8:	68bb      	ldr	r3, [r7, #8]
 80120da:	429a      	cmp	r2, r3
 80120dc:	d006      	beq.n	80120ec <_tx_mutex_put+0x3f0>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	68db      	ldr	r3, [r3, #12]
 80120e2:	68ba      	ldr	r2, [r7, #8]
 80120e4:	4611      	mov	r1, r2
 80120e6:	4618      	mov	r0, r3
 80120e8:	f7ff fd4a 	bl	8011b80 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80120ec:	f3ef 8310 	mrs	r3, PRIMASK
 80120f0:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 80120f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 80120f4:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80120f6:	b672      	cpsid	i
    return(int_posture);
 80120f8:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 80120fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 80120fe:	4b70      	ldr	r3, [pc, #448]	; (80122c0 <_tx_mutex_put+0x5c4>)
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	3b01      	subs	r3, #1
 8012104:	4a6e      	ldr	r2, [pc, #440]	; (80122c0 <_tx_mutex_put+0x5c4>)
 8012106:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	2200      	movs	r2, #0
 801210c:	60da      	str	r2, [r3, #12]
 801210e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012112:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012116:	f383 8810 	msr	PRIMASK, r3
}
 801211a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 801211c:	f000 fdb6 	bl	8012c8c <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 8012120:	2300      	movs	r3, #0
 8012122:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012126:	e0c4      	b.n	80122b2 <_tx_mutex_put+0x5b6>
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	699b      	ldr	r3, [r3, #24]
 801212c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	691b      	ldr	r3, [r3, #16]
 8012134:	2b01      	cmp	r3, #1
 8012136:	d10b      	bne.n	8012150 <_tx_mutex_put+0x454>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	68db      	ldr	r3, [r3, #12]
 801213c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8012140:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	2220      	movs	r2, #32
 801214e:	629a      	str	r2, [r3, #40]	; 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 8012150:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012154:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8012158:	677b      	str	r3, [r7, #116]	; 0x74

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 801215a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801215c:	2b00      	cmp	r3, #0
 801215e:	d10b      	bne.n	8012178 <_tx_mutex_put+0x47c>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8012160:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012164:	687a      	ldr	r2, [r7, #4]
 8012166:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	687a      	ldr	r2, [r7, #4]
 801216e:	62da      	str	r2, [r3, #44]	; 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	687a      	ldr	r2, [r7, #4]
 8012174:	631a      	str	r2, [r3, #48]	; 0x30
 8012176:	e017      	b.n	80121a8 <_tx_mutex_put+0x4ac>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 8012178:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801217c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8012180:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 8012184:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801218a:	67bb      	str	r3, [r7, #120]	; 0x78

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 801218c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012190:	687a      	ldr	r2, [r7, #4]
 8012192:	631a      	str	r2, [r3, #48]	; 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8012194:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012196:	687a      	ldr	r2, [r7, #4]
 8012198:	62da      	str	r2, [r3, #44]	; 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801219e:	631a      	str	r2, [r3, #48]	; 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80121a6:	62da      	str	r2, [r3, #44]	; 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 80121a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80121aa:	1c5a      	adds	r2, r3, #1
 80121ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80121b0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	2201      	movs	r2, #1
 80121b8:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80121c0:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	69db      	ldr	r3, [r3, #28]
 80121c6:	1e5a      	subs	r2, r3, #1
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	69db      	ldr	r3, [r3, #28]
 80121d0:	673b      	str	r3, [r7, #112]	; 0x70

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 80121d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d103      	bne.n	80121e0 <_tx_mutex_put+0x4e4>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	2200      	movs	r2, #0
 80121dc:	619a      	str	r2, [r3, #24]
 80121de:	e010      	b.n	8012202 <_tx_mutex_put+0x506>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 80121e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80121e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121e6:	66fb      	str	r3, [r7, #108]	; 0x6c
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80121ec:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 80121ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80121f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80121f4:	66bb      	str	r3, [r7, #104]	; 0x68
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 80121f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80121f8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80121fa:	675a      	str	r2, [r3, #116]	; 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 80121fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80121fe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8012200:	671a      	str	r2, [r3, #112]	; 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8012202:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012206:	2200      	movs	r2, #0
 8012208:	669a      	str	r2, [r3, #104]	; 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801220a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801220e:	2200      	movs	r2, #0
 8012210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8012214:	4b2a      	ldr	r3, [pc, #168]	; (80122c0 <_tx_mutex_put+0x5c4>)
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	3301      	adds	r3, #1
 801221a:	4a29      	ldr	r2, [pc, #164]	; (80122c0 <_tx_mutex_put+0x5c4>)
 801221c:	6013      	str	r3, [r2, #0]
 801221e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012222:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012224:	69fb      	ldr	r3, [r7, #28]
 8012226:	f383 8810 	msr	PRIMASK, r3
}
 801222a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	691b      	ldr	r3, [r3, #16]
 8012230:	2b01      	cmp	r3, #1
 8012232:	d12c      	bne.n	801228e <_tx_mutex_put+0x592>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	69db      	ldr	r3, [r3, #28]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d01c      	beq.n	8012276 <_tx_mutex_put+0x57a>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 801223c:	6878      	ldr	r0, [r7, #4]
 801223e:	f7ff fb63 	bl	8011908 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012242:	f3ef 8310 	mrs	r3, PRIMASK
 8012246:	61bb      	str	r3, [r7, #24]
    return(posture);
 8012248:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 801224a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 801224c:	b672      	cpsid	i
    return(int_posture);
 801224e:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 8012250:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	699b      	ldr	r3, [r3, #24]
 8012258:	667b      	str	r3, [r7, #100]	; 0x64
                                    if (suspended_thread != TX_NULL)
 801225a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801225c:	2b00      	cmp	r3, #0
 801225e:	d003      	beq.n	8012268 <_tx_mutex_put+0x56c>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 8012260:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	629a      	str	r2, [r3, #40]	; 0x28
 8012268:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801226c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801226e:	693b      	ldr	r3, [r7, #16]
 8012270:	f383 8810 	msr	PRIMASK, r3
}
 8012274:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 8012276:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801227a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801227c:	68bb      	ldr	r3, [r7, #8]
 801227e:	429a      	cmp	r2, r3
 8012280:	d005      	beq.n	801228e <_tx_mutex_put+0x592>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 8012282:	68bb      	ldr	r3, [r7, #8]
 8012284:	4619      	mov	r1, r3
 8012286:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 801228a:	f7ff fc79 	bl	8011b80 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 801228e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8012292:	f000 fd35 	bl	8012d00 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 8012296:	2300      	movs	r3, #0
 8012298:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 801229c:	e009      	b.n	80122b2 <_tx_mutex_put+0x5b6>
 801229e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80122a2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	f383 8810 	msr	PRIMASK, r3
}
 80122aa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 80122ac:	231e      	movs	r3, #30
 80122ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    }

    /* Return the completion status.  */
    return(status);
 80122b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
}
 80122b6:	4618      	mov	r0, r3
 80122b8:	37a8      	adds	r7, #168	; 0xa8
 80122ba:	46bd      	mov	sp, r7
 80122bc:	bd80      	pop	{r7, pc}
 80122be:	bf00      	nop
 80122c0:	200030ac 	.word	0x200030ac

080122c4 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b09a      	sub	sp, #104	; 0x68
 80122c8:	af02      	add	r7, sp, #8
 80122ca:	60f8      	str	r0, [r7, #12]
 80122cc:	60b9      	str	r1, [r7, #8]
 80122ce:	607a      	str	r2, [r7, #4]
 80122d0:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 80122d2:	2300      	movs	r3, #0
 80122d4:	65bb      	str	r3, [r7, #88]	; 0x58
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 80122d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80122d8:	21ef      	movs	r1, #239	; 0xef
 80122da:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80122dc:	f002 f8bc 	bl	8014458 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 80122e0:	22b0      	movs	r2, #176	; 0xb0
 80122e2:	2100      	movs	r1, #0
 80122e4:	68f8      	ldr	r0, [r7, #12]
 80122e6:	f002 f8b7 	bl	8014458 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	68ba      	ldr	r2, [r7, #8]
 80122ee:	629a      	str	r2, [r3, #40]	; 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	687a      	ldr	r2, [r7, #4]
 80122f4:	645a      	str	r2, [r3, #68]	; 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	683a      	ldr	r2, [r7, #0]
 80122fa:	649a      	str	r2, [r3, #72]	; 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8012300:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8012306:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801230c:	62da      	str	r2, [r3, #44]	; 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 801230e:	68fb      	ldr	r3, [r7, #12]
 8012310:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8012312:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801231a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8012320:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	2220      	movs	r2, #32
 8012326:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 801232a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801232c:	64fb      	str	r3, [r7, #76]	; 0x4c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 801232e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012330:	3b01      	subs	r3, #1
 8012332:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012334:	4413      	add	r3, r2
 8012336:	64fb      	str	r3, [r7, #76]	; 0x4c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801233c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 801233e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8012340:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012342:	429a      	cmp	r2, r3
 8012344:	d007      	beq.n	8012356 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8012346:	68fb      	ldr	r3, [r7, #12]
 8012348:	2200      	movs	r2, #0
 801234a:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	2200      	movs	r2, #0
 8012350:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8012354:	e006      	b.n	8012364 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801235a:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8012360:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	2203      	movs	r2, #3
 8012368:	631a      	str	r2, [r3, #48]	; 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	4a86      	ldr	r2, [pc, #536]	; (8012588 <_tx_thread_create+0x2c4>)
 801236e:	655a      	str	r2, [r3, #84]	; 0x54
 8012370:	68fa      	ldr	r2, [r7, #12]
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	659a      	str	r2, [r3, #88]	; 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8012376:	4985      	ldr	r1, [pc, #532]	; (801258c <_tx_thread_create+0x2c8>)
 8012378:	68f8      	ldr	r0, [r7, #12]
 801237a:	f7ee f81d 	bl	80003b8 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801237e:	f3ef 8310 	mrs	r3, PRIMASK
 8012382:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 8012384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 8012386:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8012388:	b672      	cpsid	i
    return(int_posture);
 801238a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 801238c:	64bb      	str	r3, [r7, #72]	; 0x48

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	4a7f      	ldr	r2, [pc, #508]	; (8012590 <_tx_thread_create+0x2cc>)
 8012392:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8012394:	4b7f      	ldr	r3, [pc, #508]	; (8012594 <_tx_thread_create+0x2d0>)
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d10b      	bne.n	80123b4 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 801239c:	4a7e      	ldr	r2, [pc, #504]	; (8012598 <_tx_thread_create+0x2d4>)
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	68fa      	ldr	r2, [r7, #12]
 80123a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	68fa      	ldr	r2, [r7, #12]
 80123ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80123b2:	e016      	b.n	80123e2 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 80123b4:	4b78      	ldr	r3, [pc, #480]	; (8012598 <_tx_thread_create+0x2d4>)
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	647b      	str	r3, [r7, #68]	; 0x44
        previous_thread =  next_thread -> tx_thread_created_previous;
 80123ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80123bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80123c0:	643b      	str	r3, [r7, #64]	; 0x40

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 80123c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80123c4:	68fa      	ldr	r2, [r7, #12]
 80123c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 80123ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80123cc:	68fa      	ldr	r2, [r7, #12]
 80123ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80123d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80123de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 80123e2:	4b6c      	ldr	r3, [pc, #432]	; (8012594 <_tx_thread_create+0x2d0>)
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	3301      	adds	r3, #1
 80123e8:	4a6a      	ldr	r2, [pc, #424]	; (8012594 <_tx_thread_create+0x2d0>)
 80123ea:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, register this object.  */
    TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, name_ptr, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size)
 80123ec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80123ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80123f0:	9300      	str	r3, [sp, #0]
 80123f2:	4613      	mov	r3, r2
 80123f4:	68ba      	ldr	r2, [r7, #8]
 80123f6:	68f9      	ldr	r1, [r7, #12]
 80123f8:	2001      	movs	r0, #1
 80123fa:	f001 fba3 	bl	8013b44 <_tx_trace_object_register>

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_CREATE, thread_ptr, priority, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size, TX_TRACE_THREAD_EVENTS)
 80123fe:	4b67      	ldr	r3, [pc, #412]	; (801259c <_tx_thread_create+0x2d8>)
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012406:	2b00      	cmp	r3, #0
 8012408:	d06b      	beq.n	80124e2 <_tx_thread_create+0x21e>
 801240a:	4b65      	ldr	r3, [pc, #404]	; (80125a0 <_tx_thread_create+0x2dc>)
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012412:	2b00      	cmp	r3, #0
 8012414:	d065      	beq.n	80124e2 <_tx_thread_create+0x21e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012416:	f3ef 8305 	mrs	r3, IPSR
 801241a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 801241c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801241e:	4b61      	ldr	r3, [pc, #388]	; (80125a4 <_tx_thread_create+0x2e0>)
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	4313      	orrs	r3, r2
 8012424:	63bb      	str	r3, [r7, #56]	; 0x38
 8012426:	4b60      	ldr	r3, [pc, #384]	; (80125a8 <_tx_thread_create+0x2e4>)
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	653b      	str	r3, [r7, #80]	; 0x50
 801242c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801242e:	2b00      	cmp	r3, #0
 8012430:	d10b      	bne.n	801244a <_tx_thread_create+0x186>
 8012432:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012436:	657b      	str	r3, [r7, #84]	; 0x54
 8012438:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801243a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801243c:	041a      	lsls	r2, r3, #16
 801243e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012440:	4313      	orrs	r3, r2
 8012442:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8012446:	657b      	str	r3, [r7, #84]	; 0x54
 8012448:	e00e      	b.n	8012468 <_tx_thread_create+0x1a4>
 801244a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801244c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8012450:	d205      	bcs.n	801245e <_tx_thread_create+0x19a>
 8012452:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012454:	657b      	str	r3, [r7, #84]	; 0x54
 8012456:	f04f 33ff 	mov.w	r3, #4294967295
 801245a:	653b      	str	r3, [r7, #80]	; 0x50
 801245c:	e004      	b.n	8012468 <_tx_thread_create+0x1a4>
 801245e:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8012462:	653b      	str	r3, [r7, #80]	; 0x50
 8012464:	2300      	movs	r3, #0
 8012466:	657b      	str	r3, [r7, #84]	; 0x54
 8012468:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801246a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801246c:	601a      	str	r2, [r3, #0]
 801246e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012470:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012472:	605a      	str	r2, [r3, #4]
 8012474:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012476:	2264      	movs	r2, #100	; 0x64
 8012478:	609a      	str	r2, [r3, #8]
 801247a:	4b4c      	ldr	r3, [pc, #304]	; (80125ac <_tx_thread_create+0x2e8>)
 801247c:	681a      	ldr	r2, [r3, #0]
 801247e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012480:	60da      	str	r2, [r3, #12]
 8012482:	68fa      	ldr	r2, [r7, #12]
 8012484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012486:	611a      	str	r2, [r3, #16]
 8012488:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801248a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801248c:	615a      	str	r2, [r3, #20]
 801248e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8012490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012492:	619a      	str	r2, [r3, #24]
 8012494:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012496:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8012498:	61da      	str	r2, [r3, #28]
 801249a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801249c:	3320      	adds	r3, #32
 801249e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80124a0:	4b43      	ldr	r3, [pc, #268]	; (80125b0 <_tx_thread_create+0x2ec>)
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80124a6:	429a      	cmp	r2, r3
 80124a8:	d314      	bcc.n	80124d4 <_tx_thread_create+0x210>
 80124aa:	4b42      	ldr	r3, [pc, #264]	; (80125b4 <_tx_thread_create+0x2f0>)
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80124b0:	4a3a      	ldr	r2, [pc, #232]	; (801259c <_tx_thread_create+0x2d8>)
 80124b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80124b4:	6013      	str	r3, [r2, #0]
 80124b6:	4b40      	ldr	r3, [pc, #256]	; (80125b8 <_tx_thread_create+0x2f4>)
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80124bc:	621a      	str	r2, [r3, #32]
 80124be:	4b3f      	ldr	r3, [pc, #252]	; (80125bc <_tx_thread_create+0x2f8>)
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d00d      	beq.n	80124e2 <_tx_thread_create+0x21e>
 80124c6:	4b3d      	ldr	r3, [pc, #244]	; (80125bc <_tx_thread_create+0x2f8>)
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	4a3b      	ldr	r2, [pc, #236]	; (80125b8 <_tx_thread_create+0x2f4>)
 80124cc:	6812      	ldr	r2, [r2, #0]
 80124ce:	4610      	mov	r0, r2
 80124d0:	4798      	blx	r3
 80124d2:	e006      	b.n	80124e2 <_tx_thread_create+0x21e>
 80124d4:	4a31      	ldr	r2, [pc, #196]	; (801259c <_tx_thread_create+0x2d8>)
 80124d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80124d8:	6013      	str	r3, [r2, #0]
 80124da:	4b37      	ldr	r3, [pc, #220]	; (80125b8 <_tx_thread_create+0x2f4>)
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80124e0:	621a      	str	r2, [r3, #32]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80124e2:	4b37      	ldr	r3, [pc, #220]	; (80125c0 <_tx_thread_create+0x2fc>)
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	3301      	adds	r3, #1
 80124e8:	4a35      	ldr	r2, [pc, #212]	; (80125c0 <_tx_thread_create+0x2fc>)
 80124ea:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 80124ec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80124ee:	2b01      	cmp	r3, #1
 80124f0:	d129      	bne.n	8012546 <_tx_thread_create+0x282>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80124f2:	f3ef 8305 	mrs	r3, IPSR
 80124f6:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 80124f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 80124fa:	4b2a      	ldr	r3, [pc, #168]	; (80125a4 <_tx_thread_create+0x2e0>)
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	4313      	orrs	r3, r2
 8012500:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8012504:	d30d      	bcc.n	8012522 <_tx_thread_create+0x25e>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8012506:	4b2f      	ldr	r3, [pc, #188]	; (80125c4 <_tx_thread_create+0x300>)
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 801250c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801250e:	2b00      	cmp	r3, #0
 8012510:	d009      	beq.n	8012526 <_tx_thread_create+0x262>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8012512:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012516:	65bb      	str	r3, [r7, #88]	; 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8012518:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801251a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801251c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801251e:	63da      	str	r2, [r3, #60]	; 0x3c
 8012520:	e001      	b.n	8012526 <_tx_thread_create+0x262>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8012522:	2300      	movs	r3, #0
 8012524:	65fb      	str	r3, [r7, #92]	; 0x5c
 8012526:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012528:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801252c:	f383 8810 	msr	PRIMASK, r3
}
 8012530:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8012532:	68f8      	ldr	r0, [r7, #12]
 8012534:	f000 fbe4 	bl	8012d00 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8012538:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801253a:	2b00      	cmp	r3, #0
 801253c:	d01e      	beq.n	801257c <_tx_thread_create+0x2b8>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 801253e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012540:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012542:	63da      	str	r2, [r3, #60]	; 0x3c
 8012544:	e01a      	b.n	801257c <_tx_thread_create+0x2b8>
 8012546:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012548:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801254a:	697b      	ldr	r3, [r7, #20]
 801254c:	f383 8810 	msr	PRIMASK, r3
}
 8012550:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012552:	f3ef 8310 	mrs	r3, PRIMASK
 8012556:	61fb      	str	r3, [r7, #28]
    return(posture);
 8012558:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 801255a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 801255c:	b672      	cpsid	i
    return(int_posture);
 801255e:	69bb      	ldr	r3, [r7, #24]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8012560:	64bb      	str	r3, [r7, #72]	; 0x48

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8012562:	4b17      	ldr	r3, [pc, #92]	; (80125c0 <_tx_thread_create+0x2fc>)
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	3b01      	subs	r3, #1
 8012568:	4a15      	ldr	r2, [pc, #84]	; (80125c0 <_tx_thread_create+0x2fc>)
 801256a:	6013      	str	r3, [r2, #0]
 801256c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801256e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012570:	6a3b      	ldr	r3, [r7, #32]
 8012572:	f383 8810 	msr	PRIMASK, r3
}
 8012576:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8012578:	f000 fb88 	bl	8012c8c <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 801257c:	2300      	movs	r3, #0
}
 801257e:	4618      	mov	r0, r3
 8012580:	3760      	adds	r7, #96	; 0x60
 8012582:	46bd      	mov	sp, r7
 8012584:	bd80      	pop	{r7, pc}
 8012586:	bf00      	nop
 8012588:	08013615 	.word	0x08013615
 801258c:	0801280d 	.word	0x0801280d
 8012590:	54485244 	.word	0x54485244
 8012594:	20003020 	.word	0x20003020
 8012598:	2000301c 	.word	0x2000301c
 801259c:	20003630 	.word	0x20003630
 80125a0:	20003634 	.word	0x20003634
 80125a4:	20000010 	.word	0x20000010
 80125a8:	20003014 	.word	0x20003014
 80125ac:	e0001004 	.word	0xe0001004
 80125b0:	2000362c 	.word	0x2000362c
 80125b4:	20003628 	.word	0x20003628
 80125b8:	2000361c 	.word	0x2000361c
 80125bc:	20003638 	.word	0x20003638
 80125c0:	200030ac 	.word	0x200030ac
 80125c4:	20003018 	.word	0x20003018

080125c8 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 80125cc:	4b13      	ldr	r3, [pc, #76]	; (801261c <_tx_thread_initialize+0x54>)
 80125ce:	2200      	movs	r2, #0
 80125d0:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 80125d2:	4b13      	ldr	r3, [pc, #76]	; (8012620 <_tx_thread_initialize+0x58>)
 80125d4:	2200      	movs	r2, #0
 80125d6:	601a      	str	r2, [r3, #0]
 80125d8:	4b12      	ldr	r3, [pc, #72]	; (8012624 <_tx_thread_initialize+0x5c>)
 80125da:	2200      	movs	r2, #0
 80125dc:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80125de:	4b12      	ldr	r3, [pc, #72]	; (8012628 <_tx_thread_initialize+0x60>)
 80125e0:	2220      	movs	r2, #32
 80125e2:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 80125e4:	2280      	movs	r2, #128	; 0x80
 80125e6:	2100      	movs	r1, #0
 80125e8:	4810      	ldr	r0, [pc, #64]	; (801262c <_tx_thread_initialize+0x64>)
 80125ea:	f001 ff35 	bl	8014458 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 80125ee:	4b10      	ldr	r3, [pc, #64]	; (8012630 <_tx_thread_initialize+0x68>)
 80125f0:	2200      	movs	r2, #0
 80125f2:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 80125f4:	4b0f      	ldr	r3, [pc, #60]	; (8012634 <_tx_thread_initialize+0x6c>)
 80125f6:	2200      	movs	r2, #0
 80125f8:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 80125fa:	4b0f      	ldr	r3, [pc, #60]	; (8012638 <_tx_thread_initialize+0x70>)
 80125fc:	2200      	movs	r2, #0
 80125fe:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8012600:	4b0e      	ldr	r3, [pc, #56]	; (801263c <_tx_thread_initialize+0x74>)
 8012602:	2200      	movs	r2, #0
 8012604:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO
                            | (((ULONG) 1) << 9)
#endif
#ifdef TX_ENABLE_EVENT_TRACE
                            | (((ULONG) 1) << 8)
 8012606:	4b0e      	ldr	r3, [pc, #56]	; (8012640 <_tx_thread_initialize+0x78>)
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	f043 2301 	orr.w	r3, r3, #16777472	; 0x1000100
 801260e:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
    _tx_build_options =  _tx_build_options 
 8012612:	4a0b      	ldr	r2, [pc, #44]	; (8012640 <_tx_thread_initialize+0x78>)
 8012614:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8012616:	bf00      	nop
 8012618:	bd80      	pop	{r7, pc}
 801261a:	bf00      	nop
 801261c:	20003014 	.word	0x20003014
 8012620:	20003018 	.word	0x20003018
 8012624:	20003024 	.word	0x20003024
 8012628:	20003028 	.word	0x20003028
 801262c:	2000302c 	.word	0x2000302c
 8012630:	2000301c 	.word	0x2000301c
 8012634:	20003020 	.word	0x20003020
 8012638:	200030ac 	.word	0x200030ac
 801263c:	200030b0 	.word	0x200030b0
 8012640:	200030b4 	.word	0x200030b4

08012644 <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 8012644:	b580      	push	{r7, lr}
 8012646:	b090      	sub	sp, #64	; 0x40
 8012648:	af00      	add	r7, sp, #0
 801264a:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 801264c:	2300      	movs	r3, #0
 801264e:	63bb      	str	r3, [r7, #56]	; 0x38
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012650:	f3ef 8310 	mrs	r3, PRIMASK
 8012654:	623b      	str	r3, [r7, #32]
    return(posture);
 8012656:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8012658:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 801265a:	b672      	cpsid	i
    return(int_posture);
 801265c:	69fb      	ldr	r3, [r7, #28]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 801265e:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME_API, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS)
 8012660:	4b5f      	ldr	r3, [pc, #380]	; (80127e0 <_tx_thread_resume+0x19c>)
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	62bb      	str	r3, [r7, #40]	; 0x28
 8012666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012668:	2b00      	cmp	r3, #0
 801266a:	d06d      	beq.n	8012748 <_tx_thread_resume+0x104>
 801266c:	4b5d      	ldr	r3, [pc, #372]	; (80127e4 <_tx_thread_resume+0x1a0>)
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012674:	2b00      	cmp	r3, #0
 8012676:	d067      	beq.n	8012748 <_tx_thread_resume+0x104>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012678:	f3ef 8305 	mrs	r3, IPSR
 801267c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 801267e:	69ba      	ldr	r2, [r7, #24]
 8012680:	4b59      	ldr	r3, [pc, #356]	; (80127e8 <_tx_thread_resume+0x1a4>)
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	4313      	orrs	r3, r2
 8012686:	627b      	str	r3, [r7, #36]	; 0x24
 8012688:	4b58      	ldr	r3, [pc, #352]	; (80127ec <_tx_thread_resume+0x1a8>)
 801268a:	681b      	ldr	r3, [r3, #0]
 801268c:	633b      	str	r3, [r7, #48]	; 0x30
 801268e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012690:	2b00      	cmp	r3, #0
 8012692:	d10b      	bne.n	80126ac <_tx_thread_resume+0x68>
 8012694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012698:	637b      	str	r3, [r7, #52]	; 0x34
 801269a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801269c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801269e:	041a      	lsls	r2, r3, #16
 80126a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80126a2:	4313      	orrs	r3, r2
 80126a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80126a8:	637b      	str	r3, [r7, #52]	; 0x34
 80126aa:	e00e      	b.n	80126ca <_tx_thread_resume+0x86>
 80126ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126ae:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80126b2:	d205      	bcs.n	80126c0 <_tx_thread_resume+0x7c>
 80126b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126b6:	637b      	str	r3, [r7, #52]	; 0x34
 80126b8:	f04f 33ff 	mov.w	r3, #4294967295
 80126bc:	633b      	str	r3, [r7, #48]	; 0x30
 80126be:	e004      	b.n	80126ca <_tx_thread_resume+0x86>
 80126c0:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80126c4:	633b      	str	r3, [r7, #48]	; 0x30
 80126c6:	2300      	movs	r3, #0
 80126c8:	637b      	str	r3, [r7, #52]	; 0x34
 80126ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80126cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126ce:	601a      	str	r2, [r3, #0]
 80126d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80126d4:	605a      	str	r2, [r3, #4]
 80126d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126d8:	226f      	movs	r2, #111	; 0x6f
 80126da:	609a      	str	r2, [r3, #8]
 80126dc:	4b44      	ldr	r3, [pc, #272]	; (80127f0 <_tx_thread_resume+0x1ac>)
 80126de:	681a      	ldr	r2, [r3, #0]
 80126e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126e2:	60da      	str	r2, [r3, #12]
 80126e4:	687a      	ldr	r2, [r7, #4]
 80126e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126e8:	611a      	str	r2, [r3, #16]
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80126ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126f0:	615a      	str	r2, [r3, #20]
 80126f2:	f107 0208 	add.w	r2, r7, #8
 80126f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126f8:	619a      	str	r2, [r3, #24]
 80126fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126fc:	2200      	movs	r2, #0
 80126fe:	61da      	str	r2, [r3, #28]
 8012700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012702:	3320      	adds	r3, #32
 8012704:	62bb      	str	r3, [r7, #40]	; 0x28
 8012706:	4b3b      	ldr	r3, [pc, #236]	; (80127f4 <_tx_thread_resume+0x1b0>)
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801270c:	429a      	cmp	r2, r3
 801270e:	d314      	bcc.n	801273a <_tx_thread_resume+0xf6>
 8012710:	4b39      	ldr	r3, [pc, #228]	; (80127f8 <_tx_thread_resume+0x1b4>)
 8012712:	681b      	ldr	r3, [r3, #0]
 8012714:	62bb      	str	r3, [r7, #40]	; 0x28
 8012716:	4a32      	ldr	r2, [pc, #200]	; (80127e0 <_tx_thread_resume+0x19c>)
 8012718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801271a:	6013      	str	r3, [r2, #0]
 801271c:	4b37      	ldr	r3, [pc, #220]	; (80127fc <_tx_thread_resume+0x1b8>)
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012722:	621a      	str	r2, [r3, #32]
 8012724:	4b36      	ldr	r3, [pc, #216]	; (8012800 <_tx_thread_resume+0x1bc>)
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d00d      	beq.n	8012748 <_tx_thread_resume+0x104>
 801272c:	4b34      	ldr	r3, [pc, #208]	; (8012800 <_tx_thread_resume+0x1bc>)
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	4a32      	ldr	r2, [pc, #200]	; (80127fc <_tx_thread_resume+0x1b8>)
 8012732:	6812      	ldr	r2, [r2, #0]
 8012734:	4610      	mov	r0, r2
 8012736:	4798      	blx	r3
 8012738:	e006      	b.n	8012748 <_tx_thread_resume+0x104>
 801273a:	4a29      	ldr	r2, [pc, #164]	; (80127e0 <_tx_thread_resume+0x19c>)
 801273c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801273e:	6013      	str	r3, [r2, #0]
 8012740:	4b2e      	ldr	r3, [pc, #184]	; (80127fc <_tx_thread_resume+0x1b8>)
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012746:	621a      	str	r2, [r3, #32]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801274c:	2b03      	cmp	r3, #3
 801274e:	d12f      	bne.n	80127b0 <_tx_thread_resume+0x16c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012750:	f3ef 8305 	mrs	r3, IPSR
 8012754:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8012756:	697a      	ldr	r2, [r7, #20]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8012758:	4b23      	ldr	r3, [pc, #140]	; (80127e8 <_tx_thread_resume+0x1a4>)
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	4313      	orrs	r3, r2
 801275e:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8012762:	d30d      	bcc.n	8012780 <_tx_thread_resume+0x13c>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8012764:	4b27      	ldr	r3, [pc, #156]	; (8012804 <_tx_thread_resume+0x1c0>)
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	63fb      	str	r3, [r7, #60]	; 0x3c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 801276a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801276c:	2b00      	cmp	r3, #0
 801276e:	d009      	beq.n	8012784 <_tx_thread_resume+0x140>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8012770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012774:	63bb      	str	r3, [r7, #56]	; 0x38

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8012776:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801277a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801277c:	63da      	str	r2, [r3, #60]	; 0x3c
 801277e:	e001      	b.n	8012784 <_tx_thread_resume+0x140>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8012780:	2300      	movs	r3, #0
 8012782:	63fb      	str	r3, [r7, #60]	; 0x3c
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8012784:	4b20      	ldr	r3, [pc, #128]	; (8012808 <_tx_thread_resume+0x1c4>)
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	3301      	adds	r3, #1
 801278a:	4a1f      	ldr	r2, [pc, #124]	; (8012808 <_tx_thread_resume+0x1c4>)
 801278c:	6013      	str	r3, [r2, #0]
 801278e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012790:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012792:	693b      	ldr	r3, [r7, #16]
 8012794:	f383 8810 	msr	PRIMASK, r3
}
 8012798:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 801279a:	6878      	ldr	r0, [r7, #4]
 801279c:	f000 fab0 	bl	8012d00 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 80127a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d002      	beq.n	80127ac <_tx_thread_resume+0x168>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 80127a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80127a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80127aa:	63da      	str	r2, [r3, #60]	; 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 80127ac:	2300      	movs	r3, #0
 80127ae:	e012      	b.n	80127d6 <_tx_thread_resume+0x192>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127b4:	2b01      	cmp	r3, #1
 80127b6:	d105      	bne.n	80127c4 <_tx_thread_resume+0x180>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	2200      	movs	r2, #0
 80127bc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 80127be:	2319      	movs	r3, #25
 80127c0:	60bb      	str	r3, [r7, #8]
 80127c2:	e001      	b.n	80127c8 <_tx_thread_resume+0x184>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 80127c4:	2312      	movs	r3, #18
 80127c6:	60bb      	str	r3, [r7, #8]
 80127c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127ca:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	f383 8810 	msr	PRIMASK, r3
}
 80127d2:	bf00      	nop
        }
    }
#endif

    /* Return completion status. */
    return(status);
 80127d4:	68bb      	ldr	r3, [r7, #8]
}
 80127d6:	4618      	mov	r0, r3
 80127d8:	3740      	adds	r7, #64	; 0x40
 80127da:	46bd      	mov	sp, r7
 80127dc:	bd80      	pop	{r7, pc}
 80127de:	bf00      	nop
 80127e0:	20003630 	.word	0x20003630
 80127e4:	20003634 	.word	0x20003634
 80127e8:	20000010 	.word	0x20000010
 80127ec:	20003014 	.word	0x20003014
 80127f0:	e0001004 	.word	0xe0001004
 80127f4:	2000362c 	.word	0x2000362c
 80127f8:	20003628 	.word	0x20003628
 80127fc:	2000361c 	.word	0x2000361c
 8012800:	20003638 	.word	0x20003638
 8012804:	20003018 	.word	0x20003018
 8012808:	200030ac 	.word	0x200030ac

0801280c <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 801280c:	b580      	push	{r7, lr}
 801280e:	b088      	sub	sp, #32
 8012810:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012812:	4b21      	ldr	r3, [pc, #132]	; (8012898 <_tx_thread_shell_entry+0x8c>)
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8012818:	69fb      	ldr	r3, [r7, #28]
 801281a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801281c:	69fa      	ldr	r2, [r7, #28]
 801281e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8012820:	4610      	mov	r0, r2
 8012822:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8012824:	4b1d      	ldr	r3, [pc, #116]	; (801289c <_tx_thread_shell_entry+0x90>)
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d003      	beq.n	8012834 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 801282c:	4b1b      	ldr	r3, [pc, #108]	; (801289c <_tx_thread_shell_entry+0x90>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	69f8      	ldr	r0, [r7, #28]
 8012832:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012834:	f3ef 8310 	mrs	r3, PRIMASK
 8012838:	607b      	str	r3, [r7, #4]
    return(posture);
 801283a:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 801283c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 801283e:	b672      	cpsid	i
    return(int_posture);
 8012840:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8012842:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8012844:	69fb      	ldr	r3, [r7, #28]
 8012846:	2201      	movs	r2, #1
 8012848:	631a      	str	r2, [r3, #48]	; 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 801284a:	69fb      	ldr	r3, [r7, #28]
 801284c:	2201      	movs	r2, #1
 801284e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012850:	69fb      	ldr	r3, [r7, #28]
 8012852:	2200      	movs	r2, #0
 8012854:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8012856:	4b12      	ldr	r3, [pc, #72]	; (80128a0 <_tx_thread_shell_entry+0x94>)
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	3301      	adds	r3, #1
 801285c:	4a10      	ldr	r2, [pc, #64]	; (80128a0 <_tx_thread_shell_entry+0x94>)
 801285e:	6013      	str	r3, [r2, #0]
 8012860:	69bb      	ldr	r3, [r7, #24]
 8012862:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012864:	68bb      	ldr	r3, [r7, #8]
 8012866:	f383 8810 	msr	PRIMASK, r3
}
 801286a:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 801286c:	f3ef 8314 	mrs	r3, CONTROL
 8012870:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8012872:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8012874:	617b      	str	r3, [r7, #20]
 8012876:	697b      	ldr	r3, [r7, #20]
 8012878:	f023 0304 	bic.w	r3, r3, #4
 801287c:	617b      	str	r3, [r7, #20]
 801287e:	697b      	ldr	r3, [r7, #20]
 8012880:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8012882:	693b      	ldr	r3, [r7, #16]
 8012884:	f383 8814 	msr	CONTROL, r3
}
 8012888:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 801288a:	69f8      	ldr	r0, [r7, #28]
 801288c:	f000 fbf2 	bl	8013074 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8012890:	bf00      	nop
 8012892:	3720      	adds	r7, #32
 8012894:	46bd      	mov	sp, r7
 8012896:	bd80      	pop	{r7, pc}
 8012898:	20003014 	.word	0x20003014
 801289c:	200030b0 	.word	0x200030b0
 80128a0:	200030ac 	.word	0x200030ac

080128a4 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 80128a4:	b580      	push	{r7, lr}
 80128a6:	b094      	sub	sp, #80	; 0x50
 80128a8:	af00      	add	r7, sp, #0
 80128aa:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80128ac:	f3ef 8310 	mrs	r3, PRIMASK
 80128b0:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 80128b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 80128b4:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80128b6:	b672      	cpsid	i
    return(int_posture);
 80128b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80128ba:	647b      	str	r3, [r7, #68]	; 0x44

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80128bc:	4b6f      	ldr	r3, [pc, #444]	; (8012a7c <_tx_thread_sleep+0x1d8>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	643b      	str	r3, [r7, #64]	; 0x40

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 80128c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d108      	bne.n	80128da <_tx_thread_sleep+0x36>
 80128c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80128ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80128cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128ce:	f383 8810 	msr	PRIMASK, r3
}
 80128d2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80128d4:	2313      	movs	r3, #19
 80128d6:	60fb      	str	r3, [r7, #12]
 80128d8:	e0ca      	b.n	8012a70 <_tx_thread_sleep+0x1cc>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80128da:	f3ef 8305 	mrs	r3, IPSR
 80128de:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 80128e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80128e2:	4b67      	ldr	r3, [pc, #412]	; (8012a80 <_tx_thread_sleep+0x1dc>)
 80128e4:	681b      	ldr	r3, [r3, #0]
 80128e6:	4313      	orrs	r3, r2
 80128e8:	2b00      	cmp	r3, #0
 80128ea:	d008      	beq.n	80128fe <_tx_thread_sleep+0x5a>
 80128ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80128ee:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80128f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128f2:	f383 8810 	msr	PRIMASK, r3
}
 80128f6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80128f8:	2313      	movs	r3, #19
 80128fa:	60fb      	str	r3, [r7, #12]
 80128fc:	e0b8      	b.n	8012a70 <_tx_thread_sleep+0x1cc>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 80128fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012900:	4a60      	ldr	r2, [pc, #384]	; (8012a84 <_tx_thread_sleep+0x1e0>)
 8012902:	4293      	cmp	r3, r2
 8012904:	d108      	bne.n	8012918 <_tx_thread_sleep+0x74>
 8012906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012908:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801290a:	6a3b      	ldr	r3, [r7, #32]
 801290c:	f383 8810 	msr	PRIMASK, r3
}
 8012910:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8012912:	2313      	movs	r3, #19
 8012914:	60fb      	str	r3, [r7, #12]
 8012916:	e0ab      	b.n	8012a70 <_tx_thread_sleep+0x1cc>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	2b00      	cmp	r3, #0
 801291c:	d108      	bne.n	8012930 <_tx_thread_sleep+0x8c>
 801291e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012920:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012922:	69fb      	ldr	r3, [r7, #28]
 8012924:	f383 8810 	msr	PRIMASK, r3
}
 8012928:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 801292a:	2300      	movs	r3, #0
 801292c:	60fb      	str	r3, [r7, #12]
 801292e:	e09f      	b.n	8012a70 <_tx_thread_sleep+0x1cc>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8012930:	4b55      	ldr	r3, [pc, #340]	; (8012a88 <_tx_thread_sleep+0x1e4>)
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d008      	beq.n	801294a <_tx_thread_sleep+0xa6>
 8012938:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801293a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801293c:	69bb      	ldr	r3, [r7, #24]
 801293e:	f383 8810 	msr	PRIMASK, r3
}
 8012942:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8012944:	2313      	movs	r3, #19
 8012946:	60fb      	str	r3, [r7, #12]
 8012948:	e092      	b.n	8012a70 <_tx_thread_sleep+0x1cc>
        }
        else
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SLEEP, TX_ULONG_TO_POINTER_CONVERT(timer_ticks), thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS)
 801294a:	4b50      	ldr	r3, [pc, #320]	; (8012a8c <_tx_thread_sleep+0x1e8>)
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012950:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012952:	2b00      	cmp	r3, #0
 8012954:	d06d      	beq.n	8012a32 <_tx_thread_sleep+0x18e>
 8012956:	4b4e      	ldr	r3, [pc, #312]	; (8012a90 <_tx_thread_sleep+0x1ec>)
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801295e:	2b00      	cmp	r3, #0
 8012960:	d067      	beq.n	8012a32 <_tx_thread_sleep+0x18e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012962:	f3ef 8305 	mrs	r3, IPSR
 8012966:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8012968:	697a      	ldr	r2, [r7, #20]
 801296a:	4b45      	ldr	r3, [pc, #276]	; (8012a80 <_tx_thread_sleep+0x1dc>)
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	4313      	orrs	r3, r2
 8012970:	63bb      	str	r3, [r7, #56]	; 0x38
 8012972:	4b42      	ldr	r3, [pc, #264]	; (8012a7c <_tx_thread_sleep+0x1d8>)
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	64bb      	str	r3, [r7, #72]	; 0x48
 8012978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801297a:	2b00      	cmp	r3, #0
 801297c:	d10b      	bne.n	8012996 <_tx_thread_sleep+0xf2>
 801297e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012982:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012984:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012988:	041a      	lsls	r2, r3, #16
 801298a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801298c:	4313      	orrs	r3, r2
 801298e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8012992:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012994:	e00e      	b.n	80129b4 <_tx_thread_sleep+0x110>
 8012996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012998:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 801299c:	d205      	bcs.n	80129aa <_tx_thread_sleep+0x106>
 801299e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80129a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80129a2:	f04f 33ff 	mov.w	r3, #4294967295
 80129a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80129a8:	e004      	b.n	80129b4 <_tx_thread_sleep+0x110>
 80129aa:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 80129ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80129b0:	2300      	movs	r3, #0
 80129b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80129b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80129b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129b8:	601a      	str	r2, [r3, #0]
 80129ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80129be:	605a      	str	r2, [r3, #4]
 80129c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129c2:	2270      	movs	r2, #112	; 0x70
 80129c4:	609a      	str	r2, [r3, #8]
 80129c6:	4b33      	ldr	r3, [pc, #204]	; (8012a94 <_tx_thread_sleep+0x1f0>)
 80129c8:	681a      	ldr	r2, [r3, #0]
 80129ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129cc:	60da      	str	r2, [r3, #12]
 80129ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129d0:	687a      	ldr	r2, [r7, #4]
 80129d2:	611a      	str	r2, [r3, #16]
 80129d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80129d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80129d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129da:	615a      	str	r2, [r3, #20]
 80129dc:	f107 020c 	add.w	r2, r7, #12
 80129e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129e2:	619a      	str	r2, [r3, #24]
 80129e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129e6:	2200      	movs	r2, #0
 80129e8:	61da      	str	r2, [r3, #28]
 80129ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129ec:	3320      	adds	r3, #32
 80129ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80129f0:	4b29      	ldr	r3, [pc, #164]	; (8012a98 <_tx_thread_sleep+0x1f4>)
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80129f6:	429a      	cmp	r2, r3
 80129f8:	d314      	bcc.n	8012a24 <_tx_thread_sleep+0x180>
 80129fa:	4b28      	ldr	r3, [pc, #160]	; (8012a9c <_tx_thread_sleep+0x1f8>)
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012a00:	4a22      	ldr	r2, [pc, #136]	; (8012a8c <_tx_thread_sleep+0x1e8>)
 8012a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012a04:	6013      	str	r3, [r2, #0]
 8012a06:	4b26      	ldr	r3, [pc, #152]	; (8012aa0 <_tx_thread_sleep+0x1fc>)
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012a0c:	621a      	str	r2, [r3, #32]
 8012a0e:	4b25      	ldr	r3, [pc, #148]	; (8012aa4 <_tx_thread_sleep+0x200>)
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d00d      	beq.n	8012a32 <_tx_thread_sleep+0x18e>
 8012a16:	4b23      	ldr	r3, [pc, #140]	; (8012aa4 <_tx_thread_sleep+0x200>)
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	4a21      	ldr	r2, [pc, #132]	; (8012aa0 <_tx_thread_sleep+0x1fc>)
 8012a1c:	6812      	ldr	r2, [r2, #0]
 8012a1e:	4610      	mov	r0, r2
 8012a20:	4798      	blx	r3
 8012a22:	e006      	b.n	8012a32 <_tx_thread_sleep+0x18e>
 8012a24:	4a19      	ldr	r2, [pc, #100]	; (8012a8c <_tx_thread_sleep+0x1e8>)
 8012a26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012a28:	6013      	str	r3, [r2, #0]
 8012a2a:	4b1d      	ldr	r3, [pc, #116]	; (8012aa0 <_tx_thread_sleep+0x1fc>)
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012a30:	621a      	str	r2, [r3, #32]
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8012a32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012a34:	2204      	movs	r2, #4
 8012a36:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012a38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012a3a:	2201      	movs	r2, #1
 8012a3c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8012a3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012a40:	2200      	movs	r2, #0
 8012a42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8012a46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012a48:	687a      	ldr	r2, [r7, #4]
 8012a4a:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012a4c:	4b0e      	ldr	r3, [pc, #56]	; (8012a88 <_tx_thread_sleep+0x1e4>)
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	3301      	adds	r3, #1
 8012a52:	4a0d      	ldr	r2, [pc, #52]	; (8012a88 <_tx_thread_sleep+0x1e4>)
 8012a54:	6013      	str	r3, [r2, #0]
 8012a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012a58:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012a5a:	693b      	ldr	r3, [r7, #16]
 8012a5c:	f383 8810 	msr	PRIMASK, r3
}
 8012a60:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8012a62:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8012a64:	f000 fb06 	bl	8013074 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8012a68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012a6e:	60fb      	str	r3, [r7, #12]
        }
    }

    /* Return completion status.  */
    return(status);
 8012a70:	68fb      	ldr	r3, [r7, #12]
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	3750      	adds	r7, #80	; 0x50
 8012a76:	46bd      	mov	sp, r7
 8012a78:	bd80      	pop	{r7, pc}
 8012a7a:	bf00      	nop
 8012a7c:	20003014 	.word	0x20003014
 8012a80:	20000010 	.word	0x20000010
 8012a84:	2000315c 	.word	0x2000315c
 8012a88:	200030ac 	.word	0x200030ac
 8012a8c:	20003630 	.word	0x20003630
 8012a90:	20003634 	.word	0x20003634
 8012a94:	e0001004 	.word	0xe0001004
 8012a98:	2000362c 	.word	0x2000362c
 8012a9c:	20003628 	.word	0x20003628
 8012aa0:	2000361c 	.word	0x2000361c
 8012aa4:	20003638 	.word	0x20003638

08012aa8 <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b090      	sub	sp, #64	; 0x40
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012ab0:	f3ef 8310 	mrs	r3, PRIMASK
 8012ab4:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8012ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8012ab8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8012aba:	b672      	cpsid	i
    return(int_posture);
 8012abc:	6a3b      	ldr	r3, [r7, #32]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8012abe:	637b      	str	r3, [r7, #52]	; 0x34

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012ac0:	4b68      	ldr	r3, [pc, #416]	; (8012c64 <_tx_thread_suspend+0x1bc>)
 8012ac2:	681b      	ldr	r3, [r3, #0]
 8012ac4:	633b      	str	r3, [r7, #48]	; 0x30

    /* If trace is enabled, insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND_API, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS)
 8012ac6:	4b68      	ldr	r3, [pc, #416]	; (8012c68 <_tx_thread_suspend+0x1c0>)
 8012ac8:	681b      	ldr	r3, [r3, #0]
 8012aca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	d06d      	beq.n	8012bae <_tx_thread_suspend+0x106>
 8012ad2:	4b66      	ldr	r3, [pc, #408]	; (8012c6c <_tx_thread_suspend+0x1c4>)
 8012ad4:	681b      	ldr	r3, [r3, #0]
 8012ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d067      	beq.n	8012bae <_tx_thread_suspend+0x106>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012ade:	f3ef 8305 	mrs	r3, IPSR
 8012ae2:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8012ae4:	69fa      	ldr	r2, [r7, #28]
 8012ae6:	4b62      	ldr	r3, [pc, #392]	; (8012c70 <_tx_thread_suspend+0x1c8>)
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	4313      	orrs	r3, r2
 8012aec:	62bb      	str	r3, [r7, #40]	; 0x28
 8012aee:	4b5d      	ldr	r3, [pc, #372]	; (8012c64 <_tx_thread_suspend+0x1bc>)
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	63bb      	str	r3, [r7, #56]	; 0x38
 8012af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d10b      	bne.n	8012b12 <_tx_thread_suspend+0x6a>
 8012afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012afe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012b04:	041a      	lsls	r2, r3, #16
 8012b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012b08:	4313      	orrs	r3, r2
 8012b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8012b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012b10:	e00e      	b.n	8012b30 <_tx_thread_suspend+0x88>
 8012b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b14:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8012b18:	d205      	bcs.n	8012b26 <_tx_thread_suspend+0x7e>
 8012b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8012b22:	63bb      	str	r3, [r7, #56]	; 0x38
 8012b24:	e004      	b.n	8012b30 <_tx_thread_suspend+0x88>
 8012b26:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8012b2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8012b2c:	2300      	movs	r3, #0
 8012b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012b30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b34:	601a      	str	r2, [r3, #0]
 8012b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012b3a:	605a      	str	r2, [r3, #4]
 8012b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b3e:	2272      	movs	r2, #114	; 0x72
 8012b40:	609a      	str	r2, [r3, #8]
 8012b42:	4b4c      	ldr	r3, [pc, #304]	; (8012c74 <_tx_thread_suspend+0x1cc>)
 8012b44:	681a      	ldr	r2, [r3, #0]
 8012b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b48:	60da      	str	r2, [r3, #12]
 8012b4a:	687a      	ldr	r2, [r7, #4]
 8012b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b4e:	611a      	str	r2, [r3, #16]
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b56:	615a      	str	r2, [r3, #20]
 8012b58:	f107 020c 	add.w	r2, r7, #12
 8012b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b5e:	619a      	str	r2, [r3, #24]
 8012b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b62:	2200      	movs	r2, #0
 8012b64:	61da      	str	r2, [r3, #28]
 8012b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b68:	3320      	adds	r3, #32
 8012b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012b6c:	4b42      	ldr	r3, [pc, #264]	; (8012c78 <_tx_thread_suspend+0x1d0>)
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012b72:	429a      	cmp	r2, r3
 8012b74:	d314      	bcc.n	8012ba0 <_tx_thread_suspend+0xf8>
 8012b76:	4b41      	ldr	r3, [pc, #260]	; (8012c7c <_tx_thread_suspend+0x1d4>)
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012b7c:	4a3a      	ldr	r2, [pc, #232]	; (8012c68 <_tx_thread_suspend+0x1c0>)
 8012b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b80:	6013      	str	r3, [r2, #0]
 8012b82:	4b3f      	ldr	r3, [pc, #252]	; (8012c80 <_tx_thread_suspend+0x1d8>)
 8012b84:	681b      	ldr	r3, [r3, #0]
 8012b86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012b88:	621a      	str	r2, [r3, #32]
 8012b8a:	4b3e      	ldr	r3, [pc, #248]	; (8012c84 <_tx_thread_suspend+0x1dc>)
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d00d      	beq.n	8012bae <_tx_thread_suspend+0x106>
 8012b92:	4b3c      	ldr	r3, [pc, #240]	; (8012c84 <_tx_thread_suspend+0x1dc>)
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	4a3a      	ldr	r2, [pc, #232]	; (8012c80 <_tx_thread_suspend+0x1d8>)
 8012b98:	6812      	ldr	r2, [r2, #0]
 8012b9a:	4610      	mov	r0, r2
 8012b9c:	4798      	blx	r3
 8012b9e:	e006      	b.n	8012bae <_tx_thread_suspend+0x106>
 8012ba0:	4a31      	ldr	r2, [pc, #196]	; (8012c68 <_tx_thread_suspend+0x1c0>)
 8012ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ba4:	6013      	str	r3, [r2, #0]
 8012ba6:	4b36      	ldr	r3, [pc, #216]	; (8012c80 <_tx_thread_suspend+0x1d8>)
 8012ba8:	681b      	ldr	r3, [r3, #0]
 8012baa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012bac:	621a      	str	r2, [r3, #32]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d130      	bne.n	8012c18 <_tx_thread_suspend+0x170>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 8012bb6:	2300      	movs	r3, #0
 8012bb8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012bba:	f3ef 8305 	mrs	r3, IPSR
 8012bbe:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8012bc0:	69ba      	ldr	r2, [r7, #24]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 8012bc2:	4b2b      	ldr	r3, [pc, #172]	; (8012c70 <_tx_thread_suspend+0x1c8>)
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	4313      	orrs	r3, r2
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d109      	bne.n	8012be0 <_tx_thread_suspend+0x138>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8012bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	429a      	cmp	r2, r3
 8012bd2:	d105      	bne.n	8012be0 <_tx_thread_suspend+0x138>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 8012bd4:	4b2c      	ldr	r3, [pc, #176]	; (8012c88 <_tx_thread_suspend+0x1e0>)
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d001      	beq.n	8012be0 <_tx_thread_suspend+0x138>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 8012bdc:	2314      	movs	r3, #20
 8012bde:	60fb      	str	r3, [r7, #12]
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 8012be0:	68fb      	ldr	r3, [r7, #12]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d132      	bne.n	8012c4c <_tx_thread_suspend+0x1a4>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	2203      	movs	r2, #3
 8012bea:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	2201      	movs	r2, #1
 8012bf0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	2200      	movs	r2, #0
 8012bf6:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012bf8:	4b23      	ldr	r3, [pc, #140]	; (8012c88 <_tx_thread_suspend+0x1e0>)
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	3301      	adds	r3, #1
 8012bfe:	4a22      	ldr	r2, [pc, #136]	; (8012c88 <_tx_thread_suspend+0x1e0>)
 8012c00:	6013      	str	r3, [r2, #0]
 8012c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c04:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012c06:	697b      	ldr	r3, [r7, #20]
 8012c08:	f383 8810 	msr	PRIMASK, r3
}
 8012c0c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8012c0e:	6878      	ldr	r0, [r7, #4]
 8012c10:	f000 fa30 	bl	8013074 <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 8012c14:	2300      	movs	r3, #0
 8012c16:	e020      	b.n	8012c5a <_tx_thread_suspend+0x1b2>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c1c:	2b02      	cmp	r3, #2
 8012c1e:	d102      	bne.n	8012c26 <_tx_thread_suspend+0x17e>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 8012c20:	2314      	movs	r3, #20
 8012c22:	60fb      	str	r3, [r7, #12]
 8012c24:	e012      	b.n	8012c4c <_tx_thread_suspend+0x1a4>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c2a:	2b01      	cmp	r3, #1
 8012c2c:	d102      	bne.n	8012c34 <_tx_thread_suspend+0x18c>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 8012c2e:	2314      	movs	r3, #20
 8012c30:	60fb      	str	r3, [r7, #12]
 8012c32:	e00b      	b.n	8012c4c <_tx_thread_suspend+0x1a4>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c38:	2b03      	cmp	r3, #3
 8012c3a:	d102      	bne.n	8012c42 <_tx_thread_suspend+0x19a>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 8012c3c:	2300      	movs	r3, #0
 8012c3e:	60fb      	str	r3, [r7, #12]
 8012c40:	e004      	b.n	8012c4c <_tx_thread_suspend+0x1a4>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	2201      	movs	r2, #1
 8012c46:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8012c48:	2300      	movs	r3, #0
 8012c4a:	60fb      	str	r3, [r7, #12]
 8012c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012c4e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012c50:	693b      	ldr	r3, [r7, #16]
 8012c52:	f383 8810 	msr	PRIMASK, r3
}
 8012c56:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 8012c58:	68fb      	ldr	r3, [r7, #12]
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8012c5a:	4618      	mov	r0, r3
 8012c5c:	3740      	adds	r7, #64	; 0x40
 8012c5e:	46bd      	mov	sp, r7
 8012c60:	bd80      	pop	{r7, pc}
 8012c62:	bf00      	nop
 8012c64:	20003014 	.word	0x20003014
 8012c68:	20003630 	.word	0x20003630
 8012c6c:	20003634 	.word	0x20003634
 8012c70:	20000010 	.word	0x20000010
 8012c74:	e0001004 	.word	0xe0001004
 8012c78:	2000362c 	.word	0x2000362c
 8012c7c:	20003628 	.word	0x20003628
 8012c80:	2000361c 	.word	0x2000361c
 8012c84:	20003638 	.word	0x20003638
 8012c88:	200030ac 	.word	0x200030ac

08012c8c <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8012c8c:	b480      	push	{r7}
 8012c8e:	b089      	sub	sp, #36	; 0x24
 8012c90:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012c92:	4b17      	ldr	r3, [pc, #92]	; (8012cf0 <_tx_thread_system_preempt_check+0x64>)
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8012c98:	69fb      	ldr	r3, [r7, #28]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d121      	bne.n	8012ce2 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8012c9e:	4b15      	ldr	r3, [pc, #84]	; (8012cf4 <_tx_thread_system_preempt_check+0x68>)
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8012ca4:	4b14      	ldr	r3, [pc, #80]	; (8012cf8 <_tx_thread_system_preempt_check+0x6c>)
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8012caa:	69ba      	ldr	r2, [r7, #24]
 8012cac:	697b      	ldr	r3, [r7, #20]
 8012cae:	429a      	cmp	r2, r3
 8012cb0:	d017      	beq.n	8012ce2 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012cb2:	4b12      	ldr	r3, [pc, #72]	; (8012cfc <_tx_thread_system_preempt_check+0x70>)
 8012cb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012cb8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012cba:	f3ef 8305 	mrs	r3, IPSR
 8012cbe:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8012cc0:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d10c      	bne.n	8012ce0 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012cc6:	f3ef 8310 	mrs	r3, PRIMASK
 8012cca:	60fb      	str	r3, [r7, #12]
    return(posture);
 8012ccc:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8012cce:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8012cd0:	b662      	cpsie	i
}
 8012cd2:	bf00      	nop
 8012cd4:	68bb      	ldr	r3, [r7, #8]
 8012cd6:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	f383 8810 	msr	PRIMASK, r3
}
 8012cde:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8012ce0:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8012ce2:	bf00      	nop
 8012ce4:	3724      	adds	r7, #36	; 0x24
 8012ce6:	46bd      	mov	sp, r7
 8012ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cec:	4770      	bx	lr
 8012cee:	bf00      	nop
 8012cf0:	200030ac 	.word	0x200030ac
 8012cf4:	20003014 	.word	0x20003014
 8012cf8:	20003018 	.word	0x20003018
 8012cfc:	e000ed04 	.word	0xe000ed04

08012d00 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8012d00:	b580      	push	{r7, lr}
 8012d02:	b09e      	sub	sp, #120	; 0x78
 8012d04:	af00      	add	r7, sp, #0
 8012d06:	6078      	str	r0, [r7, #4]
TX_THREAD       *current_thread;
ULONG           combined_flags;

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 8012d08:	2300      	movs	r3, #0
 8012d0a:	677b      	str	r3, [r7, #116]	; 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012d0c:	f3ef 8310 	mrs	r3, PRIMASK
 8012d10:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8012d12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 8012d14:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8012d16:	b672      	cpsid	i
    return(int_posture);
 8012d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8012d1a:	66bb      	str	r3, [r7, #104]	; 0x68

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d005      	beq.n	8012d30 <_tx_thread_system_resume+0x30>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	334c      	adds	r3, #76	; 0x4c
 8012d28:	4618      	mov	r0, r3
 8012d2a:	f000 fdaf 	bl	801388c <_tx_timer_system_deactivate>
 8012d2e:	e002      	b.n	8012d36 <_tx_thread_system_resume+0x36>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	2200      	movs	r2, #0
 8012d34:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

#ifdef TX_ENABLE_EVENT_TRACE

    /* If trace is enabled, save the current event pointer.  */
    entry_ptr =  _tx_trace_buffer_current_ptr;
 8012d36:	4b8b      	ldr	r3, [pc, #556]	; (8012f64 <_tx_thread_system_resume+0x264>)
 8012d38:	681b      	ldr	r3, [r3, #0]
 8012d3a:	667b      	str	r3, [r7, #100]	; 0x64
#endif

    /* Log the thread status change.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&execute_ptr), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 8012d3c:	4b89      	ldr	r3, [pc, #548]	; (8012f64 <_tx_thread_system_resume+0x264>)
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	663b      	str	r3, [r7, #96]	; 0x60
 8012d42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d06f      	beq.n	8012e28 <_tx_thread_system_resume+0x128>
 8012d48:	4b87      	ldr	r3, [pc, #540]	; (8012f68 <_tx_thread_system_resume+0x268>)
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	f003 0301 	and.w	r3, r3, #1
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d069      	beq.n	8012e28 <_tx_thread_system_resume+0x128>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012d54:	f3ef 8305 	mrs	r3, IPSR
 8012d58:	63bb      	str	r3, [r7, #56]	; 0x38
    return(ipsr_value);
 8012d5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012d5c:	4b83      	ldr	r3, [pc, #524]	; (8012f6c <_tx_thread_system_resume+0x26c>)
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	4313      	orrs	r3, r2
 8012d62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8012d64:	4b82      	ldr	r3, [pc, #520]	; (8012f70 <_tx_thread_system_resume+0x270>)
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	66fb      	str	r3, [r7, #108]	; 0x6c
 8012d6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d10b      	bne.n	8012d88 <_tx_thread_system_resume+0x88>
 8012d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d74:	673b      	str	r3, [r7, #112]	; 0x70
 8012d76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012d7a:	041a      	lsls	r2, r3, #16
 8012d7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012d7e:	4313      	orrs	r3, r2
 8012d80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8012d84:	673b      	str	r3, [r7, #112]	; 0x70
 8012d86:	e00e      	b.n	8012da6 <_tx_thread_system_resume+0xa6>
 8012d88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012d8a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8012d8e:	d205      	bcs.n	8012d9c <_tx_thread_system_resume+0x9c>
 8012d90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012d92:	673b      	str	r3, [r7, #112]	; 0x70
 8012d94:	f04f 33ff 	mov.w	r3, #4294967295
 8012d98:	66fb      	str	r3, [r7, #108]	; 0x6c
 8012d9a:	e004      	b.n	8012da6 <_tx_thread_system_resume+0xa6>
 8012d9c:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8012da0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8012da2:	2300      	movs	r3, #0
 8012da4:	673b      	str	r3, [r7, #112]	; 0x70
 8012da6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8012da8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012daa:	601a      	str	r2, [r3, #0]
 8012dac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012dae:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8012db0:	605a      	str	r2, [r3, #4]
 8012db2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012db4:	2201      	movs	r2, #1
 8012db6:	609a      	str	r2, [r3, #8]
 8012db8:	4b6e      	ldr	r3, [pc, #440]	; (8012f74 <_tx_thread_system_resume+0x274>)
 8012dba:	681a      	ldr	r2, [r3, #0]
 8012dbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012dbe:	60da      	str	r2, [r3, #12]
 8012dc0:	687a      	ldr	r2, [r7, #4]
 8012dc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012dc4:	611a      	str	r2, [r3, #16]
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012dca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012dcc:	615a      	str	r2, [r3, #20]
 8012dce:	f107 020c 	add.w	r2, r7, #12
 8012dd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012dd4:	619a      	str	r2, [r3, #24]
 8012dd6:	4b68      	ldr	r3, [pc, #416]	; (8012f78 <_tx_thread_system_resume+0x278>)
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	461a      	mov	r2, r3
 8012ddc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012dde:	61da      	str	r2, [r3, #28]
 8012de0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012de2:	3320      	adds	r3, #32
 8012de4:	663b      	str	r3, [r7, #96]	; 0x60
 8012de6:	4b65      	ldr	r3, [pc, #404]	; (8012f7c <_tx_thread_system_resume+0x27c>)
 8012de8:	681b      	ldr	r3, [r3, #0]
 8012dea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012dec:	429a      	cmp	r2, r3
 8012dee:	d314      	bcc.n	8012e1a <_tx_thread_system_resume+0x11a>
 8012df0:	4b63      	ldr	r3, [pc, #396]	; (8012f80 <_tx_thread_system_resume+0x280>)
 8012df2:	681b      	ldr	r3, [r3, #0]
 8012df4:	663b      	str	r3, [r7, #96]	; 0x60
 8012df6:	4a5b      	ldr	r2, [pc, #364]	; (8012f64 <_tx_thread_system_resume+0x264>)
 8012df8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012dfa:	6013      	str	r3, [r2, #0]
 8012dfc:	4b61      	ldr	r3, [pc, #388]	; (8012f84 <_tx_thread_system_resume+0x284>)
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012e02:	621a      	str	r2, [r3, #32]
 8012e04:	4b60      	ldr	r3, [pc, #384]	; (8012f88 <_tx_thread_system_resume+0x288>)
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d00d      	beq.n	8012e28 <_tx_thread_system_resume+0x128>
 8012e0c:	4b5e      	ldr	r3, [pc, #376]	; (8012f88 <_tx_thread_system_resume+0x288>)
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	4a5c      	ldr	r2, [pc, #368]	; (8012f84 <_tx_thread_system_resume+0x284>)
 8012e12:	6812      	ldr	r2, [r2, #0]
 8012e14:	4610      	mov	r0, r2
 8012e16:	4798      	blx	r3
 8012e18:	e006      	b.n	8012e28 <_tx_thread_system_resume+0x128>
 8012e1a:	4a52      	ldr	r2, [pc, #328]	; (8012f64 <_tx_thread_system_resume+0x264>)
 8012e1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012e1e:	6013      	str	r3, [r2, #0]
 8012e20:	4b58      	ldr	r3, [pc, #352]	; (8012f84 <_tx_thread_system_resume+0x284>)
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012e26:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

    /* Save the time stamp for later comparison to verify that
       the event hasn't been overwritten by the time we have
       computed the next thread to execute.  */
    if (entry_ptr != TX_NULL)
 8012e28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d002      	beq.n	8012e34 <_tx_thread_system_resume+0x134>
    {

        /* Save time stamp.  */
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 8012e2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012e30:	68db      	ldr	r3, [r3, #12]
 8012e32:	677b      	str	r3, [r7, #116]	; 0x74
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8012e34:	4b55      	ldr	r3, [pc, #340]	; (8012f8c <_tx_thread_system_resume+0x28c>)
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	3b01      	subs	r3, #1
 8012e3a:	4a54      	ldr	r2, [pc, #336]	; (8012f8c <_tx_thread_system_resume+0x28c>)
 8012e3c:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	f040 80b3 	bne.w	8012fae <_tx_thread_system_resume+0x2ae>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	f000 80c7 	beq.w	8012fe0 <_tx_thread_system_resume+0x2e0>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	f040 80a2 	bne.w	8012fa0 <_tx_thread_system_resume+0x2a0>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	2200      	movs	r2, #0
 8012e60:	631a      	str	r2, [r3, #48]	; 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e66:	65bb      	str	r3, [r7, #88]	; 0x58
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8012e68:	4a49      	ldr	r2, [pc, #292]	; (8012f90 <_tx_thread_system_resume+0x290>)
 8012e6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012e70:	657b      	str	r3, [r7, #84]	; 0x54
                if (head_ptr == TX_NULL)
 8012e72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d164      	bne.n	8012f42 <_tx_thread_system_resume+0x242>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8012e78:	4945      	ldr	r1, [pc, #276]	; (8012f90 <_tx_thread_system_resume+0x290>)
 8012e7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012e7c:	687a      	ldr	r2, [r7, #4]
 8012e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	687a      	ldr	r2, [r7, #4]
 8012e86:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	687a      	ldr	r2, [r7, #4]
 8012e8c:	625a      	str	r2, [r3, #36]	; 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8012e8e:	2201      	movs	r2, #1
 8012e90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012e92:	fa02 f303 	lsl.w	r3, r2, r3
 8012e96:	64fb      	str	r3, [r7, #76]	; 0x4c
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8012e98:	4b3e      	ldr	r3, [pc, #248]	; (8012f94 <_tx_thread_system_resume+0x294>)
 8012e9a:	681a      	ldr	r2, [r3, #0]
 8012e9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012e9e:	4313      	orrs	r3, r2
 8012ea0:	4a3c      	ldr	r2, [pc, #240]	; (8012f94 <_tx_thread_system_resume+0x294>)
 8012ea2:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8012ea4:	4b3c      	ldr	r3, [pc, #240]	; (8012f98 <_tx_thread_system_resume+0x298>)
 8012ea6:	681b      	ldr	r3, [r3, #0]
 8012ea8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012eaa:	429a      	cmp	r2, r3
 8012eac:	f080 8098 	bcs.w	8012fe0 <_tx_thread_system_resume+0x2e0>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8012eb0:	4a39      	ldr	r2, [pc, #228]	; (8012f98 <_tx_thread_system_resume+0x298>)
 8012eb2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8012eb4:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8012eb6:	4b30      	ldr	r3, [pc, #192]	; (8012f78 <_tx_thread_system_resume+0x278>)
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	60fb      	str	r3, [r7, #12]

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d103      	bne.n	8012eca <_tx_thread_system_resume+0x1ca>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8012ec2:	4a2d      	ldr	r2, [pc, #180]	; (8012f78 <_tx_thread_system_resume+0x278>)
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	6013      	str	r3, [r2, #0]
 8012ec8:	e08a      	b.n	8012fe0 <_tx_thread_system_resume+0x2e0>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012ece:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012ed0:	429a      	cmp	r2, r3
 8012ed2:	f080 8085 	bcs.w	8012fe0 <_tx_thread_system_resume+0x2e0>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8012ed6:	4a28      	ldr	r2, [pc, #160]	; (8012f78 <_tx_thread_system_resume+0x278>)
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                                /* Check that the event time stamp is unchanged.  A different
                                   timestamp means that a later event wrote over the thread
                                   resume event. In that case, do nothing here.  */
                                if (entry_ptr != TX_NULL)
 8012edc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	d009      	beq.n	8012ef6 <_tx_thread_system_resume+0x1f6>
                                {

                                    /* Is the timestamp the same?  */
                                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8012ee2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012ee4:	68db      	ldr	r3, [r3, #12]
 8012ee6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8012ee8:	429a      	cmp	r2, r3
 8012eea:	d104      	bne.n	8012ef6 <_tx_thread_system_resume+0x1f6>
                                    {

                                        /* Timestamp is the same, set the "next thread pointer" to NULL. This can
                                           be used by the trace analysis tool to show idle system conditions.  */
                                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8012eec:	4b22      	ldr	r3, [pc, #136]	; (8012f78 <_tx_thread_system_resume+0x278>)
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	461a      	mov	r2, r3
 8012ef2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012ef4:	61da      	str	r2, [r3, #28]
 8012ef6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8012ef8:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012efc:	f383 8810 	msr	PRIMASK, r3
}
 8012f00:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012f02:	4b22      	ldr	r3, [pc, #136]	; (8012f8c <_tx_thread_system_resume+0x28c>)
 8012f04:	681b      	ldr	r3, [r3, #0]
 8012f06:	64bb      	str	r3, [r7, #72]	; 0x48
                                if (combined_flags == ((ULONG) 0))
 8012f08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	f040 80a1 	bne.w	8013052 <_tx_thread_system_resume+0x352>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012f10:	4b22      	ldr	r3, [pc, #136]	; (8012f9c <_tx_thread_system_resume+0x29c>)
 8012f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012f16:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012f18:	f3ef 8305 	mrs	r3, IPSR
 8012f1c:	633b      	str	r3, [r7, #48]	; 0x30
    return(ipsr_value);
 8012f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    if (_tx_ipsr_get() == 0)
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	f040 8098 	bne.w	8013056 <_tx_thread_system_resume+0x356>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8012f26:	f3ef 8310 	mrs	r3, PRIMASK
 8012f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8012f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
        interrupt_save = __get_interrupt_posture();
 8012f2e:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSIE  i": : : "memory");
 8012f30:	b662      	cpsie	i
}
 8012f32:	bf00      	nop
 8012f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f36:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f3a:	f383 8810 	msr	PRIMASK, r3
}
 8012f3e:	bf00      	nop
}
 8012f40:	e089      	b.n	8013056 <_tx_thread_system_resume+0x356>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8012f42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f46:	653b      	str	r3, [r7, #80]	; 0x50
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8012f48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012f4a:	687a      	ldr	r2, [r7, #4]
 8012f4c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8012f4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012f50:	687a      	ldr	r2, [r7, #4]
 8012f52:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012f58:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012f5e:	621a      	str	r2, [r3, #32]
 8012f60:	e03e      	b.n	8012fe0 <_tx_thread_system_resume+0x2e0>
 8012f62:	bf00      	nop
 8012f64:	20003630 	.word	0x20003630
 8012f68:	20003634 	.word	0x20003634
 8012f6c:	20000010 	.word	0x20000010
 8012f70:	20003014 	.word	0x20003014
 8012f74:	e0001004 	.word	0xe0001004
 8012f78:	20003018 	.word	0x20003018
 8012f7c:	2000362c 	.word	0x2000362c
 8012f80:	20003628 	.word	0x20003628
 8012f84:	2000361c 	.word	0x2000361c
 8012f88:	20003638 	.word	0x20003638
 8012f8c:	200030ac 	.word	0x200030ac
 8012f90:	2000302c 	.word	0x2000302c
 8012f94:	20003024 	.word	0x20003024
 8012f98:	20003028 	.word	0x20003028
 8012f9c:	e000ed04 	.word	0xe000ed04
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	2200      	movs	r2, #0
 8012fa4:	635a      	str	r2, [r3, #52]	; 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	2203      	movs	r2, #3
 8012faa:	631a      	str	r2, [r3, #48]	; 0x30
 8012fac:	e018      	b.n	8012fe0 <_tx_thread_system_resume+0x2e0>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012fb2:	2b01      	cmp	r3, #1
 8012fb4:	d014      	beq.n	8012fe0 <_tx_thread_system_resume+0x2e0>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012fba:	2b02      	cmp	r3, #2
 8012fbc:	d010      	beq.n	8012fe0 <_tx_thread_system_resume+0x2e0>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d106      	bne.n	8012fd4 <_tx_thread_system_resume+0x2d4>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	2200      	movs	r2, #0
 8012fca:	639a      	str	r2, [r3, #56]	; 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	2200      	movs	r2, #0
 8012fd0:	631a      	str	r2, [r3, #48]	; 0x30
 8012fd2:	e005      	b.n	8012fe0 <_tx_thread_system_resume+0x2e0>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	2200      	movs	r2, #0
 8012fd8:	635a      	str	r2, [r3, #52]	; 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	2203      	movs	r2, #3
 8012fde:	631a      	str	r2, [r3, #48]	; 0x30
#ifdef TX_ENABLE_EVENT_TRACE

    /* Check that the event time stamp is unchanged.  A different
       timestamp means that a later event wrote over the thread
       resume event. In that case, do nothing here.  */
    if (entry_ptr != TX_NULL)
 8012fe0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d009      	beq.n	8012ffa <_tx_thread_system_resume+0x2fa>
    {

        /* Is the timestamp the same?  */
        if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8012fe6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012fe8:	68db      	ldr	r3, [r3, #12]
 8012fea:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8012fec:	429a      	cmp	r2, r3
 8012fee:	d104      	bne.n	8012ffa <_tx_thread_system_resume+0x2fa>
            /* Timestamp is the same, set the "next thread pointer" to NULL. This can
               be used by the trace analysis tool to show idle system conditions.  */
#ifdef TX_MISRA_ENABLE
            entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
            entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8012ff0:	4b1c      	ldr	r3, [pc, #112]	; (8013064 <_tx_thread_system_resume+0x364>)
 8012ff2:	681b      	ldr	r3, [r3, #0]
 8012ff4:	461a      	mov	r2, r3
 8012ff6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012ff8:	61da      	str	r2, [r3, #28]
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012ffa:	4b1b      	ldr	r3, [pc, #108]	; (8013068 <_tx_thread_system_resume+0x368>)
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	647b      	str	r3, [r7, #68]	; 0x44
 8013000:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8013002:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013004:	6a3b      	ldr	r3, [r7, #32]
 8013006:	f383 8810 	msr	PRIMASK, r3
}
 801300a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 801300c:	4b15      	ldr	r3, [pc, #84]	; (8013064 <_tx_thread_system_resume+0x364>)
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013012:	429a      	cmp	r2, r3
 8013014:	d022      	beq.n	801305c <_tx_thread_system_resume+0x35c>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8013016:	4b15      	ldr	r3, [pc, #84]	; (801306c <_tx_thread_system_resume+0x36c>)
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	64bb      	str	r3, [r7, #72]	; 0x48
        if (combined_flags == ((ULONG) 0))
 801301c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801301e:	2b00      	cmp	r3, #0
 8013020:	d11c      	bne.n	801305c <_tx_thread_system_resume+0x35c>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8013022:	4b13      	ldr	r3, [pc, #76]	; (8013070 <_tx_thread_system_resume+0x370>)
 8013024:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013028:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801302a:	f3ef 8305 	mrs	r3, IPSR
 801302e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8013030:	69fb      	ldr	r3, [r7, #28]
    if (_tx_ipsr_get() == 0)
 8013032:	2b00      	cmp	r3, #0
 8013034:	d111      	bne.n	801305a <_tx_thread_system_resume+0x35a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013036:	f3ef 8310 	mrs	r3, PRIMASK
 801303a:	61bb      	str	r3, [r7, #24]
    return(posture);
 801303c:	69bb      	ldr	r3, [r7, #24]
        interrupt_save = __get_interrupt_posture();
 801303e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8013040:	b662      	cpsie	i
}
 8013042:	bf00      	nop
 8013044:	697b      	ldr	r3, [r7, #20]
 8013046:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013048:	693b      	ldr	r3, [r7, #16]
 801304a:	f383 8810 	msr	PRIMASK, r3
}
 801304e:	bf00      	nop
}
 8013050:	e003      	b.n	801305a <_tx_thread_system_resume+0x35a>
                                return;
 8013052:	bf00      	nop
 8013054:	e002      	b.n	801305c <_tx_thread_system_resume+0x35c>
 8013056:	bf00      	nop
 8013058:	e000      	b.n	801305c <_tx_thread_system_resume+0x35c>
 801305a:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 801305c:	3778      	adds	r7, #120	; 0x78
 801305e:	46bd      	mov	sp, r7
 8013060:	bd80      	pop	{r7, pc}
 8013062:	bf00      	nop
 8013064:	20003018 	.word	0x20003018
 8013068:	20003014 	.word	0x20003014
 801306c:	200030ac 	.word	0x200030ac
 8013070:	e000ed04 	.word	0xe000ed04

08013074 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b0a4      	sub	sp, #144	; 0x90
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
ULONG           timeout;
#endif

#ifdef TX_ENABLE_EVENT_TRACE
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
 801307c:	2300      	movs	r3, #0
 801307e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8013082:	4b98      	ldr	r3, [pc, #608]	; (80132e4 <_tx_thread_system_suspend+0x270>)
 8013084:	681b      	ldr	r3, [r3, #0]
 8013086:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801308a:	f3ef 8310 	mrs	r3, PRIMASK
 801308e:	653b      	str	r3, [r7, #80]	; 0x50
    return(posture);
 8013090:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    int_posture = __get_interrupt_posture();
 8013092:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile ("CPSID i" : : : "memory");
 8013094:	b672      	cpsid	i
    return(int_posture);
 8013096:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8013098:	67fb      	str	r3, [r7, #124]	; 0x7c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 801309a:	687a      	ldr	r2, [r7, #4]
 801309c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80130a0:	429a      	cmp	r2, r3
 80130a2:	d112      	bne.n	80130ca <_tx_thread_system_suspend+0x56>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80130a8:	67bb      	str	r3, [r7, #120]	; 0x78

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 80130aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d008      	beq.n	80130c2 <_tx_thread_system_suspend+0x4e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 80130b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80130b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130b6:	d004      	beq.n	80130c2 <_tx_thread_system_suspend+0x4e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	334c      	adds	r3, #76	; 0x4c
 80130bc:	4618      	mov	r0, r3
 80130be:	f000 fb83 	bl	80137c8 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	69db      	ldr	r3, [r3, #28]
 80130c6:	4a88      	ldr	r2, [pc, #544]	; (80132e8 <_tx_thread_system_suspend+0x274>)
 80130c8:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80130ca:	4b88      	ldr	r3, [pc, #544]	; (80132ec <_tx_thread_system_suspend+0x278>)
 80130cc:	681b      	ldr	r3, [r3, #0]
 80130ce:	3b01      	subs	r3, #1
 80130d0:	4a86      	ldr	r2, [pc, #536]	; (80132ec <_tx_thread_system_suspend+0x278>)
 80130d2:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80130d8:	2b01      	cmp	r3, #1
 80130da:	f040 817d 	bne.w	80133d8 <_tx_thread_system_suspend+0x364>
        TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state)

#ifdef TX_ENABLE_EVENT_TRACE

        /* If trace is enabled, save the current event pointer.  */
        entry_ptr =  _tx_trace_buffer_current_ptr;
 80130de:	4b84      	ldr	r3, [pc, #528]	; (80132f0 <_tx_thread_system_suspend+0x27c>)
 80130e0:	681b      	ldr	r3, [r3, #0]
 80130e2:	677b      	str	r3, [r7, #116]	; 0x74
#endif

        /* Log the thread status change.  */
        TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&priority), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS)
 80130e4:	4b82      	ldr	r3, [pc, #520]	; (80132f0 <_tx_thread_system_suspend+0x27c>)
 80130e6:	681b      	ldr	r3, [r3, #0]
 80130e8:	673b      	str	r3, [r7, #112]	; 0x70
 80130ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d07c      	beq.n	80131ea <_tx_thread_system_suspend+0x176>
 80130f0:	4b80      	ldr	r3, [pc, #512]	; (80132f4 <_tx_thread_system_suspend+0x280>)
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	f003 0301 	and.w	r3, r3, #1
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d076      	beq.n	80131ea <_tx_thread_system_suspend+0x176>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80130fc:	f3ef 8305 	mrs	r3, IPSR
 8013100:	64bb      	str	r3, [r7, #72]	; 0x48
    return(ipsr_value);
 8013102:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013104:	4b7c      	ldr	r3, [pc, #496]	; (80132f8 <_tx_thread_system_suspend+0x284>)
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	4313      	orrs	r3, r2
 801310a:	66fb      	str	r3, [r7, #108]	; 0x6c
 801310c:	4b75      	ldr	r3, [pc, #468]	; (80132e4 <_tx_thread_system_suspend+0x270>)
 801310e:	681b      	ldr	r3, [r3, #0]
 8013110:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8013114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013116:	2b00      	cmp	r3, #0
 8013118:	d110      	bne.n	801313c <_tx_thread_system_suspend+0xc8>
 801311a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013120:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8013124:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8013128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801312a:	041a      	lsls	r2, r3, #16
 801312c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8013130:	4313      	orrs	r3, r2
 8013132:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8013136:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 801313a:	e013      	b.n	8013164 <_tx_thread_system_suspend+0xf0>
 801313c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801313e:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013142:	d208      	bcs.n	8013156 <_tx_thread_system_suspend+0xe2>
 8013144:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8013148:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 801314c:	f04f 33ff 	mov.w	r3, #4294967295
 8013150:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8013154:	e006      	b.n	8013164 <_tx_thread_system_suspend+0xf0>
 8013156:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 801315a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801315e:	2300      	movs	r3, #0
 8013160:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8013164:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8013168:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801316a:	601a      	str	r2, [r3, #0]
 801316c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801316e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013172:	605a      	str	r2, [r3, #4]
 8013174:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013176:	2202      	movs	r2, #2
 8013178:	609a      	str	r2, [r3, #8]
 801317a:	4b60      	ldr	r3, [pc, #384]	; (80132fc <_tx_thread_system_suspend+0x288>)
 801317c:	681a      	ldr	r2, [r3, #0]
 801317e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013180:	60da      	str	r2, [r3, #12]
 8013182:	687a      	ldr	r2, [r7, #4]
 8013184:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013186:	611a      	str	r2, [r3, #16]
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801318c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801318e:	615a      	str	r2, [r3, #20]
 8013190:	f107 0208 	add.w	r2, r7, #8
 8013194:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013196:	619a      	str	r2, [r3, #24]
 8013198:	4b59      	ldr	r3, [pc, #356]	; (8013300 <_tx_thread_system_suspend+0x28c>)
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	461a      	mov	r2, r3
 801319e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80131a0:	61da      	str	r2, [r3, #28]
 80131a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80131a4:	3320      	adds	r3, #32
 80131a6:	673b      	str	r3, [r7, #112]	; 0x70
 80131a8:	4b56      	ldr	r3, [pc, #344]	; (8013304 <_tx_thread_system_suspend+0x290>)
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80131ae:	429a      	cmp	r2, r3
 80131b0:	d314      	bcc.n	80131dc <_tx_thread_system_suspend+0x168>
 80131b2:	4b55      	ldr	r3, [pc, #340]	; (8013308 <_tx_thread_system_suspend+0x294>)
 80131b4:	681b      	ldr	r3, [r3, #0]
 80131b6:	673b      	str	r3, [r7, #112]	; 0x70
 80131b8:	4a4d      	ldr	r2, [pc, #308]	; (80132f0 <_tx_thread_system_suspend+0x27c>)
 80131ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80131bc:	6013      	str	r3, [r2, #0]
 80131be:	4b53      	ldr	r3, [pc, #332]	; (801330c <_tx_thread_system_suspend+0x298>)
 80131c0:	681b      	ldr	r3, [r3, #0]
 80131c2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80131c4:	621a      	str	r2, [r3, #32]
 80131c6:	4b52      	ldr	r3, [pc, #328]	; (8013310 <_tx_thread_system_suspend+0x29c>)
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d00d      	beq.n	80131ea <_tx_thread_system_suspend+0x176>
 80131ce:	4b50      	ldr	r3, [pc, #320]	; (8013310 <_tx_thread_system_suspend+0x29c>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	4a4e      	ldr	r2, [pc, #312]	; (801330c <_tx_thread_system_suspend+0x298>)
 80131d4:	6812      	ldr	r2, [r2, #0]
 80131d6:	4610      	mov	r0, r2
 80131d8:	4798      	blx	r3
 80131da:	e006      	b.n	80131ea <_tx_thread_system_suspend+0x176>
 80131dc:	4a44      	ldr	r2, [pc, #272]	; (80132f0 <_tx_thread_system_suspend+0x27c>)
 80131de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80131e0:	6013      	str	r3, [r2, #0]
 80131e2:	4b4a      	ldr	r3, [pc, #296]	; (801330c <_tx_thread_system_suspend+0x298>)
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80131e8:	621a      	str	r2, [r3, #32]
#ifdef TX_ENABLE_EVENT_TRACE

        /* Save the time stamp for later comparison to verify that
           the event hasn't been overwritten by the time we have
           computed the next thread to execute.  */
        if (entry_ptr != TX_NULL)
 80131ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d003      	beq.n	80131f8 <_tx_thread_system_suspend+0x184>
        {

            /* Save time stamp.  */
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
 80131f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80131f2:	68db      	ldr	r3, [r3, #12]
 80131f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	2200      	movs	r2, #0
 80131fc:	639a      	str	r2, [r3, #56]	; 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013202:	60bb      	str	r3, [r7, #8]

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	6a1b      	ldr	r3, [r3, #32]
 8013208:	66bb      	str	r3, [r7, #104]	; 0x68

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 801320a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	429a      	cmp	r2, r3
 8013210:	d016      	beq.n	8013240 <_tx_thread_system_suspend+0x1cc>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013216:	657b      	str	r3, [r7, #84]	; 0x54

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8013218:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801321a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801321c:	625a      	str	r2, [r3, #36]	; 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 801321e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013220:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8013222:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8013224:	68bb      	ldr	r3, [r7, #8]
 8013226:	4a3b      	ldr	r2, [pc, #236]	; (8013314 <_tx_thread_system_suspend+0x2a0>)
 8013228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801322c:	687a      	ldr	r2, [r7, #4]
 801322e:	429a      	cmp	r2, r3
 8013230:	f040 8085 	bne.w	801333e <_tx_thread_system_suspend+0x2ca>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8013234:	68bb      	ldr	r3, [r7, #8]
 8013236:	4937      	ldr	r1, [pc, #220]	; (8013314 <_tx_thread_system_suspend+0x2a0>)
 8013238:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801323a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801323e:	e07e      	b.n	801333e <_tx_thread_system_suspend+0x2ca>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8013240:	68bb      	ldr	r3, [r7, #8]
 8013242:	4a34      	ldr	r2, [pc, #208]	; (8013314 <_tx_thread_system_suspend+0x2a0>)
 8013244:	2100      	movs	r1, #0
 8013246:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 801324a:	68bb      	ldr	r3, [r7, #8]
 801324c:	2201      	movs	r2, #1
 801324e:	fa02 f303 	lsl.w	r3, r2, r3
 8013252:	667b      	str	r3, [r7, #100]	; 0x64
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8013254:	4b30      	ldr	r3, [pc, #192]	; (8013318 <_tx_thread_system_suspend+0x2a4>)
 8013256:	681a      	ldr	r2, [r3, #0]
 8013258:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801325a:	43db      	mvns	r3, r3
 801325c:	4013      	ands	r3, r2
 801325e:	4a2e      	ldr	r2, [pc, #184]	; (8013318 <_tx_thread_system_suspend+0x2a4>)
 8013260:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8013262:	2300      	movs	r3, #0
 8013264:	663b      	str	r3, [r7, #96]	; 0x60
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8013266:	4b2c      	ldr	r3, [pc, #176]	; (8013318 <_tx_thread_system_suspend+0x2a4>)
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 801326c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801326e:	2b00      	cmp	r3, #0
 8013270:	d158      	bne.n	8013324 <_tx_thread_system_suspend+0x2b0>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8013272:	4b2a      	ldr	r3, [pc, #168]	; (801331c <_tx_thread_system_suspend+0x2a8>)
 8013274:	2220      	movs	r2, #32
 8013276:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8013278:	4b21      	ldr	r3, [pc, #132]	; (8013300 <_tx_thread_system_suspend+0x28c>)
 801327a:	2200      	movs	r2, #0
 801327c:	601a      	str	r2, [r3, #0]
#ifdef TX_ENABLE_EVENT_TRACE

                /* Check that the event time stamp is unchanged.  A different
                   timestamp means that a later event wrote over the thread
                   suspend event. In that case, do nothing here.  */
                if (entry_ptr != TX_NULL)
 801327e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8013280:	2b00      	cmp	r3, #0
 8013282:	d008      	beq.n	8013296 <_tx_thread_system_suspend+0x222>
                {

                    /* Is the timestamp the same?  */
                    if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 8013284:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8013286:	68db      	ldr	r3, [r3, #12]
 8013288:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 801328c:	429a      	cmp	r2, r3
 801328e:	d102      	bne.n	8013296 <_tx_thread_system_suspend+0x222>
                    {

                        /* Timestamp is the same, set the "next thread pointer" to the new value of the
                           next thread to execute. This can be used by the trace analysis tool to keep
                           track of next thread execution.  */
                        entry_ptr -> tx_trace_buffer_entry_information_field_4 =  0;
 8013290:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8013292:	2200      	movs	r2, #0
 8013294:	61da      	str	r2, [r3, #28]
 8013296:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013298:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801329a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801329c:	f383 8810 	msr	PRIMASK, r3
}
 80132a0:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80132a2:	4b12      	ldr	r3, [pc, #72]	; (80132ec <_tx_thread_system_suspend+0x278>)
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	65bb      	str	r3, [r7, #88]	; 0x58
                if (combined_flags == ((ULONG) 0))
 80132a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	f040 80bf 	bne.w	801342e <_tx_thread_system_suspend+0x3ba>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80132b0:	4b1b      	ldr	r3, [pc, #108]	; (8013320 <_tx_thread_system_suspend+0x2ac>)
 80132b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80132b6:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80132b8:	f3ef 8305 	mrs	r3, IPSR
 80132bc:	643b      	str	r3, [r7, #64]	; 0x40
    return(ipsr_value);
 80132be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    if (_tx_ipsr_get() == 0)
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d10c      	bne.n	80132de <_tx_thread_system_suspend+0x26a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80132c4:	f3ef 8310 	mrs	r3, PRIMASK
 80132c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    return(posture);
 80132ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        interrupt_save = __get_interrupt_posture();
 80132cc:	63bb      	str	r3, [r7, #56]	; 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 80132ce:	b662      	cpsie	i
}
 80132d0:	bf00      	nop
 80132d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132d4:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80132d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132d8:	f383 8810 	msr	PRIMASK, r3
}
 80132dc:	bf00      	nop
}
 80132de:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 80132e0:	e0a5      	b.n	801342e <_tx_thread_system_suspend+0x3ba>
 80132e2:	bf00      	nop
 80132e4:	20003014 	.word	0x20003014
 80132e8:	20003618 	.word	0x20003618
 80132ec:	200030ac 	.word	0x200030ac
 80132f0:	20003630 	.word	0x20003630
 80132f4:	20003634 	.word	0x20003634
 80132f8:	20000010 	.word	0x20000010
 80132fc:	e0001004 	.word	0xe0001004
 8013300:	20003018 	.word	0x20003018
 8013304:	2000362c 	.word	0x2000362c
 8013308:	20003628 	.word	0x20003628
 801330c:	2000361c 	.word	0x2000361c
 8013310:	20003638 	.word	0x20003638
 8013314:	2000302c 	.word	0x2000302c
 8013318:	20003024 	.word	0x20003024
 801331c:	20003028 	.word	0x20003028
 8013320:	e000ed04 	.word	0xe000ed04
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8013324:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013326:	fa93 f3a3 	rbit	r3, r3
 801332a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801332c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801332e:	fab3 f383 	clz	r3, r3
 8013332:	667b      	str	r3, [r7, #100]	; 0x64

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8013334:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013336:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8013338:	4413      	add	r3, r2
 801333a:	4a41      	ldr	r2, [pc, #260]	; (8013440 <_tx_thread_system_suspend+0x3cc>)
 801333c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 801333e:	4b41      	ldr	r3, [pc, #260]	; (8013444 <_tx_thread_system_suspend+0x3d0>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	687a      	ldr	r2, [r7, #4]
 8013344:	429a      	cmp	r2, r3
 8013346:	d139      	bne.n	80133bc <_tx_thread_system_suspend+0x348>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8013348:	4b3d      	ldr	r3, [pc, #244]	; (8013440 <_tx_thread_system_suspend+0x3cc>)
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	4a3e      	ldr	r2, [pc, #248]	; (8013448 <_tx_thread_system_suspend+0x3d4>)
 801334e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013352:	4a3c      	ldr	r2, [pc, #240]	; (8013444 <_tx_thread_system_suspend+0x3d0>)
 8013354:	6013      	str	r3, [r2, #0]
#ifdef TX_ENABLE_EVENT_TRACE

            /* Check that the event time stamp is unchanged.  A different
               timestamp means that a later event wrote over the thread
               suspend event. In that case, do nothing here.  */
            if (entry_ptr != TX_NULL)
 8013356:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8013358:	2b00      	cmp	r3, #0
 801335a:	d00a      	beq.n	8013372 <_tx_thread_system_suspend+0x2fe>
            {

                /* Is the timestamp the same?  */
                if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 801335c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801335e:	68db      	ldr	r3, [r3, #12]
 8013360:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8013364:	429a      	cmp	r2, r3
 8013366:	d104      	bne.n	8013372 <_tx_thread_system_suspend+0x2fe>
                {

                    /* Timestamp is the same, set the "next thread pointer" to the new value of the
                       next thread to execute. This can be used by the trace analysis tool to keep
                       track of next thread execution.  */
                    entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 8013368:	4b36      	ldr	r3, [pc, #216]	; (8013444 <_tx_thread_system_suspend+0x3d0>)
 801336a:	681b      	ldr	r3, [r3, #0]
 801336c:	461a      	mov	r2, r3
 801336e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8013370:	61da      	str	r2, [r3, #28]
 8013372:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013374:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013378:	f383 8810 	msr	PRIMASK, r3
}
 801337c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 801337e:	4b33      	ldr	r3, [pc, #204]	; (801344c <_tx_thread_system_suspend+0x3d8>)
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	65bb      	str	r3, [r7, #88]	; 0x58
            if (combined_flags == ((ULONG) 0))
 8013384:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013386:	2b00      	cmp	r3, #0
 8013388:	d153      	bne.n	8013432 <_tx_thread_system_suspend+0x3be>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801338a:	4b31      	ldr	r3, [pc, #196]	; (8013450 <_tx_thread_system_suspend+0x3dc>)
 801338c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013390:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013392:	f3ef 8305 	mrs	r3, IPSR
 8013396:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 8013398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    if (_tx_ipsr_get() == 0)
 801339a:	2b00      	cmp	r3, #0
 801339c:	d10c      	bne.n	80133b8 <_tx_thread_system_suspend+0x344>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801339e:	f3ef 8310 	mrs	r3, PRIMASK
 80133a2:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80133a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
        interrupt_save = __get_interrupt_posture();
 80133a6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 80133a8:	b662      	cpsie	i
}
 80133aa:	bf00      	nop
 80133ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133ae:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80133b0:	6a3b      	ldr	r3, [r7, #32]
 80133b2:	f383 8810 	msr	PRIMASK, r3
}
 80133b6:	bf00      	nop
}
 80133b8:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 80133ba:	e03a      	b.n	8013432 <_tx_thread_system_suspend+0x3be>
#ifdef TX_ENABLE_EVENT_TRACE

         /* Check that the event time stamp is unchanged.  A different
            timestamp means that a later event wrote over the thread
            suspend event. In that case, do nothing here.  */
         if (entry_ptr != TX_NULL)
 80133bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d00a      	beq.n	80133d8 <_tx_thread_system_suspend+0x364>
         {

            /* Is the timestamp the same?  */
            if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp)
 80133c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80133c4:	68db      	ldr	r3, [r3, #12]
 80133c6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80133ca:	429a      	cmp	r2, r3
 80133cc:	d104      	bne.n	80133d8 <_tx_thread_system_suspend+0x364>
                   next thread to execute. This can be used by the trace analysis tool to keep
                   track of next thread execution.  */
#ifdef TX_MISRA_ENABLE
                entry_ptr -> tx_trace_buffer_entry_info_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
#else
                entry_ptr -> tx_trace_buffer_entry_information_field_4 =  TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr);
 80133ce:	4b1d      	ldr	r3, [pc, #116]	; (8013444 <_tx_thread_system_suspend+0x3d0>)
 80133d0:	681b      	ldr	r3, [r3, #0]
 80133d2:	461a      	mov	r2, r3
 80133d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80133d6:	61da      	str	r2, [r3, #28]
 80133d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80133da:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80133dc:	69fb      	ldr	r3, [r7, #28]
 80133de:	f383 8810 	msr	PRIMASK, r3
}
 80133e2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80133e4:	4b17      	ldr	r3, [pc, #92]	; (8013444 <_tx_thread_system_suspend+0x3d0>)
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80133ec:	429a      	cmp	r2, r3
 80133ee:	d022      	beq.n	8013436 <_tx_thread_system_suspend+0x3c2>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80133f0:	4b16      	ldr	r3, [pc, #88]	; (801344c <_tx_thread_system_suspend+0x3d8>)
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	65bb      	str	r3, [r7, #88]	; 0x58
        if (combined_flags == ((ULONG) 0))
 80133f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d11c      	bne.n	8013436 <_tx_thread_system_suspend+0x3c2>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80133fc:	4b14      	ldr	r3, [pc, #80]	; (8013450 <_tx_thread_system_suspend+0x3dc>)
 80133fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013402:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013404:	f3ef 8305 	mrs	r3, IPSR
 8013408:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 801340a:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 801340c:	2b00      	cmp	r3, #0
 801340e:	d10c      	bne.n	801342a <_tx_thread_system_suspend+0x3b6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013410:	f3ef 8310 	mrs	r3, PRIMASK
 8013414:	617b      	str	r3, [r7, #20]
    return(posture);
 8013416:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8013418:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 801341a:	b662      	cpsie	i
}
 801341c:	bf00      	nop
 801341e:	693b      	ldr	r3, [r7, #16]
 8013420:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	f383 8810 	msr	PRIMASK, r3
}
 8013428:	bf00      	nop
}
 801342a:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 801342c:	e003      	b.n	8013436 <_tx_thread_system_suspend+0x3c2>
                return;
 801342e:	bf00      	nop
 8013430:	e002      	b.n	8013438 <_tx_thread_system_suspend+0x3c4>
            return;
 8013432:	bf00      	nop
 8013434:	e000      	b.n	8013438 <_tx_thread_system_suspend+0x3c4>
    return;
 8013436:	bf00      	nop
}
 8013438:	3790      	adds	r7, #144	; 0x90
 801343a:	46bd      	mov	sp, r7
 801343c:	bd80      	pop	{r7, pc}
 801343e:	bf00      	nop
 8013440:	20003028 	.word	0x20003028
 8013444:	20003018 	.word	0x20003018
 8013448:	2000302c 	.word	0x2000302c
 801344c:	200030ac 	.word	0x200030ac
 8013450:	e000ed04 	.word	0xe000ed04

08013454 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8013454:	b580      	push	{r7, lr}
 8013456:	b08e      	sub	sp, #56	; 0x38
 8013458:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 801345a:	4b5f      	ldr	r3, [pc, #380]	; (80135d8 <_tx_thread_time_slice+0x184>)
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013460:	f3ef 8310 	mrs	r3, PRIMASK
 8013464:	61bb      	str	r3, [r7, #24]
    return(posture);
 8013466:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8013468:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 801346a:	b672      	cpsid	i
    return(int_posture);
 801346c:	697b      	ldr	r3, [r7, #20]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 801346e:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8013470:	4b5a      	ldr	r3, [pc, #360]	; (80135dc <_tx_thread_time_slice+0x188>)
 8013472:	2200      	movs	r2, #0
 8013474:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	2b00      	cmp	r3, #0
 801347a:	d024      	beq.n	80134c6 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013480:	2b00      	cmp	r3, #0
 8013482:	d120      	bne.n	80134c6 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8013484:	687a      	ldr	r2, [r7, #4]
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	69d2      	ldr	r2, [r2, #28]
 801348a:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	699b      	ldr	r3, [r3, #24]
 8013490:	4a53      	ldr	r2, [pc, #332]	; (80135e0 <_tx_thread_time_slice+0x18c>)
 8013492:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	6a1a      	ldr	r2, [r3, #32]
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	429a      	cmp	r2, r3
 801349c:	d013      	beq.n	80134c6 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80134a6:	429a      	cmp	r2, r3
 80134a8:	d10d      	bne.n	80134c6 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80134aa:	687a      	ldr	r2, [r7, #4]
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134b0:	6a12      	ldr	r2, [r2, #32]
 80134b2:	494c      	ldr	r1, [pc, #304]	; (80135e4 <_tx_thread_time_slice+0x190>)
 80134b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80134b8:	4b4b      	ldr	r3, [pc, #300]	; (80135e8 <_tx_thread_time_slice+0x194>)
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	4a49      	ldr	r2, [pc, #292]	; (80135e4 <_tx_thread_time_slice+0x190>)
 80134be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80134c2:	4a4a      	ldr	r2, [pc, #296]	; (80135ec <_tx_thread_time_slice+0x198>)
 80134c4:	6013      	str	r3, [r2, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80134c6:	f3ef 8305 	mrs	r3, IPSR
 80134ca:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80134cc:	693a      	ldr	r2, [r7, #16]
    }

#ifdef TX_ENABLE_EVENT_TRACE

    /* Pickup the volatile information.  */
    system_state =  TX_THREAD_GET_SYSTEM_STATE();
 80134ce:	4b48      	ldr	r3, [pc, #288]	; (80135f0 <_tx_thread_time_slice+0x19c>)
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	4313      	orrs	r3, r2
 80134d4:	62bb      	str	r3, [r7, #40]	; 0x28
    preempt_disable =  _tx_thread_preempt_disable;
 80134d6:	4b47      	ldr	r3, [pc, #284]	; (80135f4 <_tx_thread_time_slice+0x1a0>)
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	627b      	str	r3, [r7, #36]	; 0x24

    /* Insert this event into the trace buffer.  */
    TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIME_SLICE, _tx_thread_execute_ptr, system_state, preempt_disable, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), TX_TRACE_INTERNAL_EVENTS)
 80134dc:	4b46      	ldr	r3, [pc, #280]	; (80135f8 <_tx_thread_time_slice+0x1a4>)
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	623b      	str	r3, [r7, #32]
 80134e2:	6a3b      	ldr	r3, [r7, #32]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d06d      	beq.n	80135c4 <_tx_thread_time_slice+0x170>
 80134e8:	4b44      	ldr	r3, [pc, #272]	; (80135fc <_tx_thread_time_slice+0x1a8>)
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	f003 0301 	and.w	r3, r3, #1
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d067      	beq.n	80135c4 <_tx_thread_time_slice+0x170>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80134f4:	f3ef 8305 	mrs	r3, IPSR
 80134f8:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 80134fa:	68fa      	ldr	r2, [r7, #12]
 80134fc:	4b3c      	ldr	r3, [pc, #240]	; (80135f0 <_tx_thread_time_slice+0x19c>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	4313      	orrs	r3, r2
 8013502:	61fb      	str	r3, [r7, #28]
 8013504:	4b34      	ldr	r3, [pc, #208]	; (80135d8 <_tx_thread_time_slice+0x184>)
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	633b      	str	r3, [r7, #48]	; 0x30
 801350a:	69fb      	ldr	r3, [r7, #28]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d10b      	bne.n	8013528 <_tx_thread_time_slice+0xd4>
 8013510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013514:	637b      	str	r3, [r7, #52]	; 0x34
 8013516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801351a:	041a      	lsls	r2, r3, #16
 801351c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801351e:	4313      	orrs	r3, r2
 8013520:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8013524:	637b      	str	r3, [r7, #52]	; 0x34
 8013526:	e00e      	b.n	8013546 <_tx_thread_time_slice+0xf2>
 8013528:	69fb      	ldr	r3, [r7, #28]
 801352a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 801352e:	d205      	bcs.n	801353c <_tx_thread_time_slice+0xe8>
 8013530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013532:	637b      	str	r3, [r7, #52]	; 0x34
 8013534:	f04f 33ff 	mov.w	r3, #4294967295
 8013538:	633b      	str	r3, [r7, #48]	; 0x30
 801353a:	e004      	b.n	8013546 <_tx_thread_time_slice+0xf2>
 801353c:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
 8013540:	633b      	str	r3, [r7, #48]	; 0x30
 8013542:	2300      	movs	r3, #0
 8013544:	637b      	str	r3, [r7, #52]	; 0x34
 8013546:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013548:	6a3b      	ldr	r3, [r7, #32]
 801354a:	601a      	str	r2, [r3, #0]
 801354c:	6a3b      	ldr	r3, [r7, #32]
 801354e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013550:	605a      	str	r2, [r3, #4]
 8013552:	6a3b      	ldr	r3, [r7, #32]
 8013554:	2205      	movs	r2, #5
 8013556:	609a      	str	r2, [r3, #8]
 8013558:	4b29      	ldr	r3, [pc, #164]	; (8013600 <_tx_thread_time_slice+0x1ac>)
 801355a:	681a      	ldr	r2, [r3, #0]
 801355c:	6a3b      	ldr	r3, [r7, #32]
 801355e:	60da      	str	r2, [r3, #12]
 8013560:	4b22      	ldr	r3, [pc, #136]	; (80135ec <_tx_thread_time_slice+0x198>)
 8013562:	681b      	ldr	r3, [r3, #0]
 8013564:	461a      	mov	r2, r3
 8013566:	6a3b      	ldr	r3, [r7, #32]
 8013568:	611a      	str	r2, [r3, #16]
 801356a:	6a3b      	ldr	r3, [r7, #32]
 801356c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801356e:	615a      	str	r2, [r3, #20]
 8013570:	6a3b      	ldr	r3, [r7, #32]
 8013572:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013574:	619a      	str	r2, [r3, #24]
 8013576:	1d3a      	adds	r2, r7, #4
 8013578:	6a3b      	ldr	r3, [r7, #32]
 801357a:	61da      	str	r2, [r3, #28]
 801357c:	6a3b      	ldr	r3, [r7, #32]
 801357e:	3320      	adds	r3, #32
 8013580:	623b      	str	r3, [r7, #32]
 8013582:	4b20      	ldr	r3, [pc, #128]	; (8013604 <_tx_thread_time_slice+0x1b0>)
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	6a3a      	ldr	r2, [r7, #32]
 8013588:	429a      	cmp	r2, r3
 801358a:	d314      	bcc.n	80135b6 <_tx_thread_time_slice+0x162>
 801358c:	4b1e      	ldr	r3, [pc, #120]	; (8013608 <_tx_thread_time_slice+0x1b4>)
 801358e:	681b      	ldr	r3, [r3, #0]
 8013590:	623b      	str	r3, [r7, #32]
 8013592:	4a19      	ldr	r2, [pc, #100]	; (80135f8 <_tx_thread_time_slice+0x1a4>)
 8013594:	6a3b      	ldr	r3, [r7, #32]
 8013596:	6013      	str	r3, [r2, #0]
 8013598:	4b1c      	ldr	r3, [pc, #112]	; (801360c <_tx_thread_time_slice+0x1b8>)
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	6a3a      	ldr	r2, [r7, #32]
 801359e:	621a      	str	r2, [r3, #32]
 80135a0:	4b1b      	ldr	r3, [pc, #108]	; (8013610 <_tx_thread_time_slice+0x1bc>)
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d00d      	beq.n	80135c4 <_tx_thread_time_slice+0x170>
 80135a8:	4b19      	ldr	r3, [pc, #100]	; (8013610 <_tx_thread_time_slice+0x1bc>)
 80135aa:	681b      	ldr	r3, [r3, #0]
 80135ac:	4a17      	ldr	r2, [pc, #92]	; (801360c <_tx_thread_time_slice+0x1b8>)
 80135ae:	6812      	ldr	r2, [r2, #0]
 80135b0:	4610      	mov	r0, r2
 80135b2:	4798      	blx	r3
 80135b4:	e006      	b.n	80135c4 <_tx_thread_time_slice+0x170>
 80135b6:	4a10      	ldr	r2, [pc, #64]	; (80135f8 <_tx_thread_time_slice+0x1a4>)
 80135b8:	6a3b      	ldr	r3, [r7, #32]
 80135ba:	6013      	str	r3, [r2, #0]
 80135bc:	4b13      	ldr	r3, [pc, #76]	; (801360c <_tx_thread_time_slice+0x1b8>)
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	6a3a      	ldr	r2, [r7, #32]
 80135c2:	621a      	str	r2, [r3, #32]
 80135c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80135c6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80135c8:	68bb      	ldr	r3, [r7, #8]
 80135ca:	f383 8810 	msr	PRIMASK, r3
}
 80135ce:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 80135d0:	bf00      	nop
 80135d2:	3738      	adds	r7, #56	; 0x38
 80135d4:	46bd      	mov	sp, r7
 80135d6:	bd80      	pop	{r7, pc}
 80135d8:	20003014 	.word	0x20003014
 80135dc:	200030bc 	.word	0x200030bc
 80135e0:	20003618 	.word	0x20003618
 80135e4:	2000302c 	.word	0x2000302c
 80135e8:	20003028 	.word	0x20003028
 80135ec:	20003018 	.word	0x20003018
 80135f0:	20000010 	.word	0x20000010
 80135f4:	200030ac 	.word	0x200030ac
 80135f8:	20003630 	.word	0x20003630
 80135fc:	20003634 	.word	0x20003634
 8013600:	e0001004 	.word	0xe0001004
 8013604:	2000362c 	.word	0x2000362c
 8013608:	20003628 	.word	0x20003628
 801360c:	2000361c 	.word	0x2000361c
 8013610:	20003638 	.word	0x20003638

08013614 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8013614:	b580      	push	{r7, lr}
 8013616:	b08a      	sub	sp, #40	; 0x28
 8013618:	af00      	add	r7, sp, #0
 801361a:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013620:	f3ef 8310 	mrs	r3, PRIMASK
 8013624:	617b      	str	r3, [r7, #20]
    return(posture);
 8013626:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8013628:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 801362a:	b672      	cpsid	i
    return(int_posture);
 801362c:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 801362e:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8013630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013634:	2b04      	cmp	r3, #4
 8013636:	d10e      	bne.n	8013656 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8013638:	4b13      	ldr	r3, [pc, #76]	; (8013688 <_tx_thread_timeout+0x74>)
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	3301      	adds	r3, #1
 801363e:	4a12      	ldr	r2, [pc, #72]	; (8013688 <_tx_thread_timeout+0x74>)
 8013640:	6013      	str	r3, [r2, #0]
 8013642:	6a3b      	ldr	r3, [r7, #32]
 8013644:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	f383 8810 	msr	PRIMASK, r3
}
 801364c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 801364e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013650:	f7ff fb56 	bl	8012d00 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8013654:	e013      	b.n	801367e <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8013656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013658:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801365a:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 801365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801365e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8013662:	61bb      	str	r3, [r7, #24]
 8013664:	6a3b      	ldr	r3, [r7, #32]
 8013666:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013668:	68bb      	ldr	r3, [r7, #8]
 801366a:	f383 8810 	msr	PRIMASK, r3
}
 801366e:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8013670:	69fb      	ldr	r3, [r7, #28]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d003      	beq.n	801367e <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8013676:	69fb      	ldr	r3, [r7, #28]
 8013678:	69b9      	ldr	r1, [r7, #24]
 801367a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801367c:	4798      	blx	r3
}
 801367e:	bf00      	nop
 8013680:	3728      	adds	r7, #40	; 0x28
 8013682:	46bd      	mov	sp, r7
 8013684:	bd80      	pop	{r7, pc}
 8013686:	bf00      	nop
 8013688:	200030ac 	.word	0x200030ac

0801368c <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 801368c:	b580      	push	{r7, lr}
 801368e:	b084      	sub	sp, #16
 8013690:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013692:	f3ef 8310 	mrs	r3, PRIMASK
 8013696:	607b      	str	r3, [r7, #4]
    return(posture);
 8013698:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 801369a:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 801369c:	b672      	cpsid	i
    return(int_posture);
 801369e:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 80136a0:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 80136a2:	4b09      	ldr	r3, [pc, #36]	; (80136c8 <_tx_timer_expiration_process+0x3c>)
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	3301      	adds	r3, #1
 80136a8:	4a07      	ldr	r2, [pc, #28]	; (80136c8 <_tx_timer_expiration_process+0x3c>)
 80136aa:	6013      	str	r3, [r2, #0]
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80136b0:	68bb      	ldr	r3, [r7, #8]
 80136b2:	f383 8810 	msr	PRIMASK, r3
}
 80136b6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 80136b8:	4804      	ldr	r0, [pc, #16]	; (80136cc <_tx_timer_expiration_process+0x40>)
 80136ba:	f7ff fb21 	bl	8012d00 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80136be:	bf00      	nop
 80136c0:	3710      	adds	r7, #16
 80136c2:	46bd      	mov	sp, r7
 80136c4:	bd80      	pop	{r7, pc}
 80136c6:	bf00      	nop
 80136c8:	200030ac 	.word	0x200030ac
 80136cc:	2000315c 	.word	0x2000315c

080136d0 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80136d0:	b590      	push	{r4, r7, lr}
 80136d2:	b089      	sub	sp, #36	; 0x24
 80136d4:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80136d6:	4b28      	ldr	r3, [pc, #160]	; (8013778 <_tx_timer_initialize+0xa8>)
 80136d8:	2200      	movs	r2, #0
 80136da:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 80136dc:	4b27      	ldr	r3, [pc, #156]	; (801377c <_tx_timer_initialize+0xac>)
 80136de:	2200      	movs	r2, #0
 80136e0:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80136e2:	4b27      	ldr	r3, [pc, #156]	; (8013780 <_tx_timer_initialize+0xb0>)
 80136e4:	2200      	movs	r2, #0
 80136e6:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 80136e8:	4b26      	ldr	r3, [pc, #152]	; (8013784 <_tx_timer_initialize+0xb4>)
 80136ea:	2200      	movs	r2, #0
 80136ec:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80136ee:	4b26      	ldr	r3, [pc, #152]	; (8013788 <_tx_timer_initialize+0xb8>)
 80136f0:	2200      	movs	r2, #0
 80136f2:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80136f4:	2280      	movs	r2, #128	; 0x80
 80136f6:	2100      	movs	r1, #0
 80136f8:	4824      	ldr	r0, [pc, #144]	; (801378c <_tx_timer_initialize+0xbc>)
 80136fa:	f000 fead 	bl	8014458 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 80136fe:	4b24      	ldr	r3, [pc, #144]	; (8013790 <_tx_timer_initialize+0xc0>)
 8013700:	4a22      	ldr	r2, [pc, #136]	; (801378c <_tx_timer_initialize+0xbc>)
 8013702:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8013704:	4b23      	ldr	r3, [pc, #140]	; (8013794 <_tx_timer_initialize+0xc4>)
 8013706:	4a21      	ldr	r2, [pc, #132]	; (801378c <_tx_timer_initialize+0xbc>)
 8013708:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 801370a:	4b23      	ldr	r3, [pc, #140]	; (8013798 <_tx_timer_initialize+0xc8>)
 801370c:	4a23      	ldr	r2, [pc, #140]	; (801379c <_tx_timer_initialize+0xcc>)
 801370e:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8013710:	4b21      	ldr	r3, [pc, #132]	; (8013798 <_tx_timer_initialize+0xc8>)
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	3304      	adds	r3, #4
 8013716:	4a20      	ldr	r2, [pc, #128]	; (8013798 <_tx_timer_initialize+0xc8>)
 8013718:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 801371a:	4b21      	ldr	r3, [pc, #132]	; (80137a0 <_tx_timer_initialize+0xd0>)
 801371c:	4a21      	ldr	r2, [pc, #132]	; (80137a4 <_tx_timer_initialize+0xd4>)
 801371e:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8013720:	4b21      	ldr	r3, [pc, #132]	; (80137a8 <_tx_timer_initialize+0xd8>)
 8013722:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8013726:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8013728:	4b20      	ldr	r3, [pc, #128]	; (80137ac <_tx_timer_initialize+0xdc>)
 801372a:	2200      	movs	r2, #0
 801372c:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 801372e:	4b1c      	ldr	r3, [pc, #112]	; (80137a0 <_tx_timer_initialize+0xd0>)
 8013730:	681b      	ldr	r3, [r3, #0]
 8013732:	4a1d      	ldr	r2, [pc, #116]	; (80137a8 <_tx_timer_initialize+0xd8>)
 8013734:	6812      	ldr	r2, [r2, #0]
 8013736:	491d      	ldr	r1, [pc, #116]	; (80137ac <_tx_timer_initialize+0xdc>)
 8013738:	6809      	ldr	r1, [r1, #0]
 801373a:	481c      	ldr	r0, [pc, #112]	; (80137ac <_tx_timer_initialize+0xdc>)
 801373c:	6800      	ldr	r0, [r0, #0]
 801373e:	2400      	movs	r4, #0
 8013740:	9405      	str	r4, [sp, #20]
 8013742:	2400      	movs	r4, #0
 8013744:	9404      	str	r4, [sp, #16]
 8013746:	9003      	str	r0, [sp, #12]
 8013748:	9102      	str	r1, [sp, #8]
 801374a:	9201      	str	r2, [sp, #4]
 801374c:	9300      	str	r3, [sp, #0]
 801374e:	4b18      	ldr	r3, [pc, #96]	; (80137b0 <_tx_timer_initialize+0xe0>)
 8013750:	4a18      	ldr	r2, [pc, #96]	; (80137b4 <_tx_timer_initialize+0xe4>)
 8013752:	4919      	ldr	r1, [pc, #100]	; (80137b8 <_tx_timer_initialize+0xe8>)
 8013754:	4819      	ldr	r0, [pc, #100]	; (80137bc <_tx_timer_initialize+0xec>)
 8013756:	f7fe fdb5 	bl	80122c4 <_tx_thread_create>
 801375a:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	2b00      	cmp	r3, #0
 8013760:	d1e5      	bne.n	801372e <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8013762:	4b17      	ldr	r3, [pc, #92]	; (80137c0 <_tx_timer_initialize+0xf0>)
 8013764:	2200      	movs	r2, #0
 8013766:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8013768:	4b16      	ldr	r3, [pc, #88]	; (80137c4 <_tx_timer_initialize+0xf4>)
 801376a:	2200      	movs	r2, #0
 801376c:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 801376e:	bf00      	nop
 8013770:	370c      	adds	r7, #12
 8013772:	46bd      	mov	sp, r7
 8013774:	bd90      	pop	{r4, r7, pc}
 8013776:	bf00      	nop
 8013778:	200030b8 	.word	0x200030b8
 801377c:	20003618 	.word	0x20003618
 8013780:	200030bc 	.word	0x200030bc
 8013784:	2000314c 	.word	0x2000314c
 8013788:	20003158 	.word	0x20003158
 801378c:	200030c0 	.word	0x200030c0
 8013790:	20003140 	.word	0x20003140
 8013794:	20003148 	.word	0x20003148
 8013798:	20003144 	.word	0x20003144
 801379c:	2000313c 	.word	0x2000313c
 80137a0:	2000320c 	.word	0x2000320c
 80137a4:	20003218 	.word	0x20003218
 80137a8:	20003210 	.word	0x20003210
 80137ac:	20003214 	.word	0x20003214
 80137b0:	4154494d 	.word	0x4154494d
 80137b4:	080138fd 	.word	0x080138fd
 80137b8:	08014fc8 	.word	0x08014fc8
 80137bc:	2000315c 	.word	0x2000315c
 80137c0:	20003150 	.word	0x20003150
 80137c4:	20003154 	.word	0x20003154

080137c8 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80137c8:	b480      	push	{r7}
 80137ca:	b089      	sub	sp, #36	; 0x24
 80137cc:	af00      	add	r7, sp, #0
 80137ce:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	681b      	ldr	r3, [r3, #0]
 80137d4:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80137d6:	697b      	ldr	r3, [r7, #20]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d04a      	beq.n	8013872 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80137dc:	697b      	ldr	r3, [r7, #20]
 80137de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80137e2:	d046      	beq.n	8013872 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	699b      	ldr	r3, [r3, #24]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d142      	bne.n	8013872 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80137ec:	697b      	ldr	r3, [r7, #20]
 80137ee:	2b20      	cmp	r3, #32
 80137f0:	d902      	bls.n	80137f8 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 80137f2:	231f      	movs	r3, #31
 80137f4:	61bb      	str	r3, [r7, #24]
 80137f6:	e002      	b.n	80137fe <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 80137f8:	697b      	ldr	r3, [r7, #20]
 80137fa:	3b01      	subs	r3, #1
 80137fc:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80137fe:	4b20      	ldr	r3, [pc, #128]	; (8013880 <_tx_timer_system_activate+0xb8>)
 8013800:	681a      	ldr	r2, [r3, #0]
 8013802:	69bb      	ldr	r3, [r7, #24]
 8013804:	009b      	lsls	r3, r3, #2
 8013806:	4413      	add	r3, r2
 8013808:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 801380a:	4b1e      	ldr	r3, [pc, #120]	; (8013884 <_tx_timer_system_activate+0xbc>)
 801380c:	681b      	ldr	r3, [r3, #0]
 801380e:	69fa      	ldr	r2, [r7, #28]
 8013810:	429a      	cmp	r2, r3
 8013812:	d30b      	bcc.n	801382c <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8013814:	4b1b      	ldr	r3, [pc, #108]	; (8013884 <_tx_timer_system_activate+0xbc>)
 8013816:	681b      	ldr	r3, [r3, #0]
 8013818:	69fa      	ldr	r2, [r7, #28]
 801381a:	1ad3      	subs	r3, r2, r3
 801381c:	109b      	asrs	r3, r3, #2
 801381e:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8013820:	4b19      	ldr	r3, [pc, #100]	; (8013888 <_tx_timer_system_activate+0xc0>)
 8013822:	681a      	ldr	r2, [r3, #0]
 8013824:	693b      	ldr	r3, [r7, #16]
 8013826:	009b      	lsls	r3, r3, #2
 8013828:	4413      	add	r3, r2
 801382a:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 801382c:	69fb      	ldr	r3, [r7, #28]
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	2b00      	cmp	r3, #0
 8013832:	d109      	bne.n	8013848 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	687a      	ldr	r2, [r7, #4]
 8013838:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	687a      	ldr	r2, [r7, #4]
 801383e:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8013840:	69fb      	ldr	r3, [r7, #28]
 8013842:	687a      	ldr	r2, [r7, #4]
 8013844:	601a      	str	r2, [r3, #0]
 8013846:	e011      	b.n	801386c <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8013848:	69fb      	ldr	r3, [r7, #28]
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 801384e:	68fb      	ldr	r3, [r7, #12]
 8013850:	695b      	ldr	r3, [r3, #20]
 8013852:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8013854:	68bb      	ldr	r3, [r7, #8]
 8013856:	687a      	ldr	r2, [r7, #4]
 8013858:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	687a      	ldr	r2, [r7, #4]
 801385e:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	68fa      	ldr	r2, [r7, #12]
 8013864:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	68ba      	ldr	r2, [r7, #8]
 801386a:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	69fa      	ldr	r2, [r7, #28]
 8013870:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8013872:	bf00      	nop
 8013874:	3724      	adds	r7, #36	; 0x24
 8013876:	46bd      	mov	sp, r7
 8013878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801387c:	4770      	bx	lr
 801387e:	bf00      	nop
 8013880:	20003148 	.word	0x20003148
 8013884:	20003144 	.word	0x20003144
 8013888:	20003140 	.word	0x20003140

0801388c <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 801388c:	b480      	push	{r7}
 801388e:	b087      	sub	sp, #28
 8013890:	af00      	add	r7, sp, #0
 8013892:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	699b      	ldr	r3, [r3, #24]
 8013898:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 801389a:	697b      	ldr	r3, [r7, #20]
 801389c:	2b00      	cmp	r3, #0
 801389e:	d026      	beq.n	80138ee <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	691b      	ldr	r3, [r3, #16]
 80138a4:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80138a6:	687a      	ldr	r2, [r7, #4]
 80138a8:	693b      	ldr	r3, [r7, #16]
 80138aa:	429a      	cmp	r2, r3
 80138ac:	d108      	bne.n	80138c0 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80138ae:	697b      	ldr	r3, [r7, #20]
 80138b0:	681b      	ldr	r3, [r3, #0]
 80138b2:	687a      	ldr	r2, [r7, #4]
 80138b4:	429a      	cmp	r2, r3
 80138b6:	d117      	bne.n	80138e8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80138b8:	697b      	ldr	r3, [r7, #20]
 80138ba:	2200      	movs	r2, #0
 80138bc:	601a      	str	r2, [r3, #0]
 80138be:	e013      	b.n	80138e8 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	695b      	ldr	r3, [r3, #20]
 80138c4:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80138c6:	693b      	ldr	r3, [r7, #16]
 80138c8:	68fa      	ldr	r2, [r7, #12]
 80138ca:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	693a      	ldr	r2, [r7, #16]
 80138d0:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80138d2:	697b      	ldr	r3, [r7, #20]
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	687a      	ldr	r2, [r7, #4]
 80138d8:	429a      	cmp	r2, r3
 80138da:	d105      	bne.n	80138e8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 80138dc:	693b      	ldr	r3, [r7, #16]
 80138de:	697a      	ldr	r2, [r7, #20]
 80138e0:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 80138e2:	697b      	ldr	r3, [r7, #20]
 80138e4:	693a      	ldr	r2, [r7, #16]
 80138e6:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	2200      	movs	r2, #0
 80138ec:	619a      	str	r2, [r3, #24]
    }
}
 80138ee:	bf00      	nop
 80138f0:	371c      	adds	r7, #28
 80138f2:	46bd      	mov	sp, r7
 80138f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138f8:	4770      	bx	lr
	...

080138fc <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 80138fc:	b580      	push	{r7, lr}
 80138fe:	b098      	sub	sp, #96	; 0x60
 8013900:	af00      	add	r7, sp, #0
 8013902:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8013904:	2300      	movs	r3, #0
 8013906:	657b      	str	r3, [r7, #84]	; 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	4a73      	ldr	r2, [pc, #460]	; (8013ad8 <_tx_timer_thread_entry+0x1dc>)
 801390c:	4293      	cmp	r3, r2
 801390e:	f040 80de 	bne.w	8013ace <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013912:	f3ef 8310 	mrs	r3, PRIMASK
 8013916:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8013918:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 801391a:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 801391c:	b672      	cpsid	i
    return(int_posture);
 801391e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8013920:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8013922:	4b6e      	ldr	r3, [pc, #440]	; (8013adc <_tx_timer_thread_entry+0x1e0>)
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d003      	beq.n	8013938 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	f107 020c 	add.w	r2, r7, #12
 8013936:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8013938:	4b68      	ldr	r3, [pc, #416]	; (8013adc <_tx_timer_thread_entry+0x1e0>)
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	2200      	movs	r2, #0
 801393e:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8013940:	4b66      	ldr	r3, [pc, #408]	; (8013adc <_tx_timer_thread_entry+0x1e0>)
 8013942:	681b      	ldr	r3, [r3, #0]
 8013944:	3304      	adds	r3, #4
 8013946:	4a65      	ldr	r2, [pc, #404]	; (8013adc <_tx_timer_thread_entry+0x1e0>)
 8013948:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 801394a:	4b64      	ldr	r3, [pc, #400]	; (8013adc <_tx_timer_thread_entry+0x1e0>)
 801394c:	681a      	ldr	r2, [r3, #0]
 801394e:	4b64      	ldr	r3, [pc, #400]	; (8013ae0 <_tx_timer_thread_entry+0x1e4>)
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	429a      	cmp	r2, r3
 8013954:	d103      	bne.n	801395e <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8013956:	4b63      	ldr	r3, [pc, #396]	; (8013ae4 <_tx_timer_thread_entry+0x1e8>)
 8013958:	681b      	ldr	r3, [r3, #0]
 801395a:	4a60      	ldr	r2, [pc, #384]	; (8013adc <_tx_timer_thread_entry+0x1e0>)
 801395c:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 801395e:	4b62      	ldr	r3, [pc, #392]	; (8013ae8 <_tx_timer_thread_entry+0x1ec>)
 8013960:	2200      	movs	r2, #0
 8013962:	601a      	str	r2, [r3, #0]
 8013964:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013966:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801396a:	f383 8810 	msr	PRIMASK, r3
}
 801396e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013970:	f3ef 8310 	mrs	r3, PRIMASK
 8013974:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8013976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8013978:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 801397a:	b672      	cpsid	i
    return(int_posture);
 801397c:	6b7b      	ldr	r3, [r7, #52]	; 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 801397e:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8013980:	e07f      	b.n	8013a82 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	691b      	ldr	r3, [r3, #16]
 801398a:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 801398c:	2300      	movs	r3, #0
 801398e:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8013990:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013992:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013994:	429a      	cmp	r2, r3
 8013996:	d102      	bne.n	801399e <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8013998:	2300      	movs	r3, #0
 801399a:	60fb      	str	r3, [r7, #12]
 801399c:	e00e      	b.n	80139bc <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 801399e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139a0:	695b      	ldr	r3, [r3, #20]
 80139a2:	647b      	str	r3, [r7, #68]	; 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80139a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80139a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80139a8:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80139aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80139ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80139ae:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80139b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80139b2:	f107 020c 	add.w	r2, r7, #12
 80139b6:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80139b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80139ba:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80139bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	2b20      	cmp	r3, #32
 80139c2:	d911      	bls.n	80139e8 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80139c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80139cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139ce:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80139d0:	2300      	movs	r3, #0
 80139d2:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80139d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139d6:	f107 0208 	add.w	r2, r7, #8
 80139da:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80139dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80139e0:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80139e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139e4:	60bb      	str	r3, [r7, #8]
 80139e6:	e01a      	b.n	8013a1e <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80139e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139ea:	689b      	ldr	r3, [r3, #8]
 80139ec:	65bb      	str	r3, [r7, #88]	; 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80139ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139f0:	68db      	ldr	r3, [r3, #12]
 80139f2:	657b      	str	r3, [r7, #84]	; 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80139f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139f6:	685a      	ldr	r2, [r3, #4]
 80139f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139fa:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80139fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80139fe:	681b      	ldr	r3, [r3, #0]
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d009      	beq.n	8013a18 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8013a04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a06:	f107 0208 	add.w	r2, r7, #8
 8013a0a:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8013a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013a10:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8013a12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a14:	60bb      	str	r3, [r7, #8]
 8013a16:	e002      	b.n	8013a1e <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8013a18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a1a:	2200      	movs	r2, #0
 8013a1c:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8013a1e:	4a33      	ldr	r2, [pc, #204]	; (8013aec <_tx_timer_thread_entry+0x1f0>)
 8013a20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a22:	6013      	str	r3, [r2, #0]
 8013a24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013a26:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a2a:	f383 8810 	msr	PRIMASK, r3
}
 8013a2e:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8013a30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d002      	beq.n	8013a3c <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8013a36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013a38:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8013a3a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8013a40:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8013a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8013a44:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8013a46:	b672      	cpsid	i
    return(int_posture);
 8013a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8013a4a:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8013a4c:	4b27      	ldr	r3, [pc, #156]	; (8013aec <_tx_timer_thread_entry+0x1f0>)
 8013a4e:	2200      	movs	r2, #0
 8013a50:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8013a52:	68bb      	ldr	r3, [r7, #8]
 8013a54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013a56:	429a      	cmp	r2, r3
 8013a58:	d105      	bne.n	8013a66 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8013a5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a5c:	2200      	movs	r2, #0
 8013a5e:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8013a60:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8013a62:	f7ff feb1 	bl	80137c8 <_tx_timer_system_activate>
 8013a66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013a68:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013a6a:	69bb      	ldr	r3, [r7, #24]
 8013a6c:	f383 8810 	msr	PRIMASK, r3
}
 8013a70:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013a72:	f3ef 8310 	mrs	r3, PRIMASK
 8013a76:	623b      	str	r3, [r7, #32]
    return(posture);
 8013a78:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8013a7a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013a7c:	b672      	cpsid	i
    return(int_posture);
 8013a7e:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8013a80:	65fb      	str	r3, [r7, #92]	; 0x5c
            while (expired_timers != TX_NULL)
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	f47f af7c 	bne.w	8013982 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8013a8a:	4b17      	ldr	r3, [pc, #92]	; (8013ae8 <_tx_timer_thread_entry+0x1ec>)
 8013a8c:	681b      	ldr	r3, [r3, #0]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d116      	bne.n	8013ac0 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8013a92:	4b17      	ldr	r3, [pc, #92]	; (8013af0 <_tx_timer_thread_entry+0x1f4>)
 8013a94:	653b      	str	r3, [r7, #80]	; 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8013a96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013a98:	2203      	movs	r2, #3
 8013a9a:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8013a9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013a9e:	2201      	movs	r2, #1
 8013aa0:	639a      	str	r2, [r3, #56]	; 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8013aa2:	4b14      	ldr	r3, [pc, #80]	; (8013af4 <_tx_timer_thread_entry+0x1f8>)
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	3301      	adds	r3, #1
 8013aa8:	4a12      	ldr	r2, [pc, #72]	; (8013af4 <_tx_timer_thread_entry+0x1f8>)
 8013aaa:	6013      	str	r3, [r2, #0]
 8013aac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013aae:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013ab0:	697b      	ldr	r3, [r7, #20]
 8013ab2:	f383 8810 	msr	PRIMASK, r3
}
 8013ab6:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8013ab8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8013aba:	f7ff fadb 	bl	8013074 <_tx_thread_system_suspend>
 8013abe:	e728      	b.n	8013912 <_tx_timer_thread_entry+0x16>
 8013ac0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013ac2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013ac4:	693b      	ldr	r3, [r7, #16]
 8013ac6:	f383 8810 	msr	PRIMASK, r3
}
 8013aca:	bf00      	nop
            TX_DISABLE
 8013acc:	e721      	b.n	8013912 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8013ace:	bf00      	nop
 8013ad0:	3760      	adds	r7, #96	; 0x60
 8013ad2:	46bd      	mov	sp, r7
 8013ad4:	bd80      	pop	{r7, pc}
 8013ad6:	bf00      	nop
 8013ad8:	4154494d 	.word	0x4154494d
 8013adc:	20003148 	.word	0x20003148
 8013ae0:	20003144 	.word	0x20003144
 8013ae4:	20003140 	.word	0x20003140
 8013ae8:	2000314c 	.word	0x2000314c
 8013aec:	20003158 	.word	0x20003158
 8013af0:	2000315c 	.word	0x2000315c
 8013af4:	200030ac 	.word	0x200030ac

08013af8 <_tx_trace_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_initialize(VOID)
{
 8013af8:	b480      	push	{r7}
 8013afa:	af00      	add	r7, sp, #0

#ifdef TX_ENABLE_EVENT_TRACE
#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize all the pointers to the trace buffer to NULL.  */
    _tx_trace_header_ptr =          TX_NULL;
 8013afc:	4b0b      	ldr	r3, [pc, #44]	; (8013b2c <_tx_trace_initialize+0x34>)
 8013afe:	2200      	movs	r2, #0
 8013b00:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_start_ptr =  TX_NULL;
 8013b02:	4b0b      	ldr	r3, [pc, #44]	; (8013b30 <_tx_trace_initialize+0x38>)
 8013b04:	2200      	movs	r2, #0
 8013b06:	601a      	str	r2, [r3, #0]
    _tx_trace_registry_end_ptr =    TX_NULL;
 8013b08:	4b0a      	ldr	r3, [pc, #40]	; (8013b34 <_tx_trace_initialize+0x3c>)
 8013b0a:	2200      	movs	r2, #0
 8013b0c:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_start_ptr =    TX_NULL;
 8013b0e:	4b0a      	ldr	r3, [pc, #40]	; (8013b38 <_tx_trace_initialize+0x40>)
 8013b10:	2200      	movs	r2, #0
 8013b12:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_end_ptr =      TX_NULL;
 8013b14:	4b09      	ldr	r3, [pc, #36]	; (8013b3c <_tx_trace_initialize+0x44>)
 8013b16:	2200      	movs	r2, #0
 8013b18:	601a      	str	r2, [r3, #0]
    _tx_trace_buffer_current_ptr =  TX_NULL;
 8013b1a:	4b09      	ldr	r3, [pc, #36]	; (8013b40 <_tx_trace_initialize+0x48>)
 8013b1c:	2200      	movs	r2, #0
 8013b1e:	601a      	str	r2, [r3, #0]
#endif
#endif
}
 8013b20:	bf00      	nop
 8013b22:	46bd      	mov	sp, r7
 8013b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b28:	4770      	bx	lr
 8013b2a:	bf00      	nop
 8013b2c:	2000361c 	.word	0x2000361c
 8013b30:	20003620 	.word	0x20003620
 8013b34:	20003624 	.word	0x20003624
 8013b38:	20003628 	.word	0x20003628
 8013b3c:	2000362c 	.word	0x2000362c
 8013b40:	20003630 	.word	0x20003630

08013b44 <_tx_trace_object_register>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_trace_object_register(UCHAR object_type, VOID *object_ptr, CHAR *object_name, ULONG parameter_1, ULONG parameter_2)
{
 8013b44:	b480      	push	{r7}
 8013b46:	b08d      	sub	sp, #52	; 0x34
 8013b48:	af00      	add	r7, sp, #0
 8013b4a:	60b9      	str	r1, [r7, #8]
 8013b4c:	607a      	str	r2, [r7, #4]
 8013b4e:	603b      	str	r3, [r7, #0]
 8013b50:	4603      	mov	r3, r0
 8013b52:	73fb      	strb	r3, [r7, #15]
UCHAR                           *work_ptr;
TX_TRACE_OBJECT_ENTRY           *entry_ptr;


    /* Determine if the registry area is setup.  */
    if (_tx_trace_registry_start_ptr != TX_NULL)
 8013b54:	4b6d      	ldr	r3, [pc, #436]	; (8013d0c <_tx_trace_object_register+0x1c8>)
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	2b00      	cmp	r3, #0
 8013b5a:	f000 80d0 	beq.w	8013cfe <_tx_trace_object_register+0x1ba>
    {

        /* Trace buffer is enabled, proceed.  */

        /* Pickup the total entries.  */
        entries =  _tx_trace_total_registry_entries;
 8013b5e:	4b6c      	ldr	r3, [pc, #432]	; (8013d10 <_tx_trace_object_register+0x1cc>)
 8013b60:	681b      	ldr	r3, [r3, #0]
 8013b62:	623b      	str	r3, [r7, #32]

        /* Determine if there are available entries in the registry.  */
        if (_tx_trace_available_registry_entries != ((ULONG) 0))
 8013b64:	4b6b      	ldr	r3, [pc, #428]	; (8013d14 <_tx_trace_object_register+0x1d0>)
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	f000 80c8 	beq.w	8013cfe <_tx_trace_object_register+0x1ba>
        {

            /* There are more available entries, proceed.  */

            /* Initialize found to the max entries... indicating no space was found.  */
            found =       entries;
 8013b6e:	6a3b      	ldr	r3, [r7, #32]
 8013b70:	62bb      	str	r3, [r7, #40]	; 0x28
            loop_break =  TX_FALSE;
 8013b72:	2300      	movs	r3, #0
 8013b74:	627b      	str	r3, [r7, #36]	; 0x24

            /* Loop to find available entry.  */
            i =  _tx_trace_registry_search_start;
 8013b76:	4b68      	ldr	r3, [pc, #416]	; (8013d18 <_tx_trace_object_register+0x1d4>)
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
            do
            {

                /* Setup the registry entry pointer.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8013b7c:	4b63      	ldr	r3, [pc, #396]	; (8013d0c <_tx_trace_object_register+0x1c8>)
 8013b7e:	681b      	ldr	r3, [r3, #0]
 8013b80:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*i));
 8013b82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013b84:	4613      	mov	r3, r2
 8013b86:	005b      	lsls	r3, r3, #1
 8013b88:	4413      	add	r3, r2
 8013b8a:	011b      	lsls	r3, r3, #4
 8013b8c:	461a      	mov	r2, r3
 8013b8e:	69fb      	ldr	r3, [r7, #28]
 8013b90:	4413      	add	r3, r2
 8013b92:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8013b94:	69fb      	ldr	r3, [r7, #28]
 8013b96:	61bb      	str	r3, [r7, #24]

                /* Determine if this is the first pass building the registry. A NULL object value indicates this part
                   of the registry has never been used.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == (ULONG) 0)
 8013b98:	69bb      	ldr	r3, [r7, #24]
 8013b9a:	685b      	ldr	r3, [r3, #4]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d103      	bne.n	8013ba8 <_tx_trace_object_register+0x64>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 8013ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ba2:	62bb      	str	r3, [r7, #40]	; 0x28
                    loop_break =  TX_TRUE;
 8013ba4:	2301      	movs	r3, #1
 8013ba6:	627b      	str	r3, [r7, #36]	; 0x24
                }

                /* Determine if this entry matches the object pointer... we must reuse old entries left in the
                   registry.  */
                if (entry_ptr -> tx_trace_object_entry_thread_pointer == TX_POINTER_TO_ULONG_CONVERT(object_ptr))
 8013ba8:	69bb      	ldr	r3, [r7, #24]
 8013baa:	685a      	ldr	r2, [r3, #4]
 8013bac:	68bb      	ldr	r3, [r7, #8]
 8013bae:	429a      	cmp	r2, r3
 8013bb0:	d103      	bne.n	8013bba <_tx_trace_object_register+0x76>
                {

                    /* Set found to this index and break out of the loop.  */
                    found =  i;
 8013bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bb4:	62bb      	str	r3, [r7, #40]	; 0x28
                    loop_break =  TX_TRUE;
 8013bb6:	2301      	movs	r3, #1
 8013bb8:	627b      	str	r3, [r7, #36]	; 0x24
                }

                /* Determine if we should break out of the loop.  */
                if (loop_break == TX_TRUE)
 8013bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bbc:	2b01      	cmp	r3, #1
 8013bbe:	d02d      	beq.n	8013c1c <_tx_trace_object_register+0xd8>
                    /* Yes, break out of the loop.  */
                    break;
                }

                /* Is this entry available?  */
                if (entry_ptr -> tx_trace_object_entry_available == TX_TRUE)
 8013bc0:	69bb      	ldr	r3, [r7, #24]
 8013bc2:	781b      	ldrb	r3, [r3, #0]
 8013bc4:	2b01      	cmp	r3, #1
 8013bc6:	d11a      	bne.n	8013bfe <_tx_trace_object_register+0xba>
                {

                    /* Yes, determine if we have not already found an empty slot.  */
                    if (found == entries)
 8013bc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013bca:	6a3b      	ldr	r3, [r7, #32]
 8013bcc:	429a      	cmp	r2, r3
 8013bce:	d102      	bne.n	8013bd6 <_tx_trace_object_register+0x92>
                    {
                        found =  i;
 8013bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8013bd4:	e013      	b.n	8013bfe <_tx_trace_object_register+0xba>
                    }
                    else
                    {

                        /* Setup a pointer to the found entry.  */
                        work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8013bd6:	4b4d      	ldr	r3, [pc, #308]	; (8013d0c <_tx_trace_object_register+0x1c8>)
 8013bd8:	681b      	ldr	r3, [r3, #0]
 8013bda:	61fb      	str	r3, [r7, #28]
                        work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 8013bdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013bde:	4613      	mov	r3, r2
 8013be0:	005b      	lsls	r3, r3, #1
 8013be2:	4413      	add	r3, r2
 8013be4:	011b      	lsls	r3, r3, #4
 8013be6:	461a      	mov	r2, r3
 8013be8:	69fb      	ldr	r3, [r7, #28]
 8013bea:	4413      	add	r3, r2
 8013bec:	61fb      	str	r3, [r7, #28]
                        entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8013bee:	69fb      	ldr	r3, [r7, #28]
 8013bf0:	61bb      	str	r3, [r7, #24]

                         if (entry_ptr -> tx_trace_object_entry_type != ((UCHAR) 0))
 8013bf2:	69bb      	ldr	r3, [r7, #24]
 8013bf4:	785b      	ldrb	r3, [r3, #1]
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d001      	beq.n	8013bfe <_tx_trace_object_register+0xba>
                         {
                            found =  i;
 8013bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bfc:	62bb      	str	r3, [r7, #40]	; 0x28
                         }
                    }
                }

                /* Move to the next entry.  */
                i++;
 8013bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c00:	3301      	adds	r3, #1
 8013c02:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Determine if we have wrapped the list.  */
                if (i >= entries)
 8013c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c06:	6a3b      	ldr	r3, [r7, #32]
 8013c08:	429a      	cmp	r2, r3
 8013c0a:	d301      	bcc.n	8013c10 <_tx_trace_object_register+0xcc>
                {

                    /* Yes, wrap to the beginning of the list.  */
                    i =  ((ULONG) 0);
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
                }

            } while (i != _tx_trace_registry_search_start);
 8013c10:	4b41      	ldr	r3, [pc, #260]	; (8013d18 <_tx_trace_object_register+0x1d4>)
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c16:	429a      	cmp	r2, r3
 8013c18:	d1b0      	bne.n	8013b7c <_tx_trace_object_register+0x38>
 8013c1a:	e000      	b.n	8013c1e <_tx_trace_object_register+0xda>
                    break;
 8013c1c:	bf00      	nop

            /* Now determine if an empty or reuse entry has been found.  */
            if (found < entries)
 8013c1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c20:	6a3b      	ldr	r3, [r7, #32]
 8013c22:	429a      	cmp	r2, r3
 8013c24:	d26b      	bcs.n	8013cfe <_tx_trace_object_register+0x1ba>
            {

                /* Decrement the number of available entries.  */
                _tx_trace_available_registry_entries--;
 8013c26:	4b3b      	ldr	r3, [pc, #236]	; (8013d14 <_tx_trace_object_register+0x1d0>)
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	3b01      	subs	r3, #1
 8013c2c:	4a39      	ldr	r2, [pc, #228]	; (8013d14 <_tx_trace_object_register+0x1d0>)
 8013c2e:	6013      	str	r3, [r2, #0]

                /* Adjust the search index to the next entry.  */
                if ((found + ((ULONG) 1)) < entries)
 8013c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c32:	3301      	adds	r3, #1
 8013c34:	6a3a      	ldr	r2, [r7, #32]
 8013c36:	429a      	cmp	r2, r3
 8013c38:	d904      	bls.n	8013c44 <_tx_trace_object_register+0x100>
                {

                    /* Start searching from the next index.  */
                    _tx_trace_registry_search_start =  found + ((ULONG) 1);
 8013c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c3c:	3301      	adds	r3, #1
 8013c3e:	4a36      	ldr	r2, [pc, #216]	; (8013d18 <_tx_trace_object_register+0x1d4>)
 8013c40:	6013      	str	r3, [r2, #0]
 8013c42:	e002      	b.n	8013c4a <_tx_trace_object_register+0x106>
                }
                else
                {

                    /* Reset the search to the beginning of the list. */
                    _tx_trace_registry_search_start =  ((ULONG) 0);
 8013c44:	4b34      	ldr	r3, [pc, #208]	; (8013d18 <_tx_trace_object_register+0x1d4>)
 8013c46:	2200      	movs	r2, #0
 8013c48:	601a      	str	r2, [r3, #0]
                }

                /* Yes, an entry has been found...  */

                /* Build a pointer to the found entry.  */
                work_ptr =   TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr);
 8013c4a:	4b30      	ldr	r3, [pc, #192]	; (8013d0c <_tx_trace_object_register+0x1c8>)
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	61fb      	str	r3, [r7, #28]
                work_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found));
 8013c50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c52:	4613      	mov	r3, r2
 8013c54:	005b      	lsls	r3, r3, #1
 8013c56:	4413      	add	r3, r2
 8013c58:	011b      	lsls	r3, r3, #4
 8013c5a:	461a      	mov	r2, r3
 8013c5c:	69fb      	ldr	r3, [r7, #28]
 8013c5e:	4413      	add	r3, r2
 8013c60:	61fb      	str	r3, [r7, #28]
                entry_ptr =  TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr);
 8013c62:	69fb      	ldr	r3, [r7, #28]
 8013c64:	61bb      	str	r3, [r7, #24]

                /* Populate the found entry!  */
                entry_ptr -> tx_trace_object_entry_available =       ((UCHAR) TX_FALSE);
 8013c66:	69bb      	ldr	r3, [r7, #24]
 8013c68:	2200      	movs	r2, #0
 8013c6a:	701a      	strb	r2, [r3, #0]
                entry_ptr -> tx_trace_object_entry_type =            object_type;
 8013c6c:	69bb      	ldr	r3, [r7, #24]
 8013c6e:	7bfa      	ldrb	r2, [r7, #15]
 8013c70:	705a      	strb	r2, [r3, #1]
                entry_ptr -> tx_trace_object_entry_thread_pointer =  TX_POINTER_TO_ULONG_CONVERT(object_ptr);
 8013c72:	68ba      	ldr	r2, [r7, #8]
 8013c74:	69bb      	ldr	r3, [r7, #24]
 8013c76:	605a      	str	r2, [r3, #4]
                entry_ptr -> tx_trace_object_entry_param_1 =         parameter_1;
 8013c78:	69bb      	ldr	r3, [r7, #24]
 8013c7a:	683a      	ldr	r2, [r7, #0]
 8013c7c:	609a      	str	r2, [r3, #8]
                entry_ptr -> tx_trace_object_entry_param_2 =         parameter_2;
 8013c7e:	69bb      	ldr	r3, [r7, #24]
 8013c80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013c82:	60da      	str	r2, [r3, #12]

                /* Loop to copy the object name string...  */
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 8013c84:	2300      	movs	r3, #0
 8013c86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013c88:	e014      	b.n	8013cb4 <_tx_trace_object_register+0x170>
                {

                    /* Setup work pointer to the object name character.  */
                    work_ptr =  TX_CHAR_TO_UCHAR_POINTER_CONVERT(object_name);
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	61fb      	str	r3, [r7, #28]
                    work_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, i);
 8013c8e:	69fa      	ldr	r2, [r7, #28]
 8013c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c92:	4413      	add	r3, r2
 8013c94:	61fb      	str	r3, [r7, #28]

                    /* Copy a character of the name.  */
                    entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) *work_ptr;
 8013c96:	69fb      	ldr	r3, [r7, #28]
 8013c98:	7819      	ldrb	r1, [r3, #0]
 8013c9a:	69ba      	ldr	r2, [r7, #24]
 8013c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c9e:	4413      	add	r3, r2
 8013ca0:	3310      	adds	r3, #16
 8013ca2:	460a      	mov	r2, r1
 8013ca4:	701a      	strb	r2, [r3, #0]

                    /* Determine if we are at the end.  */
                    if (*work_ptr == ((UCHAR) 0))
 8013ca6:	69fb      	ldr	r3, [r7, #28]
 8013ca8:	781b      	ldrb	r3, [r3, #0]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d006      	beq.n	8013cbc <_tx_trace_object_register+0x178>
                for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++)
 8013cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013cb0:	3301      	adds	r3, #1
 8013cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013cb6:	2b1e      	cmp	r3, #30
 8013cb8:	d9e7      	bls.n	8013c8a <_tx_trace_object_register+0x146>
 8013cba:	e000      	b.n	8013cbe <_tx_trace_object_register+0x17a>
                    {
                        break;
 8013cbc:	bf00      	nop
                    }
                }

                /* Null terminate the object string.  */
                entry_ptr -> tx_trace_object_entry_name[i] =  (UCHAR) 0;
 8013cbe:	69ba      	ldr	r2, [r7, #24]
 8013cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013cc2:	4413      	add	r3, r2
 8013cc4:	3310      	adds	r3, #16
 8013cc6:	2200      	movs	r2, #0
 8013cc8:	701a      	strb	r2, [r3, #0]

                /* Determine if a thread object type is present.  */
                if (object_type == TX_TRACE_OBJECT_TYPE_THREAD)
 8013cca:	7bfb      	ldrb	r3, [r7, #15]
 8013ccc:	2b01      	cmp	r3, #1
 8013cce:	d110      	bne.n	8013cf2 <_tx_trace_object_register+0x1ae>
                {

                    /* Yes, a thread object is present.  */

                    /* Setup a pointer to the thread.  */
                    thread_ptr =  TX_VOID_TO_THREAD_POINTER_CONVERT(object_ptr);
 8013cd0:	68bb      	ldr	r3, [r7, #8]
 8013cd2:	617b      	str	r3, [r7, #20]

                    /* Store the thread's priority in the reserved bits.  */
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0x80) | ((UCHAR) (thread_ptr -> tx_thread_priority >> ((UCHAR) 8)));
 8013cd4:	697b      	ldr	r3, [r7, #20]
 8013cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013cd8:	0a1b      	lsrs	r3, r3, #8
 8013cda:	b2db      	uxtb	r3, r3
 8013cdc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013ce0:	b2da      	uxtb	r2, r3
 8013ce2:	69bb      	ldr	r3, [r7, #24]
 8013ce4:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  (UCHAR) (thread_ptr -> tx_thread_priority & ((UCHAR) 0xFF));
 8013ce6:	697b      	ldr	r3, [r7, #20]
 8013ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013cea:	b2da      	uxtb	r2, r3
 8013cec:	69bb      	ldr	r3, [r7, #24]
 8013cee:	70da      	strb	r2, [r3, #3]
                }
            }
        }
    }
#endif
}
 8013cf0:	e005      	b.n	8013cfe <_tx_trace_object_register+0x1ba>
                    entry_ptr -> tx_trace_object_entry_reserved1 =  ((UCHAR) 0);
 8013cf2:	69bb      	ldr	r3, [r7, #24]
 8013cf4:	2200      	movs	r2, #0
 8013cf6:	709a      	strb	r2, [r3, #2]
                    entry_ptr -> tx_trace_object_entry_reserved2 =  ((UCHAR) 0);
 8013cf8:	69bb      	ldr	r3, [r7, #24]
 8013cfa:	2200      	movs	r2, #0
 8013cfc:	70da      	strb	r2, [r3, #3]
}
 8013cfe:	bf00      	nop
 8013d00:	3734      	adds	r7, #52	; 0x34
 8013d02:	46bd      	mov	sp, r7
 8013d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d08:	4770      	bx	lr
 8013d0a:	bf00      	nop
 8013d0c:	20003620 	.word	0x20003620
 8013d10:	2000363c 	.word	0x2000363c
 8013d14:	20003640 	.word	0x20003640
 8013d18:	20003644 	.word	0x20003644

08013d1c <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 8013d1c:	b580      	push	{r7, lr}
 8013d1e:	b08a      	sub	sp, #40	; 0x28
 8013d20:	af00      	add	r7, sp, #0
 8013d22:	60f8      	str	r0, [r7, #12]
 8013d24:	60b9      	str	r1, [r7, #8]
 8013d26:	607a      	str	r2, [r7, #4]
 8013d28:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d102      	bne.n	8013d3a <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8013d34:	2302      	movs	r3, #2
 8013d36:	627b      	str	r3, [r7, #36]	; 0x24
 8013d38:	e029      	b.n	8013d8e <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8013d3a:	68fb      	ldr	r3, [r7, #12]
 8013d3c:	681b      	ldr	r3, [r3, #0]
 8013d3e:	4a2d      	ldr	r2, [pc, #180]	; (8013df4 <_txe_byte_allocate+0xd8>)
 8013d40:	4293      	cmp	r3, r2
 8013d42:	d002      	beq.n	8013d4a <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8013d44:	2302      	movs	r3, #2
 8013d46:	627b      	str	r3, [r7, #36]	; 0x24
 8013d48:	e021      	b.n	8013d8e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8013d4a:	68bb      	ldr	r3, [r7, #8]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d102      	bne.n	8013d56 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8013d50:	2303      	movs	r3, #3
 8013d52:	627b      	str	r3, [r7, #36]	; 0x24
 8013d54:	e01b      	b.n	8013d8e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d102      	bne.n	8013d62 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8013d5c:	2305      	movs	r3, #5
 8013d5e:	627b      	str	r3, [r7, #36]	; 0x24
 8013d60:	e015      	b.n	8013d8e <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	69db      	ldr	r3, [r3, #28]
 8013d66:	687a      	ldr	r2, [r7, #4]
 8013d68:	429a      	cmp	r2, r3
 8013d6a:	d902      	bls.n	8013d72 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8013d6c:	2305      	movs	r3, #5
 8013d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8013d70:	e00d      	b.n	8013d8e <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013d72:	683b      	ldr	r3, [r7, #0]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d00a      	beq.n	8013d8e <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013d78:	f3ef 8305 	mrs	r3, IPSR
 8013d7c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8013d7e:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013d80:	4b1d      	ldr	r3, [pc, #116]	; (8013df8 <_txe_byte_allocate+0xdc>)
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	4313      	orrs	r3, r2
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d001      	beq.n	8013d8e <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013d8a:	2304      	movs	r3, #4
 8013d8c:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8013d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d108      	bne.n	8013da6 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8013d94:	4b19      	ldr	r3, [pc, #100]	; (8013dfc <_txe_byte_allocate+0xe0>)
 8013d96:	681b      	ldr	r3, [r3, #0]
 8013d98:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8013d9a:	6a3b      	ldr	r3, [r7, #32]
 8013d9c:	4a18      	ldr	r2, [pc, #96]	; (8013e00 <_txe_byte_allocate+0xe4>)
 8013d9e:	4293      	cmp	r3, r2
 8013da0:	d101      	bne.n	8013da6 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013da2:	2313      	movs	r3, #19
 8013da4:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8013da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d114      	bne.n	8013dd6 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013dac:	f3ef 8305 	mrs	r3, IPSR
 8013db0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013db2:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013db4:	4b10      	ldr	r3, [pc, #64]	; (8013df8 <_txe_byte_allocate+0xdc>)
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	4313      	orrs	r3, r2
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d00b      	beq.n	8013dd6 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013dbe:	f3ef 8305 	mrs	r3, IPSR
 8013dc2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013dc4:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013dc6:	4b0c      	ldr	r3, [pc, #48]	; (8013df8 <_txe_byte_allocate+0xdc>)
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	4313      	orrs	r3, r2
 8013dcc:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013dd0:	d201      	bcs.n	8013dd6 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013dd2:	2313      	movs	r3, #19
 8013dd4:	627b      	str	r3, [r7, #36]	; 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	d106      	bne.n	8013dea <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8013ddc:	683b      	ldr	r3, [r7, #0]
 8013dde:	687a      	ldr	r2, [r7, #4]
 8013de0:	68b9      	ldr	r1, [r7, #8]
 8013de2:	68f8      	ldr	r0, [r7, #12]
 8013de4:	f7fc fdce 	bl	8010984 <_tx_byte_allocate>
 8013de8:	6278      	str	r0, [r7, #36]	; 0x24
    }

    /* Return completion status.  */
    return(status);
 8013dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013dec:	4618      	mov	r0, r3
 8013dee:	3728      	adds	r7, #40	; 0x28
 8013df0:	46bd      	mov	sp, r7
 8013df2:	bd80      	pop	{r7, pc}
 8013df4:	42595445 	.word	0x42595445
 8013df8:	20000010 	.word	0x20000010
 8013dfc:	20003014 	.word	0x20003014
 8013e00:	2000315c 	.word	0x2000315c

08013e04 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8013e04:	b580      	push	{r7, lr}
 8013e06:	b092      	sub	sp, #72	; 0x48
 8013e08:	af00      	add	r7, sp, #0
 8013e0a:	60f8      	str	r0, [r7, #12]
 8013e0c:	60b9      	str	r1, [r7, #8]
 8013e0e:	607a      	str	r2, [r7, #4]
 8013e10:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013e12:	2300      	movs	r3, #0
 8013e14:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d102      	bne.n	8013e22 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8013e1c:	2302      	movs	r3, #2
 8013e1e:	647b      	str	r3, [r7, #68]	; 0x44
 8013e20:	e075      	b.n	8013f0e <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8013e22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013e24:	2b34      	cmp	r3, #52	; 0x34
 8013e26:	d002      	beq.n	8013e2e <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8013e28:	2302      	movs	r3, #2
 8013e2a:	647b      	str	r3, [r7, #68]	; 0x44
 8013e2c:	e06f      	b.n	8013f0e <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013e2e:	f3ef 8310 	mrs	r3, PRIMASK
 8013e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8013e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8013e36:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8013e38:	b672      	cpsid	i
    return(int_posture);
 8013e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013e3c:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013e3e:	4b3b      	ldr	r3, [pc, #236]	; (8013f2c <_txe_byte_pool_create+0x128>)
 8013e40:	681b      	ldr	r3, [r3, #0]
 8013e42:	3301      	adds	r3, #1
 8013e44:	4a39      	ldr	r2, [pc, #228]	; (8013f2c <_txe_byte_pool_create+0x128>)
 8013e46:	6013      	str	r3, [r2, #0]
 8013e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e4a:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e4e:	f383 8810 	msr	PRIMASK, r3
}
 8013e52:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8013e54:	4b36      	ldr	r3, [pc, #216]	; (8013f30 <_txe_byte_pool_create+0x12c>)
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	643b      	str	r3, [r7, #64]	; 0x40
 8013e5e:	e009      	b.n	8013e74 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8013e60:	68fa      	ldr	r2, [r7, #12]
 8013e62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013e64:	429a      	cmp	r2, r3
 8013e66:	d00b      	beq.n	8013e80 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8013e68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8013e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013e70:	3301      	adds	r3, #1
 8013e72:	643b      	str	r3, [r7, #64]	; 0x40
 8013e74:	4b2f      	ldr	r3, [pc, #188]	; (8013f34 <_txe_byte_pool_create+0x130>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013e7a:	429a      	cmp	r2, r3
 8013e7c:	d3f0      	bcc.n	8013e60 <_txe_byte_pool_create+0x5c>
 8013e7e:	e000      	b.n	8013e82 <_txe_byte_pool_create+0x7e>
                break;
 8013e80:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013e82:	f3ef 8310 	mrs	r3, PRIMASK
 8013e86:	623b      	str	r3, [r7, #32]
    return(posture);
 8013e88:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8013e8a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013e8c:	b672      	cpsid	i
    return(int_posture);
 8013e8e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013e90:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013e92:	4b26      	ldr	r3, [pc, #152]	; (8013f2c <_txe_byte_pool_create+0x128>)
 8013e94:	681b      	ldr	r3, [r3, #0]
 8013e96:	3b01      	subs	r3, #1
 8013e98:	4a24      	ldr	r2, [pc, #144]	; (8013f2c <_txe_byte_pool_create+0x128>)
 8013e9a:	6013      	str	r3, [r2, #0]
 8013e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e9e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ea2:	f383 8810 	msr	PRIMASK, r3
}
 8013ea6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013ea8:	f7fe fef0 	bl	8012c8c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8013eac:	68fa      	ldr	r2, [r7, #12]
 8013eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013eb0:	429a      	cmp	r2, r3
 8013eb2:	d102      	bne.n	8013eba <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8013eb4:	2302      	movs	r3, #2
 8013eb6:	647b      	str	r3, [r7, #68]	; 0x44
 8013eb8:	e029      	b.n	8013f0e <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d102      	bne.n	8013ec6 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8013ec0:	2303      	movs	r3, #3
 8013ec2:	647b      	str	r3, [r7, #68]	; 0x44
 8013ec4:	e023      	b.n	8013f0e <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8013ec6:	683b      	ldr	r3, [r7, #0]
 8013ec8:	2b63      	cmp	r3, #99	; 0x63
 8013eca:	d802      	bhi.n	8013ed2 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8013ecc:	2305      	movs	r3, #5
 8013ece:	647b      	str	r3, [r7, #68]	; 0x44
 8013ed0:	e01d      	b.n	8013f0e <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8013ed2:	4b19      	ldr	r3, [pc, #100]	; (8013f38 <_txe_byte_pool_create+0x134>)
 8013ed4:	681b      	ldr	r3, [r3, #0]
 8013ed6:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8013ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013eda:	4a18      	ldr	r2, [pc, #96]	; (8013f3c <_txe_byte_pool_create+0x138>)
 8013edc:	4293      	cmp	r3, r2
 8013ede:	d101      	bne.n	8013ee4 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013ee0:	2313      	movs	r3, #19
 8013ee2:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013ee4:	f3ef 8305 	mrs	r3, IPSR
 8013ee8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013eea:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013eec:	4b14      	ldr	r3, [pc, #80]	; (8013f40 <_txe_byte_pool_create+0x13c>)
 8013eee:	681b      	ldr	r3, [r3, #0]
 8013ef0:	4313      	orrs	r3, r2
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d00b      	beq.n	8013f0e <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013ef6:	f3ef 8305 	mrs	r3, IPSR
 8013efa:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013efc:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013efe:	4b10      	ldr	r3, [pc, #64]	; (8013f40 <_txe_byte_pool_create+0x13c>)
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	4313      	orrs	r3, r2
 8013f04:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8013f08:	d201      	bcs.n	8013f0e <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013f0a:	2313      	movs	r3, #19
 8013f0c:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013f0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d106      	bne.n	8013f22 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8013f14:	683b      	ldr	r3, [r7, #0]
 8013f16:	687a      	ldr	r2, [r7, #4]
 8013f18:	68b9      	ldr	r1, [r7, #8]
 8013f1a:	68f8      	ldr	r0, [r7, #12]
 8013f1c:	f7fc ff1e 	bl	8010d5c <_tx_byte_pool_create>
 8013f20:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 8013f22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8013f24:	4618      	mov	r0, r3
 8013f26:	3748      	adds	r7, #72	; 0x48
 8013f28:	46bd      	mov	sp, r7
 8013f2a:	bd80      	pop	{r7, pc}
 8013f2c:	200030ac 	.word	0x200030ac
 8013f30:	20003004 	.word	0x20003004
 8013f34:	20003008 	.word	0x20003008
 8013f38:	20003014 	.word	0x20003014
 8013f3c:	2000315c 	.word	0x2000315c
 8013f40:	20000010 	.word	0x20000010

08013f44 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b092      	sub	sp, #72	; 0x48
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	60f8      	str	r0, [r7, #12]
 8013f4c:	60b9      	str	r1, [r7, #8]
 8013f4e:	607a      	str	r2, [r7, #4]
 8013f50:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013f52:	2300      	movs	r3, #0
 8013f54:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d102      	bne.n	8013f62 <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013f5c:	231c      	movs	r3, #28
 8013f5e:	647b      	str	r3, [r7, #68]	; 0x44
 8013f60:	e053      	b.n	801400a <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 8013f62:	683b      	ldr	r3, [r7, #0]
 8013f64:	2b34      	cmp	r3, #52	; 0x34
 8013f66:	d002      	beq.n	8013f6e <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013f68:	231c      	movs	r3, #28
 8013f6a:	647b      	str	r3, [r7, #68]	; 0x44
 8013f6c:	e04d      	b.n	801400a <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8013f72:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8013f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8013f76:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8013f78:	b672      	cpsid	i
    return(int_posture);
 8013f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013f7c:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013f7e:	4b3a      	ldr	r3, [pc, #232]	; (8014068 <_txe_mutex_create+0x124>)
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	3301      	adds	r3, #1
 8013f84:	4a38      	ldr	r2, [pc, #224]	; (8014068 <_txe_mutex_create+0x124>)
 8013f86:	6013      	str	r3, [r2, #0]
 8013f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f8a:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f8e:	f383 8810 	msr	PRIMASK, r3
}
 8013f92:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 8013f94:	4b35      	ldr	r3, [pc, #212]	; (801406c <_txe_mutex_create+0x128>)
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8013f9a:	2300      	movs	r3, #0
 8013f9c:	643b      	str	r3, [r7, #64]	; 0x40
 8013f9e:	e009      	b.n	8013fb4 <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 8013fa0:	68fa      	ldr	r2, [r7, #12]
 8013fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013fa4:	429a      	cmp	r2, r3
 8013fa6:	d00b      	beq.n	8013fc0 <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 8013fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013faa:	6a1b      	ldr	r3, [r3, #32]
 8013fac:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8013fae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fb0:	3301      	adds	r3, #1
 8013fb2:	643b      	str	r3, [r7, #64]	; 0x40
 8013fb4:	4b2e      	ldr	r3, [pc, #184]	; (8014070 <_txe_mutex_create+0x12c>)
 8013fb6:	681b      	ldr	r3, [r3, #0]
 8013fb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013fba:	429a      	cmp	r2, r3
 8013fbc:	d3f0      	bcc.n	8013fa0 <_txe_mutex_create+0x5c>
 8013fbe:	e000      	b.n	8013fc2 <_txe_mutex_create+0x7e>
                break;
 8013fc0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8013fc6:	623b      	str	r3, [r7, #32]
    return(posture);
 8013fc8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8013fca:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013fcc:	b672      	cpsid	i
    return(int_posture);
 8013fce:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013fd0:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013fd2:	4b25      	ldr	r3, [pc, #148]	; (8014068 <_txe_mutex_create+0x124>)
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	3b01      	subs	r3, #1
 8013fd8:	4a23      	ldr	r2, [pc, #140]	; (8014068 <_txe_mutex_create+0x124>)
 8013fda:	6013      	str	r3, [r2, #0]
 8013fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fde:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fe2:	f383 8810 	msr	PRIMASK, r3
}
 8013fe6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013fe8:	f7fe fe50 	bl	8012c8c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 8013fec:	68fa      	ldr	r2, [r7, #12]
 8013fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ff0:	429a      	cmp	r2, r3
 8013ff2:	d102      	bne.n	8013ffa <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 8013ff4:	231c      	movs	r3, #28
 8013ff6:	647b      	str	r3, [r7, #68]	; 0x44
 8013ff8:	e007      	b.n	801400a <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	2b01      	cmp	r3, #1
 8013ffe:	d004      	beq.n	801400a <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	2b00      	cmp	r3, #0
 8014004:	d001      	beq.n	801400a <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 8014006:	231f      	movs	r3, #31
 8014008:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801400a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801400c:	2b00      	cmp	r3, #0
 801400e:	d11d      	bne.n	801404c <_txe_mutex_create+0x108>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8014010:	4b18      	ldr	r3, [pc, #96]	; (8014074 <_txe_mutex_create+0x130>)
 8014012:	681b      	ldr	r3, [r3, #0]
 8014014:	637b      	str	r3, [r7, #52]	; 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8014016:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014018:	4a17      	ldr	r2, [pc, #92]	; (8014078 <_txe_mutex_create+0x134>)
 801401a:	4293      	cmp	r3, r2
 801401c:	d101      	bne.n	8014022 <_txe_mutex_create+0xde>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 801401e:	2313      	movs	r3, #19
 8014020:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014022:	f3ef 8305 	mrs	r3, IPSR
 8014026:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8014028:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801402a:	4b14      	ldr	r3, [pc, #80]	; (801407c <_txe_mutex_create+0x138>)
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	4313      	orrs	r3, r2
 8014030:	2b00      	cmp	r3, #0
 8014032:	d00b      	beq.n	801404c <_txe_mutex_create+0x108>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014034:	f3ef 8305 	mrs	r3, IPSR
 8014038:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801403a:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 801403c:	4b0f      	ldr	r3, [pc, #60]	; (801407c <_txe_mutex_create+0x138>)
 801403e:	681b      	ldr	r3, [r3, #0]
 8014040:	4313      	orrs	r3, r2
 8014042:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8014046:	d201      	bcs.n	801404c <_txe_mutex_create+0x108>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014048:	2313      	movs	r3, #19
 801404a:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801404c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801404e:	2b00      	cmp	r3, #0
 8014050:	d105      	bne.n	801405e <_txe_mutex_create+0x11a>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 8014052:	687a      	ldr	r2, [r7, #4]
 8014054:	68b9      	ldr	r1, [r7, #8]
 8014056:	68f8      	ldr	r0, [r7, #12]
 8014058:	f7fd f9e2 	bl	8011420 <_tx_mutex_create>
 801405c:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 801405e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8014060:	4618      	mov	r0, r3
 8014062:	3748      	adds	r7, #72	; 0x48
 8014064:	46bd      	mov	sp, r7
 8014066:	bd80      	pop	{r7, pc}
 8014068:	200030ac 	.word	0x200030ac
 801406c:	20002ff4 	.word	0x20002ff4
 8014070:	20002ff8 	.word	0x20002ff8
 8014074:	20003014 	.word	0x20003014
 8014078:	2000315c 	.word	0x2000315c
 801407c:	20000010 	.word	0x20000010

08014080 <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8014080:	b580      	push	{r7, lr}
 8014082:	b088      	sub	sp, #32
 8014084:	af00      	add	r7, sp, #0
 8014086:	6078      	str	r0, [r7, #4]
 8014088:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 801408a:	2300      	movs	r3, #0
 801408c:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	2b00      	cmp	r3, #0
 8014092:	d102      	bne.n	801409a <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014094:	231c      	movs	r3, #28
 8014096:	61fb      	str	r3, [r7, #28]
 8014098:	e01f      	b.n	80140da <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	681b      	ldr	r3, [r3, #0]
 801409e:	4a21      	ldr	r2, [pc, #132]	; (8014124 <_txe_mutex_get+0xa4>)
 80140a0:	4293      	cmp	r3, r2
 80140a2:	d002      	beq.n	80140aa <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 80140a4:	231c      	movs	r3, #28
 80140a6:	61fb      	str	r3, [r7, #28]
 80140a8:	e017      	b.n	80140da <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80140aa:	683b      	ldr	r3, [r7, #0]
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d014      	beq.n	80140da <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80140b0:	f3ef 8305 	mrs	r3, IPSR
 80140b4:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80140b6:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80140b8:	4b1b      	ldr	r3, [pc, #108]	; (8014128 <_txe_mutex_get+0xa8>)
 80140ba:	681b      	ldr	r3, [r3, #0]
 80140bc:	4313      	orrs	r3, r2
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d002      	beq.n	80140c8 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80140c2:	2304      	movs	r3, #4
 80140c4:	61fb      	str	r3, [r7, #28]
 80140c6:	e008      	b.n	80140da <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 80140c8:	4b18      	ldr	r3, [pc, #96]	; (801412c <_txe_mutex_get+0xac>)
 80140ca:	681b      	ldr	r3, [r3, #0]
 80140cc:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 80140ce:	69bb      	ldr	r3, [r7, #24]
 80140d0:	4a17      	ldr	r2, [pc, #92]	; (8014130 <_txe_mutex_get+0xb0>)
 80140d2:	4293      	cmp	r3, r2
 80140d4:	d101      	bne.n	80140da <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 80140d6:	2304      	movs	r3, #4
 80140d8:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80140da:	69fb      	ldr	r3, [r7, #28]
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d114      	bne.n	801410a <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80140e0:	f3ef 8305 	mrs	r3, IPSR
 80140e4:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80140e6:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80140e8:	4b0f      	ldr	r3, [pc, #60]	; (8014128 <_txe_mutex_get+0xa8>)
 80140ea:	681b      	ldr	r3, [r3, #0]
 80140ec:	4313      	orrs	r3, r2
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d00b      	beq.n	801410a <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80140f2:	f3ef 8305 	mrs	r3, IPSR
 80140f6:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 80140f8:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80140fa:	4b0b      	ldr	r3, [pc, #44]	; (8014128 <_txe_mutex_get+0xa8>)
 80140fc:	681b      	ldr	r3, [r3, #0]
 80140fe:	4313      	orrs	r3, r2
 8014100:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8014104:	d201      	bcs.n	801410a <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014106:	2313      	movs	r3, #19
 8014108:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801410a:	69fb      	ldr	r3, [r7, #28]
 801410c:	2b00      	cmp	r3, #0
 801410e:	d104      	bne.n	801411a <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 8014110:	6839      	ldr	r1, [r7, #0]
 8014112:	6878      	ldr	r0, [r7, #4]
 8014114:	f7fd fa6a 	bl	80115ec <_tx_mutex_get>
 8014118:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 801411a:	69fb      	ldr	r3, [r7, #28]
}
 801411c:	4618      	mov	r0, r3
 801411e:	3720      	adds	r7, #32
 8014120:	46bd      	mov	sp, r7
 8014122:	bd80      	pop	{r7, pc}
 8014124:	4d555445 	.word	0x4d555445
 8014128:	20000010 	.word	0x20000010
 801412c:	20003014 	.word	0x20003014
 8014130:	2000315c 	.word	0x2000315c

08014134 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 8014134:	b580      	push	{r7, lr}
 8014136:	b086      	sub	sp, #24
 8014138:	af00      	add	r7, sp, #0
 801413a:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 801413c:	2300      	movs	r3, #0
 801413e:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	2b00      	cmp	r3, #0
 8014144:	d102      	bne.n	801414c <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014146:	231c      	movs	r3, #28
 8014148:	617b      	str	r3, [r7, #20]
 801414a:	e01c      	b.n	8014186 <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	681b      	ldr	r3, [r3, #0]
 8014150:	4a13      	ldr	r2, [pc, #76]	; (80141a0 <_txe_mutex_put+0x6c>)
 8014152:	4293      	cmp	r3, r2
 8014154:	d002      	beq.n	801415c <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014156:	231c      	movs	r3, #28
 8014158:	617b      	str	r3, [r7, #20]
 801415a:	e014      	b.n	8014186 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801415c:	f3ef 8305 	mrs	r3, IPSR
 8014160:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014162:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014164:	4b0f      	ldr	r3, [pc, #60]	; (80141a4 <_txe_mutex_put+0x70>)
 8014166:	681b      	ldr	r3, [r3, #0]
 8014168:	4313      	orrs	r3, r2
 801416a:	2b00      	cmp	r3, #0
 801416c:	d00b      	beq.n	8014186 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801416e:	f3ef 8305 	mrs	r3, IPSR
 8014172:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014174:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014176:	4b0b      	ldr	r3, [pc, #44]	; (80141a4 <_txe_mutex_put+0x70>)
 8014178:	681b      	ldr	r3, [r3, #0]
 801417a:	4313      	orrs	r3, r2
 801417c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8014180:	d201      	bcs.n	8014186 <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014182:	2313      	movs	r3, #19
 8014184:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014186:	697b      	ldr	r3, [r7, #20]
 8014188:	2b00      	cmp	r3, #0
 801418a:	d103      	bne.n	8014194 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 801418c:	6878      	ldr	r0, [r7, #4]
 801418e:	f7fd fdb5 	bl	8011cfc <_tx_mutex_put>
 8014192:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8014194:	697b      	ldr	r3, [r7, #20]
}
 8014196:	4618      	mov	r0, r3
 8014198:	3718      	adds	r7, #24
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}
 801419e:	bf00      	nop
 80141a0:	4d555445 	.word	0x4d555445
 80141a4:	20000010 	.word	0x20000010

080141a8 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 80141a8:	b580      	push	{r7, lr}
 80141aa:	b09a      	sub	sp, #104	; 0x68
 80141ac:	af06      	add	r7, sp, #24
 80141ae:	60f8      	str	r0, [r7, #12]
 80141b0:	60b9      	str	r1, [r7, #8]
 80141b2:	607a      	str	r2, [r7, #4]
 80141b4:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80141b6:	2300      	movs	r3, #0
 80141b8:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d102      	bne.n	80141c6 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80141c0:	230e      	movs	r3, #14
 80141c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80141c4:	e0bb      	b.n	801433e <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 80141c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80141c8:	2bb0      	cmp	r3, #176	; 0xb0
 80141ca:	d002      	beq.n	80141d2 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80141cc:	230e      	movs	r3, #14
 80141ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80141d0:	e0b5      	b.n	801433e <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80141d2:	f3ef 8310 	mrs	r3, PRIMASK
 80141d6:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80141d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 80141da:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80141dc:	b672      	cpsid	i
    return(int_posture);
 80141de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80141e0:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80141e2:	4b64      	ldr	r3, [pc, #400]	; (8014374 <_txe_thread_create+0x1cc>)
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	3301      	adds	r3, #1
 80141e8:	4a62      	ldr	r2, [pc, #392]	; (8014374 <_txe_thread_create+0x1cc>)
 80141ea:	6013      	str	r3, [r2, #0]
 80141ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80141ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80141f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141f2:	f383 8810 	msr	PRIMASK, r3
}
 80141f6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 80141f8:	2300      	movs	r3, #0
 80141fa:	64bb      	str	r3, [r7, #72]	; 0x48
        next_thread =  _tx_thread_created_ptr;
 80141fc:	4b5e      	ldr	r3, [pc, #376]	; (8014378 <_txe_thread_create+0x1d0>)
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	643b      	str	r3, [r7, #64]	; 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8014202:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014204:	63bb      	str	r3, [r7, #56]	; 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8014206:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014208:	3b01      	subs	r3, #1
 801420a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801420c:	4413      	add	r3, r2
 801420e:	63bb      	str	r3, [r7, #56]	; 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8014210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014212:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8014214:	2300      	movs	r3, #0
 8014216:	647b      	str	r3, [r7, #68]	; 0x44
 8014218:	e02b      	b.n	8014272 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 801421a:	68fa      	ldr	r2, [r7, #12]
 801421c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801421e:	429a      	cmp	r2, r3
 8014220:	d101      	bne.n	8014226 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8014222:	2301      	movs	r3, #1
 8014224:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8014226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014228:	2b01      	cmp	r3, #1
 801422a:	d028      	beq.n	801427e <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 801422c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801422e:	68db      	ldr	r3, [r3, #12]
 8014230:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014232:	429a      	cmp	r2, r3
 8014234:	d308      	bcc.n	8014248 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8014236:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014238:	691b      	ldr	r3, [r3, #16]
 801423a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801423c:	429a      	cmp	r2, r3
 801423e:	d203      	bcs.n	8014248 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8014240:	2300      	movs	r3, #0
 8014242:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8014244:	2301      	movs	r3, #1
 8014246:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8014248:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801424a:	68db      	ldr	r3, [r3, #12]
 801424c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801424e:	429a      	cmp	r2, r3
 8014250:	d308      	bcc.n	8014264 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8014252:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014254:	691b      	ldr	r3, [r3, #16]
 8014256:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014258:	429a      	cmp	r2, r3
 801425a:	d203      	bcs.n	8014264 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 801425c:	2300      	movs	r3, #0
 801425e:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8014260:	2301      	movs	r3, #1
 8014262:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8014264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801426a:	643b      	str	r3, [r7, #64]	; 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 801426c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801426e:	3301      	adds	r3, #1
 8014270:	647b      	str	r3, [r7, #68]	; 0x44
 8014272:	4b42      	ldr	r3, [pc, #264]	; (801437c <_txe_thread_create+0x1d4>)
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014278:	429a      	cmp	r2, r3
 801427a:	d3ce      	bcc.n	801421a <_txe_thread_create+0x72>
 801427c:	e000      	b.n	8014280 <_txe_thread_create+0xd8>
                break;
 801427e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014280:	f3ef 8310 	mrs	r3, PRIMASK
 8014284:	61fb      	str	r3, [r7, #28]
    return(posture);
 8014286:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8014288:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 801428a:	b672      	cpsid	i
    return(int_posture);
 801428c:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 801428e:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8014290:	4b38      	ldr	r3, [pc, #224]	; (8014374 <_txe_thread_create+0x1cc>)
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	3b01      	subs	r3, #1
 8014296:	4a37      	ldr	r2, [pc, #220]	; (8014374 <_txe_thread_create+0x1cc>)
 8014298:	6013      	str	r3, [r2, #0]
 801429a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801429c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801429e:	6a3b      	ldr	r3, [r7, #32]
 80142a0:	f383 8810 	msr	PRIMASK, r3
}
 80142a4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80142a6:	f7fe fcf1 	bl	8012c8c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 80142aa:	68fa      	ldr	r2, [r7, #12]
 80142ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80142ae:	429a      	cmp	r2, r3
 80142b0:	d102      	bne.n	80142b8 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 80142b2:	230e      	movs	r3, #14
 80142b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80142b6:	e042      	b.n	801433e <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 80142b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	d102      	bne.n	80142c4 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80142be:	2303      	movs	r3, #3
 80142c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80142c2:	e03c      	b.n	801433e <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d102      	bne.n	80142d0 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80142ca:	2303      	movs	r3, #3
 80142cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80142ce:	e036      	b.n	801433e <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 80142d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80142d2:	2bc7      	cmp	r3, #199	; 0xc7
 80142d4:	d802      	bhi.n	80142dc <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 80142d6:	2305      	movs	r3, #5
 80142d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80142da:	e030      	b.n	801433e <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80142dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80142de:	2b1f      	cmp	r3, #31
 80142e0:	d902      	bls.n	80142e8 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 80142e2:	230f      	movs	r3, #15
 80142e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80142e6:	e02a      	b.n	801433e <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 80142e8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80142ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80142ec:	429a      	cmp	r2, r3
 80142ee:	d902      	bls.n	80142f6 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 80142f0:	2318      	movs	r3, #24
 80142f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80142f4:	e023      	b.n	801433e <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 80142f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80142f8:	2b01      	cmp	r3, #1
 80142fa:	d902      	bls.n	8014302 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 80142fc:	2310      	movs	r3, #16
 80142fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014300:	e01d      	b.n	801433e <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8014302:	4b1f      	ldr	r3, [pc, #124]	; (8014380 <_txe_thread_create+0x1d8>)
 8014304:	681b      	ldr	r3, [r3, #0]
 8014306:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8014308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801430a:	4a1e      	ldr	r2, [pc, #120]	; (8014384 <_txe_thread_create+0x1dc>)
 801430c:	4293      	cmp	r3, r2
 801430e:	d101      	bne.n	8014314 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014310:	2313      	movs	r3, #19
 8014312:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014314:	f3ef 8305 	mrs	r3, IPSR
 8014318:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 801431a:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801431c:	4b1a      	ldr	r3, [pc, #104]	; (8014388 <_txe_thread_create+0x1e0>)
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	4313      	orrs	r3, r2
 8014322:	2b00      	cmp	r3, #0
 8014324:	d00b      	beq.n	801433e <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014326:	f3ef 8305 	mrs	r3, IPSR
 801432a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 801432c:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 801432e:	4b16      	ldr	r3, [pc, #88]	; (8014388 <_txe_thread_create+0x1e0>)
 8014330:	681b      	ldr	r3, [r3, #0]
 8014332:	4313      	orrs	r3, r2
 8014334:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8014338:	d201      	bcs.n	801433e <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 801433a:	2313      	movs	r3, #19
 801433c:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801433e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014340:	2b00      	cmp	r3, #0
 8014342:	d112      	bne.n	801436a <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8014344:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8014346:	9305      	str	r3, [sp, #20]
 8014348:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801434a:	9304      	str	r3, [sp, #16]
 801434c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801434e:	9303      	str	r3, [sp, #12]
 8014350:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8014352:	9302      	str	r3, [sp, #8]
 8014354:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014356:	9301      	str	r3, [sp, #4]
 8014358:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801435a:	9300      	str	r3, [sp, #0]
 801435c:	683b      	ldr	r3, [r7, #0]
 801435e:	687a      	ldr	r2, [r7, #4]
 8014360:	68b9      	ldr	r1, [r7, #8]
 8014362:	68f8      	ldr	r0, [r7, #12]
 8014364:	f7fd ffae 	bl	80122c4 <_tx_thread_create>
 8014368:	64f8      	str	r0, [r7, #76]	; 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 801436a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 801436c:	4618      	mov	r0, r3
 801436e:	3750      	adds	r7, #80	; 0x50
 8014370:	46bd      	mov	sp, r7
 8014372:	bd80      	pop	{r7, pc}
 8014374:	200030ac 	.word	0x200030ac
 8014378:	2000301c 	.word	0x2000301c
 801437c:	20003020 	.word	0x20003020
 8014380:	20003014 	.word	0x20003014
 8014384:	2000315c 	.word	0x2000315c
 8014388:	20000010 	.word	0x20000010

0801438c <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 801438c:	b580      	push	{r7, lr}
 801438e:	b084      	sub	sp, #16
 8014390:	af00      	add	r7, sp, #0
 8014392:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d102      	bne.n	80143a0 <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801439a:	230e      	movs	r3, #14
 801439c:	60fb      	str	r3, [r7, #12]
 801439e:	e00b      	b.n	80143b8 <_txe_thread_resume+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	4a07      	ldr	r2, [pc, #28]	; (80143c4 <_txe_thread_resume+0x38>)
 80143a6:	4293      	cmp	r3, r2
 80143a8:	d002      	beq.n	80143b0 <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80143aa:	230e      	movs	r3, #14
 80143ac:	60fb      	str	r3, [r7, #12]
 80143ae:	e003      	b.n	80143b8 <_txe_thread_resume+0x2c>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 80143b0:	6878      	ldr	r0, [r7, #4]
 80143b2:	f7fe f947 	bl	8012644 <_tx_thread_resume>
 80143b6:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 80143b8:	68fb      	ldr	r3, [r7, #12]
}
 80143ba:	4618      	mov	r0, r3
 80143bc:	3710      	adds	r7, #16
 80143be:	46bd      	mov	sp, r7
 80143c0:	bd80      	pop	{r7, pc}
 80143c2:	bf00      	nop
 80143c4:	54485244 	.word	0x54485244

080143c8 <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 80143c8:	b580      	push	{r7, lr}
 80143ca:	b084      	sub	sp, #16
 80143cc:	af00      	add	r7, sp, #0
 80143ce:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	2b00      	cmp	r3, #0
 80143d4:	d102      	bne.n	80143dc <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80143d6:	230e      	movs	r3, #14
 80143d8:	60fb      	str	r3, [r7, #12]
 80143da:	e00b      	b.n	80143f4 <_txe_thread_suspend+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80143dc:	687b      	ldr	r3, [r7, #4]
 80143de:	681b      	ldr	r3, [r3, #0]
 80143e0:	4a07      	ldr	r2, [pc, #28]	; (8014400 <_txe_thread_suspend+0x38>)
 80143e2:	4293      	cmp	r3, r2
 80143e4:	d002      	beq.n	80143ec <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80143e6:	230e      	movs	r3, #14
 80143e8:	60fb      	str	r3, [r7, #12]
 80143ea:	e003      	b.n	80143f4 <_txe_thread_suspend+0x2c>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 80143ec:	6878      	ldr	r0, [r7, #4]
 80143ee:	f7fe fb5b 	bl	8012aa8 <_tx_thread_suspend>
 80143f2:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 80143f4:	68fb      	ldr	r3, [r7, #12]
}
 80143f6:	4618      	mov	r0, r3
 80143f8:	3710      	adds	r7, #16
 80143fa:	46bd      	mov	sp, r7
 80143fc:	bd80      	pop	{r7, pc}
 80143fe:	bf00      	nop
 8014400:	54485244 	.word	0x54485244

08014404 <__errno>:
 8014404:	4b01      	ldr	r3, [pc, #4]	; (801440c <__errno+0x8>)
 8014406:	6818      	ldr	r0, [r3, #0]
 8014408:	4770      	bx	lr
 801440a:	bf00      	nop
 801440c:	20000014 	.word	0x20000014

08014410 <__libc_init_array>:
 8014410:	b570      	push	{r4, r5, r6, lr}
 8014412:	4d0d      	ldr	r5, [pc, #52]	; (8014448 <__libc_init_array+0x38>)
 8014414:	2600      	movs	r6, #0
 8014416:	4c0d      	ldr	r4, [pc, #52]	; (801444c <__libc_init_array+0x3c>)
 8014418:	1b64      	subs	r4, r4, r5
 801441a:	10a4      	asrs	r4, r4, #2
 801441c:	42a6      	cmp	r6, r4
 801441e:	d109      	bne.n	8014434 <__libc_init_array+0x24>
 8014420:	4d0b      	ldr	r5, [pc, #44]	; (8014450 <__libc_init_array+0x40>)
 8014422:	2600      	movs	r6, #0
 8014424:	4c0b      	ldr	r4, [pc, #44]	; (8014454 <__libc_init_array+0x44>)
 8014426:	f000 fd1b 	bl	8014e60 <_init>
 801442a:	1b64      	subs	r4, r4, r5
 801442c:	10a4      	asrs	r4, r4, #2
 801442e:	42a6      	cmp	r6, r4
 8014430:	d105      	bne.n	801443e <__libc_init_array+0x2e>
 8014432:	bd70      	pop	{r4, r5, r6, pc}
 8014434:	f855 3b04 	ldr.w	r3, [r5], #4
 8014438:	3601      	adds	r6, #1
 801443a:	4798      	blx	r3
 801443c:	e7ee      	b.n	801441c <__libc_init_array+0xc>
 801443e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014442:	3601      	adds	r6, #1
 8014444:	4798      	blx	r3
 8014446:	e7f2      	b.n	801442e <__libc_init_array+0x1e>
 8014448:	08015618 	.word	0x08015618
 801444c:	08015618 	.word	0x08015618
 8014450:	08015618 	.word	0x08015618
 8014454:	0801561c 	.word	0x0801561c

08014458 <memset>:
 8014458:	4402      	add	r2, r0
 801445a:	4603      	mov	r3, r0
 801445c:	4293      	cmp	r3, r2
 801445e:	d100      	bne.n	8014462 <memset+0xa>
 8014460:	4770      	bx	lr
 8014462:	f803 1b01 	strb.w	r1, [r3], #1
 8014466:	e7f9      	b.n	801445c <memset+0x4>

08014468 <_puts_r>:
 8014468:	b570      	push	{r4, r5, r6, lr}
 801446a:	460e      	mov	r6, r1
 801446c:	4605      	mov	r5, r0
 801446e:	b118      	cbz	r0, 8014478 <_puts_r+0x10>
 8014470:	6983      	ldr	r3, [r0, #24]
 8014472:	b90b      	cbnz	r3, 8014478 <_puts_r+0x10>
 8014474:	f000 fa46 	bl	8014904 <__sinit>
 8014478:	69ab      	ldr	r3, [r5, #24]
 801447a:	68ac      	ldr	r4, [r5, #8]
 801447c:	b913      	cbnz	r3, 8014484 <_puts_r+0x1c>
 801447e:	4628      	mov	r0, r5
 8014480:	f000 fa40 	bl	8014904 <__sinit>
 8014484:	4b2c      	ldr	r3, [pc, #176]	; (8014538 <_puts_r+0xd0>)
 8014486:	429c      	cmp	r4, r3
 8014488:	d120      	bne.n	80144cc <_puts_r+0x64>
 801448a:	686c      	ldr	r4, [r5, #4]
 801448c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801448e:	07db      	lsls	r3, r3, #31
 8014490:	d405      	bmi.n	801449e <_puts_r+0x36>
 8014492:	89a3      	ldrh	r3, [r4, #12]
 8014494:	0598      	lsls	r0, r3, #22
 8014496:	d402      	bmi.n	801449e <_puts_r+0x36>
 8014498:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801449a:	f000 fad1 	bl	8014a40 <__retarget_lock_acquire_recursive>
 801449e:	89a3      	ldrh	r3, [r4, #12]
 80144a0:	0719      	lsls	r1, r3, #28
 80144a2:	d51d      	bpl.n	80144e0 <_puts_r+0x78>
 80144a4:	6923      	ldr	r3, [r4, #16]
 80144a6:	b1db      	cbz	r3, 80144e0 <_puts_r+0x78>
 80144a8:	3e01      	subs	r6, #1
 80144aa:	68a3      	ldr	r3, [r4, #8]
 80144ac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80144b0:	3b01      	subs	r3, #1
 80144b2:	60a3      	str	r3, [r4, #8]
 80144b4:	bb39      	cbnz	r1, 8014506 <_puts_r+0x9e>
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	da38      	bge.n	801452c <_puts_r+0xc4>
 80144ba:	4622      	mov	r2, r4
 80144bc:	210a      	movs	r1, #10
 80144be:	4628      	mov	r0, r5
 80144c0:	f000 f848 	bl	8014554 <__swbuf_r>
 80144c4:	3001      	adds	r0, #1
 80144c6:	d011      	beq.n	80144ec <_puts_r+0x84>
 80144c8:	250a      	movs	r5, #10
 80144ca:	e011      	b.n	80144f0 <_puts_r+0x88>
 80144cc:	4b1b      	ldr	r3, [pc, #108]	; (801453c <_puts_r+0xd4>)
 80144ce:	429c      	cmp	r4, r3
 80144d0:	d101      	bne.n	80144d6 <_puts_r+0x6e>
 80144d2:	68ac      	ldr	r4, [r5, #8]
 80144d4:	e7da      	b.n	801448c <_puts_r+0x24>
 80144d6:	4b1a      	ldr	r3, [pc, #104]	; (8014540 <_puts_r+0xd8>)
 80144d8:	429c      	cmp	r4, r3
 80144da:	bf08      	it	eq
 80144dc:	68ec      	ldreq	r4, [r5, #12]
 80144de:	e7d5      	b.n	801448c <_puts_r+0x24>
 80144e0:	4621      	mov	r1, r4
 80144e2:	4628      	mov	r0, r5
 80144e4:	f000 f888 	bl	80145f8 <__swsetup_r>
 80144e8:	2800      	cmp	r0, #0
 80144ea:	d0dd      	beq.n	80144a8 <_puts_r+0x40>
 80144ec:	f04f 35ff 	mov.w	r5, #4294967295
 80144f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80144f2:	07da      	lsls	r2, r3, #31
 80144f4:	d405      	bmi.n	8014502 <_puts_r+0x9a>
 80144f6:	89a3      	ldrh	r3, [r4, #12]
 80144f8:	059b      	lsls	r3, r3, #22
 80144fa:	d402      	bmi.n	8014502 <_puts_r+0x9a>
 80144fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80144fe:	f000 faa0 	bl	8014a42 <__retarget_lock_release_recursive>
 8014502:	4628      	mov	r0, r5
 8014504:	bd70      	pop	{r4, r5, r6, pc}
 8014506:	2b00      	cmp	r3, #0
 8014508:	da04      	bge.n	8014514 <_puts_r+0xac>
 801450a:	69a2      	ldr	r2, [r4, #24]
 801450c:	429a      	cmp	r2, r3
 801450e:	dc06      	bgt.n	801451e <_puts_r+0xb6>
 8014510:	290a      	cmp	r1, #10
 8014512:	d004      	beq.n	801451e <_puts_r+0xb6>
 8014514:	6823      	ldr	r3, [r4, #0]
 8014516:	1c5a      	adds	r2, r3, #1
 8014518:	6022      	str	r2, [r4, #0]
 801451a:	7019      	strb	r1, [r3, #0]
 801451c:	e7c5      	b.n	80144aa <_puts_r+0x42>
 801451e:	4622      	mov	r2, r4
 8014520:	4628      	mov	r0, r5
 8014522:	f000 f817 	bl	8014554 <__swbuf_r>
 8014526:	3001      	adds	r0, #1
 8014528:	d1bf      	bne.n	80144aa <_puts_r+0x42>
 801452a:	e7df      	b.n	80144ec <_puts_r+0x84>
 801452c:	6823      	ldr	r3, [r4, #0]
 801452e:	250a      	movs	r5, #10
 8014530:	1c5a      	adds	r2, r3, #1
 8014532:	6022      	str	r2, [r4, #0]
 8014534:	701d      	strb	r5, [r3, #0]
 8014536:	e7db      	b.n	80144f0 <_puts_r+0x88>
 8014538:	080155d0 	.word	0x080155d0
 801453c:	080155f0 	.word	0x080155f0
 8014540:	080155b0 	.word	0x080155b0

08014544 <puts>:
 8014544:	4b02      	ldr	r3, [pc, #8]	; (8014550 <puts+0xc>)
 8014546:	4601      	mov	r1, r0
 8014548:	6818      	ldr	r0, [r3, #0]
 801454a:	f7ff bf8d 	b.w	8014468 <_puts_r>
 801454e:	bf00      	nop
 8014550:	20000014 	.word	0x20000014

08014554 <__swbuf_r>:
 8014554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014556:	460e      	mov	r6, r1
 8014558:	4614      	mov	r4, r2
 801455a:	4605      	mov	r5, r0
 801455c:	b118      	cbz	r0, 8014566 <__swbuf_r+0x12>
 801455e:	6983      	ldr	r3, [r0, #24]
 8014560:	b90b      	cbnz	r3, 8014566 <__swbuf_r+0x12>
 8014562:	f000 f9cf 	bl	8014904 <__sinit>
 8014566:	4b21      	ldr	r3, [pc, #132]	; (80145ec <__swbuf_r+0x98>)
 8014568:	429c      	cmp	r4, r3
 801456a:	d12b      	bne.n	80145c4 <__swbuf_r+0x70>
 801456c:	686c      	ldr	r4, [r5, #4]
 801456e:	69a3      	ldr	r3, [r4, #24]
 8014570:	60a3      	str	r3, [r4, #8]
 8014572:	89a3      	ldrh	r3, [r4, #12]
 8014574:	071a      	lsls	r2, r3, #28
 8014576:	d52f      	bpl.n	80145d8 <__swbuf_r+0x84>
 8014578:	6923      	ldr	r3, [r4, #16]
 801457a:	b36b      	cbz	r3, 80145d8 <__swbuf_r+0x84>
 801457c:	6923      	ldr	r3, [r4, #16]
 801457e:	b2f6      	uxtb	r6, r6
 8014580:	6820      	ldr	r0, [r4, #0]
 8014582:	4637      	mov	r7, r6
 8014584:	1ac0      	subs	r0, r0, r3
 8014586:	6963      	ldr	r3, [r4, #20]
 8014588:	4283      	cmp	r3, r0
 801458a:	dc04      	bgt.n	8014596 <__swbuf_r+0x42>
 801458c:	4621      	mov	r1, r4
 801458e:	4628      	mov	r0, r5
 8014590:	f000 f924 	bl	80147dc <_fflush_r>
 8014594:	bb30      	cbnz	r0, 80145e4 <__swbuf_r+0x90>
 8014596:	68a3      	ldr	r3, [r4, #8]
 8014598:	3001      	adds	r0, #1
 801459a:	3b01      	subs	r3, #1
 801459c:	60a3      	str	r3, [r4, #8]
 801459e:	6823      	ldr	r3, [r4, #0]
 80145a0:	1c5a      	adds	r2, r3, #1
 80145a2:	6022      	str	r2, [r4, #0]
 80145a4:	701e      	strb	r6, [r3, #0]
 80145a6:	6963      	ldr	r3, [r4, #20]
 80145a8:	4283      	cmp	r3, r0
 80145aa:	d004      	beq.n	80145b6 <__swbuf_r+0x62>
 80145ac:	89a3      	ldrh	r3, [r4, #12]
 80145ae:	07db      	lsls	r3, r3, #31
 80145b0:	d506      	bpl.n	80145c0 <__swbuf_r+0x6c>
 80145b2:	2e0a      	cmp	r6, #10
 80145b4:	d104      	bne.n	80145c0 <__swbuf_r+0x6c>
 80145b6:	4621      	mov	r1, r4
 80145b8:	4628      	mov	r0, r5
 80145ba:	f000 f90f 	bl	80147dc <_fflush_r>
 80145be:	b988      	cbnz	r0, 80145e4 <__swbuf_r+0x90>
 80145c0:	4638      	mov	r0, r7
 80145c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145c4:	4b0a      	ldr	r3, [pc, #40]	; (80145f0 <__swbuf_r+0x9c>)
 80145c6:	429c      	cmp	r4, r3
 80145c8:	d101      	bne.n	80145ce <__swbuf_r+0x7a>
 80145ca:	68ac      	ldr	r4, [r5, #8]
 80145cc:	e7cf      	b.n	801456e <__swbuf_r+0x1a>
 80145ce:	4b09      	ldr	r3, [pc, #36]	; (80145f4 <__swbuf_r+0xa0>)
 80145d0:	429c      	cmp	r4, r3
 80145d2:	bf08      	it	eq
 80145d4:	68ec      	ldreq	r4, [r5, #12]
 80145d6:	e7ca      	b.n	801456e <__swbuf_r+0x1a>
 80145d8:	4621      	mov	r1, r4
 80145da:	4628      	mov	r0, r5
 80145dc:	f000 f80c 	bl	80145f8 <__swsetup_r>
 80145e0:	2800      	cmp	r0, #0
 80145e2:	d0cb      	beq.n	801457c <__swbuf_r+0x28>
 80145e4:	f04f 37ff 	mov.w	r7, #4294967295
 80145e8:	e7ea      	b.n	80145c0 <__swbuf_r+0x6c>
 80145ea:	bf00      	nop
 80145ec:	080155d0 	.word	0x080155d0
 80145f0:	080155f0 	.word	0x080155f0
 80145f4:	080155b0 	.word	0x080155b0

080145f8 <__swsetup_r>:
 80145f8:	4b32      	ldr	r3, [pc, #200]	; (80146c4 <__swsetup_r+0xcc>)
 80145fa:	b570      	push	{r4, r5, r6, lr}
 80145fc:	681d      	ldr	r5, [r3, #0]
 80145fe:	4606      	mov	r6, r0
 8014600:	460c      	mov	r4, r1
 8014602:	b125      	cbz	r5, 801460e <__swsetup_r+0x16>
 8014604:	69ab      	ldr	r3, [r5, #24]
 8014606:	b913      	cbnz	r3, 801460e <__swsetup_r+0x16>
 8014608:	4628      	mov	r0, r5
 801460a:	f000 f97b 	bl	8014904 <__sinit>
 801460e:	4b2e      	ldr	r3, [pc, #184]	; (80146c8 <__swsetup_r+0xd0>)
 8014610:	429c      	cmp	r4, r3
 8014612:	d10f      	bne.n	8014634 <__swsetup_r+0x3c>
 8014614:	686c      	ldr	r4, [r5, #4]
 8014616:	89a3      	ldrh	r3, [r4, #12]
 8014618:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801461c:	0719      	lsls	r1, r3, #28
 801461e:	d42c      	bmi.n	801467a <__swsetup_r+0x82>
 8014620:	06dd      	lsls	r5, r3, #27
 8014622:	d411      	bmi.n	8014648 <__swsetup_r+0x50>
 8014624:	2309      	movs	r3, #9
 8014626:	6033      	str	r3, [r6, #0]
 8014628:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801462c:	f04f 30ff 	mov.w	r0, #4294967295
 8014630:	81a3      	strh	r3, [r4, #12]
 8014632:	e03e      	b.n	80146b2 <__swsetup_r+0xba>
 8014634:	4b25      	ldr	r3, [pc, #148]	; (80146cc <__swsetup_r+0xd4>)
 8014636:	429c      	cmp	r4, r3
 8014638:	d101      	bne.n	801463e <__swsetup_r+0x46>
 801463a:	68ac      	ldr	r4, [r5, #8]
 801463c:	e7eb      	b.n	8014616 <__swsetup_r+0x1e>
 801463e:	4b24      	ldr	r3, [pc, #144]	; (80146d0 <__swsetup_r+0xd8>)
 8014640:	429c      	cmp	r4, r3
 8014642:	bf08      	it	eq
 8014644:	68ec      	ldreq	r4, [r5, #12]
 8014646:	e7e6      	b.n	8014616 <__swsetup_r+0x1e>
 8014648:	0758      	lsls	r0, r3, #29
 801464a:	d512      	bpl.n	8014672 <__swsetup_r+0x7a>
 801464c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801464e:	b141      	cbz	r1, 8014662 <__swsetup_r+0x6a>
 8014650:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014654:	4299      	cmp	r1, r3
 8014656:	d002      	beq.n	801465e <__swsetup_r+0x66>
 8014658:	4630      	mov	r0, r6
 801465a:	f000 fa59 	bl	8014b10 <_free_r>
 801465e:	2300      	movs	r3, #0
 8014660:	6363      	str	r3, [r4, #52]	; 0x34
 8014662:	89a3      	ldrh	r3, [r4, #12]
 8014664:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014668:	81a3      	strh	r3, [r4, #12]
 801466a:	2300      	movs	r3, #0
 801466c:	6063      	str	r3, [r4, #4]
 801466e:	6923      	ldr	r3, [r4, #16]
 8014670:	6023      	str	r3, [r4, #0]
 8014672:	89a3      	ldrh	r3, [r4, #12]
 8014674:	f043 0308 	orr.w	r3, r3, #8
 8014678:	81a3      	strh	r3, [r4, #12]
 801467a:	6923      	ldr	r3, [r4, #16]
 801467c:	b94b      	cbnz	r3, 8014692 <__swsetup_r+0x9a>
 801467e:	89a3      	ldrh	r3, [r4, #12]
 8014680:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014688:	d003      	beq.n	8014692 <__swsetup_r+0x9a>
 801468a:	4621      	mov	r1, r4
 801468c:	4630      	mov	r0, r6
 801468e:	f000 f9ff 	bl	8014a90 <__smakebuf_r>
 8014692:	89a0      	ldrh	r0, [r4, #12]
 8014694:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014698:	f010 0301 	ands.w	r3, r0, #1
 801469c:	d00a      	beq.n	80146b4 <__swsetup_r+0xbc>
 801469e:	2300      	movs	r3, #0
 80146a0:	60a3      	str	r3, [r4, #8]
 80146a2:	6963      	ldr	r3, [r4, #20]
 80146a4:	425b      	negs	r3, r3
 80146a6:	61a3      	str	r3, [r4, #24]
 80146a8:	6923      	ldr	r3, [r4, #16]
 80146aa:	b943      	cbnz	r3, 80146be <__swsetup_r+0xc6>
 80146ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80146b0:	d1ba      	bne.n	8014628 <__swsetup_r+0x30>
 80146b2:	bd70      	pop	{r4, r5, r6, pc}
 80146b4:	0781      	lsls	r1, r0, #30
 80146b6:	bf58      	it	pl
 80146b8:	6963      	ldrpl	r3, [r4, #20]
 80146ba:	60a3      	str	r3, [r4, #8]
 80146bc:	e7f4      	b.n	80146a8 <__swsetup_r+0xb0>
 80146be:	2000      	movs	r0, #0
 80146c0:	e7f7      	b.n	80146b2 <__swsetup_r+0xba>
 80146c2:	bf00      	nop
 80146c4:	20000014 	.word	0x20000014
 80146c8:	080155d0 	.word	0x080155d0
 80146cc:	080155f0 	.word	0x080155f0
 80146d0:	080155b0 	.word	0x080155b0

080146d4 <__sflush_r>:
 80146d4:	898a      	ldrh	r2, [r1, #12]
 80146d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146da:	4605      	mov	r5, r0
 80146dc:	0710      	lsls	r0, r2, #28
 80146de:	460c      	mov	r4, r1
 80146e0:	d458      	bmi.n	8014794 <__sflush_r+0xc0>
 80146e2:	684b      	ldr	r3, [r1, #4]
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	dc05      	bgt.n	80146f4 <__sflush_r+0x20>
 80146e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	dc02      	bgt.n	80146f4 <__sflush_r+0x20>
 80146ee:	2000      	movs	r0, #0
 80146f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80146f6:	2e00      	cmp	r6, #0
 80146f8:	d0f9      	beq.n	80146ee <__sflush_r+0x1a>
 80146fa:	2300      	movs	r3, #0
 80146fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014700:	682f      	ldr	r7, [r5, #0]
 8014702:	602b      	str	r3, [r5, #0]
 8014704:	d032      	beq.n	801476c <__sflush_r+0x98>
 8014706:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014708:	89a3      	ldrh	r3, [r4, #12]
 801470a:	075a      	lsls	r2, r3, #29
 801470c:	d505      	bpl.n	801471a <__sflush_r+0x46>
 801470e:	6863      	ldr	r3, [r4, #4]
 8014710:	1ac0      	subs	r0, r0, r3
 8014712:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014714:	b10b      	cbz	r3, 801471a <__sflush_r+0x46>
 8014716:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014718:	1ac0      	subs	r0, r0, r3
 801471a:	2300      	movs	r3, #0
 801471c:	4602      	mov	r2, r0
 801471e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014720:	4628      	mov	r0, r5
 8014722:	6a21      	ldr	r1, [r4, #32]
 8014724:	47b0      	blx	r6
 8014726:	1c43      	adds	r3, r0, #1
 8014728:	89a3      	ldrh	r3, [r4, #12]
 801472a:	d106      	bne.n	801473a <__sflush_r+0x66>
 801472c:	6829      	ldr	r1, [r5, #0]
 801472e:	291d      	cmp	r1, #29
 8014730:	d82c      	bhi.n	801478c <__sflush_r+0xb8>
 8014732:	4a29      	ldr	r2, [pc, #164]	; (80147d8 <__sflush_r+0x104>)
 8014734:	40ca      	lsrs	r2, r1
 8014736:	07d6      	lsls	r6, r2, #31
 8014738:	d528      	bpl.n	801478c <__sflush_r+0xb8>
 801473a:	2200      	movs	r2, #0
 801473c:	04d9      	lsls	r1, r3, #19
 801473e:	6062      	str	r2, [r4, #4]
 8014740:	6922      	ldr	r2, [r4, #16]
 8014742:	6022      	str	r2, [r4, #0]
 8014744:	d504      	bpl.n	8014750 <__sflush_r+0x7c>
 8014746:	1c42      	adds	r2, r0, #1
 8014748:	d101      	bne.n	801474e <__sflush_r+0x7a>
 801474a:	682b      	ldr	r3, [r5, #0]
 801474c:	b903      	cbnz	r3, 8014750 <__sflush_r+0x7c>
 801474e:	6560      	str	r0, [r4, #84]	; 0x54
 8014750:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014752:	602f      	str	r7, [r5, #0]
 8014754:	2900      	cmp	r1, #0
 8014756:	d0ca      	beq.n	80146ee <__sflush_r+0x1a>
 8014758:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801475c:	4299      	cmp	r1, r3
 801475e:	d002      	beq.n	8014766 <__sflush_r+0x92>
 8014760:	4628      	mov	r0, r5
 8014762:	f000 f9d5 	bl	8014b10 <_free_r>
 8014766:	2000      	movs	r0, #0
 8014768:	6360      	str	r0, [r4, #52]	; 0x34
 801476a:	e7c1      	b.n	80146f0 <__sflush_r+0x1c>
 801476c:	6a21      	ldr	r1, [r4, #32]
 801476e:	2301      	movs	r3, #1
 8014770:	4628      	mov	r0, r5
 8014772:	47b0      	blx	r6
 8014774:	1c41      	adds	r1, r0, #1
 8014776:	d1c7      	bne.n	8014708 <__sflush_r+0x34>
 8014778:	682b      	ldr	r3, [r5, #0]
 801477a:	2b00      	cmp	r3, #0
 801477c:	d0c4      	beq.n	8014708 <__sflush_r+0x34>
 801477e:	2b1d      	cmp	r3, #29
 8014780:	d001      	beq.n	8014786 <__sflush_r+0xb2>
 8014782:	2b16      	cmp	r3, #22
 8014784:	d101      	bne.n	801478a <__sflush_r+0xb6>
 8014786:	602f      	str	r7, [r5, #0]
 8014788:	e7b1      	b.n	80146ee <__sflush_r+0x1a>
 801478a:	89a3      	ldrh	r3, [r4, #12]
 801478c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014790:	81a3      	strh	r3, [r4, #12]
 8014792:	e7ad      	b.n	80146f0 <__sflush_r+0x1c>
 8014794:	690f      	ldr	r7, [r1, #16]
 8014796:	2f00      	cmp	r7, #0
 8014798:	d0a9      	beq.n	80146ee <__sflush_r+0x1a>
 801479a:	0793      	lsls	r3, r2, #30
 801479c:	680e      	ldr	r6, [r1, #0]
 801479e:	600f      	str	r7, [r1, #0]
 80147a0:	bf0c      	ite	eq
 80147a2:	694b      	ldreq	r3, [r1, #20]
 80147a4:	2300      	movne	r3, #0
 80147a6:	eba6 0807 	sub.w	r8, r6, r7
 80147aa:	608b      	str	r3, [r1, #8]
 80147ac:	f1b8 0f00 	cmp.w	r8, #0
 80147b0:	dd9d      	ble.n	80146ee <__sflush_r+0x1a>
 80147b2:	4643      	mov	r3, r8
 80147b4:	463a      	mov	r2, r7
 80147b6:	6a21      	ldr	r1, [r4, #32]
 80147b8:	4628      	mov	r0, r5
 80147ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80147bc:	47b0      	blx	r6
 80147be:	2800      	cmp	r0, #0
 80147c0:	dc06      	bgt.n	80147d0 <__sflush_r+0xfc>
 80147c2:	89a3      	ldrh	r3, [r4, #12]
 80147c4:	f04f 30ff 	mov.w	r0, #4294967295
 80147c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80147cc:	81a3      	strh	r3, [r4, #12]
 80147ce:	e78f      	b.n	80146f0 <__sflush_r+0x1c>
 80147d0:	4407      	add	r7, r0
 80147d2:	eba8 0800 	sub.w	r8, r8, r0
 80147d6:	e7e9      	b.n	80147ac <__sflush_r+0xd8>
 80147d8:	20400001 	.word	0x20400001

080147dc <_fflush_r>:
 80147dc:	b538      	push	{r3, r4, r5, lr}
 80147de:	690b      	ldr	r3, [r1, #16]
 80147e0:	4605      	mov	r5, r0
 80147e2:	460c      	mov	r4, r1
 80147e4:	b913      	cbnz	r3, 80147ec <_fflush_r+0x10>
 80147e6:	2500      	movs	r5, #0
 80147e8:	4628      	mov	r0, r5
 80147ea:	bd38      	pop	{r3, r4, r5, pc}
 80147ec:	b118      	cbz	r0, 80147f6 <_fflush_r+0x1a>
 80147ee:	6983      	ldr	r3, [r0, #24]
 80147f0:	b90b      	cbnz	r3, 80147f6 <_fflush_r+0x1a>
 80147f2:	f000 f887 	bl	8014904 <__sinit>
 80147f6:	4b14      	ldr	r3, [pc, #80]	; (8014848 <_fflush_r+0x6c>)
 80147f8:	429c      	cmp	r4, r3
 80147fa:	d11b      	bne.n	8014834 <_fflush_r+0x58>
 80147fc:	686c      	ldr	r4, [r5, #4]
 80147fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014802:	2b00      	cmp	r3, #0
 8014804:	d0ef      	beq.n	80147e6 <_fflush_r+0xa>
 8014806:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014808:	07d0      	lsls	r0, r2, #31
 801480a:	d404      	bmi.n	8014816 <_fflush_r+0x3a>
 801480c:	0599      	lsls	r1, r3, #22
 801480e:	d402      	bmi.n	8014816 <_fflush_r+0x3a>
 8014810:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014812:	f000 f915 	bl	8014a40 <__retarget_lock_acquire_recursive>
 8014816:	4628      	mov	r0, r5
 8014818:	4621      	mov	r1, r4
 801481a:	f7ff ff5b 	bl	80146d4 <__sflush_r>
 801481e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014820:	4605      	mov	r5, r0
 8014822:	07da      	lsls	r2, r3, #31
 8014824:	d4e0      	bmi.n	80147e8 <_fflush_r+0xc>
 8014826:	89a3      	ldrh	r3, [r4, #12]
 8014828:	059b      	lsls	r3, r3, #22
 801482a:	d4dd      	bmi.n	80147e8 <_fflush_r+0xc>
 801482c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801482e:	f000 f908 	bl	8014a42 <__retarget_lock_release_recursive>
 8014832:	e7d9      	b.n	80147e8 <_fflush_r+0xc>
 8014834:	4b05      	ldr	r3, [pc, #20]	; (801484c <_fflush_r+0x70>)
 8014836:	429c      	cmp	r4, r3
 8014838:	d101      	bne.n	801483e <_fflush_r+0x62>
 801483a:	68ac      	ldr	r4, [r5, #8]
 801483c:	e7df      	b.n	80147fe <_fflush_r+0x22>
 801483e:	4b04      	ldr	r3, [pc, #16]	; (8014850 <_fflush_r+0x74>)
 8014840:	429c      	cmp	r4, r3
 8014842:	bf08      	it	eq
 8014844:	68ec      	ldreq	r4, [r5, #12]
 8014846:	e7da      	b.n	80147fe <_fflush_r+0x22>
 8014848:	080155d0 	.word	0x080155d0
 801484c:	080155f0 	.word	0x080155f0
 8014850:	080155b0 	.word	0x080155b0

08014854 <std>:
 8014854:	2300      	movs	r3, #0
 8014856:	b510      	push	{r4, lr}
 8014858:	4604      	mov	r4, r0
 801485a:	6083      	str	r3, [r0, #8]
 801485c:	8181      	strh	r1, [r0, #12]
 801485e:	4619      	mov	r1, r3
 8014860:	6643      	str	r3, [r0, #100]	; 0x64
 8014862:	81c2      	strh	r2, [r0, #14]
 8014864:	2208      	movs	r2, #8
 8014866:	6183      	str	r3, [r0, #24]
 8014868:	e9c0 3300 	strd	r3, r3, [r0]
 801486c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014870:	305c      	adds	r0, #92	; 0x5c
 8014872:	f7ff fdf1 	bl	8014458 <memset>
 8014876:	4b05      	ldr	r3, [pc, #20]	; (801488c <std+0x38>)
 8014878:	6224      	str	r4, [r4, #32]
 801487a:	6263      	str	r3, [r4, #36]	; 0x24
 801487c:	4b04      	ldr	r3, [pc, #16]	; (8014890 <std+0x3c>)
 801487e:	62a3      	str	r3, [r4, #40]	; 0x28
 8014880:	4b04      	ldr	r3, [pc, #16]	; (8014894 <std+0x40>)
 8014882:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014884:	4b04      	ldr	r3, [pc, #16]	; (8014898 <std+0x44>)
 8014886:	6323      	str	r3, [r4, #48]	; 0x30
 8014888:	bd10      	pop	{r4, pc}
 801488a:	bf00      	nop
 801488c:	08014cf1 	.word	0x08014cf1
 8014890:	08014d13 	.word	0x08014d13
 8014894:	08014d4b 	.word	0x08014d4b
 8014898:	08014d6f 	.word	0x08014d6f

0801489c <_cleanup_r>:
 801489c:	4901      	ldr	r1, [pc, #4]	; (80148a4 <_cleanup_r+0x8>)
 801489e:	f000 b8af 	b.w	8014a00 <_fwalk_reent>
 80148a2:	bf00      	nop
 80148a4:	080147dd 	.word	0x080147dd

080148a8 <__sfmoreglue>:
 80148a8:	b570      	push	{r4, r5, r6, lr}
 80148aa:	2268      	movs	r2, #104	; 0x68
 80148ac:	1e4d      	subs	r5, r1, #1
 80148ae:	460e      	mov	r6, r1
 80148b0:	4355      	muls	r5, r2
 80148b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80148b6:	f000 f997 	bl	8014be8 <_malloc_r>
 80148ba:	4604      	mov	r4, r0
 80148bc:	b140      	cbz	r0, 80148d0 <__sfmoreglue+0x28>
 80148be:	2100      	movs	r1, #0
 80148c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80148c4:	e9c0 1600 	strd	r1, r6, [r0]
 80148c8:	300c      	adds	r0, #12
 80148ca:	60a0      	str	r0, [r4, #8]
 80148cc:	f7ff fdc4 	bl	8014458 <memset>
 80148d0:	4620      	mov	r0, r4
 80148d2:	bd70      	pop	{r4, r5, r6, pc}

080148d4 <__sfp_lock_acquire>:
 80148d4:	4801      	ldr	r0, [pc, #4]	; (80148dc <__sfp_lock_acquire+0x8>)
 80148d6:	f000 b8b3 	b.w	8014a40 <__retarget_lock_acquire_recursive>
 80148da:	bf00      	nop
 80148dc:	20003649 	.word	0x20003649

080148e0 <__sfp_lock_release>:
 80148e0:	4801      	ldr	r0, [pc, #4]	; (80148e8 <__sfp_lock_release+0x8>)
 80148e2:	f000 b8ae 	b.w	8014a42 <__retarget_lock_release_recursive>
 80148e6:	bf00      	nop
 80148e8:	20003649 	.word	0x20003649

080148ec <__sinit_lock_acquire>:
 80148ec:	4801      	ldr	r0, [pc, #4]	; (80148f4 <__sinit_lock_acquire+0x8>)
 80148ee:	f000 b8a7 	b.w	8014a40 <__retarget_lock_acquire_recursive>
 80148f2:	bf00      	nop
 80148f4:	2000364a 	.word	0x2000364a

080148f8 <__sinit_lock_release>:
 80148f8:	4801      	ldr	r0, [pc, #4]	; (8014900 <__sinit_lock_release+0x8>)
 80148fa:	f000 b8a2 	b.w	8014a42 <__retarget_lock_release_recursive>
 80148fe:	bf00      	nop
 8014900:	2000364a 	.word	0x2000364a

08014904 <__sinit>:
 8014904:	b510      	push	{r4, lr}
 8014906:	4604      	mov	r4, r0
 8014908:	f7ff fff0 	bl	80148ec <__sinit_lock_acquire>
 801490c:	69a3      	ldr	r3, [r4, #24]
 801490e:	b11b      	cbz	r3, 8014918 <__sinit+0x14>
 8014910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014914:	f7ff bff0 	b.w	80148f8 <__sinit_lock_release>
 8014918:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801491c:	6523      	str	r3, [r4, #80]	; 0x50
 801491e:	4620      	mov	r0, r4
 8014920:	4b12      	ldr	r3, [pc, #72]	; (801496c <__sinit+0x68>)
 8014922:	4a13      	ldr	r2, [pc, #76]	; (8014970 <__sinit+0x6c>)
 8014924:	681b      	ldr	r3, [r3, #0]
 8014926:	62a2      	str	r2, [r4, #40]	; 0x28
 8014928:	42a3      	cmp	r3, r4
 801492a:	bf04      	itt	eq
 801492c:	2301      	moveq	r3, #1
 801492e:	61a3      	streq	r3, [r4, #24]
 8014930:	f000 f820 	bl	8014974 <__sfp>
 8014934:	6060      	str	r0, [r4, #4]
 8014936:	4620      	mov	r0, r4
 8014938:	f000 f81c 	bl	8014974 <__sfp>
 801493c:	60a0      	str	r0, [r4, #8]
 801493e:	4620      	mov	r0, r4
 8014940:	f000 f818 	bl	8014974 <__sfp>
 8014944:	2200      	movs	r2, #0
 8014946:	2104      	movs	r1, #4
 8014948:	60e0      	str	r0, [r4, #12]
 801494a:	6860      	ldr	r0, [r4, #4]
 801494c:	f7ff ff82 	bl	8014854 <std>
 8014950:	2201      	movs	r2, #1
 8014952:	2109      	movs	r1, #9
 8014954:	68a0      	ldr	r0, [r4, #8]
 8014956:	f7ff ff7d 	bl	8014854 <std>
 801495a:	2202      	movs	r2, #2
 801495c:	2112      	movs	r1, #18
 801495e:	68e0      	ldr	r0, [r4, #12]
 8014960:	f7ff ff78 	bl	8014854 <std>
 8014964:	2301      	movs	r3, #1
 8014966:	61a3      	str	r3, [r4, #24]
 8014968:	e7d2      	b.n	8014910 <__sinit+0xc>
 801496a:	bf00      	nop
 801496c:	080155ac 	.word	0x080155ac
 8014970:	0801489d 	.word	0x0801489d

08014974 <__sfp>:
 8014974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014976:	4607      	mov	r7, r0
 8014978:	f7ff ffac 	bl	80148d4 <__sfp_lock_acquire>
 801497c:	4b1e      	ldr	r3, [pc, #120]	; (80149f8 <__sfp+0x84>)
 801497e:	681e      	ldr	r6, [r3, #0]
 8014980:	69b3      	ldr	r3, [r6, #24]
 8014982:	b913      	cbnz	r3, 801498a <__sfp+0x16>
 8014984:	4630      	mov	r0, r6
 8014986:	f7ff ffbd 	bl	8014904 <__sinit>
 801498a:	3648      	adds	r6, #72	; 0x48
 801498c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014990:	3b01      	subs	r3, #1
 8014992:	d503      	bpl.n	801499c <__sfp+0x28>
 8014994:	6833      	ldr	r3, [r6, #0]
 8014996:	b30b      	cbz	r3, 80149dc <__sfp+0x68>
 8014998:	6836      	ldr	r6, [r6, #0]
 801499a:	e7f7      	b.n	801498c <__sfp+0x18>
 801499c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80149a0:	b9d5      	cbnz	r5, 80149d8 <__sfp+0x64>
 80149a2:	4b16      	ldr	r3, [pc, #88]	; (80149fc <__sfp+0x88>)
 80149a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80149a8:	6665      	str	r5, [r4, #100]	; 0x64
 80149aa:	60e3      	str	r3, [r4, #12]
 80149ac:	f000 f847 	bl	8014a3e <__retarget_lock_init_recursive>
 80149b0:	f7ff ff96 	bl	80148e0 <__sfp_lock_release>
 80149b4:	2208      	movs	r2, #8
 80149b6:	4629      	mov	r1, r5
 80149b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80149bc:	6025      	str	r5, [r4, #0]
 80149be:	61a5      	str	r5, [r4, #24]
 80149c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80149c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80149c8:	f7ff fd46 	bl	8014458 <memset>
 80149cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80149d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80149d4:	4620      	mov	r0, r4
 80149d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80149d8:	3468      	adds	r4, #104	; 0x68
 80149da:	e7d9      	b.n	8014990 <__sfp+0x1c>
 80149dc:	2104      	movs	r1, #4
 80149de:	4638      	mov	r0, r7
 80149e0:	f7ff ff62 	bl	80148a8 <__sfmoreglue>
 80149e4:	4604      	mov	r4, r0
 80149e6:	6030      	str	r0, [r6, #0]
 80149e8:	2800      	cmp	r0, #0
 80149ea:	d1d5      	bne.n	8014998 <__sfp+0x24>
 80149ec:	f7ff ff78 	bl	80148e0 <__sfp_lock_release>
 80149f0:	230c      	movs	r3, #12
 80149f2:	603b      	str	r3, [r7, #0]
 80149f4:	e7ee      	b.n	80149d4 <__sfp+0x60>
 80149f6:	bf00      	nop
 80149f8:	080155ac 	.word	0x080155ac
 80149fc:	ffff0001 	.word	0xffff0001

08014a00 <_fwalk_reent>:
 8014a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014a04:	4606      	mov	r6, r0
 8014a06:	4688      	mov	r8, r1
 8014a08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014a0c:	2700      	movs	r7, #0
 8014a0e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014a12:	f1b9 0901 	subs.w	r9, r9, #1
 8014a16:	d505      	bpl.n	8014a24 <_fwalk_reent+0x24>
 8014a18:	6824      	ldr	r4, [r4, #0]
 8014a1a:	2c00      	cmp	r4, #0
 8014a1c:	d1f7      	bne.n	8014a0e <_fwalk_reent+0xe>
 8014a1e:	4638      	mov	r0, r7
 8014a20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014a24:	89ab      	ldrh	r3, [r5, #12]
 8014a26:	2b01      	cmp	r3, #1
 8014a28:	d907      	bls.n	8014a3a <_fwalk_reent+0x3a>
 8014a2a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014a2e:	3301      	adds	r3, #1
 8014a30:	d003      	beq.n	8014a3a <_fwalk_reent+0x3a>
 8014a32:	4629      	mov	r1, r5
 8014a34:	4630      	mov	r0, r6
 8014a36:	47c0      	blx	r8
 8014a38:	4307      	orrs	r7, r0
 8014a3a:	3568      	adds	r5, #104	; 0x68
 8014a3c:	e7e9      	b.n	8014a12 <_fwalk_reent+0x12>

08014a3e <__retarget_lock_init_recursive>:
 8014a3e:	4770      	bx	lr

08014a40 <__retarget_lock_acquire_recursive>:
 8014a40:	4770      	bx	lr

08014a42 <__retarget_lock_release_recursive>:
 8014a42:	4770      	bx	lr

08014a44 <__swhatbuf_r>:
 8014a44:	b570      	push	{r4, r5, r6, lr}
 8014a46:	460e      	mov	r6, r1
 8014a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a4c:	b096      	sub	sp, #88	; 0x58
 8014a4e:	4614      	mov	r4, r2
 8014a50:	2900      	cmp	r1, #0
 8014a52:	461d      	mov	r5, r3
 8014a54:	da08      	bge.n	8014a68 <__swhatbuf_r+0x24>
 8014a56:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	602a      	str	r2, [r5, #0]
 8014a5e:	061a      	lsls	r2, r3, #24
 8014a60:	d410      	bmi.n	8014a84 <__swhatbuf_r+0x40>
 8014a62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014a66:	e00e      	b.n	8014a86 <__swhatbuf_r+0x42>
 8014a68:	466a      	mov	r2, sp
 8014a6a:	f000 f9a7 	bl	8014dbc <_fstat_r>
 8014a6e:	2800      	cmp	r0, #0
 8014a70:	dbf1      	blt.n	8014a56 <__swhatbuf_r+0x12>
 8014a72:	9a01      	ldr	r2, [sp, #4]
 8014a74:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014a78:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014a7c:	425a      	negs	r2, r3
 8014a7e:	415a      	adcs	r2, r3
 8014a80:	602a      	str	r2, [r5, #0]
 8014a82:	e7ee      	b.n	8014a62 <__swhatbuf_r+0x1e>
 8014a84:	2340      	movs	r3, #64	; 0x40
 8014a86:	2000      	movs	r0, #0
 8014a88:	6023      	str	r3, [r4, #0]
 8014a8a:	b016      	add	sp, #88	; 0x58
 8014a8c:	bd70      	pop	{r4, r5, r6, pc}
	...

08014a90 <__smakebuf_r>:
 8014a90:	898b      	ldrh	r3, [r1, #12]
 8014a92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014a94:	079d      	lsls	r5, r3, #30
 8014a96:	4606      	mov	r6, r0
 8014a98:	460c      	mov	r4, r1
 8014a9a:	d507      	bpl.n	8014aac <__smakebuf_r+0x1c>
 8014a9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014aa0:	6023      	str	r3, [r4, #0]
 8014aa2:	6123      	str	r3, [r4, #16]
 8014aa4:	2301      	movs	r3, #1
 8014aa6:	6163      	str	r3, [r4, #20]
 8014aa8:	b002      	add	sp, #8
 8014aaa:	bd70      	pop	{r4, r5, r6, pc}
 8014aac:	ab01      	add	r3, sp, #4
 8014aae:	466a      	mov	r2, sp
 8014ab0:	f7ff ffc8 	bl	8014a44 <__swhatbuf_r>
 8014ab4:	9900      	ldr	r1, [sp, #0]
 8014ab6:	4605      	mov	r5, r0
 8014ab8:	4630      	mov	r0, r6
 8014aba:	f000 f895 	bl	8014be8 <_malloc_r>
 8014abe:	b948      	cbnz	r0, 8014ad4 <__smakebuf_r+0x44>
 8014ac0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ac4:	059a      	lsls	r2, r3, #22
 8014ac6:	d4ef      	bmi.n	8014aa8 <__smakebuf_r+0x18>
 8014ac8:	f023 0303 	bic.w	r3, r3, #3
 8014acc:	f043 0302 	orr.w	r3, r3, #2
 8014ad0:	81a3      	strh	r3, [r4, #12]
 8014ad2:	e7e3      	b.n	8014a9c <__smakebuf_r+0xc>
 8014ad4:	4b0d      	ldr	r3, [pc, #52]	; (8014b0c <__smakebuf_r+0x7c>)
 8014ad6:	62b3      	str	r3, [r6, #40]	; 0x28
 8014ad8:	89a3      	ldrh	r3, [r4, #12]
 8014ada:	6020      	str	r0, [r4, #0]
 8014adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014ae0:	6120      	str	r0, [r4, #16]
 8014ae2:	81a3      	strh	r3, [r4, #12]
 8014ae4:	9b00      	ldr	r3, [sp, #0]
 8014ae6:	6163      	str	r3, [r4, #20]
 8014ae8:	9b01      	ldr	r3, [sp, #4]
 8014aea:	b15b      	cbz	r3, 8014b04 <__smakebuf_r+0x74>
 8014aec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014af0:	4630      	mov	r0, r6
 8014af2:	f000 f975 	bl	8014de0 <_isatty_r>
 8014af6:	b128      	cbz	r0, 8014b04 <__smakebuf_r+0x74>
 8014af8:	89a3      	ldrh	r3, [r4, #12]
 8014afa:	f023 0303 	bic.w	r3, r3, #3
 8014afe:	f043 0301 	orr.w	r3, r3, #1
 8014b02:	81a3      	strh	r3, [r4, #12]
 8014b04:	89a0      	ldrh	r0, [r4, #12]
 8014b06:	4305      	orrs	r5, r0
 8014b08:	81a5      	strh	r5, [r4, #12]
 8014b0a:	e7cd      	b.n	8014aa8 <__smakebuf_r+0x18>
 8014b0c:	0801489d 	.word	0x0801489d

08014b10 <_free_r>:
 8014b10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014b12:	2900      	cmp	r1, #0
 8014b14:	d043      	beq.n	8014b9e <_free_r+0x8e>
 8014b16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014b1a:	1f0c      	subs	r4, r1, #4
 8014b1c:	9001      	str	r0, [sp, #4]
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	bfb8      	it	lt
 8014b22:	18e4      	addlt	r4, r4, r3
 8014b24:	f000 f97e 	bl	8014e24 <__malloc_lock>
 8014b28:	4a1e      	ldr	r2, [pc, #120]	; (8014ba4 <_free_r+0x94>)
 8014b2a:	9801      	ldr	r0, [sp, #4]
 8014b2c:	6813      	ldr	r3, [r2, #0]
 8014b2e:	b933      	cbnz	r3, 8014b3e <_free_r+0x2e>
 8014b30:	6063      	str	r3, [r4, #4]
 8014b32:	6014      	str	r4, [r2, #0]
 8014b34:	b003      	add	sp, #12
 8014b36:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014b3a:	f000 b979 	b.w	8014e30 <__malloc_unlock>
 8014b3e:	42a3      	cmp	r3, r4
 8014b40:	d908      	bls.n	8014b54 <_free_r+0x44>
 8014b42:	6825      	ldr	r5, [r4, #0]
 8014b44:	1961      	adds	r1, r4, r5
 8014b46:	428b      	cmp	r3, r1
 8014b48:	bf01      	itttt	eq
 8014b4a:	6819      	ldreq	r1, [r3, #0]
 8014b4c:	685b      	ldreq	r3, [r3, #4]
 8014b4e:	1949      	addeq	r1, r1, r5
 8014b50:	6021      	streq	r1, [r4, #0]
 8014b52:	e7ed      	b.n	8014b30 <_free_r+0x20>
 8014b54:	461a      	mov	r2, r3
 8014b56:	685b      	ldr	r3, [r3, #4]
 8014b58:	b10b      	cbz	r3, 8014b5e <_free_r+0x4e>
 8014b5a:	42a3      	cmp	r3, r4
 8014b5c:	d9fa      	bls.n	8014b54 <_free_r+0x44>
 8014b5e:	6811      	ldr	r1, [r2, #0]
 8014b60:	1855      	adds	r5, r2, r1
 8014b62:	42a5      	cmp	r5, r4
 8014b64:	d10b      	bne.n	8014b7e <_free_r+0x6e>
 8014b66:	6824      	ldr	r4, [r4, #0]
 8014b68:	4421      	add	r1, r4
 8014b6a:	1854      	adds	r4, r2, r1
 8014b6c:	6011      	str	r1, [r2, #0]
 8014b6e:	42a3      	cmp	r3, r4
 8014b70:	d1e0      	bne.n	8014b34 <_free_r+0x24>
 8014b72:	681c      	ldr	r4, [r3, #0]
 8014b74:	685b      	ldr	r3, [r3, #4]
 8014b76:	4421      	add	r1, r4
 8014b78:	6053      	str	r3, [r2, #4]
 8014b7a:	6011      	str	r1, [r2, #0]
 8014b7c:	e7da      	b.n	8014b34 <_free_r+0x24>
 8014b7e:	d902      	bls.n	8014b86 <_free_r+0x76>
 8014b80:	230c      	movs	r3, #12
 8014b82:	6003      	str	r3, [r0, #0]
 8014b84:	e7d6      	b.n	8014b34 <_free_r+0x24>
 8014b86:	6825      	ldr	r5, [r4, #0]
 8014b88:	1961      	adds	r1, r4, r5
 8014b8a:	428b      	cmp	r3, r1
 8014b8c:	bf02      	ittt	eq
 8014b8e:	6819      	ldreq	r1, [r3, #0]
 8014b90:	685b      	ldreq	r3, [r3, #4]
 8014b92:	1949      	addeq	r1, r1, r5
 8014b94:	6063      	str	r3, [r4, #4]
 8014b96:	bf08      	it	eq
 8014b98:	6021      	streq	r1, [r4, #0]
 8014b9a:	6054      	str	r4, [r2, #4]
 8014b9c:	e7ca      	b.n	8014b34 <_free_r+0x24>
 8014b9e:	b003      	add	sp, #12
 8014ba0:	bd30      	pop	{r4, r5, pc}
 8014ba2:	bf00      	nop
 8014ba4:	2000364c 	.word	0x2000364c

08014ba8 <sbrk_aligned>:
 8014ba8:	b570      	push	{r4, r5, r6, lr}
 8014baa:	4e0e      	ldr	r6, [pc, #56]	; (8014be4 <sbrk_aligned+0x3c>)
 8014bac:	460c      	mov	r4, r1
 8014bae:	4605      	mov	r5, r0
 8014bb0:	6831      	ldr	r1, [r6, #0]
 8014bb2:	b911      	cbnz	r1, 8014bba <sbrk_aligned+0x12>
 8014bb4:	f000 f88c 	bl	8014cd0 <_sbrk_r>
 8014bb8:	6030      	str	r0, [r6, #0]
 8014bba:	4621      	mov	r1, r4
 8014bbc:	4628      	mov	r0, r5
 8014bbe:	f000 f887 	bl	8014cd0 <_sbrk_r>
 8014bc2:	1c43      	adds	r3, r0, #1
 8014bc4:	d00a      	beq.n	8014bdc <sbrk_aligned+0x34>
 8014bc6:	1cc4      	adds	r4, r0, #3
 8014bc8:	f024 0403 	bic.w	r4, r4, #3
 8014bcc:	42a0      	cmp	r0, r4
 8014bce:	d007      	beq.n	8014be0 <sbrk_aligned+0x38>
 8014bd0:	1a21      	subs	r1, r4, r0
 8014bd2:	4628      	mov	r0, r5
 8014bd4:	f000 f87c 	bl	8014cd0 <_sbrk_r>
 8014bd8:	3001      	adds	r0, #1
 8014bda:	d101      	bne.n	8014be0 <sbrk_aligned+0x38>
 8014bdc:	f04f 34ff 	mov.w	r4, #4294967295
 8014be0:	4620      	mov	r0, r4
 8014be2:	bd70      	pop	{r4, r5, r6, pc}
 8014be4:	20003650 	.word	0x20003650

08014be8 <_malloc_r>:
 8014be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014bec:	1ccd      	adds	r5, r1, #3
 8014bee:	4607      	mov	r7, r0
 8014bf0:	f025 0503 	bic.w	r5, r5, #3
 8014bf4:	3508      	adds	r5, #8
 8014bf6:	2d0c      	cmp	r5, #12
 8014bf8:	bf38      	it	cc
 8014bfa:	250c      	movcc	r5, #12
 8014bfc:	2d00      	cmp	r5, #0
 8014bfe:	db01      	blt.n	8014c04 <_malloc_r+0x1c>
 8014c00:	42a9      	cmp	r1, r5
 8014c02:	d905      	bls.n	8014c10 <_malloc_r+0x28>
 8014c04:	230c      	movs	r3, #12
 8014c06:	2600      	movs	r6, #0
 8014c08:	603b      	str	r3, [r7, #0]
 8014c0a:	4630      	mov	r0, r6
 8014c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c10:	4e2e      	ldr	r6, [pc, #184]	; (8014ccc <_malloc_r+0xe4>)
 8014c12:	f000 f907 	bl	8014e24 <__malloc_lock>
 8014c16:	6833      	ldr	r3, [r6, #0]
 8014c18:	461c      	mov	r4, r3
 8014c1a:	bb34      	cbnz	r4, 8014c6a <_malloc_r+0x82>
 8014c1c:	4629      	mov	r1, r5
 8014c1e:	4638      	mov	r0, r7
 8014c20:	f7ff ffc2 	bl	8014ba8 <sbrk_aligned>
 8014c24:	1c43      	adds	r3, r0, #1
 8014c26:	4604      	mov	r4, r0
 8014c28:	d14d      	bne.n	8014cc6 <_malloc_r+0xde>
 8014c2a:	6834      	ldr	r4, [r6, #0]
 8014c2c:	4626      	mov	r6, r4
 8014c2e:	2e00      	cmp	r6, #0
 8014c30:	d140      	bne.n	8014cb4 <_malloc_r+0xcc>
 8014c32:	6823      	ldr	r3, [r4, #0]
 8014c34:	4631      	mov	r1, r6
 8014c36:	4638      	mov	r0, r7
 8014c38:	eb04 0803 	add.w	r8, r4, r3
 8014c3c:	f000 f848 	bl	8014cd0 <_sbrk_r>
 8014c40:	4580      	cmp	r8, r0
 8014c42:	d13a      	bne.n	8014cba <_malloc_r+0xd2>
 8014c44:	6821      	ldr	r1, [r4, #0]
 8014c46:	3503      	adds	r5, #3
 8014c48:	4638      	mov	r0, r7
 8014c4a:	1a6d      	subs	r5, r5, r1
 8014c4c:	f025 0503 	bic.w	r5, r5, #3
 8014c50:	3508      	adds	r5, #8
 8014c52:	2d0c      	cmp	r5, #12
 8014c54:	bf38      	it	cc
 8014c56:	250c      	movcc	r5, #12
 8014c58:	4629      	mov	r1, r5
 8014c5a:	f7ff ffa5 	bl	8014ba8 <sbrk_aligned>
 8014c5e:	3001      	adds	r0, #1
 8014c60:	d02b      	beq.n	8014cba <_malloc_r+0xd2>
 8014c62:	6823      	ldr	r3, [r4, #0]
 8014c64:	442b      	add	r3, r5
 8014c66:	6023      	str	r3, [r4, #0]
 8014c68:	e00e      	b.n	8014c88 <_malloc_r+0xa0>
 8014c6a:	6822      	ldr	r2, [r4, #0]
 8014c6c:	1b52      	subs	r2, r2, r5
 8014c6e:	d41e      	bmi.n	8014cae <_malloc_r+0xc6>
 8014c70:	2a0b      	cmp	r2, #11
 8014c72:	d916      	bls.n	8014ca2 <_malloc_r+0xba>
 8014c74:	1961      	adds	r1, r4, r5
 8014c76:	42a3      	cmp	r3, r4
 8014c78:	6025      	str	r5, [r4, #0]
 8014c7a:	bf18      	it	ne
 8014c7c:	6059      	strne	r1, [r3, #4]
 8014c7e:	6863      	ldr	r3, [r4, #4]
 8014c80:	bf08      	it	eq
 8014c82:	6031      	streq	r1, [r6, #0]
 8014c84:	5162      	str	r2, [r4, r5]
 8014c86:	604b      	str	r3, [r1, #4]
 8014c88:	f104 060b 	add.w	r6, r4, #11
 8014c8c:	4638      	mov	r0, r7
 8014c8e:	f000 f8cf 	bl	8014e30 <__malloc_unlock>
 8014c92:	1d23      	adds	r3, r4, #4
 8014c94:	f026 0607 	bic.w	r6, r6, #7
 8014c98:	1af2      	subs	r2, r6, r3
 8014c9a:	d0b6      	beq.n	8014c0a <_malloc_r+0x22>
 8014c9c:	1b9b      	subs	r3, r3, r6
 8014c9e:	50a3      	str	r3, [r4, r2]
 8014ca0:	e7b3      	b.n	8014c0a <_malloc_r+0x22>
 8014ca2:	6862      	ldr	r2, [r4, #4]
 8014ca4:	42a3      	cmp	r3, r4
 8014ca6:	bf0c      	ite	eq
 8014ca8:	6032      	streq	r2, [r6, #0]
 8014caa:	605a      	strne	r2, [r3, #4]
 8014cac:	e7ec      	b.n	8014c88 <_malloc_r+0xa0>
 8014cae:	4623      	mov	r3, r4
 8014cb0:	6864      	ldr	r4, [r4, #4]
 8014cb2:	e7b2      	b.n	8014c1a <_malloc_r+0x32>
 8014cb4:	4634      	mov	r4, r6
 8014cb6:	6876      	ldr	r6, [r6, #4]
 8014cb8:	e7b9      	b.n	8014c2e <_malloc_r+0x46>
 8014cba:	230c      	movs	r3, #12
 8014cbc:	4638      	mov	r0, r7
 8014cbe:	603b      	str	r3, [r7, #0]
 8014cc0:	f000 f8b6 	bl	8014e30 <__malloc_unlock>
 8014cc4:	e7a1      	b.n	8014c0a <_malloc_r+0x22>
 8014cc6:	6025      	str	r5, [r4, #0]
 8014cc8:	e7de      	b.n	8014c88 <_malloc_r+0xa0>
 8014cca:	bf00      	nop
 8014ccc:	2000364c 	.word	0x2000364c

08014cd0 <_sbrk_r>:
 8014cd0:	b538      	push	{r3, r4, r5, lr}
 8014cd2:	2300      	movs	r3, #0
 8014cd4:	4d05      	ldr	r5, [pc, #20]	; (8014cec <_sbrk_r+0x1c>)
 8014cd6:	4604      	mov	r4, r0
 8014cd8:	4608      	mov	r0, r1
 8014cda:	602b      	str	r3, [r5, #0]
 8014cdc:	f7f1 fd3c 	bl	8006758 <_sbrk>
 8014ce0:	1c43      	adds	r3, r0, #1
 8014ce2:	d102      	bne.n	8014cea <_sbrk_r+0x1a>
 8014ce4:	682b      	ldr	r3, [r5, #0]
 8014ce6:	b103      	cbz	r3, 8014cea <_sbrk_r+0x1a>
 8014ce8:	6023      	str	r3, [r4, #0]
 8014cea:	bd38      	pop	{r3, r4, r5, pc}
 8014cec:	20003654 	.word	0x20003654

08014cf0 <__sread>:
 8014cf0:	b510      	push	{r4, lr}
 8014cf2:	460c      	mov	r4, r1
 8014cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014cf8:	f000 f8a0 	bl	8014e3c <_read_r>
 8014cfc:	2800      	cmp	r0, #0
 8014cfe:	bfab      	itete	ge
 8014d00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014d02:	89a3      	ldrhlt	r3, [r4, #12]
 8014d04:	181b      	addge	r3, r3, r0
 8014d06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014d0a:	bfac      	ite	ge
 8014d0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8014d0e:	81a3      	strhlt	r3, [r4, #12]
 8014d10:	bd10      	pop	{r4, pc}

08014d12 <__swrite>:
 8014d12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d16:	461f      	mov	r7, r3
 8014d18:	898b      	ldrh	r3, [r1, #12]
 8014d1a:	4605      	mov	r5, r0
 8014d1c:	460c      	mov	r4, r1
 8014d1e:	05db      	lsls	r3, r3, #23
 8014d20:	4616      	mov	r6, r2
 8014d22:	d505      	bpl.n	8014d30 <__swrite+0x1e>
 8014d24:	2302      	movs	r3, #2
 8014d26:	2200      	movs	r2, #0
 8014d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d2c:	f000 f868 	bl	8014e00 <_lseek_r>
 8014d30:	89a3      	ldrh	r3, [r4, #12]
 8014d32:	4632      	mov	r2, r6
 8014d34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014d38:	4628      	mov	r0, r5
 8014d3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014d3e:	81a3      	strh	r3, [r4, #12]
 8014d40:	463b      	mov	r3, r7
 8014d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014d46:	f000 b817 	b.w	8014d78 <_write_r>

08014d4a <__sseek>:
 8014d4a:	b510      	push	{r4, lr}
 8014d4c:	460c      	mov	r4, r1
 8014d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d52:	f000 f855 	bl	8014e00 <_lseek_r>
 8014d56:	1c43      	adds	r3, r0, #1
 8014d58:	89a3      	ldrh	r3, [r4, #12]
 8014d5a:	bf15      	itete	ne
 8014d5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8014d5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014d62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014d66:	81a3      	strheq	r3, [r4, #12]
 8014d68:	bf18      	it	ne
 8014d6a:	81a3      	strhne	r3, [r4, #12]
 8014d6c:	bd10      	pop	{r4, pc}

08014d6e <__sclose>:
 8014d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d72:	f000 b813 	b.w	8014d9c <_close_r>
	...

08014d78 <_write_r>:
 8014d78:	b538      	push	{r3, r4, r5, lr}
 8014d7a:	4604      	mov	r4, r0
 8014d7c:	4d06      	ldr	r5, [pc, #24]	; (8014d98 <_write_r+0x20>)
 8014d7e:	4608      	mov	r0, r1
 8014d80:	4611      	mov	r1, r2
 8014d82:	2200      	movs	r2, #0
 8014d84:	602a      	str	r2, [r5, #0]
 8014d86:	461a      	mov	r2, r3
 8014d88:	f7f1 fc95 	bl	80066b6 <_write>
 8014d8c:	1c43      	adds	r3, r0, #1
 8014d8e:	d102      	bne.n	8014d96 <_write_r+0x1e>
 8014d90:	682b      	ldr	r3, [r5, #0]
 8014d92:	b103      	cbz	r3, 8014d96 <_write_r+0x1e>
 8014d94:	6023      	str	r3, [r4, #0]
 8014d96:	bd38      	pop	{r3, r4, r5, pc}
 8014d98:	20003654 	.word	0x20003654

08014d9c <_close_r>:
 8014d9c:	b538      	push	{r3, r4, r5, lr}
 8014d9e:	2300      	movs	r3, #0
 8014da0:	4d05      	ldr	r5, [pc, #20]	; (8014db8 <_close_r+0x1c>)
 8014da2:	4604      	mov	r4, r0
 8014da4:	4608      	mov	r0, r1
 8014da6:	602b      	str	r3, [r5, #0]
 8014da8:	f7f1 fca1 	bl	80066ee <_close>
 8014dac:	1c43      	adds	r3, r0, #1
 8014dae:	d102      	bne.n	8014db6 <_close_r+0x1a>
 8014db0:	682b      	ldr	r3, [r5, #0]
 8014db2:	b103      	cbz	r3, 8014db6 <_close_r+0x1a>
 8014db4:	6023      	str	r3, [r4, #0]
 8014db6:	bd38      	pop	{r3, r4, r5, pc}
 8014db8:	20003654 	.word	0x20003654

08014dbc <_fstat_r>:
 8014dbc:	b538      	push	{r3, r4, r5, lr}
 8014dbe:	2300      	movs	r3, #0
 8014dc0:	4d06      	ldr	r5, [pc, #24]	; (8014ddc <_fstat_r+0x20>)
 8014dc2:	4604      	mov	r4, r0
 8014dc4:	4608      	mov	r0, r1
 8014dc6:	4611      	mov	r1, r2
 8014dc8:	602b      	str	r3, [r5, #0]
 8014dca:	f7f1 fc9c 	bl	8006706 <_fstat>
 8014dce:	1c43      	adds	r3, r0, #1
 8014dd0:	d102      	bne.n	8014dd8 <_fstat_r+0x1c>
 8014dd2:	682b      	ldr	r3, [r5, #0]
 8014dd4:	b103      	cbz	r3, 8014dd8 <_fstat_r+0x1c>
 8014dd6:	6023      	str	r3, [r4, #0]
 8014dd8:	bd38      	pop	{r3, r4, r5, pc}
 8014dda:	bf00      	nop
 8014ddc:	20003654 	.word	0x20003654

08014de0 <_isatty_r>:
 8014de0:	b538      	push	{r3, r4, r5, lr}
 8014de2:	2300      	movs	r3, #0
 8014de4:	4d05      	ldr	r5, [pc, #20]	; (8014dfc <_isatty_r+0x1c>)
 8014de6:	4604      	mov	r4, r0
 8014de8:	4608      	mov	r0, r1
 8014dea:	602b      	str	r3, [r5, #0]
 8014dec:	f7f1 fc9b 	bl	8006726 <_isatty>
 8014df0:	1c43      	adds	r3, r0, #1
 8014df2:	d102      	bne.n	8014dfa <_isatty_r+0x1a>
 8014df4:	682b      	ldr	r3, [r5, #0]
 8014df6:	b103      	cbz	r3, 8014dfa <_isatty_r+0x1a>
 8014df8:	6023      	str	r3, [r4, #0]
 8014dfa:	bd38      	pop	{r3, r4, r5, pc}
 8014dfc:	20003654 	.word	0x20003654

08014e00 <_lseek_r>:
 8014e00:	b538      	push	{r3, r4, r5, lr}
 8014e02:	4604      	mov	r4, r0
 8014e04:	4d06      	ldr	r5, [pc, #24]	; (8014e20 <_lseek_r+0x20>)
 8014e06:	4608      	mov	r0, r1
 8014e08:	4611      	mov	r1, r2
 8014e0a:	2200      	movs	r2, #0
 8014e0c:	602a      	str	r2, [r5, #0]
 8014e0e:	461a      	mov	r2, r3
 8014e10:	f7f1 fc94 	bl	800673c <_lseek>
 8014e14:	1c43      	adds	r3, r0, #1
 8014e16:	d102      	bne.n	8014e1e <_lseek_r+0x1e>
 8014e18:	682b      	ldr	r3, [r5, #0]
 8014e1a:	b103      	cbz	r3, 8014e1e <_lseek_r+0x1e>
 8014e1c:	6023      	str	r3, [r4, #0]
 8014e1e:	bd38      	pop	{r3, r4, r5, pc}
 8014e20:	20003654 	.word	0x20003654

08014e24 <__malloc_lock>:
 8014e24:	4801      	ldr	r0, [pc, #4]	; (8014e2c <__malloc_lock+0x8>)
 8014e26:	f7ff be0b 	b.w	8014a40 <__retarget_lock_acquire_recursive>
 8014e2a:	bf00      	nop
 8014e2c:	20003648 	.word	0x20003648

08014e30 <__malloc_unlock>:
 8014e30:	4801      	ldr	r0, [pc, #4]	; (8014e38 <__malloc_unlock+0x8>)
 8014e32:	f7ff be06 	b.w	8014a42 <__retarget_lock_release_recursive>
 8014e36:	bf00      	nop
 8014e38:	20003648 	.word	0x20003648

08014e3c <_read_r>:
 8014e3c:	b538      	push	{r3, r4, r5, lr}
 8014e3e:	4604      	mov	r4, r0
 8014e40:	4d06      	ldr	r5, [pc, #24]	; (8014e5c <_read_r+0x20>)
 8014e42:	4608      	mov	r0, r1
 8014e44:	4611      	mov	r1, r2
 8014e46:	2200      	movs	r2, #0
 8014e48:	602a      	str	r2, [r5, #0]
 8014e4a:	461a      	mov	r2, r3
 8014e4c:	f7f1 fc16 	bl	800667c <_read>
 8014e50:	1c43      	adds	r3, r0, #1
 8014e52:	d102      	bne.n	8014e5a <_read_r+0x1e>
 8014e54:	682b      	ldr	r3, [r5, #0]
 8014e56:	b103      	cbz	r3, 8014e5a <_read_r+0x1e>
 8014e58:	6023      	str	r3, [r4, #0]
 8014e5a:	bd38      	pop	{r3, r4, r5, pc}
 8014e5c:	20003654 	.word	0x20003654

08014e60 <_init>:
 8014e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e62:	bf00      	nop
 8014e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e66:	bc08      	pop	{r3}
 8014e68:	469e      	mov	lr, r3
 8014e6a:	4770      	bx	lr

08014e6c <_fini>:
 8014e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e6e:	bf00      	nop
 8014e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e72:	bc08      	pop	{r3}
 8014e74:	469e      	mov	lr, r3
 8014e76:	4770      	bx	lr
