#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Apr 25 09:00:58 2015
# Process ID: 4112
# Log file: C:/Users/Administrator/Desktop/onets_7045_eth4_1/onets_7045_eth4/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo/vivado.log
# Journal file: C:/Users/Administrator/Desktop/onets_7045_eth4_1/onets_7045_eth4/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from E:/vivado/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [E:/vivado/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/vivado/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_checkpoint {C:\Users\Administrator\Desktop\onets_7045_eth4_1\onets_7045_eth4\my_ipcores\packet_pipeline\packet_pipeline.srcs\sources_1\ip\reg_access_fifo\reg_access_fifo.dcp}
Command: open_checkpoint {C:\Users\Administrator\Desktop\onets_7045_eth4_1\onets_7045_eth4\my_ipcores\packet_pipeline\packet_pipeline.srcs\sources_1\ip\reg_access_fifo\reg_access_fifo.dcp}
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from E:/vivado/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from E:/vivado/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from E:/vivado/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/vivado/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/vivado/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from E:/vivado/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Users/Administrator/Desktop/onets_7045_eth4_1/onets_7045_eth4/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo/.Xil/Vivado-4112-WIN-HM0V4OM0VON/dcp/reg_access_fifo_early.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/onets_7045_eth4_1/onets_7045_eth4/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo/.Xil/Vivado-4112-WIN-HM0V4OM0VON/dcp/reg_access_fifo_early.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/onets_7045_eth4_1/onets_7045_eth4/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo/.Xil/Vivado-4112-WIN-HM0V4OM0VON/dcp/reg_access_fifo.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/onets_7045_eth4_1/onets_7045_eth4/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo/.Xil/Vivado-4112-WIN-HM0V4OM0VON/dcp/reg_access_fifo.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/onets_7045_eth4_1/onets_7045_eth4/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo/.Xil/Vivado-4112-WIN-HM0V4OM0VON/dcp/reg_access_fifo_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/vivado/project_7/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo/reg_access_fifo/reg_access_fifo_clocks.xdc:56]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/onets_7045_eth4_1/onets_7045_eth4/my_ipcores/packet_pipeline/packet_pipeline.srcs/sources_1/ip/reg_access_fifo/.Xil/Vivado-4112-WIN-HM0V4OM0VON/dcp/reg_access_fifo_late.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1751.219 ; gain = 928.281
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 25 09:02:48 2015...
