============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/td/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ASUS
   Run Date =   Sun Oct  1 20:39:22 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "open_project CortexM0_SOC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../../../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../../../rtl/CortexM0_SoC.v' in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(71)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(74)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(97)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 97 in ../../../rtl/CortexM0_SoC.v(137)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 71 in ../../../rtl/CortexM0_SoC.v(217)
HDL-1007 : undeclared symbol 'HSEL_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(710)
HDL-1007 : undeclared symbol 'HADDR_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(711)
HDL-1007 : undeclared symbol 'HBURST_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(712)
HDL-1007 : undeclared symbol 'HMASTLOCK_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(713)
HDL-1007 : undeclared symbol 'HPROT_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(714)
HDL-1007 : undeclared symbol 'HSIZE_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(715)
HDL-1007 : undeclared symbol 'HTRANS_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(716)
HDL-1007 : undeclared symbol 'HWDATA_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(717)
HDL-1007 : undeclared symbol 'HWRITE_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(718)
HDL-1007 : undeclared symbol 'HREADY_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(719)
HDL-1007 : undeclared symbol 'HREADYOUT_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(720)
HDL-1007 : undeclared symbol 'HRDATA_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(721)
HDL-1007 : undeclared symbol 'HRESP_P12', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(722)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1008)
HDL-1007 : undeclared symbol 'interrupt_UART2', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1041)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/out/AND.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../../../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file ../../key_16.v
HDL-1007 : analyze verilog file ../../../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../../../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../../../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../../../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../../AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/PLL.v(96)
HDL-1007 : analyze verilog file ../../clkuart_pwm_uart2.v
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SOC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SOC_gate.db" in  2.639041s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (97.1%)

RUN-1004 : used memory is 212 MB, reserved memory is 187 MB, peak memory is 215 MB
RUN-1002 : start command "read_sdc ../../../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CLK_gen/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_dup_1 is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net kb/HCLK is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_dup_4 is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_dup_4 is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "keyboard/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_gen/clk0_out as clock net
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net kb/HCLK as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8057 instances
RUN-0007 : 6137 luts, 1637 seqs, 115 mslices, 62 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8626 nets
RUN-1001 : 4537 nets have 2 pins
RUN-1001 : 3031 nets have [3 - 5] pins
RUN-1001 : 636 nets have [6 - 10] pins
RUN-1001 : 251 nets have [11 - 20] pins
RUN-1001 : 155 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     275     
RUN-1001 :   No   |  No   |  Yes  |     424     
RUN-1001 :   No   |  Yes  |  No   |      8      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     159     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  39   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8055 instances, 6137 luts, 1637 seqs, 177 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-0007 : Cell area utilization is 33%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 38029, tnet num: 8580, tinst num: 8055, tnode num: 43121, tedge num: 61289.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.804035s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (97.0%)

RUN-1004 : used memory is 298 MB, reserved memory is 275 MB, peak memory is 298 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.308359s wall, 2.156250s user + 0.109375s system = 2.265625s CPU (98.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.05288e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8055.
PHY-3001 : Level 1 #clusters 1204.
PHY-3001 : End clustering;  0.195773s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (143.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 688438, overlap = 231.219
PHY-3002 : Step(2): len = 608938, overlap = 254.438
PHY-3002 : Step(3): len = 439190, overlap = 323.344
PHY-3002 : Step(4): len = 391353, overlap = 371.562
PHY-3002 : Step(5): len = 302021, overlap = 432.156
PHY-3002 : Step(6): len = 256083, overlap = 465.406
PHY-3002 : Step(7): len = 213458, overlap = 509.5
PHY-3002 : Step(8): len = 189764, overlap = 522.75
PHY-3002 : Step(9): len = 163162, overlap = 553.656
PHY-3002 : Step(10): len = 149651, overlap = 573.375
PHY-3002 : Step(11): len = 129037, overlap = 592.688
PHY-3002 : Step(12): len = 117381, overlap = 611.688
PHY-3002 : Step(13): len = 106860, overlap = 628.125
PHY-3002 : Step(14): len = 97256.4, overlap = 643.906
PHY-3002 : Step(15): len = 88263.9, overlap = 657
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.40163e-06
PHY-3002 : Step(16): len = 91984.7, overlap = 646.656
PHY-3002 : Step(17): len = 113072, overlap = 638.531
PHY-3002 : Step(18): len = 123210, overlap = 566.312
PHY-3002 : Step(19): len = 129579, overlap = 539.875
PHY-3002 : Step(20): len = 131484, overlap = 538.219
PHY-3002 : Step(21): len = 132304, overlap = 519.062
PHY-3002 : Step(22): len = 129104, overlap = 518.125
PHY-3002 : Step(23): len = 127556, overlap = 514.875
PHY-3002 : Step(24): len = 126332, overlap = 514.219
PHY-3002 : Step(25): len = 125421, overlap = 519.156
PHY-3002 : Step(26): len = 124426, overlap = 523.75
PHY-3002 : Step(27): len = 123569, overlap = 528.938
PHY-3002 : Step(28): len = 121951, overlap = 528.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.80327e-06
PHY-3002 : Step(29): len = 134121, overlap = 529.312
PHY-3002 : Step(30): len = 144422, overlap = 486.75
PHY-3002 : Step(31): len = 149304, overlap = 483.719
PHY-3002 : Step(32): len = 150398, overlap = 484.781
PHY-3002 : Step(33): len = 150075, overlap = 484.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.60653e-06
PHY-3002 : Step(34): len = 166608, overlap = 482.656
PHY-3002 : Step(35): len = 178758, overlap = 476.219
PHY-3002 : Step(36): len = 187073, overlap = 451
PHY-3002 : Step(37): len = 189335, overlap = 447.781
PHY-3002 : Step(38): len = 187394, overlap = 459.844
PHY-3002 : Step(39): len = 184798, overlap = 463.562
PHY-3002 : Step(40): len = 182219, overlap = 460.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.12131e-05
PHY-3002 : Step(41): len = 202388, overlap = 435.594
PHY-3002 : Step(42): len = 218961, overlap = 380.781
PHY-3002 : Step(43): len = 230292, overlap = 333.469
PHY-3002 : Step(44): len = 234933, overlap = 319.094
PHY-3002 : Step(45): len = 235414, overlap = 319.562
PHY-3002 : Step(46): len = 234296, overlap = 316.656
PHY-3002 : Step(47): len = 232278, overlap = 320.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.24261e-05
PHY-3002 : Step(48): len = 265540, overlap = 271.406
PHY-3002 : Step(49): len = 287622, overlap = 217.094
PHY-3002 : Step(50): len = 295785, overlap = 199.75
PHY-3002 : Step(51): len = 297765, overlap = 185.5
PHY-3002 : Step(52): len = 295287, overlap = 183.844
PHY-3002 : Step(53): len = 293236, overlap = 181.719
PHY-3002 : Step(54): len = 290800, overlap = 196.281
PHY-3002 : Step(55): len = 290614, overlap = 199.062
PHY-3002 : Step(56): len = 290750, overlap = 196.094
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.48523e-05
PHY-3002 : Step(57): len = 320600, overlap = 146.938
PHY-3002 : Step(58): len = 340698, overlap = 126.625
PHY-3002 : Step(59): len = 348303, overlap = 107.719
PHY-3002 : Step(60): len = 351681, overlap = 106.281
PHY-3002 : Step(61): len = 352518, overlap = 108.25
PHY-3002 : Step(62): len = 352087, overlap = 105.531
PHY-3002 : Step(63): len = 348831, overlap = 106.406
PHY-3002 : Step(64): len = 349086, overlap = 109.375
PHY-3002 : Step(65): len = 350195, overlap = 104.75
PHY-3002 : Step(66): len = 350296, overlap = 105.312
PHY-3002 : Step(67): len = 349138, overlap = 109.844
PHY-3002 : Step(68): len = 348916, overlap = 107.719
PHY-3002 : Step(69): len = 349235, overlap = 105.688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.97045e-05
PHY-3002 : Step(70): len = 377888, overlap = 83.4375
PHY-3002 : Step(71): len = 393487, overlap = 82.5312
PHY-3002 : Step(72): len = 397003, overlap = 82.375
PHY-3002 : Step(73): len = 398780, overlap = 76.5625
PHY-3002 : Step(74): len = 400419, overlap = 78.875
PHY-3002 : Step(75): len = 401678, overlap = 72.6562
PHY-3002 : Step(76): len = 400715, overlap = 73.1562
PHY-3002 : Step(77): len = 400937, overlap = 72.25
PHY-3002 : Step(78): len = 402345, overlap = 71.3125
PHY-3002 : Step(79): len = 403331, overlap = 70.5312
PHY-3002 : Step(80): len = 403211, overlap = 71.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000177579
PHY-3002 : Step(81): len = 424389, overlap = 66.9375
PHY-3002 : Step(82): len = 437857, overlap = 64.3438
PHY-3002 : Step(83): len = 440893, overlap = 64.4375
PHY-3002 : Step(84): len = 443522, overlap = 63.2812
PHY-3002 : Step(85): len = 446923, overlap = 56.6562
PHY-3002 : Step(86): len = 449099, overlap = 54.625
PHY-3002 : Step(87): len = 448888, overlap = 58.8438
PHY-3002 : Step(88): len = 449765, overlap = 58.6562
PHY-3002 : Step(89): len = 450645, overlap = 47.9688
PHY-3002 : Step(90): len = 451018, overlap = 44.0625
PHY-3002 : Step(91): len = 450303, overlap = 43.6875
PHY-3002 : Step(92): len = 450200, overlap = 43.2812
PHY-3002 : Step(93): len = 450390, overlap = 43.2812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000355158
PHY-3002 : Step(94): len = 465887, overlap = 39.625
PHY-3002 : Step(95): len = 477141, overlap = 38.0938
PHY-3002 : Step(96): len = 478195, overlap = 36.9375
PHY-3002 : Step(97): len = 479198, overlap = 35.8125
PHY-3002 : Step(98): len = 481651, overlap = 39.6562
PHY-3002 : Step(99): len = 482864, overlap = 39.4688
PHY-3002 : Step(100): len = 482586, overlap = 38.1562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000674718
PHY-3002 : Step(101): len = 490480, overlap = 36.4062
PHY-3002 : Step(102): len = 498943, overlap = 35.5625
PHY-3002 : Step(103): len = 501821, overlap = 39.6875
PHY-3002 : Step(104): len = 503724, overlap = 37.1875
PHY-3002 : Step(105): len = 505506, overlap = 36.8125
PHY-3002 : Step(106): len = 507260, overlap = 37.5
PHY-3002 : Step(107): len = 507875, overlap = 35.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00126169
PHY-3002 : Step(108): len = 513338, overlap = 35.6875
PHY-3002 : Step(109): len = 518918, overlap = 35.5625
PHY-3002 : Step(110): len = 520507, overlap = 34.1875
PHY-3002 : Step(111): len = 521986, overlap = 33.8125
PHY-3002 : Step(112): len = 523782, overlap = 33.75
PHY-3002 : Step(113): len = 525507, overlap = 34.8125
PHY-3002 : Step(114): len = 525823, overlap = 34.8125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0022473
PHY-3002 : Step(115): len = 528661, overlap = 34.4375
PHY-3002 : Step(116): len = 531948, overlap = 34.5
PHY-3002 : Step(117): len = 533003, overlap = 33.75
PHY-3002 : Step(118): len = 534069, overlap = 33.75
PHY-3002 : Step(119): len = 535637, overlap = 34.3125
PHY-3002 : Step(120): len = 537330, overlap = 34.875
PHY-3002 : Step(121): len = 537855, overlap = 34.875
PHY-3002 : Step(122): len = 538245, overlap = 36.125
PHY-3002 : Step(123): len = 539379, overlap = 33.9688
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00395736
PHY-3002 : Step(124): len = 540989, overlap = 33.9688
PHY-3002 : Step(125): len = 542947, overlap = 33.9688
PHY-3002 : Step(126): len = 544406, overlap = 34.4688
PHY-3002 : Step(127): len = 545562, overlap = 36.3125
PHY-3002 : Step(128): len = 546878, overlap = 36.2188
PHY-3002 : Step(129): len = 547651, overlap = 36.2188
PHY-3002 : Step(130): len = 547685, overlap = 31.7188
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00657806
PHY-3002 : Step(131): len = 548518, overlap = 33.9688
PHY-3002 : Step(132): len = 549373, overlap = 33.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027072s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (288.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8626.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 691800, over cnt = 1219(3%), over = 5607, worst = 35
PHY-1001 : End global iterations;  1.276128s wall, 1.578125s user + 0.093750s system = 1.671875s CPU (131.0%)

PHY-1001 : Congestion index: top1 = 79.57, top5 = 58.92, top10 = 50.73, top15 = 44.88.
PHY-3001 : End congestion estimation;  1.548664s wall, 1.812500s user + 0.125000s system = 1.937500s CPU (125.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.685518s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000418054
PHY-3002 : Step(133): len = 580412, overlap = 8.875
PHY-3002 : Step(134): len = 576723, overlap = 5.78125
PHY-3002 : Step(135): len = 579985, overlap = 4.375
PHY-3002 : Step(136): len = 584547, overlap = 2.625
PHY-3002 : Step(137): len = 585048, overlap = 2.0625
PHY-3002 : Step(138): len = 586199, overlap = 0.75
PHY-3002 : Step(139): len = 588332, overlap = 0.5
PHY-3002 : Step(140): len = 586407, overlap = 0.4375
PHY-3002 : Step(141): len = 584425, overlap = 0.375
PHY-3002 : Step(142): len = 582345, overlap = 0.46875
PHY-3002 : Step(143): len = 579663, overlap = 0.65625
PHY-3002 : Step(144): len = 577555, overlap = 0.125
PHY-3002 : Step(145): len = 575601, overlap = 0.125
PHY-3002 : Step(146): len = 574175, overlap = 0.0625
PHY-3002 : Step(147): len = 573826, overlap = 0.1875
PHY-3002 : Step(148): len = 572729, overlap = 0.15625
PHY-3002 : Step(149): len = 571957, overlap = 0.0625
PHY-3002 : Step(150): len = 571936, overlap = 0
PHY-3002 : Step(151): len = 571023, overlap = 0
PHY-3002 : Step(152): len = 569800, overlap = 0
PHY-3002 : Step(153): len = 568470, overlap = 0
PHY-3002 : Step(154): len = 567837, overlap = 0.5
PHY-3002 : Step(155): len = 566769, overlap = 0.6875
PHY-3002 : Step(156): len = 566101, overlap = 1.0625
PHY-3002 : Step(157): len = 565442, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/8626.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 675248, over cnt = 1548(4%), over = 4685, worst = 42
PHY-1001 : End global iterations;  1.916197s wall, 2.765625s user + 0.093750s system = 2.859375s CPU (149.2%)

PHY-1001 : Congestion index: top1 = 64.46, top5 = 52.40, top10 = 46.10, top15 = 42.42.
PHY-3001 : End congestion estimation;  2.287115s wall, 3.125000s user + 0.093750s system = 3.218750s CPU (140.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.822267s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000486396
PHY-3002 : Step(158): len = 558837, overlap = 17.5938
PHY-3002 : Step(159): len = 551363, overlap = 13.875
PHY-3002 : Step(160): len = 546361, overlap = 10.9375
PHY-3002 : Step(161): len = 540082, overlap = 9.0625
PHY-3002 : Step(162): len = 534840, overlap = 8.375
PHY-3002 : Step(163): len = 531269, overlap = 7.15625
PHY-3002 : Step(164): len = 525817, overlap = 7.59375
PHY-3002 : Step(165): len = 521053, overlap = 8.78125
PHY-3002 : Step(166): len = 517857, overlap = 8.71875
PHY-3002 : Step(167): len = 514807, overlap = 8.34375
PHY-3002 : Step(168): len = 511747, overlap = 9.96875
PHY-3002 : Step(169): len = 508110, overlap = 10.4688
PHY-3002 : Step(170): len = 505813, overlap = 12
PHY-3002 : Step(171): len = 503694, overlap = 11.5
PHY-3002 : Step(172): len = 502181, overlap = 11.6562
PHY-3002 : Step(173): len = 501031, overlap = 11.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000972791
PHY-3002 : Step(174): len = 508498, overlap = 9.03125
PHY-3002 : Step(175): len = 516258, overlap = 7.15625
PHY-3002 : Step(176): len = 519737, overlap = 6.40625
PHY-3002 : Step(177): len = 521923, overlap = 5.71875
PHY-3002 : Step(178): len = 525896, overlap = 4.96875
PHY-3002 : Step(179): len = 529137, overlap = 5.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194558
PHY-3002 : Step(180): len = 533181, overlap = 4.4375
PHY-3002 : Step(181): len = 537797, overlap = 4.0625
PHY-3002 : Step(182): len = 545356, overlap = 3.15625
PHY-3002 : Step(183): len = 550627, overlap = 3.0625
PHY-3002 : Step(184): len = 553245, overlap = 3.21875
PHY-3002 : Step(185): len = 555170, overlap = 2.90625
PHY-3002 : Step(186): len = 556059, overlap = 3.125
PHY-3002 : Step(187): len = 557488, overlap = 3.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00368993
PHY-3002 : Step(188): len = 560864, overlap = 2.53125
PHY-3002 : Step(189): len = 565439, overlap = 2.59375
PHY-3002 : Step(190): len = 566488, overlap = 3.125
PHY-3002 : Step(191): len = 568507, overlap = 3.1875
PHY-3002 : Step(192): len = 572651, overlap = 3.28125
PHY-3002 : Step(193): len = 576111, overlap = 3.28125
PHY-3002 : Step(194): len = 578230, overlap = 2.53125
PHY-3002 : Step(195): len = 579845, overlap = 2.71875
PHY-3002 : Step(196): len = 581480, overlap = 2.71875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0067475
PHY-3002 : Step(197): len = 582772, overlap = 2.75
PHY-3002 : Step(198): len = 584660, overlap = 2.875
PHY-3002 : Step(199): len = 587654, overlap = 2.625
PHY-3002 : Step(200): len = 589654, overlap = 2.5
PHY-3002 : Step(201): len = 591475, overlap = 2.78125
PHY-3002 : Step(202): len = 593275, overlap = 2.78125
PHY-3002 : Step(203): len = 594834, overlap = 2.375
PHY-3002 : Step(204): len = 596594, overlap = 2.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0117301
PHY-3002 : Step(205): len = 597164, overlap = 2.3125
PHY-3002 : Step(206): len = 598437, overlap = 2.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 38029, tnet num: 8580, tinst num: 8055, tnode num: 43121, tedge num: 61289.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.596279s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (99.8%)

RUN-1004 : used memory is 339 MB, reserved memory is 320 MB, peak memory is 396 MB
OPT-1001 : Total overflow 98.47 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 171/8626.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 719120, over cnt = 1529(4%), over = 3953, worst = 18
PHY-1001 : End global iterations;  1.504244s wall, 2.328125s user + 0.109375s system = 2.437500s CPU (162.0%)

PHY-1001 : Congestion index: top1 = 61.53, top5 = 49.14, top10 = 43.79, top15 = 40.46.
PHY-1001 : End incremental global routing;  1.773035s wall, 2.578125s user + 0.109375s system = 2.687500s CPU (151.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.881365s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (88.6%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7946 has valid locations, 151 needs to be replaced
PHY-3001 : design contains 8185 instances, 6153 luts, 1751 seqs, 177 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 617080
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7865/8756.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 732528, over cnt = 1528(4%), over = 3995, worst = 18
PHY-1001 : End global iterations;  0.347441s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (121.4%)

PHY-1001 : Congestion index: top1 = 61.23, top5 = 49.40, top10 = 44.12, top15 = 40.83.
PHY-3001 : End congestion estimation;  0.723626s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (110.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 38506, tnet num: 8710, tinst num: 8185, tnode num: 43871, tedge num: 61983.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.136818s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (93.6%)

RUN-1004 : used memory is 371 MB, reserved memory is 359 MB, peak memory is 402 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.946381s wall, 2.734375s user + 0.078125s system = 2.812500s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(207): len = 616306, overlap = 0
PHY-3002 : Step(208): len = 615903, overlap = 0
PHY-3002 : Step(209): len = 615529, overlap = 0
PHY-3002 : Step(210): len = 615311, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7944/8756.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 730528, over cnt = 1546(4%), over = 4002, worst = 18
PHY-1001 : End global iterations;  0.278253s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (140.4%)

PHY-1001 : Congestion index: top1 = 61.34, top5 = 49.40, top10 = 44.14, top15 = 40.84.
PHY-3001 : End congestion estimation;  0.687552s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (111.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.824290s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (91.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00213271
PHY-3002 : Step(211): len = 615401, overlap = 2.4375
PHY-3002 : Step(212): len = 615469, overlap = 2.625
PHY-3001 : Final: Len = 615469, Over = 2.625
PHY-3001 : End incremental placement;  6.220159s wall, 6.031250s user + 0.328125s system = 6.359375s CPU (102.2%)

OPT-1001 : Total overflow 99.56 peak overflow 1.81
OPT-1001 : End high-fanout net optimization;  9.890040s wall, 10.203125s user + 0.453125s system = 10.656250s CPU (107.7%)

OPT-1001 : Current memory(MB): used = 408, reserve = 390, peak = 411.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7970/8756.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 730424, over cnt = 1485(4%), over = 3778, worst = 18
PHY-1002 : len = 742224, over cnt = 801(2%), over = 1744, worst = 13
PHY-1002 : len = 749696, over cnt = 317(0%), over = 690, worst = 11
PHY-1002 : len = 754128, over cnt = 51(0%), over = 88, worst = 6
PHY-1002 : len = 754432, over cnt = 5(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  1.735979s wall, 2.265625s user + 0.046875s system = 2.312500s CPU (133.2%)

PHY-1001 : Congestion index: top1 = 53.19, top5 = 45.21, top10 = 41.21, top15 = 38.55.
OPT-1001 : End congestion update;  2.134231s wall, 2.609375s user + 0.046875s system = 2.656250s CPU (124.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.487785s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (96.1%)

OPT-0007 : Start: WNS 535 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 635 TNS 0 NUM_FEPS 0 with 9 cells processed and 2350 slack improved
OPT-0007 : Iter 2: improved WNS 1035 TNS 0 NUM_FEPS 0 with 17 cells processed and 3160 slack improved
OPT-0007 : Iter 3: improved WNS 1035 TNS 0 NUM_FEPS 0 with 12 cells processed and 1850 slack improved
OPT-0007 : Iter 4: improved WNS 1035 TNS 0 NUM_FEPS 0 with 8 cells processed and 1258 slack improved
OPT-0007 : Iter 5: improved WNS 1035 TNS 0 NUM_FEPS 0 with 4 cells processed and 450 slack improved
OPT-1001 : End global optimization;  2.741303s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (118.0%)

OPT-1001 : Current memory(MB): used = 407, reserve = 389, peak = 411.
OPT-1001 : End physical optimization;  15.816878s wall, 16.484375s user + 0.546875s system = 17.031250s CPU (107.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6153 LUT to BLE ...
SYN-4008 : Packed 6153 LUT and 786 SEQ to BLE.
SYN-4003 : Packing 965 remaining SEQ's ...
SYN-4005 : Packed 943 SEQ with LUT/SLICE
SYN-4006 : 4431 single LUT's are left
SYN-4006 : 22 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6175/6458 primitive instances ...
PHY-3001 : End packing;  1.820797s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (93.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3879 instances
RUN-1001 : 1886 mslices, 1887 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8112 nets
RUN-1001 : 3395 nets have 2 pins
RUN-1001 : 3352 nets have [3 - 5] pins
RUN-1001 : 785 nets have [6 - 10] pins
RUN-1001 : 314 nets have [11 - 20] pins
RUN-1001 : 264 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3877 instances, 3773 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 624180, Over = 37.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4365/8112.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 753392, over cnt = 915(2%), over = 1232, worst = 5
PHY-1002 : len = 756224, over cnt = 449(1%), over = 560, worst = 5
PHY-1002 : len = 759496, over cnt = 133(0%), over = 154, worst = 4
PHY-1002 : len = 760344, over cnt = 49(0%), over = 55, worst = 3
PHY-1002 : len = 760920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.529248s wall, 2.390625s user + 0.015625s system = 2.406250s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 54.81, top5 = 45.96, top10 = 41.72, top15 = 38.90.
PHY-3001 : End congestion estimation;  1.915966s wall, 2.765625s user + 0.015625s system = 2.781250s CPU (145.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39011, tnet num: 8066, tinst num: 3877, tnode num: 43735, tedge num: 65257.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.902456s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (100.2%)

RUN-1004 : used memory is 380 MB, reserved memory is 364 MB, peak memory is 411 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8066 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.493921s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000149696
PHY-3002 : Step(213): len = 604680, overlap = 38
PHY-3002 : Step(214): len = 593844, overlap = 40.25
PHY-3002 : Step(215): len = 585704, overlap = 46.75
PHY-3002 : Step(216): len = 579387, overlap = 44.25
PHY-3002 : Step(217): len = 574906, overlap = 48.75
PHY-3002 : Step(218): len = 570785, overlap = 45
PHY-3002 : Step(219): len = 567519, overlap = 48
PHY-3002 : Step(220): len = 565041, overlap = 56.25
PHY-3002 : Step(221): len = 562584, overlap = 56.25
PHY-3002 : Step(222): len = 559654, overlap = 58.5
PHY-3002 : Step(223): len = 556359, overlap = 56
PHY-3002 : Step(224): len = 554910, overlap = 58
PHY-3002 : Step(225): len = 553242, overlap = 59.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000299393
PHY-3002 : Step(226): len = 570672, overlap = 35.75
PHY-3002 : Step(227): len = 576902, overlap = 35.75
PHY-3002 : Step(228): len = 580585, overlap = 37.25
PHY-3002 : Step(229): len = 583754, overlap = 30.5
PHY-3002 : Step(230): len = 585902, overlap = 30.5
PHY-3002 : Step(231): len = 587784, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000598786
PHY-3002 : Step(232): len = 600295, overlap = 21.5
PHY-3002 : Step(233): len = 605984, overlap = 20.75
PHY-3002 : Step(234): len = 610797, overlap = 20.75
PHY-3002 : Step(235): len = 616090, overlap = 18
PHY-3002 : Step(236): len = 618677, overlap = 15.75
PHY-3002 : Step(237): len = 619775, overlap = 14.25
PHY-3002 : Step(238): len = 620646, overlap = 15.25
PHY-3002 : Step(239): len = 621330, overlap = 14.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00115122
PHY-3002 : Step(240): len = 628305, overlap = 12
PHY-3002 : Step(241): len = 631941, overlap = 12.25
PHY-3002 : Step(242): len = 635305, overlap = 12.75
PHY-3002 : Step(243): len = 638448, overlap = 12.25
PHY-3002 : Step(244): len = 642385, overlap = 13.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00230243
PHY-3002 : Step(245): len = 646519, overlap = 12.25
PHY-3002 : Step(246): len = 649213, overlap = 14
PHY-3002 : Step(247): len = 652175, overlap = 12
PHY-3002 : Step(248): len = 654400, overlap = 11.25
PHY-3002 : Step(249): len = 656304, overlap = 10
PHY-3002 : Step(250): len = 657580, overlap = 10
PHY-3002 : Step(251): len = 658985, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.020374s wall, 1.796875s user + 2.812500s system = 4.609375s CPU (228.1%)

PHY-3001 : Trial Legalized: Len = 670002
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 167/8112.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 789560, over cnt = 1052(2%), over = 1628, worst = 7
PHY-1002 : len = 794288, over cnt = 513(1%), over = 721, worst = 5
PHY-1002 : len = 797992, over cnt = 259(0%), over = 341, worst = 4
PHY-1002 : len = 800648, over cnt = 40(0%), over = 57, worst = 4
PHY-1002 : len = 801080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  3.069931s wall, 4.453125s user + 0.125000s system = 4.578125s CPU (149.1%)

PHY-1001 : Congestion index: top1 = 59.53, top5 = 50.15, top10 = 45.42, top15 = 42.19.
PHY-3001 : End congestion estimation;  3.524141s wall, 4.906250s user + 0.125000s system = 5.031250s CPU (142.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8066 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.656336s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00035133
PHY-3002 : Step(252): len = 643124, overlap = 12.25
PHY-3002 : Step(253): len = 632437, overlap = 10.5
PHY-3002 : Step(254): len = 622656, overlap = 13
PHY-3002 : Step(255): len = 614548, overlap = 18.25
PHY-3002 : Step(256): len = 610000, overlap = 21.75
PHY-3002 : Step(257): len = 606639, overlap = 24
PHY-3002 : Step(258): len = 605181, overlap = 24.5
PHY-3002 : Step(259): len = 603977, overlap = 25.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000702661
PHY-3002 : Step(260): len = 614817, overlap = 17.75
PHY-3002 : Step(261): len = 618948, overlap = 16.75
PHY-3002 : Step(262): len = 622580, overlap = 15.25
PHY-3002 : Step(263): len = 624690, overlap = 15.75
PHY-3002 : Step(264): len = 625789, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039206s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.7%)

PHY-3001 : Legalized: Len = 631272, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.035924s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (130.5%)

PHY-3001 : 14 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 631396, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39011, tnet num: 8066, tinst num: 3877, tnode num: 43735, tedge num: 65257.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.322582s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (98.9%)

RUN-1004 : used memory is 390 MB, reserved memory is 379 MB, peak memory is 434 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 886/8112.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 750360, over cnt = 1084(3%), over = 1627, worst = 7
PHY-1002 : len = 754976, over cnt = 580(1%), over = 786, worst = 6
PHY-1002 : len = 759024, over cnt = 299(0%), over = 407, worst = 4
PHY-1002 : len = 760920, over cnt = 149(0%), over = 194, worst = 4
PHY-1002 : len = 762504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.250233s wall, 3.750000s user + 0.015625s system = 3.765625s CPU (167.3%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 48.68, top10 = 44.46, top15 = 41.48.
PHY-1001 : End incremental global routing;  2.621939s wall, 4.109375s user + 0.015625s system = 4.125000s CPU (157.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8066 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.729783s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (100.6%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3788 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 632078
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7721/8115.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 763336, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 763368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.271384s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.6%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 48.70, top10 = 44.50, top15 = 41.51.
PHY-3001 : End congestion estimation;  0.698495s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (89.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39038, tnet num: 8069, tinst num: 3880, tnode num: 43771, tedge num: 65299.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.574372s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (99.5%)

RUN-1004 : used memory is 440 MB, reserved memory is 428 MB, peak memory is 440 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.317666s wall, 3.312500s user + 0.000000s system = 3.312500s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(265): len = 631622, overlap = 0
PHY-3002 : Step(266): len = 631656, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7719/8115.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 762832, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 762848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 762848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.368864s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (110.1%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 48.70, top10 = 44.48, top15 = 41.49.
PHY-3001 : End congestion estimation;  0.688490s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (104.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.598859s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000333193
PHY-3002 : Step(267): len = 631641, overlap = 0
PHY-3002 : Step(268): len = 631641, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010670s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.4%)

PHY-3001 : Legalized: Len = 631635, Over = 0
PHY-3001 : End spreading;  0.037953s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.5%)

PHY-3001 : Final: Len = 631635, Over = 0
PHY-3001 : End incremental placement;  5.781573s wall, 5.781250s user + 0.078125s system = 5.859375s CPU (101.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.649680s wall, 11.156250s user + 0.093750s system = 11.250000s CPU (116.6%)

OPT-1001 : Current memory(MB): used = 445, reserve = 433, peak = 447.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7718/8115.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 762848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 762864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.300356s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.8%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 48.71, top10 = 44.49, top15 = 41.50.
OPT-1001 : End congestion update;  0.661928s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.481724s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.6%)

OPT-0007 : Start: WNS 2034 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 634634, Over = 0
PHY-3001 : End spreading;  0.037853s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.8%)

PHY-3001 : Final: Len = 634634, Over = 0
PHY-3001 : End incremental legalization;  0.361960s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.3%)

OPT-0007 : Iter 1: improved WNS 2339 TNS 0 NUM_FEPS 0 with 19 cells processed and 2214 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 639368, Over = 0
PHY-3001 : End spreading;  0.042364s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.6%)

PHY-3001 : Final: Len = 639368, Over = 0
PHY-3001 : End incremental legalization;  0.350506s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (138.2%)

OPT-0007 : Iter 2: improved WNS 2405 TNS 0 NUM_FEPS 0 with 24 cells processed and 3015 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 643644, Over = 0
PHY-3001 : End spreading;  0.037446s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.2%)

PHY-3001 : Final: Len = 643644, Over = 0
PHY-3001 : End incremental legalization;  0.354542s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (127.8%)

OPT-0007 : Iter 3: improved WNS 2439 TNS 0 NUM_FEPS 0 with 27 cells processed and 1731 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 644892, Over = 0
PHY-3001 : End spreading;  0.030985s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.9%)

PHY-3001 : Final: Len = 644892, Over = 0
PHY-3001 : End incremental legalization;  0.315324s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (133.8%)

OPT-0007 : Iter 4: improved WNS 2439 TNS 0 NUM_FEPS 0 with 9 cells processed and 1354 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 647730, Over = 0
PHY-3001 : End spreading;  0.037344s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.5%)

PHY-3001 : Final: Len = 647730, Over = 0
PHY-3001 : End incremental legalization;  0.422253s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (118.4%)

OPT-0007 : Iter 5: improved WNS 2439 TNS 0 NUM_FEPS 0 with 12 cells processed and 1410 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 648172, Over = 0
PHY-3001 : End spreading;  0.031961s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.8%)

PHY-3001 : Final: Len = 648172, Over = 0
PHY-3001 : End incremental legalization;  0.401204s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.3%)

OPT-0007 : Iter 6: improved WNS 2439 TNS 0 NUM_FEPS 0 with 8 cells processed and 200 slack improved
OPT-1001 : End path based optimization;  11.291806s wall, 12.015625s user + 0.062500s system = 12.078125s CPU (107.0%)

OPT-1001 : Current memory(MB): used = 451, reserve = 437, peak = 453.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.456487s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (102.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7511/8115.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 780544, over cnt = 141(0%), over = 180, worst = 9
PHY-1002 : len = 781064, over cnt = 71(0%), over = 75, worst = 2
PHY-1002 : len = 781624, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 781744, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 781760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.896720s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (108.0%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 49.47, top10 = 45.06, top15 = 42.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.696605s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (89.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2439 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.413793
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2439ps with logic level 17 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 648172, Over = 0
PHY-3001 : End spreading;  0.049683s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.3%)

PHY-3001 : Final: Len = 648172, Over = 0
PHY-3001 : End incremental legalization;  0.465859s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (107.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.678343s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (94.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7717/8115.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 781760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139358s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.9%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 49.47, top10 = 45.06, top15 = 42.03.
OPT-1001 : End congestion update;  0.541938s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.580963s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.5%)

OPT-0007 : Start: WNS 2439 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 648750, Over = 0
PHY-3001 : End spreading;  0.034516s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.5%)

PHY-3001 : Final: Len = 648750, Over = 0
PHY-3001 : End incremental legalization;  0.400245s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (124.9%)

OPT-0007 : Iter 1: improved WNS 2719 TNS 0 NUM_FEPS 0 with 4 cells processed and 733 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 649868, Over = 0
PHY-3001 : End spreading;  0.032467s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.3%)

PHY-3001 : Final: Len = 649868, Over = 0
PHY-3001 : End incremental legalization;  0.424542s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (121.5%)

OPT-0007 : Iter 2: improved WNS 2719 TNS 0 NUM_FEPS 0 with 8 cells processed and 905 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 650110, Over = 0
PHY-3001 : End spreading;  0.036402s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.8%)

PHY-3001 : Final: Len = 650110, Over = 0
PHY-3001 : End incremental legalization;  0.343587s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (122.8%)

OPT-0007 : Iter 3: improved WNS 2719 TNS 0 NUM_FEPS 0 with 7 cells processed and 150 slack improved
OPT-1001 : End path based optimization;  8.106601s wall, 8.375000s user + 0.031250s system = 8.406250s CPU (103.7%)

OPT-1001 : Current memory(MB): used = 452, reserve = 438, peak = 453.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7645/8115.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 784328, over cnt = 48(0%), over = 58, worst = 3
PHY-1002 : len = 784400, over cnt = 26(0%), over = 26, worst = 1
PHY-1002 : len = 784608, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 784648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.599130s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 57.95, top5 = 49.35, top10 = 45.12, top15 = 42.15.
OPT-1001 : End congestion update;  0.910417s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (99.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8069 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.528733s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.5%)

OPT-0007 : Start: WNS 2719 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 650138, Over = 0
PHY-3001 : End spreading;  0.036060s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.7%)

PHY-3001 : Final: Len = 650138, Over = 0
PHY-3001 : End incremental legalization;  0.341483s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (96.1%)

OPT-0007 : Iter 1: improved WNS 2753 TNS 0 NUM_FEPS 0 with 8 cells processed and 632 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 649870, Over = 0
PHY-3001 : End spreading;  0.037028s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.6%)

PHY-3001 : Final: Len = 649870, Over = 0
PHY-3001 : End incremental legalization;  0.348958s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (107.5%)

OPT-0007 : Iter 2: improved WNS 2753 TNS 0 NUM_FEPS 0 with 6 cells processed and 1255 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 650166, Over = 0
PHY-3001 : End spreading;  0.037657s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.0%)

PHY-3001 : Final: Len = 650166, Over = 0
PHY-3001 : End incremental legalization;  0.371553s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (105.1%)

OPT-0007 : Iter 3: improved WNS 2753 TNS 0 NUM_FEPS 0 with 3 cells processed and 782 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3792 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3880 instances, 3776 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 650154, Over = 0
PHY-3001 : End spreading;  0.034331s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.0%)

PHY-3001 : Final: Len = 650154, Over = 0
PHY-3001 : End incremental legalization;  0.363940s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (107.3%)

OPT-0007 : Iter 4: improved WNS 2753 TNS 0 NUM_FEPS 0 with 2 cells processed and 200 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3794 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3882 instances, 3778 slices, 25 macros(177 instances: 115 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 650222, Over = 0
PHY-3001 : End spreading;  0.037745s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.8%)

PHY-3001 : Final: Len = 650222, Over = 0
PHY-3001 : End incremental legalization;  0.372136s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (126.0%)

OPT-0007 : Iter 5: improved WNS 2753 TNS 0 NUM_FEPS 0 with 2 cells processed and 200 slack improved
OPT-1001 : End bottleneck based optimization;  4.730603s wall, 4.921875s user + 0.015625s system = 4.937500s CPU (104.4%)

OPT-1001 : Current memory(MB): used = 451, reserve = 436, peak = 453.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8070 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.525683s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 451, reserve = 436, peak = 453.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8070 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.552541s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.0%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7657/8116.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 784888, over cnt = 78(0%), over = 85, worst = 3
PHY-1002 : len = 784968, over cnt = 30(0%), over = 32, worst = 2
PHY-1002 : len = 785192, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 785200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 785216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.757237s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (113.5%)

PHY-1001 : Congestion index: top1 = 57.95, top5 = 49.63, top10 = 45.29, top15 = 42.28.
RUN-1001 : End congestion update;  1.124595s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (108.4%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  1.968774s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (89.7%)

OPT-1001 : Current memory(MB): used = 451, reserve = 436, peak = 453.
OPT-1001 : End physical optimization;  42.504901s wall, 44.937500s user + 0.281250s system = 45.218750s CPU (106.4%)

RUN-1003 : finish command "place" in  100.185087s wall, 138.828125s user + 12.000000s system = 150.828125s CPU (150.5%)

RUN-1004 : used memory is 413 MB, reserved memory is 398 MB, peak memory is 453 MB
RUN-1002 : start command "export_db CortexM0_SOC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_place.db" in  1.994262s wall, 3.281250s user + 0.031250s system = 3.312500s CPU (166.1%)

RUN-1004 : used memory is 413 MB, reserved memory is 398 MB, peak memory is 466 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3884 instances
RUN-1001 : 1889 mslices, 1889 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8116 nets
RUN-1001 : 3394 nets have 2 pins
RUN-1001 : 3354 nets have [3 - 5] pins
RUN-1001 : 787 nets have [6 - 10] pins
RUN-1001 : 312 nets have [11 - 20] pins
RUN-1001 : 267 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39054, tnet num: 8070, tinst num: 3882, tnode num: 43787, tedge num: 65316.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.341127s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (99.4%)

RUN-1004 : used memory is 408 MB, reserved memory is 392 MB, peak memory is 466 MB
PHY-1001 : 1889 mslices, 1889 lslices, 82 pads, 13 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8070 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 764224, over cnt = 1107(3%), over = 1712, worst = 9
PHY-1002 : len = 770672, over cnt = 485(1%), over = 648, worst = 5
PHY-1002 : len = 774672, over cnt = 171(0%), over = 216, worst = 4
PHY-1002 : len = 776824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.094936s wall, 3.750000s user + 0.031250s system = 3.781250s CPU (180.5%)

PHY-1001 : Congestion index: top1 = 56.10, top5 = 48.87, top10 = 44.69, top15 = 41.84.
PHY-1001 : End global routing;  2.480589s wall, 4.125000s user + 0.046875s system = 4.171875s CPU (168.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 434, reserve = 418, peak = 466.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : Current memory(MB): used = 692, reserve = 680, peak = 692.
PHY-1001 : End build detailed router design. 8.633955s wall, 8.281250s user + 0.062500s system = 8.343750s CPU (96.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.575749s wall, 3.531250s user + 0.046875s system = 3.578125s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 726, reserve = 715, peak = 726.
PHY-1001 : End phase 1; 3.585912s wall, 3.546875s user + 0.046875s system = 3.593750s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 96% nets.
PHY-1022 : len = 1.92792e+06, over cnt = 372(0%), over = 372, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 735, reserve = 724, peak = 735.
PHY-1001 : End initial routed; 94.924289s wall, 160.875000s user + 0.828125s system = 161.703125s CPU (170.3%)

PHY-1001 : Update timing.....
PHY-1001 : 1135/7844(14%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.460   |  -48.129  |  79   
RUN-1001 :   Hold   |  -0.647   |  -0.647   |   1   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 4.167288s wall, 3.718750s user + 0.000000s system = 3.718750s CPU (89.2%)

PHY-1001 : Current memory(MB): used = 743, reserve = 733, peak = 743.
PHY-1001 : End phase 2; 99.115441s wall, 164.593750s user + 0.828125s system = 165.421875s CPU (166.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 53 pins with SWNS -1.706ns STNS -42.430ns FEP 79.
PHY-1001 : End OPT Iter 1; 5.071888s wall, 4.640625s user + 0.000000s system = 4.640625s CPU (91.5%)

PHY-1022 : len = 1.92815e+06, over cnt = 418(0%), over = 420, worst = 2, crit = 0
PHY-1001 : End optimize timing; 5.278098s wall, 4.859375s user + 0.000000s system = 4.859375s CPU (92.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.92007e+06, over cnt = 127(0%), over = 127, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.328921s wall, 1.843750s user + 0.031250s system = 1.875000s CPU (141.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91774e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.667277s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (117.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.91646e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.357209s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (109.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91634e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.178672s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.9%)

PHY-1001 : Update timing.....
PHY-1001 : 1077/7844(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.085   |  -46.101  |  80   
RUN-1001 :   Hold   |  -0.647   |  -0.647   |   1   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.291578s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (96.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 113 feed throughs used by 94 nets
PHY-1001 : End commit to database; 2.821395s wall, 2.765625s user + 0.046875s system = 2.812500s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 805, reserve = 796, peak = 805.
PHY-1001 : End phase 3; 14.494382s wall, 14.546875s user + 0.078125s system = 14.625000s CPU (100.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 65 pins with SWNS -1.523ns STNS -41.585ns FEP 79.
PHY-1001 : End OPT Iter 1; 4.597900s wall, 4.562500s user + 0.000000s system = 4.562500s CPU (99.2%)

PHY-1022 : len = 1.91663e+06, over cnt = 49(0%), over = 49, worst = 1, crit = 0
PHY-1001 : End optimize timing; 4.735362s wall, 4.703125s user + 0.000000s system = 4.703125s CPU (99.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.523ns, -41.585ns, 79}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91579e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.400057s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91574e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.150503s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.8%)

PHY-1001 : Update timing.....
PHY-1001 : 1163/7844(14%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.558   |  -49.909  |  80   
RUN-1001 :   Hold   |  -0.647   |  -0.647   |   1   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.776118s wall, 2.765625s user + 0.000000s system = 2.765625s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 810, reserve = 802, peak = 810.
PHY-1001 : End phase 4; 8.105946s wall, 8.062500s user + 0.000000s system = 8.062500s CPU (99.5%)

PHY-1003 : Routed, final wirelength = 1.91574e+06
PHY-1001 : Current memory(MB): used = 810, reserve = 802, peak = 810.
PHY-1001 : End export database. 0.043318s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.2%)

PHY-1001 : End detail routing;  134.440971s wall, 199.531250s user + 1.031250s system = 200.562500s CPU (149.2%)

RUN-1003 : finish command "route" in  140.160295s wall, 206.859375s user + 1.078125s system = 207.937500s CPU (148.4%)

RUN-1004 : used memory is 768 MB, reserved memory is 760 MB, peak memory is 810 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        90
  #input                   22
  #output                  49
  #inout                   19

Utilization Statistics
#lut                     7161   out of  19600   36.54%
#reg                     1785   out of  19600    9.11%
#le                      7183
  #lut only              5398   out of   7183   75.15%
  #reg only                22   out of   7183    0.31%
  #lut&reg               1763   out of   7183   24.54%
#dsp                        3   out of     29   10.34%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       82   out of    188   43.62%
  #ireg                     3
  #oreg                    22
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                            Fanout
#1        System_clk_dup_4           GCLK               io                 System_clk_syn_5.di               1361
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di                    80
#3        kb/HCLK                    GCLK               pll                CLK_gen/pll_inst.clkc4            40
#4        LED_Interface/light_clk    GCLK               mslice             GPIO_Interface/mux2_syn_77.q0     15
#5        keyboard/scan_clk          GCLK               lslice             keyboard/scan_clk_reg_syn_9.q1    4
#6        CLK_gen/clk0_buf           GCLK               pll                CLK_gen/pll_inst.clkc0            0
#7        QN_REF24MHz_dup_1          GCLK               pll                CLK_gen/pll_inst.clkc1            0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT         R5        LVCMOS33          N/A          PULLUP      IREG    
      RXD_2          INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         B1        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K1        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         P7        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         A3        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        G16        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         K5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D3        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         T5        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        C13        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT         T4        LVCMOS33           8            NONE       OREG    
      TXD_2         OUTPUT         T8        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       OREG    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       OREG    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS25           8            N/A        NONE    
   IO_READ[6]        INOUT        J16        LVCMOS25           8            N/A        NONE    
   IO_READ[5]        INOUT        G12        LVCMOS25           8            N/A        NONE    
   IO_READ[4]        INOUT         C8        LVCMOS25           8            N/A        NONE    
   IO_READ[3]        INOUT         E6        LVCMOS25           8            N/A        NONE    
   IO_READ[2]        INOUT         P4        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         M1        LVCMOS33           8           PULLUP      NONE    
   IO_READ[0]        INOUT         N1        LVCMOS33           8           PULLUP      NONE    
   PAJ_IIC_SDA       INOUT         C2        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         T6        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |7183   |6996    |165     |1810    |13      |3       |
|  BlockROM1            |BlockROM1            |0      |0       |0       |0       |1       |0       |
|  BlockROM2            |BlockROM2            |0      |0       |0       |0       |1       |0       |
|  BlockROM3            |BlockROM3            |0      |0       |0       |0       |1       |0       |
|  CLK_gen              |PLL                  |0      |0       |0       |0       |0       |0       |
|  GPIO_Interface       |AHBlite_GPIO         |21     |21      |0       |7       |0       |0       |
|  Interconncet         |AHBlite_Interconnect |18     |18      |0       |8       |0       |0       |
|    Decoder            |AHBlite_Decoder      |6      |6       |0       |1       |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |12     |12      |0       |7       |0       |0       |
|  LCD_INI              |LCD_INI              |73     |42      |31      |20      |2       |0       |
|    AddrIni            |AddrIni              |62     |31      |31      |18      |0       |0       |
|    BlockROM_Data      |BlockROM16           |0      |0       |0       |0       |1       |0       |
|    BlockROM_Flag      |BlockROM9            |0      |0       |0       |0       |1       |0       |
|    WriteCtrl          |WriteCtrl            |3      |3       |0       |2       |0       |0       |
|  LCD_Interface        |AHBlite_LCD          |76     |76      |0       |32      |0       |0       |
|  LED_Interface        |AHBlite_LED          |91     |76      |9       |58      |0       |0       |
|  Matrix_Key_Interface |AHBlite_Matrix_Key   |2      |2       |0       |0       |0       |0       |
|  PAJ_IIC_Interface    |AHBlite_PAJ_IIC      |17     |17      |0       |4       |0       |0       |
|  QN8027_IIC_Interface |AHBlite_QN8027_IIC   |18     |18      |0       |4       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |26     |26      |0       |12      |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |35     |35      |0       |16      |0       |0       |
|  RAM_CODE             |Block_RAM            |8      |8       |0       |2       |4       |0       |
|  RAM_DATA             |Block_RAM            |5      |5       |0       |0       |4       |0       |
|  SPI_Interface        |AHBlite_SPI          |40     |33      |7       |15      |0       |0       |
|  UART1_RX             |UART_RX              |31     |31      |0       |19      |0       |0       |
|  UART1_TX             |UART_TX              |78     |78      |0       |19      |0       |0       |
|    FIFO               |FIFO                 |50     |50      |0       |13      |0       |0       |
|  UART_Interface       |AHBlite_UART         |28     |28      |0       |6       |0       |0       |
|  addr_cnt             |addr_cnt             |16     |11      |5       |6       |0       |0       |
|  beat_cnt             |beat_cnt             |40     |32      |8       |26      |0       |0       |
|  bzmusic_ctrl         |bzmusic_ctrl         |70     |70      |0       |8       |0       |0       |
|  clkuart1_pwm         |clkuart_pwm          |48     |33      |15      |14      |0       |0       |
|  keyboard             |key_16               |89     |59      |20      |55      |0       |0       |
|  tune_pwm             |tune_pwm             |121    |110     |11      |23      |0       |0       |
|  u_logic              |cortexm0ds_logic     |6189   |6125    |59      |1425    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3310  
    #2         2       1972  
    #3         3       852   
    #4         4       529   
    #5        5-10     835   
    #6       11-50     511   
    #7       51-100     15   
  Average     3.66           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.013812s wall, 3.421875s user + 0.000000s system = 3.421875s CPU (169.9%)

RUN-1004 : used memory is 769 MB, reserved memory is 761 MB, peak memory is 822 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39054, tnet num: 8070, tinst num: 3882, tnode num: 43787, tedge num: 65316.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.104405s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (95.0%)

RUN-1004 : used memory is 770 MB, reserved memory is 763 MB, peak memory is 822 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8070 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		CLK_gen/clk0_out
		LED_Interface/light_clk_syn_4
		QN_REF24MHz_dup_1
		SWCLK_syn_4
		keyboard/scan_clk_syn_4
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing" in  1.019508s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (90.4%)

RUN-1004 : used memory is 772 MB, reserved memory is 765 MB, peak memory is 822 MB
RUN-1002 : start command "export_bid CortexM0_SOC_inst.bid"
PRG-1000 : <!-- HMAC is: 11bc7c323afab1d7e114d7e7edd9ebf5577451e27f34aa74fd59c14c344b2a0a -->
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3882
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 8116, pip num: 112123
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 113
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3148 valid insts, and 290116 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit" in  23.456662s wall, 120.468750s user + 0.937500s system = 121.406250s CPU (517.6%)

RUN-1004 : used memory is 828 MB, reserved memory is 817 MB, peak memory is 984 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231001_203922.log"
