<?xml version="1.0" encoding="UTF-8"?>
<ListRecords>
<metadata xmlns:dc="http://purl.org/dc/elements/1.1/">
  <dc:title>Global optimization of multiplexers and buses in interconnect synthesis</dc:title>
  <dc:creator>WILSON, T. C</dc:creator>
  <dc:creator>HALLEY, B</dc:creator>
  <dc:creator>BANERJI, D. K</dc:creator>
  <dc:creator>GARG, M. K</dc:creator>
  <dc:creator>DEADMAN, R</dc:creator>
  <dc:contributor>HURST, S. L</dc:contributor>
  <dc:relation>Microelectronics journal -- Microelectronics j, ISSN 0959-8324, Vol. 24 (5) , pp. 513-532</dc:relation>
  <dc:date>1993</dc:date>
  <dc:type>Text</dc:type>
  <dc:type>Article</dc:type>
  <dc:language>English</dc:language>
  <dc:publisher>Elsevier Science</dc:publisher>
  <dc:format>print</dc:format>
  <dc:format>13 ref</dc:format>
  <dc:subject xml:lang="fr">Canal bus</dc:subject>
  <dc:subject xml:lang="fr">Circuit VLSI</dc:subject>
  <dc:subject xml:lang="fr">Circuit intégré</dc:subject>
  <dc:subject xml:lang="fr">Etude théorique</dc:subject>
  <dc:subject xml:lang="fr">Fil métallique</dc:subject>
  <dc:subject xml:lang="fr">Interconnexion</dc:subject>
  <dc:subject xml:lang="fr">Multiplexage</dc:subject>
  <dc:subject xml:lang="fr">Multiplexeur</dc:subject>
  <dc:subject xml:lang="fr">Optimisation</dc:subject>
  <dc:subject xml:lang="fr">Programmation linéaire</dc:subject>
  <dc:subject xml:lang="fr">Puce électronique</dc:subject>
  <dc:subject xml:lang="fr">Système numérique</dc:subject>
  <dc:subject xml:lang="en">Bus(channel)</dc:subject>
  <dc:subject xml:lang="en">VLSI circuit</dc:subject>
  <dc:subject xml:lang="en">Integrated circuit</dc:subject>
  <dc:subject xml:lang="en">Theoretical study</dc:subject>
  <dc:subject xml:lang="en">Wire</dc:subject>
  <dc:subject xml:lang="en">Interconnection</dc:subject>
  <dc:subject xml:lang="en">Multiplexing</dc:subject>
  <dc:subject xml:lang="en">Multiplexer</dc:subject>
  <dc:subject xml:lang="en">Optimization</dc:subject>
  <dc:subject xml:lang="en">Linear programming</dc:subject>
  <dc:subject xml:lang="en">Chip</dc:subject>
  <dc:subject xml:lang="en">Digital system</dc:subject>
  <dc:subject xml:lang="es">Canal colector</dc:subject>
  <dc:subject xml:lang="es">Circuito VLSI</dc:subject>
  <dc:subject xml:lang="es">Circuito integrado</dc:subject>
  <dc:subject xml:lang="es">Estudio teórico</dc:subject>
  <dc:subject xml:lang="es">Hilo metálico</dc:subject>
  <dc:subject xml:lang="es">Interconección</dc:subject>
  <dc:subject xml:lang="es">Multiplaje</dc:subject>
  <dc:subject xml:lang="es">Multiplexor</dc:subject>
  <dc:subject xml:lang="es">Optimización</dc:subject>
  <dc:subject xml:lang="es">Programación lineal</dc:subject>
  <dc:subject xml:lang="es">Pastilla electrónica</dc:subject>
  <dc:subject xml:lang="es">Sistema numérico</dc:subject>
  <dc:subject>001D03F06A: Conception. Technologies. Analyse fonctionnement. Essais / Design. Technologies. Operation analysis. Testing</dc:subject>
  <dc:rights>Inist-CNRS</dc:rights>
  <dc:identifier>Inist-CNRS record number 3835495</dc:identifier>
  <dc:rights>Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS</dc:rights>
</metadata>
</ListRecords>