------- FILE c:\Users\Admin\Desktop\shadow-over-space\reference\ex_pfscore_lives_health_selector.bas.asm LEVEL 1 PASS 2
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????				       processor	6502
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????						; VCS.H
      4  10000 ????						; Version 1.05, 13/November/2003
      5  10000 ????
      6  10000 ????		00 69	    VERSION_VCS =	105
      7  10000 ????
      8  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      9  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
     10  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
     11  10000 ????						;
     12  10000 ????						; This file defines hardware registers and memory mapping for the
     13  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     14  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     15  10000 ????						; available at at http://www.atari2600.org/dasm
     16  10000 ????						;
     17  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     18  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     19  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     20  10000 ????						; with your views.  Please contribute, if you think you can improve this
     21  10000 ????						; file!
     22  10000 ????						;
     23  10000 ????						; Latest Revisions...
     24  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     25  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     26  10000 ????						;			    This will allow conditional code to verify VCS.H being
     27  10000 ????						;			    used for code assembly.
     28  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     29  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     30  10000 ????						;			 mirrored reading/writing differences.	This is more a
     31  10000 ????						;			 readability issue, and binary compatibility with disassembled
     32  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     33  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     34  10000 ????						;			 which was broken by the use of segments in this file, as
     35  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     36  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     37  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     38  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     39  10000 ????						;						   it is safe to leave it undefined, and the base address will
     40  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     41  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     42  10000 ????						;			  - register definitions are now generated through assignment
     43  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     44  10000 ????						;			    address architecture.
     45  10000 ????						; 1.0	22/MAR/2003		Initial release
     46  10000 ????
     47  10000 ????
     48  10000 ????						;-------------------------------------------------------------------------------
     49  10000 ????
     50  10000 ????						; TIA_BASE_ADDRESS
     51  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     52  10000 ????						; Normally 0, the base address should (externally, before including this file)
     53  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     54  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     55  10000 ????						; < $40 as a bankswitch.
     56  10000 ????
     57  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     58  10000 ????			   -TIA_BASE_ADDRESS =	0
     59  10000 ????				       ENDIF
     60  10000 ????
     61  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     62  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     63  10000 ????						; *OR* by declaring the label before including this file, eg:
     64  10000 ????						; TIA_BASE_ADDRESS = $40
     65  10000 ????						;   include "vcs.h"
     66  10000 ????
     67  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     68  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     69  10000 ????						; for the mirrored ROM hardware registers.
     70  10000 ????
     71  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     72  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined,
     73  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     74  10000 ????
     75  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     76  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     77  10000 ????				       ENDIF
     78  10000 ????
     79  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     80  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     81  10000 ????				       ENDIF
     82  10000 ????
     83  10000 ????						;-------------------------------------------------------------------------------
     84  10000 ????
     85 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     86 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     87 U0000
     88 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     89 U0000
     90 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     91 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     92 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     93 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     94 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     95 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     96 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     97 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     98 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     99 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
    100 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
    101 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    102 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    103 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    104 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    105 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    106 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    107 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    108 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    109 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    110 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    111 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    112 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    113 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    114 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    115 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    116 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    117 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    118 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    119 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    120 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    121 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    122 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    123 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    124 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    125 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    126 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    127 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    128 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    129 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    130 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    131 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    132 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    133 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    134 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    135 U002d
    136 U002d							;-------------------------------------------------------------------------------
    137 U002d
    138 U000e ????				      SEG.U	TIA_REGISTERS_READ
    139 U0000					      ORG	TIA_BASE_READ_ADDRESS
    140 U0000
    141 U0000							;											bit 7	 bit 6
    142 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    143 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    144 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    145 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    146 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    147 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    148 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    149 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    150 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    151 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    152 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    153 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    154 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    155 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    156 U000e
    157 U000e							;-------------------------------------------------------------------------------
    158 U000e
    159 U0298 ????				      SEG.U	RIOT
    160 U0280					      ORG	$280
    161 U0280
    162 U0280							; RIOT MEMORY MAP
    163 U0280
    164 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    165 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    166 U0281
    167 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    168 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    169 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    170 U0284		       00	   INTIM      ds	1	; $284		Timer output
    171 U0285
    172 U0285		       00	   TIMINT     ds	1	; $285
    173 U0286
    174 U0286							; Unused/undefined registers ($285-$294)
    175 U0286
    176 U0286		       00		      ds	1	; $286
    177 U0287		       00		      ds	1	; $287
    178 U0288		       00		      ds	1	; $288
    179 U0289		       00		      ds	1	; $289
    180 U028a		       00		      ds	1	; $28A
    181 U028b		       00		      ds	1	; $28B
    182 U028c		       00		      ds	1	; $28C
    183 U028d		       00		      ds	1	; $28D
    184 U028e		       00		      ds	1	; $28E
    185 U028f		       00		      ds	1	; $28F
    186 U0290		       00		      ds	1	; $290
    187 U0291		       00		      ds	1	; $291
    188 U0292		       00		      ds	1	; $292
    189 U0293		       00		      ds	1	; $293
    190 U0294
    191 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    192 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    193 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    194 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    195 U0298
    196 U0298							;-------------------------------------------------------------------------------
    197 U0298							; The following required for back-compatibility with code which does not use
    198 U0298							; segments.
    199 U0298
    200  10000 ????				       SEG
    201  10000 ????
    202  10000 ????						; EOF
------- FILE c:\Users\Admin\Desktop\shadow-over-space\reference\ex_pfscore_lives_health_selector.bas.asm
------- FILE macro.h LEVEL 2 PASS 2
      0  10000 ????				       include	"macro.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????						; MACRO.H
      4  10000 ????						; Version 1.05, 13/NOVEMBER/2003
      5  10000 ????
      6  10000 ????		00 69	    VERSION_MACRO =	105
      7  10000 ????
      8  10000 ????						;
      9  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
     10  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
     11  10000 ????						;
     12  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     13  10000 ????						; It is distributed as a companion machine-specific support package
     14  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     15  10000 ????						; available at at http://www.atari2600.org/dasm
     16  10000 ????						;
     17  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     18  10000 ????						; contents, or would like to add something, please write to me
     19  10000 ????						; (atari2600@taswegian.com) with your contribution.
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						;
     23  10000 ????						; 1.05  14/NOV/2003	  - Added VERSION_MACRO equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify MACRO.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     27  10000 ????						;
     28  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     29  10000 ????						;
     30  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     31  10000 ????						;			   (standardised macro for vertical synch code)
     32  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added.
     33  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     34  10000 ????						; 1.0	22/MAR/2003		Initial release
     35  10000 ????
     36  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage,
     37  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     38  10000 ????						;   If you do not allow illegal opcode usage, you must include this file
     39  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     40  10000 ????						;   registers and require them to be defined first).
     41  10000 ????
     42  10000 ????						; Available macros...
     43  10000 ????						;   SLEEP n		 - sleep for n cycles
     44  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     45  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     46  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     47  10000 ????
     48  10000 ????						;-------------------------------------------------------------------------------
     49  10000 ????						; SLEEP duration
     50  10000 ????						; Original author: Thomas Jentzsch
     51  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     52  10000 ????						; useful for code where precise timing is required.
     53  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     54  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     55  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     56  10000 ????
     57  10000 ????				       MAC	sleep
     58  10000 ????			    .CYCLES    SET	{1}
     59  10000 ????
     60  10000 ????				       IF	.CYCLES < 2
     61  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     62  10000 ????				       ERR
     63  10000 ????				       ENDIF
     64  10000 ????
     65  10000 ????				       IF	.CYCLES & 1
     66  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     67  10000 ????				       nop	0
     68  10000 ????				       ELSE
     69  10000 ????				       bit	VSYNC
     70  10000 ????				       ENDIF
     71  10000 ????			    .CYCLES    SET	.CYCLES - 3
     72  10000 ????				       ENDIF
     73  10000 ????
     74  10000 ????				       REPEAT	.CYCLES / 2
     75  10000 ????				       nop
     76  10000 ????				       REPEND
     77  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     78  10000 ????
     79  10000 ????						;-------------------------------------------------------------------------------
     80  10000 ????						; VERTICAL_SYNC
     81  10000 ????						; Original author: Manuel Polik
     82  10000 ????						; Inserts the code required for a proper 3 scannline
     83  10000 ????						; vertical sync sequence
     84  10000 ????						;
     85  10000 ????						; Note: Alters the accumulator
     86  10000 ????						;
     87  10000 ????						; IN:
     88  10000 ????						; OUT: A = 1
     89  10000 ????
     90  10000 ????				       MAC	vertical_sync
     91  10000 ????				       LDA	#$02	; A = VSYNC enable
     92  10000 ????				       STA	WSYNC	; Finish current line
     93  10000 ????				       STA	VSYNC	; Start vertical sync
     94  10000 ????				       STA	WSYNC	; 1st line vertical sync
     95  10000 ????				       STA	WSYNC	; 2nd line vertical sync
     96  10000 ????				       LSR		; A = VSYNC disable
     97  10000 ????				       STA	WSYNC	; 3rd line vertical sync
     98  10000 ????				       STA	VSYNC	; Stop vertical sync
     99  10000 ????				       ENDM
    100  10000 ????
    101  10000 ????						;-------------------------------------------------------------------------------
    102  10000 ????						; CLEAN_START
    103  10000 ????						; Original author: Andrew Davie
    104  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    105  10000 ????						; Sets stack pointer to $FF, and all registers to 0
    106  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    107  10000 ????						; Use as very first section of code on boot (ie: at reset)
    108  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    109  10000 ????
    110  10000 ????				       MAC	clean_start
    111  10000 ????				       sei
    112  10000 ????				       cld
    113  10000 ????
    114  10000 ????				       ldx	#0
    115  10000 ????				       txa
    116  10000 ????				       tay
    117  10000 ????			    .CLEAR_STACK dex
    118  10000 ????				       txs
    119  10000 ????				       pha
    120  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    121  10000 ????
    122  10000 ????				       ENDM
    123  10000 ????
    124  10000 ????						;-------------------------------------------------------
    125  10000 ????						; SET_POINTER
    126  10000 ????						; Original author: Manuel Rotschkar
    127  10000 ????						;
    128  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    129  10000 ????						;
    130  10000 ????						; Usage: SET_POINTER pointer, address
    131  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    132  10000 ????						;
    133  10000 ????						; Note: Alters the accumulator, NZ flags
    134  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    135  10000 ????						; IN 2: absolute address
    136  10000 ????
    137  10000 ????				       MAC	set_pointer
    138  10000 ????			    .POINTER   SET	{1}
    139  10000 ????			    .ADDRESS   SET	{2}
    140  10000 ????
    141  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    142  10000 ????				       STA	.POINTER	; Store in pointer
    143  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    144  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    145  10000 ????
    146  10000 ????				       ENDM
    147  10000 ????
    148  10000 ????						; EOF
------- FILE c:\Users\Admin\Desktop\shadow-over-space\reference\ex_pfscore_lives_health_selector.bas.asm
------- FILE 2600basic.h LEVEL 2 PASS 2
      0  10000 ????				       include	"2600basic.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????				       processor	6502
------- FILE vcs.h LEVEL 3 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????						; VCS.H
      4  10000 ????						; Version 1.05, 13/November/2003
      5  10000 ????
      6  10000 ????		00 69	    VERSION_VCS =	105
      7  10000 ????
      8  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      9  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
     10  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
     11  10000 ????						;
     12  10000 ????						; This file defines hardware registers and memory mapping for the
     13  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     14  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     15  10000 ????						; available at at http://www.atari2600.org/dasm
     16  10000 ????						;
     17  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     18  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     19  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     20  10000 ????						; with your views.  Please contribute, if you think you can improve this
     21  10000 ????						; file!
     22  10000 ????						;
     23  10000 ????						; Latest Revisions...
     24  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     25  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     26  10000 ????						;			    This will allow conditional code to verify VCS.H being
     27  10000 ????						;			    used for code assembly.
     28  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     29  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     30  10000 ????						;			 mirrored reading/writing differences.	This is more a
     31  10000 ????						;			 readability issue, and binary compatibility with disassembled
     32  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     33  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     34  10000 ????						;			 which was broken by the use of segments in this file, as
     35  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     36  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     37  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     38  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     39  10000 ????						;						   it is safe to leave it undefined, and the base address will
     40  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     41  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     42  10000 ????						;			  - register definitions are now generated through assignment
     43  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     44  10000 ????						;			    address architecture.
     45  10000 ????						; 1.0	22/MAR/2003		Initial release
     46  10000 ????
     47  10000 ????
     48  10000 ????						;-------------------------------------------------------------------------------
     49  10000 ????
     50  10000 ????						; TIA_BASE_ADDRESS
     51  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     52  10000 ????						; Normally 0, the base address should (externally, before including this file)
     53  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     54  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     55  10000 ????						; < $40 as a bankswitch.
     56  10000 ????
     57  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     58  10000 ????			   -TIA_BASE_ADDRESS =	0
     59  10000 ????				       ENDIF
     60  10000 ????
     61  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     62  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     63  10000 ????						; *OR* by declaring the label before including this file, eg:
     64  10000 ????						; TIA_BASE_ADDRESS = $40
     65  10000 ????						;   include "vcs.h"
     66  10000 ????
     67  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     68  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     69  10000 ????						; for the mirrored ROM hardware registers.
     70  10000 ????
     71  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     72  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined,
     73  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     74  10000 ????
     75  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     76  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     77  10000 ????				       ENDIF
     78  10000 ????
     79  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     80  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     81  10000 ????				       ENDIF
     82  10000 ????
     83  10000 ????						;-------------------------------------------------------------------------------
     84  10000 ????
     85 U002d					      SEG.U	TIA_REGISTERS_WRITE
     86 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     87 U0000
     88 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     89 U0000
     90 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     91 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     92 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     93 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     94 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     95 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     96 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     97 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     98 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     99 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
    100 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
    101 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    102 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    103 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    104 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    105 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    106 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    107 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    108 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    109 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    110 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    111 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    112 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    113 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    114 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    115 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    116 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    117 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    118 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    119 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    120 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    121 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    122 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    123 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    124 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    125 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    126 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    127 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    128 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    129 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    130 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    131 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    132 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    133 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    134 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    135 U002d
    136 U002d							;-------------------------------------------------------------------------------
    137 U002d
    138 U000e					      SEG.U	TIA_REGISTERS_READ
    139 U0000					      ORG	TIA_BASE_READ_ADDRESS
    140 U0000
    141 U0000							;											bit 7	 bit 6
    142 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    143 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    144 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    145 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    146 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    147 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    148 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    149 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    150 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    151 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    152 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    153 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    154 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    155 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    156 U000e
    157 U000e							;-------------------------------------------------------------------------------
    158 U000e
    159 U0298					      SEG.U	RIOT
    160 U0280					      ORG	$280
    161 U0280
    162 U0280							; RIOT MEMORY MAP
    163 U0280
    164 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    165 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    166 U0281
    167 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    168 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    169 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    170 U0284		       00	   INTIM      ds	1	; $284		Timer output
    171 U0285
    172 U0285		       00	   TIMINT     ds	1	; $285
    173 U0286
    174 U0286							; Unused/undefined registers ($285-$294)
    175 U0286
    176 U0286		       00		      ds	1	; $286
    177 U0287		       00		      ds	1	; $287
    178 U0288		       00		      ds	1	; $288
    179 U0289		       00		      ds	1	; $289
    180 U028a		       00		      ds	1	; $28A
    181 U028b		       00		      ds	1	; $28B
    182 U028c		       00		      ds	1	; $28C
    183 U028d		       00		      ds	1	; $28D
    184 U028e		       00		      ds	1	; $28E
    185 U028f		       00		      ds	1	; $28F
    186 U0290		       00		      ds	1	; $290
    187 U0291		       00		      ds	1	; $291
    188 U0292		       00		      ds	1	; $292
    189 U0293		       00		      ds	1	; $293
    190 U0294
    191 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    192 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    193 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    194 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    195 U0298
    196 U0298							;-------------------------------------------------------------------------------
    197 U0298							; The following required for back-compatibility with code which does not use
    198 U0298							; segments.
    199 U0298
    200  10000 ????				       SEG
    201  10000 ????
    202  10000 ????						; EOF
------- FILE 2600basic.h
------- FILE macro.h LEVEL 3 PASS 2
      0  10000 ????				       include	"macro.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????						; MACRO.H
      4  10000 ????						; Version 1.05, 13/NOVEMBER/2003
      5  10000 ????
      6  10000 ????		00 69	    VERSION_MACRO =	105
      7  10000 ????
      8  10000 ????						;
      9  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
     10  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
     11  10000 ????						;
     12  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     13  10000 ????						; It is distributed as a companion machine-specific support package
     14  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     15  10000 ????						; available at at http://www.atari2600.org/dasm
     16  10000 ????						;
     17  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     18  10000 ????						; contents, or would like to add something, please write to me
     19  10000 ????						; (atari2600@taswegian.com) with your contribution.
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						;
     23  10000 ????						; 1.05  14/NOV/2003	  - Added VERSION_MACRO equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify MACRO.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     27  10000 ????						;
     28  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     29  10000 ????						;
     30  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     31  10000 ????						;			   (standardised macro for vertical synch code)
     32  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added.
     33  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     34  10000 ????						; 1.0	22/MAR/2003		Initial release
     35  10000 ????
     36  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage,
     37  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     38  10000 ????						;   If you do not allow illegal opcode usage, you must include this file
     39  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     40  10000 ????						;   registers and require them to be defined first).
     41  10000 ????
     42  10000 ????						; Available macros...
     43  10000 ????						;   SLEEP n		 - sleep for n cycles
     44  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     45  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     46  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     47  10000 ????
     48  10000 ????						;-------------------------------------------------------------------------------
     49  10000 ????						; SLEEP duration
     50  10000 ????						; Original author: Thomas Jentzsch
     51  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     52  10000 ????						; useful for code where precise timing is required.
     53  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     54  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     55  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     56  10000 ????
     57  10000 ????				       MAC	sleep
     58  10000 ????			    .CYCLES    SET	{1}
     59  10000 ????
     60  10000 ????				       IF	.CYCLES < 2
     61  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     62  10000 ????				       ERR
     63  10000 ????				       ENDIF
     64  10000 ????
     65  10000 ????				       IF	.CYCLES & 1
     66  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     67  10000 ????				       nop	0
     68  10000 ????				       ELSE
     69  10000 ????				       bit	VSYNC
     70  10000 ????				       ENDIF
     71  10000 ????			    .CYCLES    SET	.CYCLES - 3
     72  10000 ????				       ENDIF
     73  10000 ????
     74  10000 ????				       REPEAT	.CYCLES / 2
     75  10000 ????				       nop
     76  10000 ????				       REPEND
     77  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     78  10000 ????
     79  10000 ????						;-------------------------------------------------------------------------------
     80  10000 ????						; VERTICAL_SYNC
     81  10000 ????						; Original author: Manuel Polik
     82  10000 ????						; Inserts the code required for a proper 3 scannline
     83  10000 ????						; vertical sync sequence
     84  10000 ????						;
     85  10000 ????						; Note: Alters the accumulator
     86  10000 ????						;
     87  10000 ????						; IN:
     88  10000 ????						; OUT: A = 1
     89  10000 ????
     90  10000 ????				       MAC	vertical_sync
     91  10000 ????				       LDA	#$02	; A = VSYNC enable
     92  10000 ????				       STA	WSYNC	; Finish current line
     93  10000 ????				       STA	VSYNC	; Start vertical sync
     94  10000 ????				       STA	WSYNC	; 1st line vertical sync
     95  10000 ????				       STA	WSYNC	; 2nd line vertical sync
     96  10000 ????				       LSR		; A = VSYNC disable
     97  10000 ????				       STA	WSYNC	; 3rd line vertical sync
     98  10000 ????				       STA	VSYNC	; Stop vertical sync
     99  10000 ????				       ENDM
    100  10000 ????
    101  10000 ????						;-------------------------------------------------------------------------------
    102  10000 ????						; CLEAN_START
    103  10000 ????						; Original author: Andrew Davie
    104  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    105  10000 ????						; Sets stack pointer to $FF, and all registers to 0
    106  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    107  10000 ????						; Use as very first section of code on boot (ie: at reset)
    108  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    109  10000 ????
    110  10000 ????				       MAC	clean_start
    111  10000 ????				       sei
    112  10000 ????				       cld
    113  10000 ????
    114  10000 ????				       ldx	#0
    115  10000 ????				       txa
    116  10000 ????				       tay
    117  10000 ????			    .CLEAR_STACK dex
    118  10000 ????				       txs
    119  10000 ????				       pha
    120  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    121  10000 ????
    122  10000 ????				       ENDM
    123  10000 ????
    124  10000 ????						;-------------------------------------------------------
    125  10000 ????						; SET_POINTER
    126  10000 ????						; Original author: Manuel Rotschkar
    127  10000 ????						;
    128  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    129  10000 ????						;
    130  10000 ????						; Usage: SET_POINTER pointer, address
    131  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    132  10000 ????						;
    133  10000 ????						; Note: Alters the accumulator, NZ flags
    134  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    135  10000 ????						; IN 2: absolute address
    136  10000 ????
    137  10000 ????				       MAC	set_pointer
    138  10000 ????			    .POINTER   SET	{1}
    139  10000 ????			    .ADDRESS   SET	{2}
    140  10000 ????
    141  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    142  10000 ????				       STA	.POINTER	; Store in pointer
    143  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    144  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    145  10000 ????
    146  10000 ????				       ENDM
    147  10000 ????
    148  10000 ????						; EOF
------- FILE 2600basic.h
------- FILE 2600basic_variable_redefs.h LEVEL 3 PASS 2
      0  10000 ????				       include	"2600basic_variable_redefs.h"
      1  10000 ????						; This file contains variable mapping and other information for the current project.
      2  10000 ????
      3  10000 ????		00 01	    pfscore    =	1
      4  10000 ????
      5  10000 ????		00 95	    _sc3       =	score + 2
      6  10000 ????
      7  10000 ????		00 94	    _sc2       =	score + 1
      8  10000 ????
      9  10000 ????		00 93	    _sc1       =	score
     10  10000 ????
     11  10000 ????		00 e3	    _Bit1_Right_Selection =	p
     12  10000 ????
     13  10000 ????		00 e3	    _Bit0_Left_Selection =	p
     14  10000 ????
     15  10000 ????		00 e0	    _Joy0_Restrainer_Counter =	m
     16  10000 ????
------- FILE 2600basic.h
      7  10000 ????
      8  10000 ????		00 80	    player0x   =	$80
      9  10000 ????		00 81	    player1x   =	$81
     10  10000 ????		00 82	    missile0x  =	$82
     11  10000 ????		00 83	    missile1x  =	$83
     12  10000 ????		00 84	    ballx      =	$84
     13  10000 ????
     14  10000 ????		00 85	    objecty    =	$85
     15  10000 ????		00 85	    player0y   =	$85
     16  10000 ????		00 86	    player1y   =	$86
     17  10000 ????		00 87	    missile1height =	$87
     18  10000 ????		00 88	    missile1y  =	$88
     19  10000 ????		00 89	    bally      =	$89
     20  10000 ????
     21  10000 ????		00 87	    player1color =	$87	; replaces missile 1
     22  10000 ????
     23  10000 ????		00 8a	    player0pointer =	$8A	;uses $8A-$8B
     24  10000 ????		00 8a	    player0pointerlo =	$8A
     25  10000 ????		00 8b	    player0pointerhi =	$8B
     26  10000 ????		00 8c	    player1pointer =	$8C	; $8C-$8D
     27  10000 ????		00 8c	    player1pointerlo =	$8C
     28  10000 ????		00 8d	    player1pointerhi =	$8D
     29  10000 ????
     30  10000 ????		00 8e	    player0height =	$8E
     31  10000 ????		00 8f	    player1height =	$8F
     32  10000 ????		00 90	    missile0height =	$90
     33  10000 ????		00 91	    missile0y  =	$91
     34  10000 ????		00 92	    ballheight =	$92
     35  10000 ????
     36  10000 ????		00 90	    currentpaddle =	$90	; replaces missile 0 (and can't be used with playercolor)
     37  10000 ????		00 91	    paddle     =	$91	; replaces missile 0
     38  10000 ????		00 82	    player0colorstore =	$82	; replaces missile 0
     39  10000 ????		00 90	    player0color =	$90	; replaces missile 0
     40  10000 ????
     41  10000 ????		00 93	    score      =	$93	; $93-$95
     42  10000 ????		00 96	    scorepointers =	$96	; $96-$9B = 6 bytes
     43  10000 ????		00 9c	    temp1      =	$9C	;used by kernel.  can be used in program too, but
     44  10000 ????		00 9d	    temp2      =	$9D	;are obliterated when drawscreen is called.
     45  10000 ????		00 9e	    temp3      =	$9E
     46  10000 ????		00 9f	    temp4      =	$9F
     47  10000 ????		00 a0	    temp5      =	$A0
     48  10000 ????		00 a1	    temp6      =	$A1
     49  10000 ????
     50  10000 ????		00 a2	    rand       =	$A2
     51  10000 ????		00 a3	    scorecolor =	$A3
     52  10000 ????
     53  10000 ????		00 a4	    var0       =	$A4
     54  10000 ????		00 a5	    var1       =	$A5
     55  10000 ????		00 a6	    var2       =	$A6
     56  10000 ????		00 a7	    var3       =	$A7
     57  10000 ????		00 a8	    var4       =	$A8
     58  10000 ????		00 a9	    var5       =	$A9
     59  10000 ????		00 aa	    var6       =	$AA
     60  10000 ????		00 ab	    var7       =	$AB
     61  10000 ????		00 ac	    var8       =	$AC
     62  10000 ????		00 ad	    var9       =	$AD
     63  10000 ????		00 ae	    var10      =	$AE
     64  10000 ????		00 af	    var11      =	$AF
     65  10000 ????		00 b0	    var12      =	$B0
     66  10000 ????		00 b1	    var13      =	$B1
     67  10000 ????		00 b2	    var14      =	$B2
     68  10000 ????		00 b3	    var15      =	$B3
     69  10000 ????		00 b4	    var16      =	$B4
     70  10000 ????		00 b5	    var17      =	$B5
     71  10000 ????		00 b6	    var18      =	$B6
     72  10000 ????		00 b7	    var19      =	$B7
     73  10000 ????		00 b8	    var20      =	$B8
     74  10000 ????		00 b9	    var21      =	$B9
     75  10000 ????		00 ba	    var22      =	$BA
     76  10000 ????		00 bb	    var23      =	$BB
     77  10000 ????		00 bc	    var24      =	$BC
     78  10000 ????		00 bd	    var25      =	$BD
     79  10000 ????		00 be	    var26      =	$BE
     80  10000 ????		00 bf	    var27      =	$BF
     81  10000 ????		00 c0	    var28      =	$C0
     82  10000 ????		00 c1	    var29      =	$C1
     83  10000 ????		00 c2	    var30      =	$C2
     84  10000 ????		00 c3	    var31      =	$C3
     85  10000 ????		00 c4	    var32      =	$C4
     86  10000 ????		00 c5	    var33      =	$C5
     87  10000 ????		00 c6	    var34      =	$C6
     88  10000 ????		00 c7	    var35      =	$C7
     89  10000 ????		00 c8	    var36      =	$C8
     90  10000 ????		00 c9	    var37      =	$C9
     91  10000 ????		00 ca	    var38      =	$CA
     92  10000 ????		00 cb	    var39      =	$CB
     93  10000 ????		00 cc	    var40      =	$CC
     94  10000 ????		00 cd	    var41      =	$CD
     95  10000 ????		00 ce	    var42      =	$CE
     96  10000 ????		00 cf	    var43      =	$CF
     97  10000 ????		00 d0	    var44      =	$D0
     98  10000 ????		00 d1	    var45      =	$D1
     99  10000 ????		00 d2	    var46      =	$D2
    100  10000 ????		00 d3	    var47      =	$D3
    101  10000 ????
    102  10000 ????		00 d4	    A	       =	$d4
    103  10000 ????		00 d4	    a	       =	$d4
    104  10000 ????		00 d5	    B	       =	$d5
    105  10000 ????		00 d5	    b	       =	$d5
    106  10000 ????		00 d6	    C	       =	$d6
    107  10000 ????		00 d6	    c	       =	$d6
    108  10000 ????		00 d7	    D	       =	$d7
    109  10000 ????		00 d7	    d	       =	$d7
    110  10000 ????		00 d8	    E	       =	$d8
    111  10000 ????		00 d8	    e	       =	$d8
    112  10000 ????		00 d9	    F	       =	$d9
    113  10000 ????		00 d9	    f	       =	$d9
    114  10000 ????		00 da	    G	       =	$da
    115  10000 ????		00 da	    g	       =	$da
    116  10000 ????		00 db	    H	       =	$db
    117  10000 ????		00 db	    h	       =	$db
    118  10000 ????		00 dc	    I	       =	$dc
    119  10000 ????		00 dc	    i	       =	$dc
    120  10000 ????		00 dd	    J	       =	$dd
    121  10000 ????		00 dd	    j	       =	$dd
    122  10000 ????		00 de	    K	       =	$de
    123  10000 ????		00 de	    k	       =	$de
    124  10000 ????		00 df	    L	       =	$df
    125  10000 ????		00 df	    l	       =	$df
    126  10000 ????		00 e0	    M	       =	$e0
    127  10000 ????		00 e0	    m	       =	$e0
    128  10000 ????		00 e1	    N	       =	$e1
    129  10000 ????		00 e1	    n	       =	$e1
    130  10000 ????		00 e2	    O	       =	$e2
    131  10000 ????		00 e2	    o	       =	$e2
    132  10000 ????		00 e3	    P	       =	$e3
    133  10000 ????		00 e3	    p	       =	$e3
    134  10000 ????		00 e4	    Q	       =	$e4
    135  10000 ????		00 e4	    q	       =	$e4
    136  10000 ????		00 e5	    R	       =	$e5
    137  10000 ????		00 e5	    r	       =	$e5
    138  10000 ????		00 e6	    S	       =	$e6
    139  10000 ????		00 e6	    s	       =	$e6
    140  10000 ????		00 e7	    T	       =	$e7
    141  10000 ????		00 e7	    t	       =	$e7
    142  10000 ????		00 e8	    U	       =	$e8
    143  10000 ????		00 e8	    u	       =	$e8
    144  10000 ????		00 e9	    V	       =	$e9
    145  10000 ????		00 e9	    v	       =	$e9
    146  10000 ????		00 ea	    W	       =	$ea
    147  10000 ????		00 ea	    w	       =	$ea
    148  10000 ????		00 eb	    X	       =	$eb
    149  10000 ????		00 eb	    x	       =	$eb
    150  10000 ????		00 ec	    Y	       =	$ec
    151  10000 ????		00 ec	    y	       =	$ec
    152  10000 ????		00 ed	    Z	       =	$ed
    153  10000 ????		00 ed	    z	       =	$ed
    154  10000 ????
    155  10000 ????		00 ee	    temp7      =	$ee	; This is used to aid in bankswitching
    156  10000 ????		00 ef	    playfieldpos =	$ef
    157  10000 ????
    158  10000 ????						; available for other uses, or if unused, provide more stack space
    159  10000 ????
    160  10000 ????		00 f0	    aux1       =	$f0
    161  10000 ????		00 f1	    aux2       =	$f1
    162  10000 ????		00 f2	    aux3       =	$f2
    163  10000 ????		00 f3	    aux4       =	$f3
    164  10000 ????		00 f4	    aux5       =	$f4
    165  10000 ????		00 f5	    aux6       =	$f5
    166  10000 ????
    167  10000 ????						; playfield color/height pointers
    168  10000 ????		00 f0	    pfcolortable =	$f0	; and $d5
    169  10000 ????		00 f0	    pfheighttable =	$f0	; and $d5
    170  10000 ????						; the above pointers are the same because if color and height are both used together,
    171  10000 ????						; they must used absolute indexed and cannot use pointers
    172  10000 ????
    173  10000 ????		00 f2	    lifepointer =	$f2	; pointer to "lives" shape
    174  10000 ????						; upper 3 bits of $f2 contain the number of lives
    175  10000 ????		00 f4	    lifecolor  =	$f4
    176  10000 ????		00 f3	    lives      =	$f3	; # lives >> 5
    177  10000 ????		00 f5	    statusbarlength =	$f5	; only uses upper 5 bits; other bits free
    178  10000 ????
    179  10000 ????		00 f2	    pfscore1   =	$f2	; optional playfield bytes in score
    180  10000 ????		00 f3	    pfscore2   =	$f3
    181  10000 ????		00 f4	    pfscorecolor =	$f4
    182  10000 ????
    183  10000 ????		00 f6	    stack1     =	$f6
    184  10000 ????		00 f7	    stack2     =	$f7
    185  10000 ????		00 f8	    stack3     =	$f8
    186  10000 ????		00 f9	    stack4     =	$f9
    187  10000 ????						; the stack bytes above may be used in the kernel
    188  10000 ????						; stack = F6-F7, F8-F9, FA-FB, FC-FD, FE-FF
    189  10000 ????
    190  10000 ????				       MAC	return
    191  10000 ????				       ifnconst	bankswitch
    192  10000 ????				       rts
    193  10000 ????				       else
    194  10000 ????				       jmp	BS_return
    195  10000 ????				       endif
    196  10000 ????				       ENDM		; auto-return from either a regular or bankswitched module
    197  10000 ????
    198  10000 ????			   -	       ifconst	superchip
    199  10000 ????			   -playfieldbase =	$10D0
    200  10000 ????			   -	       include	superchip.h
    201  10000 ????				       else
    202  10000 ????		00 a4	    playfieldbase =	$A4
    203  10000 ????				       endif
    204  10000 ????
    205  10000 ????				       ifnconst	pfhalfwidth
    206  10000 ????		00 04	    pfwidth    =	4
    207  10000 ????		00 0e	    PF1L       =	PF1
    208  10000 ????		00 0f	    PF2L       =	PF2
    209  10000 ????		00 0e	    PF1R       =	PF1
    210  10000 ????		00 0f	    PF2R       =	PF2
    211  10000 ????		00 00	    pfadjust   =	0
    212  10000 ????			   -	       else
    213  10000 ????			   -pfwidth    =	2
    214  10000 ????			   -	       ifconst	pfcenter
    215  10000 ????			   -PF1L       =	$3F	; no effect
    216  10000 ????			   -PF2L       =	PF2
    217  10000 ????			   -PF1R       =	$3F
    218  10000 ????			   -PF2R       =	PF2	; no effect
    219  10000 ????			   -pfadjust   =	1
    220  10000 ????			   -	       else
    221  10000 ????			   -PF1L       =	PF1
    222  10000 ????			   -PF2L       =	PF2
    223  10000 ????			   -PF1R       =	$3F	; no effect
    224  10000 ????			   -PF2R       =	$3F	; no effect
    225  10000 ????			   -pfadjust   =	0
    226  10000 ????			   -	       endif
    227  10000 ????				       endif
    228  10000 ????
    229  10000 ????						; define playfield start based on height
    230  10000 ????				       ifnconst	pfres
    231  10000 ????		00 a4	    playfield  =	playfieldbase
    232  10000 ????			   -	       else
    233  10000 ????			   -playfield  =	playfieldbase-(pfres-12*(4/pfwidth))*pfwidth
    234  10000 ????				       endif
------- FILE c:\Users\Admin\Desktop\shadow-over-space\reference\ex_pfscore_lives_health_selector.bas.asm
------- FILE 2600basic_variable_redefs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"2600basic_variable_redefs.h"
      1  10000 ????						; This file contains variable mapping and other information for the current project.
      2  10000 ????
      3  10000 ????		00 01	    pfscore    =	1
      4  10000 ????
      5  10000 ????		00 95	    _sc3       =	score + 2
      6  10000 ????
      7  10000 ????		00 94	    _sc2       =	score + 1
      8  10000 ????
      9  10000 ????		00 93	    _sc1       =	score
     10  10000 ????
     11  10000 ????		00 e3	    _Bit1_Right_Selection =	p
     12  10000 ????
     13  10000 ????		00 e3	    _Bit0_Left_Selection =	p
     14  10000 ????
     15  10000 ????		00 e0	    _Joy0_Restrainer_Counter =	m
     16  10000 ????
------- FILE c:\Users\Admin\Desktop\shadow-over-space\reference\ex_pfscore_lives_health_selector.bas.asm
      8  10000 ????			   -	       ifconst	bankswitch
      9  10000 ????			   -	       if	bankswitch == 8
     10  10000 ????			   -	       ORG	$1000
     11  10000 ????			   -	       RORG	$D000
     12  10000 ????			   -	       endif
     13  10000 ????			   -	       if	bankswitch == 16
     14  10000 ????			   -	       ORG	$1000
     15  10000 ????			   -	       RORG	$9000
     16  10000 ????			   -	       endif
     17  10000 ????			   -	       if	bankswitch == 32
     18  10000 ????			   -	       ORG	$1000
     19  10000 ????			   -	       RORG	$1000
     20  10000 ????			   -	       endif
     21  10000 ????			   -	       if	bankswitch == 64
     22  10000 ????			   -	       ORG	$1000
     23  10000 ????			   -	       RORG	$1000
     24  10000 ????			   -	       endif
     25  10000 ????				       else
     26  f000					      ORG	$F000
     27  f000					      endif
     28  f000
     29  f000				  -	      ifconst	bankswitch_hotspot
     30  f000				  -	      if	bankswitch_hotspot = $083F	; 0840 bankswitching hotspot
     31  f000				  -	      .byte	0	; stop unexpected bankswitches
     32  f000				  -	      endif
     33  f000					      endif
     34  f000							; Provided under the CC0 license. See the included LICENSE.txt for details.
     35  f000
     36  f000				   start
     37  f000		       78		      sei
     38  f001		       d8		      cld
     39  f002		       a0 00		      ldy	#0
     40  f004		       a5 d0		      lda	$D0
     41  f006		       c9 2c		      cmp	#$2C	;check RAM location #1
     42  f008		       d0 07		      bne	MachineIs2600
     43  f00a		       a5 d1		      lda	$D1
     44  f00c		       c9 a9		      cmp	#$A9	;check RAM location #2
     45  f00e		       d0 01		      bne	MachineIs2600
     46  f010		       88		      dey
     47  f011				   MachineIs2600
     48  f011		       a2 00		      ldx	#0
     49  f013		       8a		      txa
     50  f014				   clearmem
     51  f014		       e8		      inx
     52  f015		       9a		      txs
     53  f016		       48		      pha
     54  f017		       d0 fb		      bne	clearmem
     55  f019		       84 9c		      sty	temp1
     56  f01b					      ifnconst	multisprite
     57  f01b				  -	      ifconst	pfrowheight
     58  f01b				  -	      lda	#pfrowheight
     59  f01b					      else
     60  f01b				  -	      ifconst	pfres
     61  f01b				  -	      lda	#(96/pfres)
     62  f01b					      else
     63  f01b		       a9 08		      lda	#8
     64  f01d					      endif
     65  f01d					      endif
     66  f01d		       85 ef		      sta	playfieldpos
     67  f01f					      endif
     68  f01f		       a2 05		      ldx	#5
     69  f021				   initscore
     70  f021		       a9 9c		      lda	#<scoretable
     71  f023		       95 96		      sta	scorepointers,x
     72  f025		       ca		      dex
     73  f026		       10 f9		      bpl	initscore
     74  f028		       a9 01		      lda	#1
     75  f02a		       85 0a		      sta	CTRLPF
     76  f02c		       0d 84 02 	      ora	INTIM
     77  f02f		       85 a2		      sta	rand
     78  f031
     79  f031				  -	      ifconst	multisprite
     80  f031				  -	      jsr	multisprite_setup
     81  f031					      endif
     82  f031
     83  f031					      ifnconst	bankswitch
     84  f031		       4c 63 f4 	      jmp	game
     85  f034				  -	      else
     86  f034				  -	      lda	#>(game-1)
     87  f034				  -	      pha
     88  f034				  -	      lda	#<(game-1)
     89  f034				  -	      pha
     90  f034				  -	      pha
     91  f034				  -	      pha
     92  f034				  -	      ldx	#1
     93  f034				  -	      jmp	BS_jsr
     94  f034					      endif
     95  f034							; Provided under the CC0 license. See the included LICENSE.txt for details.
     96  f034
     97  f034							; This is a 2-line kernel!
     98  f034					      ifnconst	vertical_reflect
     99  f034				   kernel
    100  f034					      endif
    101  f034		       85 02		      sta	WSYNC
    102  f036		       a9 ff		      lda	#255
    103  f038		       8d 96 02 	      sta	TIM64T
    104  f03b
    105  f03b		       a9 01		      lda	#1
    106  f03d		       85 27		      sta	VDELBL
    107  f03f		       85 25		      sta	VDELP0
    108  f041		       a6 92		      ldx	ballheight
    109  f043		       e8		      inx
    110  f044		       e8		      inx
    111  f045		       86 9f		      stx	temp4
    112  f047		       a5 86		      lda	player1y
    113  f049		       85 9e		      sta	temp3
    114  f04b
    115  f04b				  -	      ifconst	shakescreen
    116  f04b				  -	      jsr	doshakescreen
    117  f04b					      else
    118  f04b		       a6 90		      ldx	missile0height
    119  f04d		       e8		      inx
    120  f04e					      endif
    121  f04e
    122  f04e		       e8		      inx
    123  f04f		       86 f6		      stx	stack1
    124  f051
    125  f051		       a5 89		      lda	bally
    126  f053		       85 f7		      sta	stack2
    127  f055
    128  f055		       a5 85		      lda	player0y
    129  f057		       a2 00		      ldx	#0
    130  f059		       85 02		      sta	WSYNC
    131  f05b		       86 1b		      stx	GRP0
    132  f05d		       86 1c		      stx	GRP1
    133  f05f		       86 0e		      stx	PF1L
    134  f061		       86 0f		      stx	PF2
    135  f063		       86 2c		      stx	CXCLR
    136  f065				  -	      ifconst	readpaddle
    137  f065				  -	      stx	paddle
    138  f065					      else
      0  f065					      sleep	3
      1  f065				   .CYCLES    SET	3
      2  f065
      3  f065				  -	      IF	.CYCLES < 2
      4  f065				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f065				  -	      ERR
      6  f065					      ENDIF
      7  f065
      8  f065					      IF	.CYCLES & 1
      9  f065					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f065		       04 00		      nop	0
     11  f067				  -	      ELSE
     12  f067				  -	      bit	VSYNC
     13  f067					      ENDIF
     14  f067				   .CYCLES    SET	.CYCLES - 3
     15  f067					      ENDIF
     16  f067
     17  f067				  -	      REPEAT	.CYCLES / 2
     18  f067				  -	      nop
     19  f067					      REPEND
    140  f067					      endif
    141  f067
    142  f067		       95 9d		      sta	temp2,x
    143  f069
    144  f069							;store these so they can be retrieved later
    145  f069					      ifnconst	pfres
    146  f069		       a2 54		      ldx	#128-44+(4-pfwidth)*12
    147  f06b				  -	      else
    148  f06b				  -	      ldx	#132-pfres*pfwidth
    149  f06b					      endif
    150  f06b
    151  f06b		       c6 85		      dec	player0y
    152  f06d
    153  f06d		       a5 91		      lda	missile0y
    154  f06f		       85 a0		      sta	temp5
    155  f071		       a5 88		      lda	missile1y
    156  f073		       85 a1		      sta	temp6
    157  f075
    158  f075		       a5 ef		      lda	playfieldpos
    159  f077		       85 9c		      sta	temp1
    160  f079
    161  f079				  -	      ifconst	pfrowheight
    162  f079				  -	      lda	#pfrowheight+2
    163  f079					      else
    164  f079					      ifnconst	pfres
    165  f079		       a9 0a		      lda	#10
    166  f07b				  -	      else
    167  f07b				  -	      lda	#(96/pfres)+2	; try to come close to the real size
    168  f07b					      endif
    169  f07b					      endif
    170  f07b		       18		      clc
    171  f07c		       e5 ef		      sbc	playfieldpos
    172  f07e		       85 ef		      sta	playfieldpos
    173  f080		       4c a8 f0 	      jmp	.startkernel
    174  f083
    175  f083				   .skipDrawP0
    176  f083		       a9 00		      lda	#0
    177  f085		       a8		      tay
    178  f086		       4c d6 f0 	      jmp	.continueP0
    179  f089
    180  f089				   .skipDrawP1
    181  f089		       a9 00		      lda	#0
    182  f08b		       a8		      tay
    183  f08c		       4c b2 f0 	      jmp	.continueP1
    184  f08f
    185  f08f				   .kerloop		; enter at cycle 59??
    186  f08f
    187  f08f				   continuekernel
      0  f08f					      sleep	2
      1  f08f				   .CYCLES    SET	2
      2  f08f
      3  f08f				  -	      IF	.CYCLES < 2
      4  f08f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f08f				  -	      ERR
      6  f08f					      ENDIF
      7  f08f
      8  f08f				  -	      IF	.CYCLES & 1
      9  f08f				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f08f				  -	      nop	0
     11  f08f				  -	      ELSE
     12  f08f				  -	      bit	VSYNC
     13  f08f				  -	      ENDIF
     14  f08f				  -.CYCLES    SET	.CYCLES - 3
     15  f08f					      ENDIF
     16  f08f
     17  f08f					      REPEAT	.CYCLES / 2
     18  f08f		       ea		      nop
     19  f090					      REPEND
    189  f090				   continuekernel2
    190  f090		       a5 92		      lda	ballheight
    191  f092
    192  f092				  -	      ifconst	pfres
    193  f092				  -	      ldy	playfield+pfres*pfwidth-132,x
    194  f092				  -	      sty	PF1L	;3
    195  f092				  -	      ldy	playfield+pfres*pfwidth-131-pfadjust,x
    196  f092				  -	      sty	PF2L	;3
    197  f092				  -	      ldy	playfield+pfres*pfwidth-129,x
    198  f092				  -	      sty	PF1R	; 3 too early?
    199  f092				  -	      ldy	playfield+pfres*pfwidth-130-pfadjust,x
    200  f092				  -	      sty	PF2R	;3
    201  f092					      else
    202  f092		       b4 50		      ldy	playfield-48+pfwidth*12+44-128,x
    203  f094		       84 0e		      sty	PF1L	;3
    204  f096		       b4 51		      ldy	playfield-48+pfwidth*12+45-128-pfadjust,x	;4
    205  f098		       84 0f		      sty	PF2L	;3
    206  f09a		       b4 53		      ldy	playfield-48+pfwidth*12+47-128,x	;4
    207  f09c		       84 0e		      sty	PF1R	; 3 too early?
    208  f09e		       b4 52		      ldy	playfield-48+pfwidth*12+46-128-pfadjust,x	;4
    209  f0a0		       84 0f		      sty	PF2R	;3
    210  f0a2					      endif
    211  f0a2
    212  f0a2							; should be playfield+$38 for width=2
    213  f0a2
    214  f0a2		       c7 89		      dcp	bally
    215  f0a4		       2a		      rol
    216  f0a5		       2a		      rol
    217  f0a6							; rol
    218  f0a6							; rol
    219  f0a6				   goback
    220  f0a6		       85 1f		      sta	ENABL
    221  f0a8				   .startkernel
    222  f0a8		       a5 8f		      lda	player1height	;3
    223  f0aa		       c7 86		      dcp	player1y	;5
    224  f0ac		       90 db		      bcc	.skipDrawP1	;2
    225  f0ae		       a4 86		      ldy	player1y	;3
    226  f0b0		       b1 8c		      lda	(player1pointer),y	;5; player0pointer must be selected carefully by the compiler
    227  f0b2							; so it doesn't cross a page boundary!
    228  f0b2
    229  f0b2				   .continueP1
    230  f0b2		       85 1c		      sta	GRP1	;3
    231  f0b4
    232  f0b4					      ifnconst	player1colors
    233  f0b4		       a5 87		      lda	missile1height	;3
    234  f0b6		       c7 88		      dcp	missile1y	;5
    235  f0b8		       2a		      rol		;2
    236  f0b9		       2a		      rol		;2
    237  f0ba		       85 1e		      sta	ENAM1	;3
    238  f0bc				  -	      else
    239  f0bc				  -	      lda	(player1color),y
    240  f0bc				  -	      sta	COLUP1
    241  f0bc				  -	      ifnconst	playercolors
    242  f0bc				  -	      sleep	7
    243  f0bc				  -	      else
    244  f0bc				  -	      lda.w	player0colorstore
    245  f0bc				  -	      sta	COLUP0
    246  f0bc				  -	      endif
    247  f0bc					      endif
    248  f0bc
    249  f0bc				  -	      ifconst	pfres
    250  f0bc				  -	      lda	playfield+pfres*pfwidth-132,x
    251  f0bc				  -	      sta	PF1L	;3
    252  f0bc				  -	      lda	playfield+pfres*pfwidth-131-pfadjust,x
    253  f0bc				  -	      sta	PF2L	;3
    254  f0bc				  -	      lda	playfield+pfres*pfwidth-129,x
    255  f0bc				  -	      sta	PF1R	; 3 too early?
    256  f0bc				  -	      lda	playfield+pfres*pfwidth-130-pfadjust,x
    257  f0bc				  -	      sta	PF2R	;3
    258  f0bc					      else
    259  f0bc		       b5 50		      lda	playfield-48+pfwidth*12+44-128,x	;4
    260  f0be		       85 0e		      sta	PF1L	;3
    261  f0c0		       b5 51		      lda	playfield-48+pfwidth*12+45-128-pfadjust,x	;4
    262  f0c2		       85 0f		      sta	PF2L	;3
    263  f0c4		       b5 53		      lda	playfield-48+pfwidth*12+47-128,x	;4
    264  f0c6		       85 0e		      sta	PF1R	; 3 too early?
    265  f0c8		       b5 52		      lda	playfield-48+pfwidth*12+46-128-pfadjust,x	;4
    266  f0ca		       85 0f		      sta	PF2R	;3
    267  f0cc					      endif
    268  f0cc							; sleep 3
    269  f0cc
    270  f0cc		       a5 8e		      lda	player0height
    271  f0ce		       c7 85		      dcp	player0y
    272  f0d0		       90 b1		      bcc	.skipDrawP0
    273  f0d2		       a4 85		      ldy	player0y
    274  f0d4		       b1 8a		      lda	(player0pointer),y
    275  f0d6				   .continueP0
    276  f0d6		       85 1b		      sta	GRP0
    277  f0d8
    278  f0d8					      ifnconst	no_blank_lines
    279  f0d8					      ifnconst	playercolors
    280  f0d8		       a5 90		      lda	missile0height	;3
    281  f0da		       c7 91		      dcp	missile0y	;5
    282  f0dc		       e5 f6		      sbc	stack1
    283  f0de		       85 1d		      sta	ENAM0	;3
    284  f0e0				  -	      else
    285  f0e0				  -	      lda	(player0color),y
    286  f0e0				  -	      sta	player0colorstore
    287  f0e0				  -	      sleep	6
    288  f0e0					      endif
    289  f0e0		       c6 9c		      dec	temp1
    290  f0e2		       d0 ab		      bne	continuekernel
    291  f0e4				  -	      else
    292  f0e4				  -	      dec	temp1
    293  f0e4				  -	      beq	altkernel2
    294  f0e4				  -	      ifconst	readpaddle
    295  f0e4				  -	      ldy	currentpaddle
    296  f0e4				  -	      lda	INPT0,y
    297  f0e4				  -	      bpl	noreadpaddle
    298  f0e4				  -	      inc	paddle
    299  f0e4				  -	      jmp	continuekernel2
    300  f0e4				  -noreadpaddle
    301  f0e4				  -	      sleep	2
    302  f0e4				  -	      jmp	continuekernel
    303  f0e4				  -	      else
    304  f0e4				  -	      ifnconst	playercolors
    305  f0e4				  -	      ifconst	PFcolors
    306  f0e4				  -	      txa
    307  f0e4				  -	      tay
    308  f0e4				  -	      lda	(pfcolortable),y
    309  f0e4				  -	      ifnconst	backgroundchange
    310  f0e4				  -	      sta	COLUPF
    311  f0e4				  -	      else
    312  f0e4				  -	      sta	COLUBK
    313  f0e4				  -	      endif
    314  f0e4				  -	      jmp	continuekernel
    315  f0e4				  -	      else
    316  f0e4				  -	      ifconst	kernelmacrodef
    317  f0e4				  -	      kernelmacro
    318  f0e4				  -	      else
    319  f0e4				  -	      sleep	12
    320  f0e4				  -	      endif
    321  f0e4				  -	      endif
    322  f0e4				  -	      else
    323  f0e4				  -	      lda	(player0color),y
    324  f0e4				  -	      sta	player0colorstore
    325  f0e4				  -	      sleep	4
    326  f0e4				  -	      endif
    327  f0e4				  -	      jmp	continuekernel
    328  f0e4				  -	      endif
    329  f0e4				  -altkernel2
    330  f0e4				  -	      txa
    331  f0e4				  -	      ifnconst	vertical_reflect
    332  f0e4				  -	      sbx	#256-pfwidth
    333  f0e4				  -	      else
    334  f0e4				  -	      sbx	#256-pfwidth/2
    335  f0e4				  -	      endif
    336  f0e4				  -	      bmi	lastkernelline
    337  f0e4				  -	      ifconst	pfrowheight
    338  f0e4				  -	      lda	#pfrowheight
    339  f0e4				  -	      else
    340  f0e4				  -	      ifnconst	pfres
    341  f0e4				  -	      lda	#8
    342  f0e4				  -	      else
    343  f0e4				  -	      lda	#(96/pfres)	; try to come close to the real size
    344  f0e4				  -	      endif
    345  f0e4				  -	      endif
    346  f0e4				  -	      sta	temp1
    347  f0e4				  -	      jmp	continuekernel
    348  f0e4					      endif
    349  f0e4
    350  f0e4				   altkernel
    351  f0e4
    352  f0e4				  -	      ifconst	PFmaskvalue
    353  f0e4				  -	      lda	#PFmaskvalue
    354  f0e4					      else
    355  f0e4		       a9 00		      lda	#0
    356  f0e6					      endif
    357  f0e6		       85 0e		      sta	PF1L
    358  f0e8		       85 0f		      sta	PF2
    359  f0ea
    360  f0ea
    361  f0ea							;sleep 3
    362  f0ea
    363  f0ea							;28 cycles to fix things
    364  f0ea							;minus 11=17
    365  f0ea
    366  f0ea							; lax temp4
    367  f0ea							; clc
    368  f0ea		       8a		      txa
    369  f0eb					      ifnconst	vertical_reflect
    370  f0eb		       cb fc		      sbx	#256-pfwidth
    371  f0ed				  -	      else
    372  f0ed				  -	      sbx	#256-pfwidth/2
    373  f0ed					      endif
    374  f0ed
    375  f0ed		       30 12		      bmi	lastkernelline
    376  f0ef
    377  f0ef				  -	      ifconst	PFcolorandheight
    378  f0ef				  -	      ifconst	pfres
    379  f0ef				  -	      ldy	playfieldcolorandheight-131+pfres*pfwidth,x
    380  f0ef				  -	      else
    381  f0ef				  -	      ldy	playfieldcolorandheight-87,x
    382  f0ef				  -	      endif
    383  f0ef				  -	      ifnconst	backgroundchange
    384  f0ef				  -	      sty	COLUPF
    385  f0ef				  -	      else
    386  f0ef				  -	      sty	COLUBK
    387  f0ef				  -	      endif
    388  f0ef				  -	      ifconst	pfres
    389  f0ef				  -	      lda	playfieldcolorandheight-132+pfres*pfwidth,x
    390  f0ef				  -	      else
    391  f0ef				  -	      lda	playfieldcolorandheight-88,x
    392  f0ef				  -	      endif
    393  f0ef				  -	      sta.w	temp1
    394  f0ef					      endif
    395  f0ef				  -	      ifconst	PFheights
    396  f0ef				  -	      lsr
    397  f0ef				  -	      lsr
    398  f0ef				  -	      tay
    399  f0ef				  -	      lda	(pfheighttable),y
    400  f0ef				  -	      sta.w	temp1
    401  f0ef					      endif
    402  f0ef				  -	      ifconst	PFcolors
    403  f0ef				  -	      tay
    404  f0ef				  -	      lda	(pfcolortable),y
    405  f0ef				  -	      ifnconst	backgroundchange
    406  f0ef				  -	      sta	COLUPF
    407  f0ef				  -	      else
    408  f0ef				  -	      sta	COLUBK
    409  f0ef				  -	      endif
    410  f0ef				  -	      ifconst	pfrowheight
    411  f0ef				  -	      lda	#pfrowheight
    412  f0ef				  -	      else
    413  f0ef				  -	      ifnconst	pfres
    414  f0ef				  -	      lda	#8
    415  f0ef				  -	      else
    416  f0ef				  -	      lda	#(96/pfres)	; try to come close to the real size
    417  f0ef				  -	      endif
    418  f0ef				  -	      endif
    419  f0ef				  -	      sta	temp1
    420  f0ef					      endif
    421  f0ef					      ifnconst	PFcolorandheight
    422  f0ef					      ifnconst	PFcolors
    423  f0ef					      ifnconst	PFheights
    424  f0ef					      ifnconst	no_blank_lines
    425  f0ef							; read paddle 0
    426  f0ef							; lo-res paddle read
    427  f0ef							; bit INPT0
    428  f0ef							; bmi paddleskipread
    429  f0ef							; inc paddle0
    430  f0ef							;donepaddleskip
      0  f0ef					      sleep	10
      1  f0ef				   .CYCLES    SET	10
      2  f0ef
      3  f0ef				  -	      IF	.CYCLES < 2
      4  f0ef				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f0ef				  -	      ERR
      6  f0ef					      ENDIF
      7  f0ef
      8  f0ef				  -	      IF	.CYCLES & 1
      9  f0ef				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f0ef				  -	      nop	0
     11  f0ef				  -	      ELSE
     12  f0ef				  -	      bit	VSYNC
     13  f0ef				  -	      ENDIF
     14  f0ef				  -.CYCLES    SET	.CYCLES - 3
     15  f0ef					      ENDIF
     16  f0ef
     17  f0ef					      REPEAT	.CYCLES / 2
     18  f0ef		       ea		      nop
     17  f0ef					      REPEND
     18  f0f0		       ea		      nop
     17  f0f0					      REPEND
     18  f0f1		       ea		      nop
     17  f0f1					      REPEND
     18  f0f2		       ea		      nop
     17  f0f2					      REPEND
     18  f0f3		       ea		      nop
     19  f0f4					      REPEND
    432  f0f4				  -	      ifconst	pfrowheight
    433  f0f4				  -	      lda	#pfrowheight
    434  f0f4					      else
    435  f0f4					      ifnconst	pfres
    436  f0f4		       a9 08		      lda	#8
    437  f0f6				  -	      else
    438  f0f6				  -	      lda	#(96/pfres)	; try to come close to the real size
    439  f0f6					      endif
    440  f0f6					      endif
    441  f0f6		       85 9c		      sta	temp1
    442  f0f8					      endif
    443  f0f8					      endif
    444  f0f8					      endif
    445  f0f8					      endif
    446  f0f8
    447  f0f8
    448  f0f8		       a5 92		      lda	ballheight
    449  f0fa		       c7 89		      dcp	bally
    450  f0fc		       e5 9f		      sbc	temp4
    451  f0fe
    452  f0fe
    453  f0fe		       4c a6 f0 	      jmp	goback
    454  f101
    455  f101
    456  f101					      ifnconst	no_blank_lines
    457  f101				   lastkernelline
    458  f101					      ifnconst	PFcolors
      0  f101					      sleep	10
      1  f101				   .CYCLES    SET	10
      2  f101
      3  f101				  -	      IF	.CYCLES < 2
      4  f101				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f101				  -	      ERR
      6  f101					      ENDIF
      7  f101
      8  f101				  -	      IF	.CYCLES & 1
      9  f101				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f101				  -	      nop	0
     11  f101				  -	      ELSE
     12  f101				  -	      bit	VSYNC
     13  f101				  -	      ENDIF
     14  f101				  -.CYCLES    SET	.CYCLES - 3
     15  f101					      ENDIF
     16  f101
     17  f101					      REPEAT	.CYCLES / 2
     18  f101		       ea		      nop
     17  f101					      REPEND
     18  f102		       ea		      nop
     17  f102					      REPEND
     18  f103		       ea		      nop
     17  f103					      REPEND
     18  f104		       ea		      nop
     17  f104					      REPEND
     18  f105		       ea		      nop
     19  f106					      REPEND
    460  f106				  -	      else
    461  f106				  -	      ldy	#124
    462  f106				  -	      lda	(pfcolortable),y
    463  f106				  -	      sta	COLUPF
    464  f106					      endif
    465  f106
    466  f106				  -	      ifconst	PFheights
    467  f106				  -	      ldx	#1
    468  f106				  -			;sleep 4
    469  f106				  -	      sleep	3	; this was over 1 cycle
    470  f106					      else
    471  f106		       a6 ef		      ldx	playfieldpos
    472  f108							;sleep 3
      0  f108					      sleep	2	; this was over 1 cycle
      1  f108				   .CYCLES    SET	2
      2  f108
      3  f108				  -	      IF	.CYCLES < 2
      4  f108				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f108				  -	      ERR
      6  f108					      ENDIF
      7  f108
      8  f108				  -	      IF	.CYCLES & 1
      9  f108				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f108				  -	      nop	0
     11  f108				  -	      ELSE
     12  f108				  -	      bit	VSYNC
     13  f108				  -	      ENDIF
     14  f108				  -.CYCLES    SET	.CYCLES - 3
     15  f108					      ENDIF
     16  f108
     17  f108					      REPEAT	.CYCLES / 2
     18  f108		       ea		      nop
     19  f109					      REPEND
    474  f109					      endif
    475  f109
    476  f109		       4c 27 f1 	      jmp	enterlastkernel
    477  f10c
    478  f10c				  -	      else
    479  f10c				  -lastkernelline
    480  f10c				  -
    481  f10c				  -	      ifconst	PFheights
    482  f10c				  -	      ldx	#1
    483  f10c				  -			;sleep 5
    484  f10c				  -	      sleep	4	; this was over 1 cycle
    485  f10c				  -	      else
    486  f10c				  -	      ldx	playfieldpos
    487  f10c				  -			;sleep 4
    488  f10c				  -	      sleep	3	; this was over 1 cycle
    489  f10c				  -	      endif
    490  f10c				  -
    491  f10c				  -	      cpx	#0
    492  f10c				  -	      bne	.enterfromNBL
    493  f10c				  -	      jmp	no_blank_lines_bailout
    494  f10c					      endif
    495  f10c
    496  f10c				  -	      if	((<*)>$d5)
    497  f10c				  -	      align	256
    498  f10c					      endif
    499  f10c							; this is a kludge to prevent page wrapping - fix!!!
    500  f10c
    501  f10c				   .skipDrawlastP1
    502  f10c		       a9 00		      lda	#0
    503  f10e		       a8		      tay		; added so we don't cross a page
    504  f10f		       4c 39 f1 	      jmp	.continuelastP1
    505  f112
    506  f112				   .endkerloop		; enter at cycle 59??
    507  f112
    508  f112		       ea		      nop
    509  f113
    510  f113				   .enterfromNBL
    511  f113				  -	      ifconst	pfres
    512  f113				  -	      ldy.w	playfield+pfres*pfwidth-4
    513  f113				  -	      sty	PF1L	;3
    514  f113				  -	      ldy.w	playfield+pfres*pfwidth-3-pfadjust
    515  f113				  -	      sty	PF2L	;3
    516  f113				  -	      ldy.w	playfield+pfres*pfwidth-1
    517  f113				  -	      sty	PF1R	; possibly too early?
    518  f113				  -	      ldy.w	playfield+pfres*pfwidth-2-pfadjust
    519  f113				  -	      sty	PF2R	;3
    520  f113					      else
    521  f113		       ac d0 00 	      ldy.w	playfield-48+pfwidth*12+44
    522  f116		       84 0e		      sty	PF1L	;3
    523  f118		       ac d1 00 	      ldy.w	playfield-48+pfwidth*12+45-pfadjust
    524  f11b		       84 0f		      sty	PF2L	;3
    525  f11d		       ac d3 00 	      ldy.w	playfield-48+pfwidth*12+47
    526  f120		       84 0e		      sty	PF1R	; possibly too early?
    527  f122		       ac d2 00 	      ldy.w	playfield-48+pfwidth*12+46-pfadjust
    528  f125		       84 0f		      sty	PF2R	;3
    529  f127					      endif
    530  f127
    531  f127				   enterlastkernel
    532  f127		       a5 92		      lda	ballheight
    533  f129
    534  f129							; tya
    535  f129		       c7 89		      dcp	bally
    536  f12b							; sleep 4
    537  f12b
    538  f12b							; sbc stack3
    539  f12b		       2a		      rol
    540  f12c		       2a		      rol
    541  f12d		       85 1f		      sta	ENABL
    542  f12f
    543  f12f		       a5 8f		      lda	player1height	;3
    544  f131		       c7 86		      dcp	player1y	;5
    545  f133		       90 d7		      bcc	.skipDrawlastP1
    546  f135		       a4 86		      ldy	player1y	;3
    547  f137		       b1 8c		      lda	(player1pointer),y	;5; player0pointer must be selected carefully by the compiler
    548  f139							; so it doesn't cross a page boundary!
    549  f139
    550  f139				   .continuelastP1
    551  f139		       85 1c		      sta	GRP1	;3
    552  f13b
    553  f13b					      ifnconst	player1colors
    554  f13b		       a5 87		      lda	missile1height	;3
    555  f13d		       c7 88		      dcp	missile1y	;5
    556  f13f				  -	      else
    557  f13f				  -	      lda	(player1color),y
    558  f13f				  -	      sta	COLUP1
    559  f13f					      endif
    560  f13f
    561  f13f		       ca		      dex
    562  f140							;dec temp4 ; might try putting this above PF writes
    563  f140		       f0 36		      beq	endkernel
    564  f142
    565  f142
    566  f142				  -	      ifconst	pfres
    567  f142				  -	      ldy.w	playfield+pfres*pfwidth-4
    568  f142				  -	      sty	PF1L	;3
    569  f142				  -	      ldy.w	playfield+pfres*pfwidth-3-pfadjust
    570  f142				  -	      sty	PF2L	;3
    571  f142				  -	      ldy.w	playfield+pfres*pfwidth-1
    572  f142				  -	      sty	PF1R	; possibly too early?
    573  f142				  -	      ldy.w	playfield+pfres*pfwidth-2-pfadjust
    574  f142				  -	      sty	PF2R	;3
    575  f142					      else
    576  f142		       ac d0 00 	      ldy.w	playfield-48+pfwidth*12+44
    577  f145		       84 0e		      sty	PF1L	;3
    578  f147		       ac d1 00 	      ldy.w	playfield-48+pfwidth*12+45-pfadjust
    579  f14a		       84 0f		      sty	PF2L	;3
    580  f14c		       ac d3 00 	      ldy.w	playfield-48+pfwidth*12+47
    581  f14f		       84 0e		      sty	PF1R	; possibly too early?
    582  f151		       ac d2 00 	      ldy.w	playfield-48+pfwidth*12+46-pfadjust
    583  f154		       84 0f		      sty	PF2R	;3
    584  f156					      endif
    585  f156
    586  f156					      ifnconst	player1colors
    587  f156		       2a		      rol		;2
    588  f157		       2a		      rol		;2
    589  f158		       85 1e		      sta	ENAM1	;3
    590  f15a				  -	      else
    591  f15a				  -	      ifnconst	playercolors
    592  f15a				  -	      sleep	7
    593  f15a				  -	      else
    594  f15a				  -	      lda.w	player0colorstore
    595  f15a				  -	      sta	COLUP0
    596  f15a				  -	      endif
    597  f15a					      endif
    598  f15a
    599  f15a		       ad 8e 00 	      lda.w	player0height
    600  f15d		       c7 85		      dcp	player0y
    601  f15f		       90 11		      bcc	.skipDrawlastP0
    602  f161		       a4 85		      ldy	player0y
    603  f163		       b1 8a		      lda	(player0pointer),y
    604  f165				   .continuelastP0
    605  f165		       85 1b		      sta	GRP0
    606  f167
    607  f167
    608  f167
    609  f167					      ifnconst	no_blank_lines
    610  f167		       a5 90		      lda	missile0height	;3
    611  f169		       c7 91		      dcp	missile0y	;5
    612  f16b		       e5 f6		      sbc	stack1
    613  f16d		       85 1d		      sta	ENAM0	;3
    614  f16f		       4c 12 f1 	      jmp	.endkerloop
    615  f172				  -	      else
    616  f172				  -	      ifconst	readpaddle
    617  f172				  -	      ldy	currentpaddle
    618  f172				  -	      lda	INPT0,y
    619  f172				  -	      bpl	noreadpaddle2
    620  f172				  -	      inc	paddle
    621  f172				  -	      jmp	.endkerloop
    622  f172				  -noreadpaddle2
    623  f172				  -	      sleep	4
    624  f172				  -	      jmp	.endkerloop
    625  f172				  -	      else		; no_blank_lines and no paddle reading
    626  f172				  -	      pla
    627  f172				  -	      pha		; 14 cycles in 4 bytes
    628  f172				  -	      pla
    629  f172				  -	      pha
    630  f172				  -			; sleep 14
    631  f172				  -	      jmp	.endkerloop
    632  f172				  -	      endif
    633  f172					      endif
    634  f172
    635  f172
    636  f172							; ifconst donepaddleskip
    637  f172							;paddleskipread
    638  f172							; this is kind of lame, since it requires 4 cycles from a page boundary crossing
    639  f172							; plus we get a lo-res paddle read
    640  f172							; bmi donepaddleskip
    641  f172							; endif
    642  f172
    643  f172				   .skipDrawlastP0
    644  f172		       a9 00		      lda	#0
    645  f174		       a8		      tay
    646  f175		       4c 65 f1 	      jmp	.continuelastP0
    647  f178
    648  f178				  -	      ifconst	no_blank_lines
    649  f178				  -no_blank_lines_bailout
    650  f178				  -	      ldx	#0
    651  f178					      endif
    652  f178
    653  f178				   endkernel
    654  f178							; 6 digit score routine
    655  f178		       86 0e		      stx	PF1
    656  f17a		       86 0f		      stx	PF2
    657  f17c		       86 0d		      stx	PF0
    658  f17e		       18		      clc
    659  f17f
    660  f17f				  -	      ifconst	pfrowheight
    661  f17f				  -	      lda	#pfrowheight+2
    662  f17f					      else
    663  f17f					      ifnconst	pfres
    664  f17f		       a9 0a		      lda	#10
    665  f181				  -	      else
    666  f181				  -	      lda	#(96/pfres)+2	; try to come close to the real size
    667  f181					      endif
    668  f181					      endif
    669  f181
    670  f181		       e5 ef		      sbc	playfieldpos
    671  f183		       85 ef		      sta	playfieldpos
    672  f185		       8a		      txa
    673  f186
    674  f186				  -	      ifconst	shakescreen
    675  f186				  -	      bit	shakescreen
    676  f186				  -	      bmi	noshakescreen2
    677  f186				  -	      ldx	#$3D
    678  f186				  -noshakescreen2
    679  f186					      endif
    680  f186
    681  f186		       95 02		      sta	WSYNC,x
    682  f188
    683  f188							; STA WSYNC ;first one, need one more
    684  f188		       85 0b		      sta	REFP0
    685  f18a		       85 0c		      sta	REFP1
    686  f18c		       85 1b		      STA	GRP0
    687  f18e		       85 1c		      STA	GRP1
    688  f190							; STA PF1
    689  f190							; STA PF2
    690  f190		       85 2b		      sta	HMCLR
    691  f192		       85 1d		      sta	ENAM0
    692  f194		       85 1e		      sta	ENAM1
    693  f196		       85 1f		      sta	ENABL
    694  f198
    695  f198		       a5 9d		      lda	temp2	;restore variables that were obliterated by kernel
    696  f19a		       85 85		      sta	player0y
    697  f19c		       a5 9e		      lda	temp3
    698  f19e		       85 86		      sta	player1y
    699  f1a0					      ifnconst	player1colors
    700  f1a0		       a5 a1		      lda	temp6
    701  f1a2		       85 88		      sta	missile1y
    702  f1a4					      endif
    703  f1a4					      ifnconst	playercolors
    704  f1a4					      ifnconst	readpaddle
    705  f1a4		       a5 a0		      lda	temp5
    706  f1a6		       85 91		      sta	missile0y
    707  f1a8					      endif
    708  f1a8					      endif
    709  f1a8		       a5 f7		      lda	stack2
    710  f1aa		       85 89		      sta	bally
    711  f1ac
    712  f1ac							; strangely, this isn't required any more. might have
    713  f1ac							; resulted from the no_blank_lines score bounce fix
    714  f1ac							;ifconst no_blank_lines
    715  f1ac							;sta WSYNC
    716  f1ac							;endif
    717  f1ac
    718  f1ac		       ad 84 02 	      lda	INTIM
    719  f1af		       18		      clc
    720  f1b0					      ifnconst	vblank_time
    721  f1b0		       69 8e		      adc	#43+12+87
    722  f1b2				  -	      else
    723  f1b2				  -	      adc	#vblank_time+12+87
    724  f1b2				  -
    725  f1b2					      endif
    726  f1b2							; sta WSYNC
    727  f1b2		       8d 96 02 	      sta	TIM64T
    728  f1b5
    729  f1b5				  -	      ifconst	minikernel
    730  f1b5				  -	      jsr	minikernel
    731  f1b5					      endif
    732  f1b5
    733  f1b5							; now reassign temp vars for score pointers
    734  f1b5
    735  f1b5							; score pointers contain:
    736  f1b5							; score1-5: lo1,lo2,lo3,lo4,lo5,lo6
    737  f1b5							; swap lo2->temp1
    738  f1b5							; swap lo4->temp3
    739  f1b5							; swap lo6->temp5
    740  f1b5					      ifnconst	noscore
    741  f1b5		       a5 97		      lda	scorepointers+1
    742  f1b7							; ldy temp1
    743  f1b7		       85 9c		      sta	temp1
    744  f1b9							; sty scorepointers+1
    745  f1b9
    746  f1b9		       a5 99		      lda	scorepointers+3
    747  f1bb							; ldy temp3
    748  f1bb		       85 9e		      sta	temp3
    749  f1bd							; sty scorepointers+3
    750  f1bd
    751  f1bd
    752  f1bd		       85 2b		      sta	HMCLR
    753  f1bf		       ba		      tsx
    754  f1c0		       86 f6		      stx	stack1
    755  f1c2		       a2 e0		      ldx	#$E0
    756  f1c4		       86 20		      stx	HMP0
    757  f1c6
    758  f1c6		       a5 a3		      LDA	scorecolor
    759  f1c8		       85 06		      STA	COLUP0
    760  f1ca		       85 07		      STA	COLUP1
    761  f1cc				  -	      ifconst	scorefade
    762  f1cc				  -	      STA	stack2
    763  f1cc					      endif
    764  f1cc					      ifconst	pfscore
    765  f1cc		       a5 f4		      lda	pfscorecolor
    766  f1ce		       85 08		      sta	COLUPF
    767  f1d0					      endif
    768  f1d0		       85 02		      sta	WSYNC
    769  f1d2		       a2 00		      ldx	#0
    770  f1d4		       86 1b		      STx	GRP0
    771  f1d6		       86 1c		      STx	GRP1	; seems to be needed because of vdel
    772  f1d8
    773  f1d8		       a5 9b		      lda	scorepointers+5
    774  f1da							; ldy temp5
    775  f1da		       95 a0		      sta	temp5,x
    776  f1dc							; sty scorepointers+5
    777  f1dc		       a9 ff		      lda	#>scoretable
    778  f1de		       85 97		      sta	scorepointers+1
    779  f1e0		       85 99		      sta	scorepointers+3
    780  f1e2		       85 9b		      sta	scorepointers+5
    781  f1e4		       85 9d		      sta	temp2
    782  f1e6		       85 9f		      sta	temp4
    783  f1e8		       85 a1		      sta	temp6
    784  f1ea		       a0 07		      LDY	#7
    785  f1ec		       84 25		      STY	VDELP0
    786  f1ee		       85 10		      STA	RESP0
    787  f1f0		       85 11		      STA	RESP1
    788  f1f2
    789  f1f2
    790  f1f2		       a9 03		      LDA	#$03
    791  f1f4		       85 04		      STA	NUSIZ0
    792  f1f6		       85 05		      STA	NUSIZ1
    793  f1f8		       85 26		      STA	VDELP1
    794  f1fa		       a9 f0		      LDA	#$F0
    795  f1fc		       85 21		      STA	HMP1
    796  f1fe		       b1 96		      lda	(scorepointers),y
    797  f200		       85 1b		      sta	GRP0
    798  f202		       85 2a		      STA	HMOVE	; cycle 73 ?
    799  f204		       4c 10 f2 	      jmp	beginscore
    800  f207
    801  f207
    802  f207				  -	      if	((<*)>$d4)
    803  f207				  -	      align	256	; kludge that potentially wastes space! should be fixed!
    804  f207					      endif
    805  f207
    806  f207				   loop2
    807  f207		       b1 96		      lda	(scorepointers),y	;+5 68 204
    808  f209		       85 1b		      sta	GRP0	;+3 71 213 D1 -- -- --
    809  f20b					      ifconst	pfscore
    810  f20b		       ad f2 00 	      lda.w	pfscore1
    811  f20e		       85 0e		      sta	PF1
    812  f210				  -	      else
    813  f210				  -	      ifconst	scorefade
    814  f210				  -	      sleep	2
    815  f210				  -	      dec	stack2	; decrement the temporary scorecolor
    816  f210				  -	      else
    817  f210				  -	      sleep	7
    818  f210				  -	      endif
    819  f210					      endif
    820  f210							; cycle 0
    821  f210				   beginscore
    822  f210		       b1 9e		      lda	(scorepointers+$8),y	;+5 5 15
    823  f212		       85 1c		      sta	GRP1	;+3 8 24 D1 D1 D2 --
    824  f214		       b1 9c		      lda	(scorepointers+$6),y	;+5 13 39
    825  f216		       85 1b		      sta	GRP0	;+3 16 48 D3 D1 D2 D2
    826  f218		       b3 98		      lax	(scorepointers+$2),y	;+5 29 87
    827  f21a		       9a		      txs
    828  f21b		       b3 9a		      lax	(scorepointers+$4),y	;+5 36 108
    829  f21d				  -	      ifconst	scorefade
    830  f21d				  -	      lda	stack2
    831  f21d					      else
      0  f21d					      sleep	3
      1  f21d				   .CYCLES    SET	3
      2  f21d
      3  f21d				  -	      IF	.CYCLES < 2
      4  f21d				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f21d				  -	      ERR
      6  f21d					      ENDIF
      7  f21d
      8  f21d					      IF	.CYCLES & 1
      9  f21d					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f21d		       04 00		      nop	0
     11  f21f				  -	      ELSE
     12  f21f				  -	      bit	VSYNC
     13  f21f					      ENDIF
     14  f21f				   .CYCLES    SET	.CYCLES - 3
     15  f21f					      ENDIF
     16  f21f
     17  f21f				  -	      REPEAT	.CYCLES / 2
     18  f21f				  -	      nop
     19  f21f					      REPEND
    833  f21f					      endif
    834  f21f
    835  f21f					      ifconst	pfscore
    836  f21f		       a5 f3		      lda	pfscore2
    837  f221		       85 0e		      sta	PF1
    838  f223				  -	      else
    839  f223				  -	      ifconst	scorefade
    840  f223				  -	      sta	COLUP0
    841  f223				  -	      sta	COLUP1
    842  f223				  -	      else
    843  f223				  -	      sleep	6
    844  f223				  -	      endif
    845  f223					      endif
    846  f223
    847  f223		       b1 a0		      lda	(scorepointers+$A),y	;+5 21 63
    848  f225		       86 1c		      stx	GRP1	;+3 44 132 D3 D3 D4 D2!
    849  f227		       ba		      tsx
    850  f228		       86 1b		      stx	GRP0	;+3 47 141 D5 D3! D4 D4
    851  f22a		       85 1c		      sta	GRP1	;+3 50 150 D5 D5 D6 D4!
    852  f22c		       84 1b		      sty	GRP0	;+3 53 159 D4* D5! D6 D6
    853  f22e		       88		      dey
    854  f22f		       10 d6		      bpl	loop2	;+2 60 180
    855  f231
    856  f231		       a6 f6		      ldx	stack1
    857  f233		       9a		      txs
    858  f234							; lda scorepointers+1
    859  f234		       a4 9c		      ldy	temp1
    860  f236							; sta temp1
    861  f236		       84 97		      sty	scorepointers+1
    862  f238
    863  f238		       a9 00		      LDA	#0
    864  f23a		       85 0e		      sta	PF1
    865  f23c		       85 1b		      STA	GRP0
    866  f23e		       85 1c		      STA	GRP1
    867  f240		       85 25		      STA	VDELP0
    868  f242		       85 26		      STA	VDELP1	;do we need these
    869  f244		       85 04		      STA	NUSIZ0
    870  f246		       85 05		      STA	NUSIZ1
    871  f248
    872  f248							; lda scorepointers+3
    873  f248		       a4 9e		      ldy	temp3
    874  f24a							; sta temp3
    875  f24a		       84 99		      sty	scorepointers+3
    876  f24c
    877  f24c							; lda scorepointers+5
    878  f24c		       a4 a0		      ldy	temp5
    879  f24e							; sta temp5
    880  f24e		       84 9b		      sty	scorepointers+5
    881  f250					      endif		;noscore
    882  f250				  -	      ifconst	readpaddle
    883  f250				  -	      lda	#%11000010
    884  f250					      else
    885  f250				  -	      ifconst	qtcontroller
    886  f250				  -	      lda	qtcontroller
    887  f250				  -	      lsr		; bit 0 in carry
    888  f250				  -	      lda	#4
    889  f250				  -	      ror		; carry into top of A
    890  f250					      else
    891  f250		       a9 02		      lda	#2
    892  f252					      endif		; qtcontroller
    893  f252					      endif		; readpaddle
    894  f252		       85 02		      sta	WSYNC
    895  f254		       85 01		      sta	VBLANK
      0  f256					      RETURN
      1  f256					      ifnconst	bankswitch
      2  f256		       60		      rts
      3  f257				  -	      else
      4  f257				  -	      jmp	BS_return
      5  f257					      endif
    897  f257				  -	      ifconst	shakescreen
    898  f257				  -doshakescreen
    899  f257				  -	      bit	shakescreen
    900  f257				  -	      bmi	noshakescreen
    901  f257				  -	      sta	WSYNC
    902  f257				  -noshakescreen
    903  f257				  -	      ldx	missile0height
    904  f257				  -	      inx
    905  f257				  -	      rts
    906  f257					      endif
    907  f257
    908  f257							; Provided under the CC0 license. See the included LICENSE.txt for details.
    909  f257
    910  f257							; playfield drawing routines
    911  f257							; you get a 32x12 bitmapped display in a single color :)
    912  f257							; 0-31 and 0-11
    913  f257
    914  f257				   pfclear		; clears playfield - or fill with pattern
    915  f257				  -	      ifconst	pfres
    916  f257				  -	      ldx	#pfres*pfwidth-1
    917  f257					      else
    918  f257		       a2 2f		      ldx	#47-(4-pfwidth)*12	; will this work?
    919  f259					      endif
    920  f259				   pfclear_loop
    921  f259					      ifnconst	superchip
    922  f259		       95 a4		      sta	playfield,x
    923  f25b				  -	      else
    924  f25b				  -	      sta	playfield-128,x
    925  f25b					      endif
    926  f25b		       ca		      dex
    927  f25c		       10 fb		      bpl	pfclear_loop
      0  f25e					      RETURN
      1  f25e					      ifnconst	bankswitch
      2  f25e		       60		      rts
      3  f25f				  -	      else
      4  f25f				  -	      jmp	BS_return
      5  f25f					      endif
    929  f25f
    930  f25f				   setuppointers
    931  f25f		       86 9d		      stx	temp2	; store on.off.flip value
    932  f261		       aa		      tax		; put x-value in x 
    933  f262		       4a		      lsr
    934  f263		       4a		      lsr
    935  f264		       4a		      lsr		; divide x pos by 8 
    936  f265		       85 9c		      sta	temp1
    937  f267		       98		      tya
    938  f268		       0a		      asl
    939  f269					      if	pfwidth=4
    940  f269		       0a		      asl		; multiply y pos by 4
    941  f26a					      endif		; else multiply by 2
    942  f26a		       18		      clc
    943  f26b		       65 9c		      adc	temp1	; add them together to get actual memory location offset
    944  f26d		       a8		      tay		; put the value in y
    945  f26e		       a5 9d		      lda	temp2	; restore on.off.flip value
    946  f270		       60		      rts
    947  f271
    948  f271				   pfread
    949  f271							;x=xvalue, y=yvalue
    950  f271		       20 5f f2 	      jsr	setuppointers
    951  f274		       bd d9 f2 	      lda	setbyte,x
    952  f277		       39 a4 00 	      and	playfield,y
    953  f27a		       5d d9 f2 	      eor	setbyte,x
    954  f27d							; beq readzero
    955  f27d							; lda #1
    956  f27d							; readzero
      0  f27d					      RETURN
      1  f27d					      ifnconst	bankswitch
      2  f27d		       60		      rts
      3  f27e				  -	      else
      4  f27e				  -	      jmp	BS_return
      5  f27e					      endif
    958  f27e
    959  f27e				   pfpixel
    960  f27e							;x=xvalue, y=yvalue, a=0,1,2
    961  f27e		       20 5f f2 	      jsr	setuppointers
    962  f281
    963  f281				  -	      ifconst	bankswitch
    964  f281				  -	      lda	temp2	; load on.off.flip value (0,1, or 2)
    965  f281				  -	      beq	pixelon_r	; if "on" go to on
    966  f281				  -	      lsr
    967  f281				  -	      bcs	pixeloff_r	; value is 1 if true
    968  f281				  -	      lda	playfield,y	; if here, it's "flip"
    969  f281				  -	      eor	setbyte,x
    970  f281				  -	      ifconst	superchip
    971  f281				  -	      sta	playfield-128,y
    972  f281				  -	      else
    973  f281				  -	      sta	playfield,y
    974  f281				  -	      endif
    975  f281				  -	      RETURN
    976  f281				  -pixelon_r
    977  f281				  -	      lda	playfield,y
    978  f281				  -	      ora	setbyte,x
    979  f281				  -	      ifconst	superchip
    980  f281				  -	      sta	playfield-128,y
    981  f281				  -	      else
    982  f281				  -	      sta	playfield,y
    983  f281				  -	      endif
    984  f281				  -	      RETURN
    985  f281				  -pixeloff_r
    986  f281				  -	      lda	setbyte,x
    987  f281				  -	      eor	#$ff
    988  f281				  -	      and	playfield,y
    989  f281				  -	      ifconst	superchip
    990  f281				  -	      sta	playfield-128,y
    991  f281				  -	      else
    992  f281				  -	      sta	playfield,y
    993  f281				  -	      endif
    994  f281				  -	      RETURN
    995  f281				  -
    996  f281					      else
    997  f281		       4c b2 f2 	      jmp	plotpoint
    998  f284					      endif
    999  f284
   1000  f284				   pfhline
   1001  f284							;x=xvalue, y=yvalue, a=0,1,2, temp3=endx
   1002  f284		       20 5f f2 	      jsr	setuppointers
   1003  f287		       4c 91 f2 	      jmp	noinc
   1004  f28a				   keepgoing
   1005  f28a		       e8		      inx
   1006  f28b		       8a		      txa
   1007  f28c		       29 07		      and	#7
   1008  f28e		       d0 01		      bne	noinc
   1009  f290		       c8		      iny
   1010  f291				   noinc
   1011  f291		       20 b2 f2 	      jsr	plotpoint
   1012  f294		       e4 9e		      cpx	temp3
   1013  f296		       30 f2		      bmi	keepgoing
      0  f298					      RETURN
      1  f298					      ifnconst	bankswitch
      2  f298		       60		      rts
      3  f299				  -	      else
      4  f299				  -	      jmp	BS_return
      5  f299					      endif
   1015  f299
   1016  f299				   pfvline
   1017  f299							;x=xvalue, y=yvalue, a=0,1,2, temp3=endx
   1018  f299		       20 5f f2 	      jsr	setuppointers
   1019  f29c		       84 9c		      sty	temp1	; store memory location offset
   1020  f29e		       e6 9e		      inc	temp3	; increase final x by 1 
   1021  f2a0		       a5 9e		      lda	temp3
   1022  f2a2		       0a		      asl
   1023  f2a3					      if	pfwidth=4
   1024  f2a3		       0a		      asl		; multiply by 4
   1025  f2a4					      endif		; else multiply by 2
   1026  f2a4		       85 9e		      sta	temp3	; store it
   1027  f2a6							; Thanks to Michael Rideout for fixing a bug in this code
   1028  f2a6							; right now, temp1=y=starting memory location, temp3=final
   1029  f2a6							; x should equal original x value
   1030  f2a6				   keepgoingy
   1031  f2a6		       20 b2 f2 	      jsr	plotpoint
   1032  f2a9		       c8		      iny
   1033  f2aa		       c8		      iny
   1034  f2ab					      if	pfwidth=4
   1035  f2ab		       c8		      iny
   1036  f2ac		       c8		      iny
   1037  f2ad					      endif
   1038  f2ad		       c4 9e		      cpy	temp3
   1039  f2af		       30 f5		      bmi	keepgoingy
      0  f2b1					      RETURN
      1  f2b1					      ifnconst	bankswitch
      2  f2b1		       60		      rts
      3  f2b2				  -	      else
      4  f2b2				  -	      jmp	BS_return
      5  f2b2					      endif
   1041  f2b2
   1042  f2b2				   plotpoint
   1043  f2b2		       a5 9d		      lda	temp2	; load on.off.flip value (0,1, or 2)
   1044  f2b4		       f0 0d		      beq	pixelon	; if "on" go to on
   1045  f2b6		       4a		      lsr
   1046  f2b7		       b0 14		      bcs	pixeloff	; value is 1 if true
   1047  f2b9		       b9 a4 00 	      lda	playfield,y	; if here, it's "flip"
   1048  f2bc		       5d d9 f2 	      eor	setbyte,x
   1049  f2bf				  -	      ifconst	superchip
   1050  f2bf				  -	      sta	playfield-128,y
   1051  f2bf					      else
   1052  f2bf		       99 a4 00 	      sta	playfield,y
   1053  f2c2					      endif
   1054  f2c2		       60		      rts
   1055  f2c3				   pixelon
   1056  f2c3		       b9 a4 00 	      lda	playfield,y
   1057  f2c6		       1d d9 f2 	      ora	setbyte,x
   1058  f2c9				  -	      ifconst	superchip
   1059  f2c9				  -	      sta	playfield-128,y
   1060  f2c9					      else
   1061  f2c9		       99 a4 00 	      sta	playfield,y
   1062  f2cc					      endif
   1063  f2cc		       60		      rts
   1064  f2cd				   pixeloff
   1065  f2cd		       bd d9 f2 	      lda	setbyte,x
   1066  f2d0		       49 ff		      eor	#$ff
   1067  f2d2		       39 a4 00 	      and	playfield,y
   1068  f2d5				  -	      ifconst	superchip
   1069  f2d5				  -	      sta	playfield-128,y
   1070  f2d5					      else
   1071  f2d5		       99 a4 00 	      sta	playfield,y
   1072  f2d8					      endif
   1073  f2d8		       60		      rts
   1074  f2d9
   1075  f2d9				   setbyte
   1076  f2d9					      ifnconst	pfcenter
   1077  f2d9		       80		      .byte.b	$80
   1078  f2da		       40		      .byte.b	$40
   1079  f2db		       20		      .byte.b	$20
   1080  f2dc		       10		      .byte.b	$10
   1081  f2dd		       08		      .byte.b	$08
   1082  f2de		       04		      .byte.b	$04
   1083  f2df		       02		      .byte.b	$02
   1084  f2e0		       01		      .byte.b	$01
   1085  f2e1					      endif
   1086  f2e1		       01		      .byte.b	$01
   1087  f2e2		       02		      .byte.b	$02
   1088  f2e3		       04		      .byte.b	$04
   1089  f2e4		       08		      .byte.b	$08
   1090  f2e5		       10		      .byte.b	$10
   1091  f2e6		       20		      .byte.b	$20
   1092  f2e7		       40		      .byte.b	$40
   1093  f2e8		       80		      .byte.b	$80
   1094  f2e9		       80		      .byte.b	$80
   1095  f2ea		       40		      .byte.b	$40
   1096  f2eb		       20		      .byte.b	$20
   1097  f2ec		       10		      .byte.b	$10
   1098  f2ed		       08		      .byte.b	$08
   1099  f2ee		       04		      .byte.b	$04
   1100  f2ef		       02		      .byte.b	$02
   1101  f2f0		       01		      .byte.b	$01
   1102  f2f1		       01		      .byte.b	$01
   1103  f2f2		       02		      .byte.b	$02
   1104  f2f3		       04		      .byte.b	$04
   1105  f2f4		       08		      .byte.b	$08
   1106  f2f5		       10		      .byte.b	$10
   1107  f2f6		       20		      .byte.b	$20
   1108  f2f7		       40		      .byte.b	$40
   1109  f2f8		       80		      .byte.b	$80
   1110  f2f9							; Provided under the CC0 license. See the included LICENSE.txt for details.
   1111  f2f9
   1112  f2f9				   pfscroll		;(a=0 left, 1 right, 2 up, 4 down, 6=upup, 12=downdown)
   1113  f2f9		       d0 13		      bne	notleft
   1114  f2fb							;left
   1115  f2fb				  -	      ifconst	pfres
   1116  f2fb				  -	      ldx	#pfres*4
   1117  f2fb					      else
   1118  f2fb		       a2 30		      ldx	#48
   1119  f2fd					      endif
   1120  f2fd				   leftloop
   1121  f2fd		       b5 a3		      lda	playfield-1,x
   1122  f2ff		       4a		      lsr
   1123  f300
   1124  f300				  -	      ifconst	superchip
   1125  f300				  -	      lda	playfield-2,x
   1126  f300				  -	      rol
   1127  f300				  -	      sta	playfield-130,x
   1128  f300				  -	      lda	playfield-3,x
   1129  f300				  -	      ror
   1130  f300				  -	      sta	playfield-131,x
   1131  f300				  -	      lda	playfield-4,x
   1132  f300				  -	      rol
   1133  f300				  -	      sta	playfield-132,x
   1134  f300				  -	      lda	playfield-1,x
   1135  f300				  -	      ror
   1136  f300				  -	      sta	playfield-129,x
   1137  f300					      else
   1138  f300		       36 a2		      rol	playfield-2,x
   1139  f302		       76 a1		      ror	playfield-3,x
   1140  f304		       36 a0		      rol	playfield-4,x
   1141  f306		       76 a3		      ror	playfield-1,x
   1142  f308					      endif
   1143  f308
   1144  f308		       8a		      txa
   1145  f309		       cb 04		      sbx	#4
   1146  f30b		       d0 f0		      bne	leftloop
      0  f30d					      RETURN
      1  f30d					      ifnconst	bankswitch
      2  f30d		       60		      rts
      3  f30e				  -	      else
      4  f30e				  -	      jmp	BS_return
      5  f30e					      endif
   1148  f30e
   1149  f30e				   notleft
   1150  f30e		       4a		      lsr
   1151  f30f		       90 13		      bcc	notright
   1152  f311							;right
   1153  f311
   1154  f311				  -	      ifconst	pfres
   1155  f311				  -	      ldx	#pfres*4
   1156  f311					      else
   1157  f311		       a2 30		      ldx	#48
   1158  f313					      endif
   1159  f313				   rightloop
   1160  f313		       b5 a0		      lda	playfield-4,x
   1161  f315		       4a		      lsr
   1162  f316				  -	      ifconst	superchip
   1163  f316				  -	      lda	playfield-3,x
   1164  f316				  -	      rol
   1165  f316				  -	      sta	playfield-131,x
   1166  f316				  -	      lda	playfield-2,x
   1167  f316				  -	      ror
   1168  f316				  -	      sta	playfield-130,x
   1169  f316				  -	      lda	playfield-1,x
   1170  f316				  -	      rol
   1171  f316				  -	      sta	playfield-129,x
   1172  f316				  -	      lda	playfield-4,x
   1173  f316				  -	      ror
   1174  f316				  -	      sta	playfield-132,x
   1175  f316					      else
   1176  f316		       36 a1		      rol	playfield-3,x
   1177  f318		       76 a2		      ror	playfield-2,x
   1178  f31a		       36 a3		      rol	playfield-1,x
   1179  f31c		       76 a0		      ror	playfield-4,x
   1180  f31e					      endif
   1181  f31e		       8a		      txa
   1182  f31f		       cb 04		      sbx	#4
   1183  f321		       d0 f0		      bne	rightloop
      0  f323					      RETURN
      1  f323					      ifnconst	bankswitch
      2  f323		       60		      rts
      3  f324				  -	      else
      4  f324				  -	      jmp	BS_return
      5  f324					      endif
   1185  f324
   1186  f324				   notright
   1187  f324		       4a		      lsr
   1188  f325		       90 49		      bcc	notup
   1189  f327							;up
   1190  f327		       4a		      lsr
   1191  f328		       90 02		      bcc	onedecup
   1192  f32a		       c6 ef		      dec	playfieldpos
   1193  f32c				   onedecup
   1194  f32c		       c6 ef		      dec	playfieldpos
   1195  f32e		       f0 02		      beq	shiftdown
   1196  f330		       10 3d		      bpl	noshiftdown2
   1197  f332				   shiftdown
   1198  f332				  -	      ifconst	pfrowheight
   1199  f332				  -	      lda	#pfrowheight
   1200  f332					      else
   1201  f332					      ifnconst	pfres
   1202  f332		       a9 08		      lda	#8
   1203  f334				  -	      else
   1204  f334				  -	      lda	#(96/pfres)	; try to come close to the real size
   1205  f334					      endif
   1206  f334					      endif
   1207  f334
   1208  f334		       85 ef		      sta	playfieldpos
   1209  f336		       a5 a7		      lda	playfield+3
   1210  f338		       85 9f		      sta	temp4
   1211  f33a		       a5 a6		      lda	playfield+2
   1212  f33c		       85 9e		      sta	temp3
   1213  f33e		       a5 a5		      lda	playfield+1
   1214  f340		       85 9d		      sta	temp2
   1215  f342		       a5 a4		      lda	playfield
   1216  f344		       85 9c		      sta	temp1
   1217  f346		       a2 00		      ldx	#0
   1218  f348				   up2
   1219  f348		       b5 a8		      lda	playfield+4,x
   1220  f34a				  -	      ifconst	superchip
   1221  f34a				  -	      sta	playfield-128,x
   1222  f34a				  -	      lda	playfield+5,x
   1223  f34a				  -	      sta	playfield-127,x
   1224  f34a				  -	      lda	playfield+6,x
   1225  f34a				  -	      sta	playfield-126,x
   1226  f34a				  -	      lda	playfield+7,x
   1227  f34a				  -	      sta	playfield-125,x
   1228  f34a					      else
   1229  f34a		       95 a4		      sta	playfield,x
   1230  f34c		       b5 a9		      lda	playfield+5,x
   1231  f34e		       95 a5		      sta	playfield+1,x
   1232  f350		       b5 aa		      lda	playfield+6,x
   1233  f352		       95 a6		      sta	playfield+2,x
   1234  f354		       b5 ab		      lda	playfield+7,x
   1235  f356		       95 a7		      sta	playfield+3,x
   1236  f358					      endif
   1237  f358		       8a		      txa
   1238  f359		       cb fc		      sbx	#252
   1239  f35b				  -	      ifconst	pfres
   1240  f35b				  -	      cpx	#(pfres-1)*4
   1241  f35b					      else
   1242  f35b		       e0 2c		      cpx	#44
   1243  f35d					      endif
   1244  f35d		       d0 e9		      bne	up2
   1245  f35f
   1246  f35f		       a5 9f		      lda	temp4
   1247  f361
   1248  f361				  -	      ifconst	superchip
   1249  f361				  -	      ifconst	pfres
   1250  f361				  -	      sta	playfield+pfres*4-129
   1251  f361				  -	      lda	temp3
   1252  f361				  -	      sta	playfield+pfres*4-130
   1253  f361				  -	      lda	temp2
   1254  f361				  -	      sta	playfield+pfres*4-131
   1255  f361				  -	      lda	temp1
   1256  f361				  -	      sta	playfield+pfres*4-132
   1257  f361				  -	      else
   1258  f361				  -	      sta	playfield+47-128
   1259  f361				  -	      lda	temp3
   1260  f361				  -	      sta	playfield+46-128
   1261  f361				  -	      lda	temp2
   1262  f361				  -	      sta	playfield+45-128
   1263  f361				  -	      lda	temp1
   1264  f361				  -	      sta	playfield+44-128
   1265  f361				  -	      endif
   1266  f361					      else
   1267  f361				  -	      ifconst	pfres
   1268  f361				  -	      sta	playfield+pfres*4-1
   1269  f361				  -	      lda	temp3
   1270  f361				  -	      sta	playfield+pfres*4-2
   1271  f361				  -	      lda	temp2
   1272  f361				  -	      sta	playfield+pfres*4-3
   1273  f361				  -	      lda	temp1
   1274  f361				  -	      sta	playfield+pfres*4-4
   1275  f361					      else
   1276  f361		       85 d3		      sta	playfield+47
   1277  f363		       a5 9e		      lda	temp3
   1278  f365		       85 d2		      sta	playfield+46
   1279  f367		       a5 9d		      lda	temp2
   1280  f369		       85 d1		      sta	playfield+45
   1281  f36b		       a5 9c		      lda	temp1
   1282  f36d		       85 d0		      sta	playfield+44
   1283  f36f					      endif
   1284  f36f					      endif
   1285  f36f				   noshiftdown2
      0  f36f					      RETURN
      1  f36f					      ifnconst	bankswitch
      2  f36f		       60		      rts
      3  f370				  -	      else
      4  f370				  -	      jmp	BS_return
      5  f370					      endif
   1287  f370
   1288  f370
   1289  f370				   notup
   1290  f370							;down
   1291  f370		       4a		      lsr
   1292  f371		       b0 02		      bcs	oneincup
   1293  f373		       e6 ef		      inc	playfieldpos
   1294  f375				   oneincup
   1295  f375		       e6 ef		      inc	playfieldpos
   1296  f377		       a5 ef		      lda	playfieldpos
   1297  f379
   1298  f379				  -	      ifconst	pfrowheight
   1299  f379				  -	      cmp	#pfrowheight+1
   1300  f379					      else
   1301  f379					      ifnconst	pfres
   1302  f379		       c9 09		      cmp	#9
   1303  f37b				  -	      else
   1304  f37b				  -	      cmp	#(96/pfres)+1	; try to come close to the real size
   1305  f37b					      endif
   1306  f37b					      endif
   1307  f37b
   1308  f37b		       90 3b		      bcc	noshiftdown
   1309  f37d		       a9 01		      lda	#1
   1310  f37f		       85 ef		      sta	playfieldpos
   1311  f381
   1312  f381				  -	      ifconst	pfres
   1313  f381				  -	      lda	playfield+pfres*4-1
   1314  f381				  -	      sta	temp4
   1315  f381				  -	      lda	playfield+pfres*4-2
   1316  f381				  -	      sta	temp3
   1317  f381				  -	      lda	playfield+pfres*4-3
   1318  f381				  -	      sta	temp2
   1319  f381				  -	      lda	playfield+pfres*4-4
   1320  f381					      else
   1321  f381		       a5 d3		      lda	playfield+47
   1322  f383		       85 9f		      sta	temp4
   1323  f385		       a5 d2		      lda	playfield+46
   1324  f387		       85 9e		      sta	temp3
   1325  f389		       a5 d1		      lda	playfield+45
   1326  f38b		       85 9d		      sta	temp2
   1327  f38d		       a5 d0		      lda	playfield+44
   1328  f38f					      endif
   1329  f38f
   1330  f38f		       85 9c		      sta	temp1
   1331  f391
   1332  f391				  -	      ifconst	pfres
   1333  f391				  -	      ldx	#(pfres-1)*4
   1334  f391					      else
   1335  f391		       a2 2c		      ldx	#44
   1336  f393					      endif
   1337  f393				   down2
   1338  f393		       b5 a3		      lda	playfield-1,x
   1339  f395				  -	      ifconst	superchip
   1340  f395				  -	      sta	playfield-125,x
   1341  f395				  -	      lda	playfield-2,x
   1342  f395				  -	      sta	playfield-126,x
   1343  f395				  -	      lda	playfield-3,x
   1344  f395				  -	      sta	playfield-127,x
   1345  f395				  -	      lda	playfield-4,x
   1346  f395				  -	      sta	playfield-128,x
   1347  f395					      else
   1348  f395		       95 a7		      sta	playfield+3,x
   1349  f397		       b5 a2		      lda	playfield-2,x
   1350  f399		       95 a6		      sta	playfield+2,x
   1351  f39b		       b5 a1		      lda	playfield-3,x
   1352  f39d		       95 a5		      sta	playfield+1,x
   1353  f39f		       b5 a0		      lda	playfield-4,x
   1354  f3a1		       95 a4		      sta	playfield,x
   1355  f3a3					      endif
   1356  f3a3		       8a		      txa
   1357  f3a4		       cb 04		      sbx	#4
   1358  f3a6		       d0 eb		      bne	down2
   1359  f3a8
   1360  f3a8		       a5 9f		      lda	temp4
   1361  f3aa				  -	      ifconst	superchip
   1362  f3aa				  -	      sta	playfield-125
   1363  f3aa				  -	      lda	temp3
   1364  f3aa				  -	      sta	playfield-126
   1365  f3aa				  -	      lda	temp2
   1366  f3aa				  -	      sta	playfield-127
   1367  f3aa				  -	      lda	temp1
   1368  f3aa				  -	      sta	playfield-128
   1369  f3aa					      else
   1370  f3aa		       85 a7		      sta	playfield+3
   1371  f3ac		       a5 9e		      lda	temp3
   1372  f3ae		       85 a6		      sta	playfield+2
   1373  f3b0		       a5 9d		      lda	temp2
   1374  f3b2		       85 a5		      sta	playfield+1
   1375  f3b4		       a5 9c		      lda	temp1
   1376  f3b6		       85 a4		      sta	playfield
   1377  f3b8					      endif
   1378  f3b8				   noshiftdown
      0  f3b8					      RETURN
      1  f3b8					      ifnconst	bankswitch
      2  f3b8		       60		      rts
      3  f3b9				  -	      else
      4  f3b9				  -	      jmp	BS_return
      5  f3b9					      endif
   1380  f3b9							; Provided under the CC0 license. See the included LICENSE.txt for details.
   1381  f3b9
   1382  f3b9							;standard routines needed for pretty much all games
   1383  f3b9							; just the random number generator is left - maybe we should remove this asm file altogether?
   1384  f3b9							; repositioning code and score pointer setup moved to overscan
   1385  f3b9							; read switches, joysticks now compiler generated (more efficient)
   1386  f3b9
   1387  f3b9				   randomize
   1388  f3b9		       a5 a2		      lda	rand
   1389  f3bb		       4a		      lsr
   1390  f3bc				  -	      ifconst	rand16
   1391  f3bc				  -	      rol	rand16
   1392  f3bc					      endif
   1393  f3bc		       90 02		      bcc	noeor
   1394  f3be		       49 b4		      eor	#$B4
   1395  f3c0				   noeor
   1396  f3c0		       85 a2		      sta	rand
   1397  f3c2				  -	      ifconst	rand16
   1398  f3c2				  -	      eor	rand16
   1399  f3c2					      endif
      0  f3c2					      RETURN
      1  f3c2					      ifnconst	bankswitch
      2  f3c2		       60		      rts
      3  f3c3				  -	      else
      4  f3c3				  -	      jmp	BS_return
      5  f3c3					      endif
   1401  f3c3							; Provided under the CC0 license. See the included LICENSE.txt for details.
   1402  f3c3
   1403  f3c3				   drawscreen
   1404  f3c3				  -	      ifconst	debugscore
   1405  f3c3				  -	      ldx	#14
   1406  f3c3				  -	      lda	INTIM	; display # cycles left in the score
   1407  f3c3				  -
   1408  f3c3				  -	      ifconst	mincycles
   1409  f3c3				  -	      lda	mincycles
   1410  f3c3				  -	      cmp	INTIM
   1411  f3c3				  -	      lda	mincycles
   1412  f3c3				  -	      bcc	nochange
   1413  f3c3				  -	      lda	INTIM
   1414  f3c3				  -	      sta	mincycles
   1415  f3c3				  -nochange
   1416  f3c3				  -	      endif
   1417  f3c3				  -
   1418  f3c3				  -			; cmp #$2B
   1419  f3c3				  -			; bcs no_cycles_left
   1420  f3c3				  -	      bmi	cycles_left
   1421  f3c3				  -	      ldx	#64
   1422  f3c3				  -	      eor	#$ff	;make negative
   1423  f3c3				  -cycles_left
   1424  f3c3				  -	      stx	scorecolor
   1425  f3c3				  -	      and	#$7f	; clear sign bit
   1426  f3c3				  -	      tax
   1427  f3c3				  -	      lda	scorebcd,x
   1428  f3c3				  -	      sta	score+2
   1429  f3c3				  -	      lda	scorebcd1,x
   1430  f3c3				  -	      sta	score+1
   1431  f3c3				  -	      jmp	done_debugscore
   1432  f3c3				  -scorebcd
   1433  f3c3				  -	      .byte	$00, $64, $28, $92, $56, $20, $84, $48, $12, $76, $40
   1434  f3c3				  -	      .byte	$04, $68, $32, $96, $60, $24, $88, $52, $16, $80, $44
   1435  f3c3				  -	      .byte	$08, $72, $36, $00, $64, $28, $92, $56, $20, $84, $48
   1436  f3c3				  -	      .byte	$12, $76, $40, $04, $68, $32, $96, $60, $24, $88
   1437  f3c3				  -scorebcd1
   1438  f3c3				  -	      .byte	0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6
   1439  f3c3				  -	      .byte	7, 7, 8, 8, 9, $10, $10, $11, $12, $12, $13
   1440  f3c3				  -	      .byte	$14, $14, $15, $16, $16, $17, $17, $18, $19, $19, $20
   1441  f3c3				  -	      .byte	$21, $21, $22, $23, $23, $24, $24, $25, $26, $26
   1442  f3c3				  -done_debugscore
   1443  f3c3					      endif
   1444  f3c3
   1445  f3c3				  -	      ifconst	debugcycles
   1446  f3c3				  -	      lda	INTIM	; if we go over, it mucks up the background color
   1447  f3c3				  -			; cmp #$2B
   1448  f3c3				  -			; BCC overscan
   1449  f3c3				  -	      bmi	overscan
   1450  f3c3				  -	      sta	COLUBK
   1451  f3c3				  -	      bcs	doneoverscan
   1452  f3c3					      endif
   1453  f3c3
   1454  f3c3				   overscan
   1455  f3c3				  -	      ifconst	interlaced
   1456  f3c3				  -	      PHP
   1457  f3c3				  -	      PLA
   1458  f3c3				  -	      EOR	#4	; flip interrupt bit
   1459  f3c3				  -	      PHA
   1460  f3c3				  -	      PLP
   1461  f3c3				  -	      AND	#4	; isolate the interrupt bit
   1462  f3c3				  -	      TAX		; save it for later
   1463  f3c3					      endif
   1464  f3c3
   1465  f3c3				   overscanloop
   1466  f3c3		       ad 84 02 	      lda	INTIM	;wait for sync
   1467  f3c6		       30 fb		      bmi	overscanloop
   1468  f3c8				   doneoverscan
   1469  f3c8
   1470  f3c8							;do VSYNC
   1471  f3c8
   1472  f3c8				  -	      ifconst	interlaced
   1473  f3c8				  -	      CPX	#4
   1474  f3c8				  -	      BNE	oddframevsync
   1475  f3c8					      endif
   1476  f3c8
   1477  f3c8		       a9 02		      lda	#2
   1478  f3ca		       85 02		      sta	WSYNC
   1479  f3cc		       85 00		      sta	VSYNC
   1480  f3ce		       85 02		      STA	WSYNC
   1481  f3d0		       85 02		      STA	WSYNC
   1482  f3d2		       4a		      lsr
   1483  f3d3		       85 02		      STA	WSYNC
   1484  f3d5		       85 00		      STA	VSYNC
   1485  f3d7		       85 01		      sta	VBLANK
   1486  f3d9					      ifnconst	overscan_time
   1487  f3d9		       a9 a5		      lda	#37+128
   1488  f3db				  -	      else
   1489  f3db				  -	      lda	#overscan_time+128
   1490  f3db					      endif
   1491  f3db		       8d 96 02 	      sta	TIM64T
   1492  f3de
   1493  f3de				  -	      ifconst	interlaced
   1494  f3de				  -	      jmp	postsync
   1495  f3de				  -
   1496  f3de				  -oddframevsync
   1497  f3de				  -	      sta	WSYNC
   1498  f3de				  -
   1499  f3de				  -	      LDA	($80,X)	; 11 waste
   1500  f3de				  -	      LDA	($80,X)	; 11 waste
   1501  f3de				  -	      LDA	($80,X)	; 11 waste
   1502  f3de				  -
   1503  f3de				  -	      lda	#2
   1504  f3de				  -	      sta	VSYNC
   1505  f3de				  -	      sta	WSYNC
   1506  f3de				  -	      sta	WSYNC
   1507  f3de				  -	      sta	WSYNC
   1508  f3de				  -
   1509  f3de				  -	      LDA	($80,X)	; 11 waste
   1510  f3de				  -	      LDA	($80,X)	; 11 waste
   1511  f3de				  -	      LDA	($80,X)	; 11 waste
   1512  f3de				  -
   1513  f3de				  -	      lda	#0
   1514  f3de				  -	      sta	VSYNC
   1515  f3de				  -	      sta	VBLANK
   1516  f3de				  -	      ifnconst	overscan_time
   1517  f3de				  -	      lda	#37+128
   1518  f3de				  -	      else
   1519  f3de				  -	      lda	#overscan_time+128
   1520  f3de				  -	      endif
   1521  f3de				  -	      sta	TIM64T
   1522  f3de				  -
   1523  f3de				  -postsync
   1524  f3de					      endif
   1525  f3de
   1526  f3de				  -	      ifconst	legacy
   1527  f3de				  -	      if	legacy < 100
   1528  f3de				  -	      ldx	#4
   1529  f3de				  -adjustloop
   1530  f3de				  -	      lda	player0x,x
   1531  f3de				  -	      sec
   1532  f3de				  -	      sbc	#14	;?
   1533  f3de				  -	      sta	player0x,x
   1534  f3de				  -	      dex
   1535  f3de				  -	      bpl	adjustloop
   1536  f3de				  -	      endif
   1537  f3de					      endif
   1538  f3de				  -	      if	((<*)>$e9)&&((<*)<$fa)
   1539  f3de				  -	      repeat	($fa-(<*))
   1540  f3de				  -	      nop
   1541  f3de				  -	      repend
   1542  f3de					      endif
   1543  f3de		       85 02		      sta	WSYNC
   1544  f3e0		       a2 04		      ldx	#4
      0  f3e2					      SLEEP	3
      1  f3e2				   .CYCLES    SET	3
      2  f3e2
      3  f3e2				  -	      IF	.CYCLES < 2
      4  f3e2				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f3e2				  -	      ERR
      6  f3e2					      ENDIF
      7  f3e2
      8  f3e2					      IF	.CYCLES & 1
      9  f3e2					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f3e2		       04 00		      nop	0
     11  f3e4				  -	      ELSE
     12  f3e4				  -	      bit	VSYNC
     13  f3e4					      ENDIF
     14  f3e4				   .CYCLES    SET	.CYCLES - 3
     15  f3e4					      ENDIF
     16  f3e4
     17  f3e4				  -	      REPEAT	.CYCLES / 2
     18  f3e4				  -	      nop
     19  f3e4					      REPEND
   1546  f3e4				   HorPosLoop		; 5
   1547  f3e4		       b5 80		      lda	player0x,X	;+4 9
   1548  f3e6		       38		      sec		;+2 11
   1549  f3e7				   DivideLoop
   1550  f3e7		       e9 0f		      sbc	#15
   1551  f3e9		       b0 fc		      bcs	DivideLoop	;+4 15
   1552  f3eb		       95 9c		      sta	temp1,X	;+4 19
   1553  f3ed		       95 10		      sta	RESP0,X	;+4 23
   1554  f3ef		       85 02		      sta	WSYNC
   1555  f3f1		       ca		      dex
   1556  f3f2		       10 f0		      bpl	HorPosLoop	;+5 5
   1557  f3f4							; 4
   1558  f3f4
   1559  f3f4		       a2 04		      ldx	#4
   1560  f3f6		       b4 9c		      ldy	temp1,X
   1561  f3f8		       b9 54 f3 	      lda	repostable-256,Y
   1562  f3fb		       95 20		      sta	HMP0,X	;+14 18
   1563  f3fd
   1564  f3fd		       ca		      dex
   1565  f3fe		       b4 9c		      ldy	temp1,X
   1566  f400		       b9 54 f3 	      lda	repostable-256,Y
   1567  f403		       95 20		      sta	HMP0,X	;+14 32
   1568  f405
   1569  f405		       ca		      dex
   1570  f406		       b4 9c		      ldy	temp1,X
   1571  f408		       b9 54 f3 	      lda	repostable-256,Y
   1572  f40b		       95 20		      sta	HMP0,X	;+14 46
   1573  f40d
   1574  f40d		       ca		      dex
   1575  f40e		       b4 9c		      ldy	temp1,X
   1576  f410		       b9 54 f3 	      lda	repostable-256,Y
   1577  f413		       95 20		      sta	HMP0,X	;+14 60
   1578  f415
   1579  f415		       ca		      dex
   1580  f416		       b4 9c		      ldy	temp1,X
   1581  f418		       b9 54 f3 	      lda	repostable-256,Y
   1582  f41b		       95 20		      sta	HMP0,X	;+14 74
   1583  f41d
   1584  f41d		       85 02		      sta	WSYNC
   1585  f41f
   1586  f41f		       85 2a		      sta	HMOVE	;+3 3
   1587  f421
   1588  f421
   1589  f421				  -	      ifconst	legacy
   1590  f421				  -	      if	legacy < 100
   1591  f421				  -	      ldx	#4
   1592  f421				  -adjustloop2
   1593  f421				  -	      lda	player0x,x
   1594  f421				  -	      clc
   1595  f421				  -	      adc	#14	;?
   1596  f421				  -	      sta	player0x,x
   1597  f421				  -	      dex
   1598  f421				  -	      bpl	adjustloop2
   1599  f421				  -	      endif
   1600  f421					      endif
   1601  f421
   1602  f421
   1603  f421
   1604  f421
   1605  f421							;set score pointers
   1606  f421		       a7 95		      lax	score+2
   1607  f423		       20 54 f4 	      jsr	scorepointerset
   1608  f426		       84 9b		      sty	scorepointers+5
   1609  f428		       86 98		      stx	scorepointers+2
   1610  f42a		       a7 94		      lax	score+1
   1611  f42c		       20 54 f4 	      jsr	scorepointerset
   1612  f42f		       84 9a		      sty	scorepointers+4
   1613  f431		       86 97		      stx	scorepointers+1
   1614  f433		       a7 93		      lax	score
   1615  f435		       20 54 f4 	      jsr	scorepointerset
   1616  f438		       84 99		      sty	scorepointers+3
   1617  f43a		       86 96		      stx	scorepointers
   1618  f43c
   1619  f43c				   vblk
   1620  f43c							; run possible vblank bB code
   1621  f43c				  -	      ifconst	vblank_bB_code
   1622  f43c				  -	      jsr	vblank_bB_code
   1623  f43c					      endif
   1624  f43c				   vblk2
   1625  f43c		       ad 84 02 	      LDA	INTIM
   1626  f43f		       30 fb		      bmi	vblk2
   1627  f441		       4c 34 f0 	      jmp	kernel
   1628  f444
   1629  f444
   1630  f444		       80 70 60 50*	      .byte.b	$80,$70,$60,$50,$40,$30,$20,$10,$00
   1631  f44d		       f0 e0 d0 c0*	      .byte.b	$F0,$E0,$D0,$C0,$B0,$A0,$90
   1632  f454				   repostable
   1633  f454
   1634  f454				   scorepointerset
   1635  f454		       29 0f		      and	#$0F
   1636  f456		       0a		      asl
   1637  f457		       0a		      asl
   1638  f458		       0a		      asl
   1639  f459		       69 9c		      adc	#<scoretable
   1640  f45b		       a8		      tay
   1641  f45c		       8a		      txa
   1642  f45d							; and #$F0
   1643  f45d							; lsr
   1644  f45d		       4b f0		      asr	#$F0
   1645  f45f		       69 9c		      adc	#<scoretable
   1646  f461		       aa		      tax
   1647  f462		       60		      rts
   1648  f463				   game
   1649  f463				   .
   1650  f463							; 
   1651  f463
   1652  f463				   .
   1653  f463							; 
   1654  f463
   1655  f463				   .
   1656  f463							; 
   1657  f463
   1658  f463				   .
   1659  f463							; 
   1660  f463
   1661  f463				   .
   1662  f463							; 
   1663  f463
   1664  f463				   .
   1665  f463							; 
   1666  f463
   1667  f463				   .
   1668  f463							; 
   1669  f463
   1670  f463				   .
   1671  f463							; 
   1672  f463
   1673  f463				   .
   1674  f463							; 
   1675  f463
   1676  f463				   .
   1677  f463							; 
   1678  f463
   1679  f463				   .
   1680  f463							; 
   1681  f463
   1682  f463				   .
   1683  f463							; 
   1684  f463
   1685  f463				   .
   1686  f463							; 
   1687  f463
   1688  f463				   .
   1689  f463							; 
   1690  f463
   1691  f463				   .
   1692  f463							; 
   1693  f463
   1694  f463				   .
   1695  f463							; 
   1696  f463
   1697  f463				   .
   1698  f463							; 
   1699  f463
   1700  f463				   .
   1701  f463							; 
   1702  f463
   1703  f463				   .
   1704  f463							; 
   1705  f463
   1706  f463				   .
   1707  f463							; 
   1708  f463
   1709  f463				   .
   1710  f463							; 
   1711  f463
   1712  f463				   .
   1713  f463							; 
   1714  f463
   1715  f463				   .
   1716  f463							; 
   1717  f463
   1718  f463				   .
   1719  f463							; 
   1720  f463
   1721  f463				   .
   1722  f463							; 
   1723  f463
   1724  f463				   .
   1725  f463							; 
   1726  f463
   1727  f463				   .
   1728  f463							; 
   1729  f463
   1730  f463				   .
   1731  f463							; 
   1732  f463
   1733  f463				   .
   1734  f463							; 
   1735  f463
   1736  f463				   .
   1737  f463							; 
   1738  f463
   1739  f463				   .
   1740  f463							; 
   1741  f463
   1742  f463				   .
   1743  f463							; 
   1744  f463
   1745  f463				   .
   1746  f463							; 
   1747  f463
   1748  f463				   .
   1749  f463							; 
   1750  f463
   1751  f463				   .
   1752  f463							; 
   1753  f463
   1754  f463				   .
   1755  f463							; 
   1756  f463
   1757  f463				   .
   1758  f463							; 
   1759  f463
   1760  f463				   .
   1761  f463							; 
   1762  f463
   1763  f463				   .
   1764  f463							; 
   1765  f463
   1766  f463				   .
   1767  f463							; 
   1768  f463
   1769  f463				   .
   1770  f463							; 
   1771  f463
   1772  f463				   .
   1773  f463							; 
   1774  f463
   1775  f463				   .
   1776  f463							; 
   1777  f463
   1778  f463				   .
   1779  f463							; 
   1780  f463
   1781  f463				   .
   1782  f463							; 
   1783  f463
   1784  f463				   .
   1785  f463							; 
   1786  f463
   1787  f463				   .
   1788  f463							; 
   1789  f463
   1790  f463				   .
   1791  f463							; 
   1792  f463
   1793  f463				   .
   1794  f463							; 
   1795  f463
   1796  f463				   .
   1797  f463							; 
   1798  f463
   1799  f463				   .
   1800  f463							; 
   1801  f463
   1802  f463				   .
   1803  f463							; 
   1804  f463
   1805  f463				   .
   1806  f463							; 
   1807  f463
   1808  f463				   .
   1809  f463							; 
   1810  f463
   1811  f463				   .
   1812  f463							; 
   1813  f463
   1814  f463				   .
   1815  f463							; 
   1816  f463
   1817  f463				   .
   1818  f463							; 
   1819  f463
   1820  f463				   .
   1821  f463							; 
   1822  f463
   1823  f463				   .
   1824  f463							; 
   1825  f463
   1826  f463				   .
   1827  f463							; 
   1828  f463
   1829  f463				   .
   1830  f463							; 
   1831  f463
   1832  f463				   .
   1833  f463							; 
   1834  f463
   1835  f463				   .
   1836  f463							; 
   1837  f463
   1838  f463				   .
   1839  f463							; 
   1840  f463
   1841  f463				   .
   1842  f463							; 
   1843  f463
   1844  f463				   .
   1845  f463							; 
   1846  f463
   1847  f463				   .
   1848  f463							; 
   1849  f463
   1850  f463				   .
   1851  f463							; 
   1852  f463
   1853  f463				   .
   1854  f463							; 
   1855  f463
   1856  f463				   .L00 		;  dim _Joy0_Restrainer_Counter  =  m
   1857  f463
   1858  f463				   .
   1859  f463							; 
   1860  f463
   1861  f463				   .
   1862  f463							; 
   1863  f463
   1864  f463				   .
   1865  f463							; 
   1866  f463
   1867  f463				   .
   1868  f463							; 
   1869  f463
   1870  f463				   .
   1871  f463							; 
   1872  f463
   1873  f463				   .
   1874  f463							; 
   1875  f463
   1876  f463				   .L01 		;  dim _Bit0_Left_Selection  =  p
   1877  f463
   1878  f463				   .
   1879  f463							; 
   1880  f463
   1881  f463				   .
   1882  f463							; 
   1883  f463
   1884  f463				   .
   1885  f463							; 
   1886  f463
   1887  f463				   .
   1888  f463							; 
   1889  f463
   1890  f463				   .
   1891  f463							; 
   1892  f463
   1893  f463				   .
   1894  f463							; 
   1895  f463
   1896  f463				   .L02 		;  dim _Bit1_Right_Selection  =  p
   1897  f463
   1898  f463				   .
   1899  f463							; 
   1900  f463
   1901  f463				   .
   1902  f463							; 
   1903  f463
   1904  f463				   .
   1905  f463							; 
   1906  f463
   1907  f463				   .
   1908  f463							; 
   1909  f463
   1910  f463				   .L03 		;  dim _sc1  =  score
   1911  f463
   1912  f463				   .L04 		;  dim _sc2  =  score + 1
   1913  f463
   1914  f463				   .L05 		;  dim _sc3  =  score + 2
   1915  f463
   1916  f463				   .
   1917  f463							; 
   1918  f463
   1919  f463				   .
   1920  f463							; 
   1921  f463
   1922  f463				   .
   1923  f463							; 
   1924  f463
   1925  f463				   .
   1926  f463							; 
   1927  f463
   1928  f463				   .
   1929  f463							; 
   1930  f463
   1931  f463				   .
   1932  f463							; 
   1933  f463
   1934  f463				   .
   1935  f463							; 
   1936  f463
   1937  f463				   .L06 		;  const pfscore  =  1
   1938  f463
   1939  f463				   .
   1940  f463							; 
   1941  f463
   1942  f463				   .
   1943  f463							; 
   1944  f463
   1945  f463				   .
   1946  f463							; 
   1947  f463
   1948  f463				   .
   1949  f463							; 
   1950  f463
   1951  f463				   .
   1952  f463							; 
   1953  f463
   1954  f463				   .
   1955  f463							; 
   1956  f463
   1957  f463				   .
   1958  f463							; 
   1959  f463
   1960  f463				   .
   1961  f463							; 
   1962  f463
   1963  f463				   .
   1964  f463							; 
   1965  f463
   1966  f463				   .
   1967  f463							; 
   1968  f463
   1969  f463				   .
   1970  f463							; 
   1971  f463
   1972  f463				   .__Start_Restart
   1973  f463							; __Start_Restart
   1974  f463
   1975  f463				   .
   1976  f463							; 
   1977  f463
   1978  f463				   .
   1979  f463							; 
   1980  f463
   1981  f463				   .
   1982  f463							; 
   1983  f463
   1984  f463				   .
   1985  f463							; 
   1986  f463
   1987  f463				   .
   1988  f463							; 
   1989  f463
   1990  f463				   .
   1991  f463							; 
   1992  f463
   1993  f463				   .
   1994  f463							; 
   1995  f463
   1996  f463				   .L07 		;  player0:
   1997  f463
   1998  f463		       a2 2c		      LDX	#<playerL07_0
   1999  f465		       86 8a		      STX	player0pointerlo
   2000  f467		       a9 f7		      LDA	#>playerL07_0
   2001  f469		       85 8b		      STA	player0pointerhi
   2002  f46b		       a9 00		      LDA	#0
   2003  f46d		       85 8e		      STA	player0height
   2004  f46f				   .
   2005  f46f							; 
   2006  f46f
   2007  f46f				   .L08 		;  player1:
   2008  f46f
   2009  f46f		       a2 2d		      LDX	#<playerL08_1
   2010  f471		       86 8c		      STX	player1pointerlo
   2011  f473		       a9 f7		      LDA	#>playerL08_1
   2012  f475		       85 8d		      STA	player1pointerhi
   2013  f477		       a9 00		      LDA	#0
   2014  f479		       85 8f		      STA	player1height
   2015  f47b				   .
   2016  f47b							; 
   2017  f47b
   2018  f47b				   .
   2019  f47b							; 
   2020  f47b
   2021  f47b				   .
   2022  f47b							; 
   2023  f47b
   2024  f47b				   .
   2025  f47b							; 
   2026  f47b
   2027  f47b				   .
   2028  f47b							; 
   2029  f47b
   2030  f47b				   .
   2031  f47b							; 
   2032  f47b
   2033  f47b				   .L09 		;  _Bit0_Left_Selection{0}  =	0  :  _Bit1_Right_Selection{1} =  1
   2034  f47b
   2035  f47b		       a5 e3		      LDA	_Bit0_Left_Selection
   2036  f47d		       29 fe		      AND	#254
   2037  f47f		       85 e3		      STA	_Bit0_Left_Selection
   2038  f481		       a5 e3		      LDA	_Bit1_Right_Selection
   2039  f483		       09 02		      ORA	#2
   2040  f485		       85 e3		      STA	_Bit1_Right_Selection
   2041  f487				   .
   2042  f487							; 
   2043  f487
   2044  f487				   .
   2045  f487							; 
   2046  f487
   2047  f487				   .
   2048  f487							; 
   2049  f487
   2050  f487				   .
   2051  f487							; 
   2052  f487
   2053  f487				   .
   2054  f487							; 
   2055  f487
   2056  f487				   .
   2057  f487							; 
   2058  f487
   2059  f487				   .L010		;  pfscore1  =  %10101010  :  pfscore2  =  %11111111
   2060  f487
   2061  f487		       a9 aa		      LDA	#%10101010
   2062  f489		       85 f2		      STA	pfscore1
   2063  f48b		       a9 ff		      LDA	#%11111111
   2064  f48d		       85 f3		      STA	pfscore2
   2065  f48f				   .
   2066  f48f							; 
   2067  f48f
   2068  f48f				   .
   2069  f48f							; 
   2070  f48f
   2071  f48f				   .
   2072  f48f							; 
   2073  f48f
   2074  f48f				   .
   2075  f48f							; 
   2076  f48f
   2077  f48f				   .
   2078  f48f							; 
   2079  f48f
   2080  f48f				   .
   2081  f48f							; 
   2082  f48f
   2083  f48f				   .L011		;  pfscorecolor  =  0
   2084  f48f
   2085  f48f		       a9 00		      LDA	#0
   2086  f491		       85 f4		      STA	pfscorecolor
   2087  f493				   .
   2088  f493							; 
   2089  f493
   2090  f493				   .
   2091  f493							; 
   2092  f493
   2093  f493				   .
   2094  f493							; 
   2095  f493
   2096  f493				   .
   2097  f493							; 
   2098  f493
   2099  f493				   .
   2100  f493							; 
   2101  f493
   2102  f493				   .
   2103  f493							; 
   2104  f493
   2105  f493				   .L012		;  _Joy0_Restrainer_Counter  =  15
   2106  f493
   2107  f493		       a9 0f		      LDA	#15
   2108  f495		       85 e0		      STA	_Joy0_Restrainer_Counter
   2109  f497				   .
   2110  f497							; 
   2111  f497
   2112  f497				   .
   2113  f497							; 
   2114  f497
   2115  f497				   .
   2116  f497							; 
   2117  f497
   2118  f497				   .
   2119  f497							; 
   2120  f497
   2121  f497				   .
   2122  f497							; 
   2123  f497
   2124  f497				   .
   2125  f497							; 
   2126  f497
   2127  f497				   .L013		;  COLUBK  =  0
   2128  f497
   2129  f497		       a9 00		      LDA	#0
   2130  f499		       85 09		      STA	COLUBK
   2131  f49b				   .
   2132  f49b							; 
   2133  f49b
   2134  f49b				   .
   2135  f49b							; 
   2136  f49b
   2137  f49b				   .
   2138  f49b							; 
   2139  f49b
   2140  f49b				   .
   2141  f49b							; 
   2142  f49b
   2143  f49b				   .
   2144  f49b							; 
   2145  f49b
   2146  f49b				   .
   2147  f49b							; 
   2148  f49b
   2149  f49b				   .L014		;  player0x  =  70  :	player0y  =  50
   2150  f49b
   2151  f49b		       a9 46		      LDA	#70
   2152  f49d		       85 80		      STA	player0x
   2153  f49f		       a9 32		      LDA	#50
   2154  f4a1		       85 85		      STA	player0y
   2155  f4a3				   .
   2156  f4a3							; 
   2157  f4a3
   2158  f4a3				   .
   2159  f4a3							; 
   2160  f4a3
   2161  f4a3				   .
   2162  f4a3							; 
   2163  f4a3
   2164  f4a3				   .
   2165  f4a3							; 
   2166  f4a3
   2167  f4a3				   .
   2168  f4a3							; 
   2169  f4a3
   2170  f4a3				   .
   2171  f4a3							; 
   2172  f4a3
   2173  f4a3				   .L015		;  player1x  =  86  :	player1y  =  50
   2174  f4a3
   2175  f4a3		       a9 56		      LDA	#86
   2176  f4a5		       85 81		      STA	player1x
   2177  f4a7		       a9 32		      LDA	#50
   2178  f4a9		       85 86		      STA	player1y
   2179  f4ab				   .
   2180  f4ab							; 
   2181  f4ab
   2182  f4ab				   .
   2183  f4ab							; 
   2184  f4ab
   2185  f4ab				   .
   2186  f4ab							; 
   2187  f4ab
   2188  f4ab				   .
   2189  f4ab							; 
   2190  f4ab
   2191  f4ab				   .
   2192  f4ab							; 
   2193  f4ab
   2194  f4ab				   .
   2195  f4ab							; 
   2196  f4ab
   2197  f4ab				   .
   2198  f4ab							; 
   2199  f4ab
   2200  f4ab				   .
   2201  f4ab							; 
   2202  f4ab
   2203  f4ab				   .
   2204  f4ab							; 
   2205  f4ab
   2206  f4ab				   .
   2207  f4ab							; 
   2208  f4ab
   2209  f4ab				   .
   2210  f4ab							; 
   2211  f4ab
   2212  f4ab				   .__Choose_Lives_Health
   2213  f4ab							; __Choose_Lives_Health
   2214  f4ab
   2215  f4ab				   .
   2216  f4ab							; 
   2217  f4ab
   2218  f4ab				   .
   2219  f4ab							; 
   2220  f4ab
   2221  f4ab				   .
   2222  f4ab							; 
   2223  f4ab
   2224  f4ab				   .
   2225  f4ab							; 
   2226  f4ab
   2227  f4ab				   .
   2228  f4ab							; 
   2229  f4ab
   2230  f4ab				   .
   2231  f4ab							; 
   2232  f4ab
   2233  f4ab				   .
   2234  f4ab							; 
   2235  f4ab
   2236  f4ab				   .L016		;  scorecolor	=  0  :  COLUP0  =  $CB  :  COLUP1  =  $CB
   2237  f4ab
   2238  f4ab		       a9 00		      LDA	#0
   2239  f4ad		       85 a3		      STA	scorecolor
   2240  f4af		       a9 cb		      LDA	#$CB
   2241  f4b1		       85 06		      STA	COLUP0
   2242  f4b3		       85 07		      STA	COLUP1
   2243  f4b5				   .
   2244  f4b5							; 
   2245  f4b5
   2246  f4b5				   .
   2247  f4b5							; 
   2248  f4b5
   2249  f4b5				   .
   2250  f4b5							; 
   2251  f4b5
   2252  f4b5				   .
   2253  f4b5							; 
   2254  f4b5
   2255  f4b5				   .
   2256  f4b5							; 
   2257  f4b5
   2258  f4b5				   .
   2259  f4b5							; 
   2260  f4b5
   2261  f4b5				   .
   2262  f4b5							; 
   2263  f4b5
   2264  f4b5				   .L017		;  if _Joy0_Restrainer_Counter  <>  0 then goto __R_Done
   2265  f4b5
   2266  f4b5		       a5 e0		      LDA	_Joy0_Restrainer_Counter
   2267  f4b7		       c9 00		      CMP	#0
   2268  f4b9		       f0 03		      BEQ	.skipL017
   2269  f4bb				   .condpart0
   2270  f4bb		       4c 45 f5 	      jmp	.__R_Done
   2271  f4be
   2272  f4be				   .skipL017
   2273  f4be				   .
   2274  f4be							; 
   2275  f4be
   2276  f4be				   .
   2277  f4be							; 
   2278  f4be
   2279  f4be				   .
   2280  f4be							; 
   2281  f4be
   2282  f4be				   .
   2283  f4be							; 
   2284  f4be
   2285  f4be				   .
   2286  f4be							; 
   2287  f4be
   2288  f4be				   .
   2289  f4be							; 
   2290  f4be
   2291  f4be				   .
   2292  f4be							; 
   2293  f4be
   2294  f4be				   .
   2295  f4be							; 
   2296  f4be
   2297  f4be				   .
   2298  f4be							; 
   2299  f4be
   2300  f4be				   .
   2301  f4be							; 
   2302  f4be
   2303  f4be				   .L018		;  if !joy0left then goto __L_Done
   2304  f4be
   2305  f4be		       2c 80 02 	      bit	SWCHA
   2306  f4c1		       50 03		      BVC	.skipL018
   2307  f4c3				   .condpart1
   2308  f4c3		       4c 01 f5 	      jmp	.__L_Done
   2309  f4c6
   2310  f4c6				   .skipL018
   2311  f4c6				   .
   2312  f4c6							; 
   2313  f4c6
   2314  f4c6				   .L019		;  _Joy0_Restrainer_Counter  =  15  :	if !_Bit0_Left_Selection{0} then goto __Skip_L
   2315  f4c6
   2316  f4c6		       a9 0f		      LDA	#15
   2317  f4c8		       85 e0		      STA	_Joy0_Restrainer_Counter
   2318  f4ca		       a5 e3		      LDA	_Bit0_Left_Selection
   2319  f4cc		       4a		      LSR
   2320  f4cd		       b0 03		      BCS	.skipL019
   2321  f4cf				   .condpart2
   2322  f4cf		       4c eb f4 	      jmp	.__Skip_L
   2323  f4d2
   2324  f4d2				   .skipL019
   2325  f4d2				   .
   2326  f4d2							; 
   2327  f4d2
   2328  f4d2				   .
   2329  f4d2							; 
   2330  f4d2
   2331  f4d2				   .
   2332  f4d2							; 
   2333  f4d2
   2334  f4d2				   .
   2335  f4d2							; 
   2336  f4d2
   2337  f4d2				   .L020		;  _Bit0_Left_Selection{0}  =	0  :  pfscore1	=  %10101010
   2338  f4d2
   2339  f4d2		       a5 e3		      LDA	_Bit0_Left_Selection
   2340  f4d4		       29 fe		      AND	#254
   2341  f4d6		       85 e3		      STA	_Bit0_Left_Selection
   2342  f4d8		       a9 aa		      LDA	#%10101010
   2343  f4da		       85 f2		      STA	pfscore1
   2344  f4dc				   .
   2345  f4dc							; 
   2346  f4dc
   2347  f4dc				   .L021		;  player0:
   2348  f4dc
   2349  f4dc		       a2 2e		      LDX	#<playerL021_0
   2350  f4de		       86 8a		      STX	player0pointerlo
   2351  f4e0		       a9 f7		      LDA	#>playerL021_0
   2352  f4e2		       85 8b		      STA	player0pointerhi
   2353  f4e4		       a9 00		      LDA	#0
   2354  f4e6		       85 8e		      STA	player0height
   2355  f4e8				   .
   2356  f4e8							; 
   2357  f4e8
   2358  f4e8				   .L022		;  goto __L_Done
   2359  f4e8
   2360  f4e8		       4c 01 f5 	      jmp	.__L_Done
   2361  f4eb
   2362  f4eb				   .
   2363  f4eb							; 
   2364  f4eb
   2365  f4eb				   .__Skip_L
   2366  f4eb							; __Skip_L
   2367  f4eb
   2368  f4eb				   .
   2369  f4eb							; 
   2370  f4eb
   2371  f4eb				   .
   2372  f4eb							; 
   2373  f4eb
   2374  f4eb				   .
   2375  f4eb							; 
   2376  f4eb
   2377  f4eb				   .
   2378  f4eb							; 
   2379  f4eb
   2380  f4eb				   .L023		;  _Bit0_Left_Selection{0}  =	1  :  pfscore1	=  %11111111
   2381  f4eb
   2382  f4eb		       a5 e3		      LDA	_Bit0_Left_Selection
   2383  f4ed		       09 01		      ORA	#1
   2384  f4ef		       85 e3		      STA	_Bit0_Left_Selection
   2385  f4f1		       a9 ff		      LDA	#%11111111
   2386  f4f3		       85 f2		      STA	pfscore1
   2387  f4f5				   .
   2388  f4f5							; 
   2389  f4f5
   2390  f4f5				   .L024		;  player0:
   2391  f4f5
   2392  f4f5		       a2 2f		      LDX	#<playerL024_0
   2393  f4f7		       86 8a		      STX	player0pointerlo
   2394  f4f9		       a9 f7		      LDA	#>playerL024_0
   2395  f4fb		       85 8b		      STA	player0pointerhi
   2396  f4fd		       a9 00		      LDA	#0
   2397  f4ff		       85 8e		      STA	player0height
   2398  f501				   .
   2399  f501							; 
   2400  f501
   2401  f501				   .__L_Done
   2402  f501							; __L_Done
   2403  f501
   2404  f501				   .
   2405  f501							; 
   2406  f501
   2407  f501				   .
   2408  f501							; 
   2409  f501
   2410  f501				   .
   2411  f501							; 
   2412  f501
   2413  f501				   .
   2414  f501							; 
   2415  f501
   2416  f501				   .
   2417  f501							; 
   2418  f501
   2419  f501				   .
   2420  f501							; 
   2421  f501
   2422  f501				   .
   2423  f501							; 
   2424  f501
   2425  f501				   .
   2426  f501							; 
   2427  f501
   2428  f501				   .
   2429  f501							; 
   2430  f501
   2431  f501				   .
   2432  f501							; 
   2433  f501
   2434  f501				   .L025		;  if !joy0right then goto __R_Done
   2435  f501
   2436  f501		       2c 80 02 	      bit	SWCHA
   2437  f504		       10 03		      BPL	.skipL025
   2438  f506				   .condpart3
   2439  f506		       4c 45 f5 	      jmp	.__R_Done
   2440  f509
   2441  f509				   .skipL025
   2442  f509				   .
   2443  f509							; 
   2444  f509
   2445  f509				   .L026		;  _Joy0_Restrainer_Counter  =  15  :	if !_Bit1_Right_Selection{1} then goto __Skip_R
   2446  f509
   2447  f509		       a9 0f		      LDA	#15
   2448  f50b		       85 e0		      STA	_Joy0_Restrainer_Counter
   2449  f50d		       a5 e3		      LDA	_Bit1_Right_Selection
   2450  f50f		       29 02		      AND	#2
   2451  f511		       d0 03		      BNE	.skipL026
   2452  f513				   .condpart4
   2453  f513		       4c 2f f5 	      jmp	.__Skip_R
   2454  f516
   2455  f516				   .skipL026
   2456  f516				   .
   2457  f516							; 
   2458  f516
   2459  f516				   .
   2460  f516							; 
   2461  f516
   2462  f516				   .
   2463  f516							; 
   2464  f516
   2465  f516				   .
   2466  f516							; 
   2467  f516
   2468  f516				   .L027		;  _Bit1_Right_Selection{1}  =  0  :  pfscore2  =  %10101010
   2469  f516
   2470  f516		       a5 e3		      LDA	_Bit1_Right_Selection
   2471  f518		       29 fd		      AND	#253
   2472  f51a		       85 e3		      STA	_Bit1_Right_Selection
   2473  f51c		       a9 aa		      LDA	#%10101010
   2474  f51e		       85 f3		      STA	pfscore2
   2475  f520				   .
   2476  f520							; 
   2477  f520
   2478  f520				   .L028		;  player1:
   2479  f520
   2480  f520		       a2 30		      LDX	#<playerL028_1
   2481  f522		       86 8c		      STX	player1pointerlo
   2482  f524		       a9 f7		      LDA	#>playerL028_1
   2483  f526		       85 8d		      STA	player1pointerhi
   2484  f528		       a9 00		      LDA	#0
   2485  f52a		       85 8f		      STA	player1height
   2486  f52c				   .
   2487  f52c							; 
   2488  f52c
   2489  f52c				   .L029		;  goto __R_Done
   2490  f52c
   2491  f52c		       4c 45 f5 	      jmp	.__R_Done
   2492  f52f
   2493  f52f				   .
   2494  f52f							; 
   2495  f52f
   2496  f52f				   .__Skip_R
   2497  f52f							; __Skip_R
   2498  f52f
   2499  f52f				   .
   2500  f52f							; 
   2501  f52f
   2502  f52f				   .
   2503  f52f							; 
   2504  f52f
   2505  f52f				   .
   2506  f52f							; 
   2507  f52f
   2508  f52f				   .
   2509  f52f							; 
   2510  f52f
   2511  f52f				   .L030		;  _Bit1_Right_Selection{1}  =  1  :  pfscore2  =  %11111111
   2512  f52f
   2513  f52f		       a5 e3		      LDA	_Bit1_Right_Selection
   2514  f531		       09 02		      ORA	#2
   2515  f533		       85 e3		      STA	_Bit1_Right_Selection
   2516  f535		       a9 ff		      LDA	#%11111111
   2517  f537		       85 f3		      STA	pfscore2
   2518  f539				   .
   2519  f539							; 
   2520  f539
   2521  f539				   .L031		;  player1:
   2522  f539
   2523  f539		       a2 31		      LDX	#<playerL031_1
   2524  f53b		       86 8c		      STX	player1pointerlo
   2525  f53d		       a9 f7		      LDA	#>playerL031_1
   2526  f53f		       85 8d		      STA	player1pointerhi
   2527  f541		       a9 00		      LDA	#0
   2528  f543		       85 8f		      STA	player1height
   2529  f545				   .
   2530  f545							; 
   2531  f545
   2532  f545				   .__R_Done
   2533  f545							; __R_Done
   2534  f545
   2535  f545				   .
   2536  f545							; 
   2537  f545
   2538  f545				   .
   2539  f545							; 
   2540  f545
   2541  f545				   .
   2542  f545							; 
   2543  f545
   2544  f545				   .
   2545  f545							; 
   2546  f545
   2547  f545				   .
   2548  f545							; 
   2549  f545
   2550  f545				   .
   2551  f545							; 
   2552  f545
   2553  f545				   .
   2554  f545							; 
   2555  f545
   2556  f545				   .
   2557  f545							; 
   2558  f545
   2559  f545				   .L032		;  if _Joy0_Restrainer_Counter then _Joy0_Restrainer_Counter  =  _Joy0_Restrainer_Counter  -  1
   2560  f545
   2561  f545		       a5 e0		      LDA	_Joy0_Restrainer_Counter
   2562  f547		       f0 02		      BEQ	.skipL032
   2563  f549				   .condpart5
   2564  f549		       c6 e0		      DEC	_Joy0_Restrainer_Counter
   2565  f54b				   .skipL032
   2566  f54b				   .
   2567  f54b							; 
   2568  f54b
   2569  f54b				   .
   2570  f54b							; 
   2571  f54b
   2572  f54b				   .
   2573  f54b							; 
   2574  f54b
   2575  f54b				   .
   2576  f54b							; 
   2577  f54b
   2578  f54b				   .
   2579  f54b							; 
   2580  f54b
   2581  f54b				   .
   2582  f54b							; 
   2583  f54b
   2584  f54b				   .
   2585  f54b							; 
   2586  f54b
   2587  f54b				   .L033		;  drawscreen
   2588  f54b
   2589  f54b		       20 c3 f3 	      jsr	drawscreen
   2590  f54e				   .
   2591  f54e							; 
   2592  f54e
   2593  f54e				   .
   2594  f54e							; 
   2595  f54e
   2596  f54e				   .
   2597  f54e							; 
   2598  f54e
   2599  f54e				   .
   2600  f54e							; 
   2601  f54e
   2602  f54e				   .
   2603  f54e							; 
   2604  f54e
   2605  f54e				   .
   2606  f54e							; 
   2607  f54e
   2608  f54e				   .
   2609  f54e							; 
   2610  f54e
   2611  f54e				   .
   2612  f54e							; 
   2613  f54e
   2614  f54e				   .
   2615  f54e							; 
   2616  f54e
   2617  f54e				   .
   2618  f54e							; 
   2619  f54e
   2620  f54e				   .L034		;  if !joy0fire then goto __Choose_Lives_Health
   2621  f54e
   2622  f54e		       24 0c		      bit	INPT4
   2623  f550		       10 03		      BPL	.skipL034
   2624  f552				   .condpart6
   2625  f552		       4c ab f4 	      jmp	.__Choose_Lives_Health
   2626  f555
   2627  f555				   .skipL034
   2628  f555				   .
   2629  f555							; 
   2630  f555
   2631  f555				   .
   2632  f555							; 
   2633  f555
   2634  f555				   .
   2635  f555							; 
   2636  f555
   2637  f555				   .
   2638  f555							; 
   2639  f555
   2640  f555				   .L035		;  _Joy0_Restrainer_Counter  =  15  :	pfscorecolor  =  $CB
   2641  f555
   2642  f555		       a9 0f		      LDA	#15
   2643  f557		       85 e0		      STA	_Joy0_Restrainer_Counter
   2644  f559		       a9 cb		      LDA	#$CB
   2645  f55b		       85 f4		      STA	pfscorecolor
   2646  f55d				   .
   2647  f55d							; 
   2648  f55d
   2649  f55d				   .L036		;  goto __Main_Loop
   2650  f55d
   2651  f55d		       4c 60 f5 	      jmp	.__Main_Loop
   2652  f560
   2653  f560				   .
   2654  f560							; 
   2655  f560
   2656  f560				   .
   2657  f560							; 
   2658  f560
   2659  f560				   .
   2660  f560							; 
   2661  f560
   2662  f560				   .
   2663  f560							; 
   2664  f560
   2665  f560				   .
   2666  f560							; 
   2667  f560
   2668  f560				   .
   2669  f560							; 
   2670  f560
   2671  f560				   .
   2672  f560							; 
   2673  f560
   2674  f560				   .
   2675  f560							; 
   2676  f560
   2677  f560				   .
   2678  f560							; 
   2679  f560
   2680  f560				   .
   2681  f560							; 
   2682  f560
   2683  f560				   .
   2684  f560							; 
   2685  f560
   2686  f560				   .__Main_Loop
   2687  f560							; __Main_Loop
   2688  f560
   2689  f560				   .
   2690  f560							; 
   2691  f560
   2692  f560				   .
   2693  f560							; 
   2694  f560
   2695  f560				   .
   2696  f560							; 
   2697  f560
   2698  f560				   .
   2699  f560							; 
   2700  f560
   2701  f560				   .
   2702  f560							; 
   2703  f560
   2704  f560				   .
   2705  f560							; 
   2706  f560
   2707  f560				   .
   2708  f560							; 
   2709  f560
   2710  f560				   .L037		;  scorecolor	=  28  :  COLUP0  =  $CB  :  COLUP1  =	$CB
   2711  f560
   2712  f560		       a9 1c		      LDA	#28
   2713  f562		       85 a3		      STA	scorecolor
   2714  f564		       a9 cb		      LDA	#$CB
   2715  f566		       85 06		      STA	COLUP0
   2716  f568		       85 07		      STA	COLUP1
   2717  f56a				   .
   2718  f56a							; 
   2719  f56a
   2720  f56a				   .
   2721  f56a							; 
   2722  f56a
   2723  f56a				   .
   2724  f56a							; 
   2725  f56a
   2726  f56a				   .
   2727  f56a							; 
   2728  f56a
   2729  f56a				   .
   2730  f56a							; 
   2731  f56a
   2732  f56a				   .
   2733  f56a							; 
   2734  f56a
   2735  f56a				   .
   2736  f56a							; 
   2737  f56a
   2738  f56a				   .L038		;  if _Joy0_Restrainer_Counter  <>  0 then goto __Skip_All_Joystick_Input
   2739  f56a
   2740  f56a		       a5 e0		      LDA	_Joy0_Restrainer_Counter
   2741  f56c		       c9 00		      CMP	#0
   2742  f56e		       f0 03		      BEQ	.skipL038
   2743  f570				   .condpart7
   2744  f570		       4c 09 f6 	      jmp	.__Skip_All_Joystick_Input
   2745  f573
   2746  f573				   .skipL038
   2747  f573				   .
   2748  f573							; 
   2749  f573
   2750  f573				   .
   2751  f573							; 
   2752  f573
   2753  f573				   .
   2754  f573							; 
   2755  f573
   2756  f573				   .
   2757  f573							; 
   2758  f573
   2759  f573				   .
   2760  f573							; 
   2761  f573
   2762  f573				   .
   2763  f573							; 
   2764  f573
   2765  f573				   .
   2766  f573							; 
   2767  f573
   2768  f573				   .
   2769  f573							; 
   2770  f573
   2771  f573				   .
   2772  f573							; 
   2773  f573
   2774  f573				   .
   2775  f573							; 
   2776  f573
   2777  f573				   .L039		;  if !joy0left then goto __Joy0Left_Check_Done
   2778  f573
   2779  f573		       2c 80 02 	      bit	SWCHA
   2780  f576		       50 03		      BVC	.skipL039
   2781  f578				   .condpart8
   2782  f578		       4c 99 f5 	      jmp	.__Joy0Left_Check_Done
   2783  f57b
   2784  f57b				   .skipL039
   2785  f57b				   .
   2786  f57b							; 
   2787  f57b
   2788  f57b				   .
   2789  f57b							; 
   2790  f57b
   2791  f57b				   .
   2792  f57b							; 
   2793  f57b
   2794  f57b				   .
   2795  f57b							; 
   2796  f57b
   2797  f57b				   .L040		;  _Joy0_Restrainer_Counter  =  15
   2798  f57b
   2799  f57b		       a9 0f		      LDA	#15
   2800  f57d		       85 e0		      STA	_Joy0_Restrainer_Counter
   2801  f57f				   .
   2802  f57f							; 
   2803  f57f
   2804  f57f				   .
   2805  f57f							; 
   2806  f57f
   2807  f57f				   .
   2808  f57f							; 
   2809  f57f
   2810  f57f				   .
   2811  f57f							; 
   2812  f57f
   2813  f57f				   .L041		;  if _Bit0_Left_Selection{0} then goto __Increase_Left_Health_Bar
   2814  f57f
   2815  f57f		       a5 e3		      LDA	_Bit0_Left_Selection
   2816  f581		       4a		      LSR
   2817  f582		       90 03		      BCC	.skipL041
   2818  f584				   .condpart9
   2819  f584		       4c 92 f5 	      jmp	.__Increase_Left_Health_Bar
   2820  f587
   2821  f587				   .skipL041
   2822  f587				   .
   2823  f587							; 
   2824  f587
   2825  f587				   .
   2826  f587							; 
   2827  f587
   2828  f587				   .
   2829  f587							; 
   2830  f587
   2831  f587				   .
   2832  f587							; 
   2833  f587
   2834  f587				   .
   2835  f587							; 
   2836  f587
   2837  f587				   .
   2838  f587							; 
   2839  f587
   2840  f587				   .
   2841  f587							; 
   2842  f587
   2843  f587				   .
   2844  f587							; 
   2845  f587
   2846  f587				   .
   2847  f587							; 
   2848  f587
   2849  f587				   .
   2850  f587							; 
   2851  f587
   2852  f587				   .L042		;  pfscore1  =  pfscore1 * 4 | 2
   2853  f587
   2854  f587							; complex statement detected
   2855  f587		       a5 f2		      LDA	pfscore1
   2856  f589		       0a		      asl
   2857  f58a		       0a		      asl
   2858  f58b		       09 02		      ORA	#2
   2859  f58d		       85 f2		      STA	pfscore1
   2860  f58f				   .
   2861  f58f							; 
   2862  f58f
   2863  f58f				   .L043		;  goto __Joy0Left_Check_Done
   2864  f58f
   2865  f58f		       4c 99 f5 	      jmp	.__Joy0Left_Check_Done
   2866  f592
   2867  f592				   .
   2868  f592							; 
   2869  f592
   2870  f592				   .__Increase_Left_Health_Bar
   2871  f592							; __Increase_Left_Health_Bar
   2872  f592
   2873  f592				   .
   2874  f592							; 
   2875  f592
   2876  f592				   .
   2877  f592							; 
   2878  f592
   2879  f592				   .
   2880  f592							; 
   2881  f592
   2882  f592				   .
   2883  f592							; 
   2884  f592
   2885  f592				   .
   2886  f592							; 
   2887  f592
   2888  f592				   .
   2889  f592							; 
   2890  f592
   2891  f592				   .
   2892  f592							; 
   2893  f592
   2894  f592				   .
   2895  f592							; 
   2896  f592
   2897  f592				   .
   2898  f592							; 
   2899  f592
   2900  f592				   .
   2901  f592							; 
   2902  f592
   2903  f592				   .L044		;  pfscore1  =  pfscore1 * 2 | 1
   2904  f592
   2905  f592							; complex statement detected
   2906  f592		       a5 f2		      LDA	pfscore1
   2907  f594		       0a		      asl
   2908  f595		       09 01		      ORA	#1
   2909  f597		       85 f2		      STA	pfscore1
   2910  f599				   .
   2911  f599							; 
   2912  f599
   2913  f599				   .__Joy0Left_Check_Done
   2914  f599							; __Joy0Left_Check_Done
   2915  f599
   2916  f599				   .
   2917  f599							; 
   2918  f599
   2919  f599				   .
   2920  f599							; 
   2921  f599
   2922  f599				   .
   2923  f599							; 
   2924  f599
   2925  f599				   .
   2926  f599							; 
   2927  f599
   2928  f599				   .
   2929  f599							; 
   2930  f599
   2931  f599				   .
   2932  f599							; 
   2933  f599
   2934  f599				   .
   2935  f599							; 
   2936  f599
   2937  f599				   .
   2938  f599							; 
   2939  f599
   2940  f599				   .
   2941  f599							; 
   2942  f599
   2943  f599				   .
   2944  f599							; 
   2945  f599
   2946  f599				   .L045		;  if !joy0right then goto __Joy0Right_Check_Done
   2947  f599
   2948  f599		       2c 80 02 	      bit	SWCHA
   2949  f59c		       10 03		      BPL	.skipL045
   2950  f59e				   .condpart10
   2951  f59e		       4c bb f5 	      jmp	.__Joy0Right_Check_Done
   2952  f5a1
   2953  f5a1				   .skipL045
   2954  f5a1				   .
   2955  f5a1							; 
   2956  f5a1
   2957  f5a1				   .
   2958  f5a1							; 
   2959  f5a1
   2960  f5a1				   .
   2961  f5a1							; 
   2962  f5a1
   2963  f5a1				   .
   2964  f5a1							; 
   2965  f5a1
   2966  f5a1				   .L046		;  _Joy0_Restrainer_Counter  =  15
   2967  f5a1
   2968  f5a1		       a9 0f		      LDA	#15
   2969  f5a3		       85 e0		      STA	_Joy0_Restrainer_Counter
   2970  f5a5				   .
   2971  f5a5							; 
   2972  f5a5
   2973  f5a5				   .
   2974  f5a5							; 
   2975  f5a5
   2976  f5a5				   .
   2977  f5a5							; 
   2978  f5a5
   2979  f5a5				   .
   2980  f5a5							; 
   2981  f5a5
   2982  f5a5				   .L047		;  if _Bit0_Left_Selection{0} then goto __Decrease_Left_Health_Bar
   2983  f5a5
   2984  f5a5		       a5 e3		      LDA	_Bit0_Left_Selection
   2985  f5a7		       4a		      LSR
   2986  f5a8		       90 03		      BCC	.skipL047
   2987  f5aa				   .condpart11
   2988  f5aa		       4c b6 f5 	      jmp	.__Decrease_Left_Health_Bar
   2989  f5ad
   2990  f5ad				   .skipL047
   2991  f5ad				   .
   2992  f5ad							; 
   2993  f5ad
   2994  f5ad				   .
   2995  f5ad							; 
   2996  f5ad
   2997  f5ad				   .
   2998  f5ad							; 
   2999  f5ad
   3000  f5ad				   .
   3001  f5ad							; 
   3002  f5ad
   3003  f5ad				   .
   3004  f5ad							; 
   3005  f5ad
   3006  f5ad				   .
   3007  f5ad							; 
   3008  f5ad
   3009  f5ad				   .
   3010  f5ad							; 
   3011  f5ad
   3012  f5ad				   .
   3013  f5ad							; 
   3014  f5ad
   3015  f5ad				   .
   3016  f5ad							; 
   3017  f5ad
   3018  f5ad				   .
   3019  f5ad							; 
   3020  f5ad
   3021  f5ad				   .L048		;  pfscore1  =  pfscore1 / 4
   3022  f5ad
   3023  f5ad		       a5 f2		      LDA	pfscore1
   3024  f5af		       4a		      lsr
   3025  f5b0		       4a		      lsr
   3026  f5b1		       85 f2		      STA	pfscore1
   3027  f5b3				   .
   3028  f5b3							; 
   3029  f5b3
   3030  f5b3				   .L049		;  goto __Joy0Right_Check_Done
   3031  f5b3
   3032  f5b3		       4c bb f5 	      jmp	.__Joy0Right_Check_Done
   3033  f5b6
   3034  f5b6				   .
   3035  f5b6							; 
   3036  f5b6
   3037  f5b6				   .__Decrease_Left_Health_Bar
   3038  f5b6							; __Decrease_Left_Health_Bar
   3039  f5b6
   3040  f5b6				   .
   3041  f5b6							; 
   3042  f5b6
   3043  f5b6				   .
   3044  f5b6							; 
   3045  f5b6
   3046  f5b6				   .
   3047  f5b6							; 
   3048  f5b6
   3049  f5b6				   .
   3050  f5b6							; 
   3051  f5b6
   3052  f5b6				   .
   3053  f5b6							; 
   3054  f5b6
   3055  f5b6				   .
   3056  f5b6							; 
   3057  f5b6
   3058  f5b6				   .
   3059  f5b6							; 
   3060  f5b6
   3061  f5b6				   .
   3062  f5b6							; 
   3063  f5b6
   3064  f5b6				   .
   3065  f5b6							; 
   3066  f5b6
   3067  f5b6				   .
   3068  f5b6							; 
   3069  f5b6
   3070  f5b6				   .L050		;  pfscore1  =  pfscore1 / 2
   3071  f5b6
   3072  f5b6		       a5 f2		      LDA	pfscore1
   3073  f5b8		       4a		      lsr
   3074  f5b9		       85 f2		      STA	pfscore1
   3075  f5bb				   .
   3076  f5bb							; 
   3077  f5bb
   3078  f5bb				   .__Joy0Right_Check_Done
   3079  f5bb							; __Joy0Right_Check_Done
   3080  f5bb
   3081  f5bb				   .
   3082  f5bb							; 
   3083  f5bb
   3084  f5bb				   .
   3085  f5bb							; 
   3086  f5bb
   3087  f5bb				   .
   3088  f5bb							; 
   3089  f5bb
   3090  f5bb				   .
   3091  f5bb							; 
   3092  f5bb
   3093  f5bb				   .
   3094  f5bb							; 
   3095  f5bb
   3096  f5bb				   .
   3097  f5bb							; 
   3098  f5bb
   3099  f5bb				   .
   3100  f5bb							; 
   3101  f5bb
   3102  f5bb				   .
   3103  f5bb							; 
   3104  f5bb
   3105  f5bb				   .
   3106  f5bb							; 
   3107  f5bb
   3108  f5bb				   .
   3109  f5bb							; 
   3110  f5bb
   3111  f5bb				   .L051		;  if !joy0up then goto __Joy0Up_Check_Done
   3112  f5bb
   3113  f5bb		       a9 10		      lda	#$10
   3114  f5bd		       2c 80 02 	      bit	SWCHA
   3115  f5c0		       f0 03		      BEQ	.skipL051
   3116  f5c2				   .condpart12
   3117  f5c2		       4c e4 f5 	      jmp	.__Joy0Up_Check_Done
   3118  f5c5
   3119  f5c5				   .skipL051
   3120  f5c5				   .
   3121  f5c5							; 
   3122  f5c5
   3123  f5c5				   .
   3124  f5c5							; 
   3125  f5c5
   3126  f5c5				   .
   3127  f5c5							; 
   3128  f5c5
   3129  f5c5				   .
   3130  f5c5							; 
   3131  f5c5
   3132  f5c5				   .L052		;  _Joy0_Restrainer_Counter  =  15
   3133  f5c5
   3134  f5c5		       a9 0f		      LDA	#15
   3135  f5c7		       85 e0		      STA	_Joy0_Restrainer_Counter
   3136  f5c9				   .
   3137  f5c9							; 
   3138  f5c9
   3139  f5c9				   .
   3140  f5c9							; 
   3141  f5c9
   3142  f5c9				   .
   3143  f5c9							; 
   3144  f5c9
   3145  f5c9				   .
   3146  f5c9							; 
   3147  f5c9
   3148  f5c9				   .L053		;  if _Bit1_Right_Selection{1} then goto __Increase_Right_Health_Bar
   3149  f5c9
   3150  f5c9		       a5 e3		      LDA	_Bit1_Right_Selection
   3151  f5cb		       29 02		      AND	#2
   3152  f5cd		       f0 03		      BEQ	.skipL053
   3153  f5cf				   .condpart13
   3154  f5cf		       4c dd f5 	      jmp	.__Increase_Right_Health_Bar
   3155  f5d2
   3156  f5d2				   .skipL053
   3157  f5d2				   .
   3158  f5d2							; 
   3159  f5d2
   3160  f5d2				   .
   3161  f5d2							; 
   3162  f5d2
   3163  f5d2				   .
   3164  f5d2							; 
   3165  f5d2
   3166  f5d2				   .
   3167  f5d2							; 
   3168  f5d2
   3169  f5d2				   .
   3170  f5d2							; 
   3171  f5d2
   3172  f5d2				   .
   3173  f5d2							; 
   3174  f5d2
   3175  f5d2				   .
   3176  f5d2							; 
   3177  f5d2
   3178  f5d2				   .
   3179  f5d2							; 
   3180  f5d2
   3181  f5d2				   .
   3182  f5d2							; 
   3183  f5d2
   3184  f5d2				   .
   3185  f5d2							; 
   3186  f5d2
   3187  f5d2				   .L054		;  pfscore2  =  pfscore2 * 4 | 2
   3188  f5d2
   3189  f5d2							; complex statement detected
   3190  f5d2		       a5 f3		      LDA	pfscore2
   3191  f5d4		       0a		      asl
   3192  f5d5		       0a		      asl
   3193  f5d6		       09 02		      ORA	#2
   3194  f5d8		       85 f3		      STA	pfscore2
   3195  f5da				   .
   3196  f5da							; 
   3197  f5da
   3198  f5da				   .L055		;  goto __Joy0Up_Check_Done
   3199  f5da
   3200  f5da		       4c e4 f5 	      jmp	.__Joy0Up_Check_Done
   3201  f5dd
   3202  f5dd				   .
   3203  f5dd							; 
   3204  f5dd
   3205  f5dd				   .__Increase_Right_Health_Bar
   3206  f5dd							; __Increase_Right_Health_Bar
   3207  f5dd
   3208  f5dd				   .
   3209  f5dd							; 
   3210  f5dd
   3211  f5dd				   .
   3212  f5dd							; 
   3213  f5dd
   3214  f5dd				   .
   3215  f5dd							; 
   3216  f5dd
   3217  f5dd				   .
   3218  f5dd							; 
   3219  f5dd
   3220  f5dd				   .
   3221  f5dd							; 
   3222  f5dd
   3223  f5dd				   .
   3224  f5dd							; 
   3225  f5dd
   3226  f5dd				   .
   3227  f5dd							; 
   3228  f5dd
   3229  f5dd				   .
   3230  f5dd							; 
   3231  f5dd
   3232  f5dd				   .
   3233  f5dd							; 
   3234  f5dd
   3235  f5dd				   .
   3236  f5dd							; 
   3237  f5dd
   3238  f5dd				   .L056		;  pfscore2  =  pfscore2 * 2 | 1
   3239  f5dd
   3240  f5dd							; complex statement detected
   3241  f5dd		       a5 f3		      LDA	pfscore2
   3242  f5df		       0a		      asl
   3243  f5e0		       09 01		      ORA	#1
   3244  f5e2		       85 f3		      STA	pfscore2
   3245  f5e4				   .
   3246  f5e4							; 
   3247  f5e4
   3248  f5e4				   .__Joy0Up_Check_Done
   3249  f5e4							; __Joy0Up_Check_Done
   3250  f5e4
   3251  f5e4				   .
   3252  f5e4							; 
   3253  f5e4
   3254  f5e4				   .
   3255  f5e4							; 
   3256  f5e4
   3257  f5e4				   .
   3258  f5e4							; 
   3259  f5e4
   3260  f5e4				   .
   3261  f5e4							; 
   3262  f5e4
   3263  f5e4				   .
   3264  f5e4							; 
   3265  f5e4
   3266  f5e4				   .
   3267  f5e4							; 
   3268  f5e4
   3269  f5e4				   .
   3270  f5e4							; 
   3271  f5e4
   3272  f5e4				   .
   3273  f5e4							; 
   3274  f5e4
   3275  f5e4				   .
   3276  f5e4							; 
   3277  f5e4
   3278  f5e4				   .
   3279  f5e4							; 
   3280  f5e4
   3281  f5e4				   .L057		;  if !joy0down then goto __Skip_All_Joystick_Input
   3282  f5e4
   3283  f5e4		       a9 20		      lda	#$20
   3284  f5e6		       2c 80 02 	      bit	SWCHA
   3285  f5e9		       f0 03		      BEQ	.skipL057
   3286  f5eb				   .condpart14
   3287  f5eb		       4c 09 f6 	      jmp	.__Skip_All_Joystick_Input
   3288  f5ee
   3289  f5ee				   .skipL057
   3290  f5ee				   .
   3291  f5ee							; 
   3292  f5ee
   3293  f5ee				   .
   3294  f5ee							; 
   3295  f5ee
   3296  f5ee				   .
   3297  f5ee							; 
   3298  f5ee
   3299  f5ee				   .
   3300  f5ee							; 
   3301  f5ee
   3302  f5ee				   .L058		;  _Joy0_Restrainer_Counter  =  15
   3303  f5ee
   3304  f5ee		       a9 0f		      LDA	#15
   3305  f5f0		       85 e0		      STA	_Joy0_Restrainer_Counter
   3306  f5f2				   .
   3307  f5f2							; 
   3308  f5f2
   3309  f5f2				   .
   3310  f5f2							; 
   3311  f5f2
   3312  f5f2				   .
   3313  f5f2							; 
   3314  f5f2
   3315  f5f2				   .
   3316  f5f2							; 
   3317  f5f2
   3318  f5f2				   .L059		;  if _Bit1_Right_Selection{1} then goto __Decrease_Right_Health_Bar
   3319  f5f2
   3320  f5f2		       a5 e3		      LDA	_Bit1_Right_Selection
   3321  f5f4		       29 02		      AND	#2
   3322  f5f6		       f0 03		      BEQ	.skipL059
   3323  f5f8				   .condpart15
   3324  f5f8		       4c 04 f6 	      jmp	.__Decrease_Right_Health_Bar
   3325  f5fb
   3326  f5fb				   .skipL059
   3327  f5fb				   .
   3328  f5fb							; 
   3329  f5fb
   3330  f5fb				   .
   3331  f5fb							; 
   3332  f5fb
   3333  f5fb				   .
   3334  f5fb							; 
   3335  f5fb
   3336  f5fb				   .
   3337  f5fb							; 
   3338  f5fb
   3339  f5fb				   .
   3340  f5fb							; 
   3341  f5fb
   3342  f5fb				   .
   3343  f5fb							; 
   3344  f5fb
   3345  f5fb				   .
   3346  f5fb							; 
   3347  f5fb
   3348  f5fb				   .
   3349  f5fb							; 
   3350  f5fb
   3351  f5fb				   .
   3352  f5fb							; 
   3353  f5fb
   3354  f5fb				   .
   3355  f5fb							; 
   3356  f5fb
   3357  f5fb				   .L060		;  pfscore2  =  pfscore2 / 4
   3358  f5fb
   3359  f5fb		       a5 f3		      LDA	pfscore2
   3360  f5fd		       4a		      lsr
   3361  f5fe		       4a		      lsr
   3362  f5ff		       85 f3		      STA	pfscore2
   3363  f601				   .
   3364  f601							; 
   3365  f601
   3366  f601				   .L061		;  goto __Skip_All_Joystick_Input
   3367  f601
   3368  f601		       4c 09 f6 	      jmp	.__Skip_All_Joystick_Input
   3369  f604
   3370  f604				   .
   3371  f604							; 
   3372  f604
   3373  f604				   .__Decrease_Right_Health_Bar
   3374  f604							; __Decrease_Right_Health_Bar
   3375  f604
   3376  f604				   .
   3377  f604							; 
   3378  f604
   3379  f604				   .
   3380  f604							; 
   3381  f604
   3382  f604				   .
   3383  f604							; 
   3384  f604
   3385  f604				   .
   3386  f604							; 
   3387  f604
   3388  f604				   .
   3389  f604							; 
   3390  f604
   3391  f604				   .
   3392  f604							; 
   3393  f604
   3394  f604				   .
   3395  f604							; 
   3396  f604
   3397  f604				   .
   3398  f604							; 
   3399  f604
   3400  f604				   .
   3401  f604							; 
   3402  f604
   3403  f604				   .
   3404  f604							; 
   3405  f604
   3406  f604				   .L062		;  pfscore2  =  pfscore2 / 2
   3407  f604
   3408  f604		       a5 f3		      LDA	pfscore2
   3409  f606		       4a		      lsr
   3410  f607		       85 f3		      STA	pfscore2
   3411  f609				   .
   3412  f609							; 
   3413  f609
   3414  f609				   .__Skip_All_Joystick_Input
   3415  f609							; __Skip_All_Joystick_Input
   3416  f609
   3417  f609				   .
   3418  f609							; 
   3419  f609
   3420  f609				   .
   3421  f609							; 
   3422  f609
   3423  f609				   .
   3424  f609							; 
   3425  f609
   3426  f609				   .
   3427  f609							; 
   3428  f609
   3429  f609				   .
   3430  f609							; 
   3431  f609
   3432  f609				   .
   3433  f609							; 
   3434  f609
   3435  f609				   .
   3436  f609							; 
   3437  f609
   3438  f609				   .
   3439  f609							; 
   3440  f609
   3441  f609				   .L063		;  if _Joy0_Restrainer_Counter then _Joy0_Restrainer_Counter  =  _Joy0_Restrainer_Counter  -  1
   3442  f609
   3443  f609		       a5 e0		      LDA	_Joy0_Restrainer_Counter
   3444  f60b		       f0 02		      BEQ	.skipL063
   3445  f60d				   .condpart16
   3446  f60d		       c6 e0		      DEC	_Joy0_Restrainer_Counter
   3447  f60f				   .skipL063
   3448  f60f				   .
   3449  f60f							; 
   3450  f60f
   3451  f60f				   .
   3452  f60f							; 
   3453  f60f
   3454  f60f				   .
   3455  f60f							; 
   3456  f60f
   3457  f60f				   .
   3458  f60f							; 
   3459  f60f
   3460  f60f				   .
   3461  f60f							; 
   3462  f60f
   3463  f60f				   .
   3464  f60f							; 
   3465  f60f
   3466  f60f				   .
   3467  f60f							; 
   3468  f60f
   3469  f60f				   .L064		;  temp4  =  pfscore1
   3470  f60f
   3471  f60f		       a5 f2		      LDA	pfscore1
   3472  f611		       85 9f		      STA	temp4
   3473  f613				   .
   3474  f613							; 
   3475  f613
   3476  f613				   .L065		;  _sc1  =  0	:  _sc2  =  _sc2  &  15
   3477  f613
   3478  f613		       a9 00		      LDA	#0
   3479  f615		       85 93		      STA	_sc1
   3480  f617		       a5 94		      LDA	_sc2
   3481  f619		       29 0f		      AND	#15
   3482  f61b		       85 94		      STA	_sc2
   3483  f61d				   .L066		;  if temp4  >=  100 then _sc1  =  _sc1  +  16  :  temp4  =  temp4  -	100
   3484  f61d
   3485  f61d		       a5 9f		      LDA	temp4
   3486  f61f		       c9 64		      CMP	#100
   3487  f621		       90 0e		      BCC	.skipL066
   3488  f623				   .condpart17
   3489  f623		       a5 93		      LDA	_sc1
   3490  f625		       18		      CLC
   3491  f626		       69 10		      ADC	#16
   3492  f628		       85 93		      STA	_sc1
   3493  f62a		       a5 9f		      LDA	temp4
   3494  f62c		       38		      SEC
   3495  f62d		       e9 64		      SBC	#100
   3496  f62f		       85 9f		      STA	temp4
   3497  f631				   .skipL066
   3498  f631				   .L067		;  if temp4  >=  100 then _sc1  =  _sc1  +  16  :  temp4  =  temp4  -	100
   3499  f631
   3500  f631		       a5 9f		      LDA	temp4
   3501  f633		       c9 64		      CMP	#100
   3502  f635		       90 0e		      BCC	.skipL067
   3503  f637				   .condpart18
   3504  f637		       a5 93		      LDA	_sc1
   3505  f639		       18		      CLC
   3506  f63a		       69 10		      ADC	#16
   3507  f63c		       85 93		      STA	_sc1
   3508  f63e		       a5 9f		      LDA	temp4
   3509  f640		       38		      SEC
   3510  f641		       e9 64		      SBC	#100
   3511  f643		       85 9f		      STA	temp4
   3512  f645				   .skipL067
   3513  f645				   .L068		;  if temp4  >=  50 then _sc1	=  _sc1  +  5  :  temp4  =  temp4  -  50
   3514  f645
   3515  f645		       a5 9f		      LDA	temp4
   3516  f647		       c9 32		      CMP	#50
   3517  f649		       90 0e		      BCC	.skipL068
   3518  f64b				   .condpart19
   3519  f64b		       a5 93		      LDA	_sc1
   3520  f64d		       18		      CLC
   3521  f64e		       69 05		      ADC	#5
   3522  f650		       85 93		      STA	_sc1
   3523  f652		       a5 9f		      LDA	temp4
   3524  f654		       38		      SEC
   3525  f655		       e9 32		      SBC	#50
   3526  f657		       85 9f		      STA	temp4
   3527  f659				   .skipL068
   3528  f659				   .L069		;  if temp4  >=  30 then _sc1	=  _sc1  +  3  :  temp4  =  temp4  -  30
   3529  f659
   3530  f659		       a5 9f		      LDA	temp4
   3531  f65b		       c9 1e		      CMP	#30
   3532  f65d		       90 0e		      BCC	.skipL069
   3533  f65f				   .condpart20
   3534  f65f		       a5 93		      LDA	_sc1
   3535  f661		       18		      CLC
   3536  f662		       69 03		      ADC	#3
   3537  f664		       85 93		      STA	_sc1
   3538  f666		       a5 9f		      LDA	temp4
   3539  f668		       38		      SEC
   3540  f669		       e9 1e		      SBC	#30
   3541  f66b		       85 9f		      STA	temp4
   3542  f66d				   .skipL069
   3543  f66d				   .L070		;  if temp4  >=  20 then _sc1	=  _sc1  +  2  :  temp4  =  temp4  -  20
   3544  f66d
   3545  f66d		       a5 9f		      LDA	temp4
   3546  f66f		       c9 14		      CMP	#20
   3547  f671		       90 0e		      BCC	.skipL070
   3548  f673				   .condpart21
   3549  f673		       a5 93		      LDA	_sc1
   3550  f675		       18		      CLC
   3551  f676		       69 02		      ADC	#2
   3552  f678		       85 93		      STA	_sc1
   3553  f67a		       a5 9f		      LDA	temp4
   3554  f67c		       38		      SEC
   3555  f67d		       e9 14		      SBC	#20
   3556  f67f		       85 9f		      STA	temp4
   3557  f681				   .skipL070
   3558  f681				   .L071		;  if temp4  >=  10 then _sc1	=  _sc1  +  1  :  temp4  =  temp4  -  10
   3559  f681
   3560  f681		       a5 9f		      LDA	temp4
   3561  f683		       c9 0a		      CMP	#10
   3562  f685		       90 09		      BCC	.skipL071
   3563  f687				   .condpart22
   3564  f687		       e6 93		      INC	_sc1
   3565  f689		       a5 9f		      LDA	temp4
   3566  f68b		       38		      SEC
   3567  f68c		       e9 0a		      SBC	#10
   3568  f68e		       85 9f		      STA	temp4
   3569  f690				   .skipL071
   3570  f690				   .L072		;  _sc2  =   ( temp4  *  4  *	4 )   |  _sc2
   3571  f690
   3572  f690							; complex statement detected
   3573  f690		       a5 9f		      LDA	temp4
   3574  f692		       0a		      asl
   3575  f693		       0a		      asl
   3576  f694		       0a		      asl
   3577  f695		       0a		      asl
   3578  f696		       05 94		      ORA	_sc2
   3579  f698		       85 94		      STA	_sc2
   3580  f69a				   .
   3581  f69a							; 
   3582  f69a
   3583  f69a				   .
   3584  f69a							; 
   3585  f69a
   3586  f69a				   .
   3587  f69a							; 
   3588  f69a
   3589  f69a				   .
   3590  f69a							; 
   3591  f69a
   3592  f69a				   .
   3593  f69a							; 
   3594  f69a
   3595  f69a				   .
   3596  f69a							; 
   3597  f69a
   3598  f69a				   .
   3599  f69a							; 
   3600  f69a
   3601  f69a				   .L073		;  temp4  =  pfscore2
   3602  f69a
   3603  f69a		       a5 f3		      LDA	pfscore2
   3604  f69c		       85 9f		      STA	temp4
   3605  f69e				   .
   3606  f69e							; 
   3607  f69e
   3608  f69e				   .L074		;  _sc2  =  _sc2  &  240  :  _sc3  =  0
   3609  f69e
   3610  f69e		       a5 94		      LDA	_sc2
   3611  f6a0		       29 f0		      AND	#240
   3612  f6a2		       85 94		      STA	_sc2
   3613  f6a4		       a9 00		      LDA	#0
   3614  f6a6		       85 95		      STA	_sc3
   3615  f6a8				   .L075		;  if temp4  >=  100 then _sc2  =  _sc2  +  1	:  temp4  =  temp4  -  100
   3616  f6a8
   3617  f6a8		       a5 9f		      LDA	temp4
   3618  f6aa		       c9 64		      CMP	#100
   3619  f6ac		       90 09		      BCC	.skipL075
   3620  f6ae				   .condpart23
   3621  f6ae		       e6 94		      INC	_sc2
   3622  f6b0		       a5 9f		      LDA	temp4
   3623  f6b2		       38		      SEC
   3624  f6b3		       e9 64		      SBC	#100
   3625  f6b5		       85 9f		      STA	temp4
   3626  f6b7				   .skipL075
   3627  f6b7				   .L076		;  if temp4  >=  100 then _sc2  =  _sc2  +  1	:  temp4  =  temp4  -  100
   3628  f6b7
   3629  f6b7		       a5 9f		      LDA	temp4
   3630  f6b9		       c9 64		      CMP	#100
   3631  f6bb		       90 09		      BCC	.skipL076
   3632  f6bd				   .condpart24
   3633  f6bd		       e6 94		      INC	_sc2
   3634  f6bf		       a5 9f		      LDA	temp4
   3635  f6c1		       38		      SEC
   3636  f6c2		       e9 64		      SBC	#100
   3637  f6c4		       85 9f		      STA	temp4
   3638  f6c6				   .skipL076
   3639  f6c6				   .L077		;  if temp4  >=  50 then _sc3	=  _sc3  +  80	:  temp4  =  temp4  -  50
   3640  f6c6
   3641  f6c6		       a5 9f		      LDA	temp4
   3642  f6c8		       c9 32		      CMP	#50
   3643  f6ca		       90 0e		      BCC	.skipL077
   3644  f6cc				   .condpart25
   3645  f6cc		       a5 95		      LDA	_sc3
   3646  f6ce		       18		      CLC
   3647  f6cf		       69 50		      ADC	#80
   3648  f6d1		       85 95		      STA	_sc3
   3649  f6d3		       a5 9f		      LDA	temp4
   3650  f6d5		       38		      SEC
   3651  f6d6		       e9 32		      SBC	#50
   3652  f6d8		       85 9f		      STA	temp4
   3653  f6da				   .skipL077
   3654  f6da				   .L078		;  if temp4  >=  30 then _sc3	=  _sc3  +  48	:  temp4  =  temp4  -  30
   3655  f6da
   3656  f6da		       a5 9f		      LDA	temp4
   3657  f6dc		       c9 1e		      CMP	#30
   3658  f6de		       90 0e		      BCC	.skipL078
   3659  f6e0				   .condpart26
   3660  f6e0		       a5 95		      LDA	_sc3
   3661  f6e2		       18		      CLC
   3662  f6e3		       69 30		      ADC	#48
   3663  f6e5		       85 95		      STA	_sc3
   3664  f6e7		       a5 9f		      LDA	temp4
   3665  f6e9		       38		      SEC
   3666  f6ea		       e9 1e		      SBC	#30
   3667  f6ec		       85 9f		      STA	temp4
   3668  f6ee				   .skipL078
   3669  f6ee				   .L079		;  if temp4  >=  20 then _sc3	=  _sc3  +  32	:  temp4  =  temp4  -  20
   3670  f6ee
   3671  f6ee		       a5 9f		      LDA	temp4
   3672  f6f0		       c9 14		      CMP	#20
   3673  f6f2		       90 0e		      BCC	.skipL079
   3674  f6f4				   .condpart27
   3675  f6f4		       a5 95		      LDA	_sc3
   3676  f6f6		       18		      CLC
   3677  f6f7		       69 20		      ADC	#32
   3678  f6f9		       85 95		      STA	_sc3
   3679  f6fb		       a5 9f		      LDA	temp4
   3680  f6fd		       38		      SEC
   3681  f6fe		       e9 14		      SBC	#20
   3682  f700		       85 9f		      STA	temp4
   3683  f702				   .skipL079
   3684  f702				   .L080		;  if temp4  >=  10 then _sc3	=  _sc3  +  16	:  temp4  =  temp4  -  10
   3685  f702
   3686  f702		       a5 9f		      LDA	temp4
   3687  f704		       c9 0a		      CMP	#10
   3688  f706		       90 0e		      BCC	.skipL080
   3689  f708				   .condpart28
   3690  f708		       a5 95		      LDA	_sc3
   3691  f70a		       18		      CLC
   3692  f70b		       69 10		      ADC	#16
   3693  f70d		       85 95		      STA	_sc3
   3694  f70f		       a5 9f		      LDA	temp4
   3695  f711		       38		      SEC
   3696  f712		       e9 0a		      SBC	#10
   3697  f714		       85 9f		      STA	temp4
   3698  f716				   .skipL080
   3699  f716				   .L081		;  _sc3  =  _sc3  |  temp4
   3700  f716
   3701  f716		       a5 95		      LDA	_sc3
   3702  f718		       05 9f		      ORA	temp4
   3703  f71a		       85 95		      STA	_sc3
   3704  f71c				   .
   3705  f71c							; 
   3706  f71c
   3707  f71c				   .
   3708  f71c							; 
   3709  f71c
   3710  f71c				   .
   3711  f71c							; 
   3712  f71c
   3713  f71c				   .
   3714  f71c							; 
   3715  f71c
   3716  f71c				   .
   3717  f71c							; 
   3718  f71c
   3719  f71c				   .
   3720  f71c							; 
   3721  f71c
   3722  f71c				   .
   3723  f71c							; 
   3724  f71c
   3725  f71c				   .L082		;  drawscreen
   3726  f71c
   3727  f71c		       20 c3 f3 	      jsr	drawscreen
   3728  f71f				   .
   3729  f71f							; 
   3730  f71f
   3731  f71f				   .
   3732  f71f							; 
   3733  f71f
   3734  f71f				   .
   3735  f71f							; 
   3736  f71f
   3737  f71f				   .
   3738  f71f							; 
   3739  f71f
   3740  f71f				   .
   3741  f71f							; 
   3742  f71f
   3743  f71f				   .
   3744  f71f							; 
   3745  f71f
   3746  f71f				   .
   3747  f71f							; 
   3748  f71f
   3749  f71f				   .
   3750  f71f							; 
   3751  f71f
   3752  f71f				   .
   3753  f71f							; 
   3754  f71f
   3755  f71f				   .
   3756  f71f							; 
   3757  f71f
   3758  f71f				   .
   3759  f71f							; 
   3760  f71f
   3761  f71f				   .
   3762  f71f							; 
   3763  f71f
   3764  f71f				   .
   3765  f71f							; 
   3766  f71f
   3767  f71f				   .
   3768  f71f							; 
   3769  f71f
   3770  f71f				   .L083		;  if !switchreset then goto __Main_Loop
   3771  f71f
   3772  f71f		       a9 01		      lda	#1
   3773  f721		       2c 82 02 	      bit	SWCHB
   3774  f724		       f0 03		      BEQ	.skipL083
   3775  f726				   .condpart29
   3776  f726		       4c 60 f5 	      jmp	.__Main_Loop
   3777  f729
   3778  f729				   .skipL083
   3779  f729				   .
   3780  f729							; 
   3781  f729
   3782  f729				   .
   3783  f729							; 
   3784  f729
   3785  f729				   .
   3786  f729							; 
   3787  f729
   3788  f729				   .
   3789  f729							; 
   3790  f729
   3791  f729				   .L084		;  goto __Start_Restart
   3792  f729		       4c 63 f4 	      jmp	.__Start_Restart
   3793  f72c				  -	      if	(<*) > (<(*+0))
   3794  f72c				  -	      repeat	($100-<*)
   3795  f72c				  -	      .byte	0
   3796  f72c				  -	      repend
   3797  f72c					      endif
   3798  f72c				   playerL07_0
   3799  f72c		       aa		      .byte.b	%10101010
   3800  f72d				  -	      if	(<*) > (<(*+0))
   3801  f72d				  -	      repeat	($100-<*)
   3802  f72d				  -	      .byte	0
   3803  f72d				  -	      repend
   3804  f72d					      endif
   3805  f72d				   playerL08_1
   3806  f72d		       ff		      .byte.b	%11111111
   3807  f72e				  -	      if	(<*) > (<(*+0))
   3808  f72e				  -	      repeat	($100-<*)
   3809  f72e				  -	      .byte	0
   3810  f72e				  -	      repend
   3811  f72e					      endif
   3812  f72e				   playerL021_0
   3813  f72e		       aa		      .byte.b	%10101010
   3814  f72f				  -	      if	(<*) > (<(*+0))
   3815  f72f				  -	      repeat	($100-<*)
   3816  f72f				  -	      .byte	0
   3817  f72f				  -	      repend
   3818  f72f					      endif
   3819  f72f				   playerL024_0
   3820  f72f		       ff		      .byte.b	%11111111
   3821  f730				  -	      if	(<*) > (<(*+0))
   3822  f730				  -	      repeat	($100-<*)
   3823  f730				  -	      .byte	0
   3824  f730				  -	      repend
   3825  f730					      endif
   3826  f730				   playerL028_1
   3827  f730		       aa		      .byte.b	%10101010
   3828  f731				  -	      if	(<*) > (<(*+0))
   3829  f731				  -	      repeat	($100-<*)
   3830  f731				  -	      .byte	0
   3831  f731				  -	      repend
   3832  f731					      endif
   3833  f731				   playerL031_1
   3834  f731		       ff		      .byte.b	%11111111
   3835  f732					      if	ECHOFIRST
      2154 bytes of ROM space left
   3836  f732					      echo	"    ",[(scoretable - *)]d , "bytes of ROM space left")
   3837  f732					      endif
   3838  f732		       00 01	   ECHOFIRST  =	1
   3839  f732
   3840  f732
   3841  f732
   3842  f732							; Provided under the CC0 license. See the included LICENSE.txt for details.
   3843  f732
   3844  f732							; feel free to modify the score graphics - just keep each digit 8 high
   3845  f732							; and keep the conditional compilation stuff intact
   3846  f732				  -	      ifconst	ROM2k
   3847  f732				  -	      ORG	$F7AC-8
   3848  f732					      else
   3849  f732				  -	      ifconst	bankswitch
   3850  f732				  -	      if	bankswitch == 8
   3851  f732				  -	      ORG	$2F94-bscode_length
   3852  f732				  -	      RORG	$FF94-bscode_length
   3853  f732				  -	      endif
   3854  f732				  -	      if	bankswitch == 16
   3855  f732				  -	      ORG	$4F94-bscode_length
   3856  f732				  -	      RORG	$FF94-bscode_length
   3857  f732				  -	      endif
   3858  f732				  -	      if	bankswitch == 32
   3859  f732				  -	      ORG	$8F94-bscode_length
   3860  f732				  -	      RORG	$FF94-bscode_length
   3861  f732				  -	      endif
   3862  f732				  -	      if	bankswitch == 64
   3863  f732				  -	      ORG	$10F80-bscode_length
   3864  f732				  -	      RORG	$1FF80-bscode_length
   3865  f732				  -	      endif
   3866  f732					      else
   3867  ff9c					      ORG	$FF9C
   3868  ff9c					      endif
   3869  ff9c					      endif
   3870  ff9c
   3871  ff9c							; font equates
   3872  ff9c		       00 01	   .21stcentury =	1
   3873  ff9c		       00 02	   alarmclock =	2
   3874  ff9c		       00 03	   handwritten =	3
   3875  ff9c		       00 04	   interrupted =	4
   3876  ff9c		       00 05	   retroputer =	5
   3877  ff9c		       00 06	   whimsey    =	6
   3878  ff9c		       00 07	   tiny       =	7
   3879  ff9c		       00 08	   hex	      =	8
   3880  ff9c
   3881  ff9c				  -	      ifconst	font
   3882  ff9c				  -	      if	font == hex
   3883  ff9c				  -	      ORG	. - 48
   3884  ff9c				  -	      endif
   3885  ff9c					      endif
   3886  ff9c
   3887  ff9c				   scoretable
   3888  ff9c
   3889  ff9c				  -	      ifconst	font
   3890  ff9c				  -	      if	font == .21stcentury
   3891  ff9c				  -	      include	"score_graphics.asm.21stcentury"
   3892  ff9c				  -	      endif
   3893  ff9c				  -	      if	font == alarmclock
   3894  ff9c				  -	      include	"score_graphics.asm.alarmclock"
   3895  ff9c				  -	      endif
   3896  ff9c				  -	      if	font == handwritten
   3897  ff9c				  -	      include	"score_graphics.asm.handwritten"
   3898  ff9c				  -	      endif
   3899  ff9c				  -	      if	font == interrupted
   3900  ff9c				  -	      include	"score_graphics.asm.interrupted"
   3901  ff9c				  -	      endif
   3902  ff9c				  -	      if	font == retroputer
   3903  ff9c				  -	      include	"score_graphics.asm.retroputer"
   3904  ff9c				  -	      endif
   3905  ff9c				  -	      if	font == whimsey
   3906  ff9c				  -	      include	"score_graphics.asm.whimsey"
   3907  ff9c				  -	      endif
   3908  ff9c				  -	      if	font == tiny
   3909  ff9c				  -	      include	"score_graphics.asm.tiny"
   3910  ff9c				  -	      endif
   3911  ff9c				  -	      if	font == hex
   3912  ff9c				  -	      include	"score_graphics.asm.hex"
   3913  ff9c				  -	      endif
   3914  ff9c					      else		; default font
   3915  ff9c
   3916  ff9c		       3c		      .byte.b	%00111100
   3917  ff9d		       66		      .byte.b	%01100110
   3918  ff9e		       66		      .byte.b	%01100110
   3919  ff9f		       66		      .byte.b	%01100110
   3920  ffa0		       66		      .byte.b	%01100110
   3921  ffa1		       66		      .byte.b	%01100110
   3922  ffa2		       66		      .byte.b	%01100110
   3923  ffa3		       3c		      .byte.b	%00111100
   3924  ffa4
   3925  ffa4		       7e		      .byte.b	%01111110
   3926  ffa5		       18		      .byte.b	%00011000
   3927  ffa6		       18		      .byte.b	%00011000
   3928  ffa7		       18		      .byte.b	%00011000
   3929  ffa8		       18		      .byte.b	%00011000
   3930  ffa9		       38		      .byte.b	%00111000
   3931  ffaa		       18		      .byte.b	%00011000
   3932  ffab		       08		      .byte.b	%00001000
   3933  ffac
   3934  ffac		       7e		      .byte.b	%01111110
   3935  ffad		       60		      .byte.b	%01100000
   3936  ffae		       60		      .byte.b	%01100000
   3937  ffaf		       3c		      .byte.b	%00111100
   3938  ffb0		       06		      .byte.b	%00000110
   3939  ffb1		       06		      .byte.b	%00000110
   3940  ffb2		       46		      .byte.b	%01000110
   3941  ffb3		       3c		      .byte.b	%00111100
   3942  ffb4
   3943  ffb4		       3c		      .byte.b	%00111100
   3944  ffb5		       46		      .byte.b	%01000110
   3945  ffb6		       06		      .byte.b	%00000110
   3946  ffb7		       06		      .byte.b	%00000110
   3947  ffb8		       1c		      .byte.b	%00011100
   3948  ffb9		       06		      .byte.b	%00000110
   3949  ffba		       46		      .byte.b	%01000110
   3950  ffbb		       3c		      .byte.b	%00111100
   3951  ffbc
   3952  ffbc		       0c		      .byte.b	%00001100
   3953  ffbd		       0c		      .byte.b	%00001100
   3954  ffbe		       7e		      .byte.b	%01111110
   3955  ffbf		       4c		      .byte.b	%01001100
   3956  ffc0		       4c		      .byte.b	%01001100
   3957  ffc1		       2c		      .byte.b	%00101100
   3958  ffc2		       1c		      .byte.b	%00011100
   3959  ffc3		       0c		      .byte.b	%00001100
   3960  ffc4
   3961  ffc4		       3c		      .byte.b	%00111100
   3962  ffc5		       46		      .byte.b	%01000110
   3963  ffc6		       06		      .byte.b	%00000110
   3964  ffc7		       06		      .byte.b	%00000110
   3965  ffc8		       3c		      .byte.b	%00111100
   3966  ffc9		       60		      .byte.b	%01100000
   3967  ffca		       60		      .byte.b	%01100000
   3968  ffcb		       7e		      .byte.b	%01111110
   3969  ffcc
   3970  ffcc		       3c		      .byte.b	%00111100
   3971  ffcd		       66		      .byte.b	%01100110
   3972  ffce		       66		      .byte.b	%01100110
   3973  ffcf		       66		      .byte.b	%01100110
   3974  ffd0		       7c		      .byte.b	%01111100
   3975  ffd1		       60		      .byte.b	%01100000
   3976  ffd2		       62		      .byte.b	%01100010
   3977  ffd3		       3c		      .byte.b	%00111100
   3978  ffd4
   3979  ffd4		       30		      .byte.b	%00110000
   3980  ffd5		       30		      .byte.b	%00110000
   3981  ffd6		       30		      .byte.b	%00110000
   3982  ffd7		       18		      .byte.b	%00011000
   3983  ffd8		       0c		      .byte.b	%00001100
   3984  ffd9		       06		      .byte.b	%00000110
   3985  ffda		       42		      .byte.b	%01000010
   3986  ffdb		       3e		      .byte.b	%00111110
   3987  ffdc
   3988  ffdc		       3c		      .byte.b	%00111100
   3989  ffdd		       66		      .byte.b	%01100110
   3990  ffde		       66		      .byte.b	%01100110
   3991  ffdf		       66		      .byte.b	%01100110
   3992  ffe0		       3c		      .byte.b	%00111100
   3993  ffe1		       66		      .byte.b	%01100110
   3994  ffe2		       66		      .byte.b	%01100110
   3995  ffe3		       3c		      .byte.b	%00111100
   3996  ffe4
   3997  ffe4		       3c		      .byte.b	%00111100
   3998  ffe5		       46		      .byte.b	%01000110
   3999  ffe6		       06		      .byte.b	%00000110
   4000  ffe7		       3e		      .byte.b	%00111110
   4001  ffe8		       66		      .byte.b	%01100110
   4002  ffe9		       66		      .byte.b	%01100110
   4003  ffea		       66		      .byte.b	%01100110
   4004  ffeb		       3c		      .byte.b	%00111100
   4005  ffec
   4006  ffec					      ifnconst	DPC_kernel_options
   4007  ffec
   4008  ffec		       00		      .byte.b	%00000000
   4009  ffed		       00		      .byte.b	%00000000
   4010  ffee		       00		      .byte.b	%00000000
   4011  ffef		       00		      .byte.b	%00000000
   4012  fff0		       00		      .byte.b	%00000000
   4013  fff1		       00		      .byte.b	%00000000
   4014  fff2		       00		      .byte.b	%00000000
   4015  fff3		       00		      .byte.b	%00000000
   4016  fff4
   4017  fff4					      endif
   4018  fff4
   4019  fff4					      endif
   4020  fff4
   4021  fff4				  -	      ifconst	ROM2k
   4022  fff4				  -	      ORG	$F7FC
   4023  fff4					      else
   4024  fff4				  -	      ifconst	bankswitch
   4025  fff4				  -	      if	bankswitch == 8
   4026  fff4				  -	      ORG	$2FF4-bscode_length
   4027  fff4				  -	      RORG	$FFF4-bscode_length
   4028  fff4				  -	      endif
   4029  fff4				  -	      if	bankswitch == 16
   4030  fff4				  -	      ORG	$4FF4-bscode_length
   4031  fff4				  -	      RORG	$FFF4-bscode_length
   4032  fff4				  -	      endif
   4033  fff4				  -	      if	bankswitch == 32
   4034  fff4				  -	      ORG	$8FF4-bscode_length
   4035  fff4				  -	      RORG	$FFF4-bscode_length
   4036  fff4				  -	      endif
   4037  fff4				  -	      if	bankswitch == 64
   4038  fff4				  -	      ORG	$10FE0-bscode_length
   4039  fff4				  -	      RORG	$1FFE0-bscode_length
   4040  fff4				  -	      endif
   4041  fff4					      else
   4042  fffc					      ORG	$FFFC
   4043  fffc					      endif
   4044  fffc					      endif
   4045  fffc							; Provided under the CC0 license. See the included LICENSE.txt for details.
   4046  fffc
   4047  fffc				  -	      ifconst	bankswitch
   4048  fffc				  -	      if	bankswitch == 8
   4049  fffc				  -	      ORG	$2FFC
   4050  fffc				  -	      RORG	$FFFC
   4051  fffc				  -	      endif
   4052  fffc				  -	      if	bankswitch == 16
   4053  fffc				  -	      ORG	$4FFC
   4054  fffc				  -	      RORG	$FFFC
   4055  fffc				  -	      endif
   4056  fffc				  -	      if	bankswitch == 32
   4057  fffc				  -	      ORG	$8FFC
   4058  fffc				  -	      RORG	$FFFC
   4059  fffc				  -	      endif
   4060  fffc				  -	      if	bankswitch == 64
   4061  fffc				  -	      ORG	$10FF0
   4062  fffc				  -	      RORG	$1FFF0
   4063  fffc				  -	      lda	$ffe0	; we use wasted space to assist stella with EF format auto-detection
   4064  fffc				  -	      ORG	$10FF8
   4065  fffc				  -	      RORG	$1FFF8
   4066  fffc				  -	      ifconst	superchip
   4067  fffc				  -	      .byte	"E","F","S","C"
   4068  fffc				  -	      else
   4069  fffc				  -	      .byte	"E","F","E","F"
   4070  fffc				  -	      endif
   4071  fffc				  -	      ORG	$10FFC
   4072  fffc				  -	      RORG	$1FFFC
   4073  fffc				  -	      endif
   4074  fffc					      else
   4075  fffc				  -	      ifconst	ROM2k
   4076  fffc				  -	      ORG	$F7FC
   4077  fffc					      else
   4078  fffc					      ORG	$FFFC
   4079  fffc					      endif
   4080  fffc					      endif
   4081  fffc		       00 f0		      .word.w	(start & $ffff)
   4082  fffe		       00 f0		      .word.w	(start & $ffff)
