

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Sun Nov 13 20:47:10 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        Big_Data_Ser
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+------------+-----+
    |             Modules             | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |            |     |
    |             & Loops             | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |     LUT    | URAM|
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+------------+-----+
    |+ dut                            |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|  3 (1%)|  6158 (5%)|  7546 (14%)|    -|
    | + dut_Pipeline_1                |     -|  2.10|        9|  68.400|         -|        9|     -|        no|     -|       -|    5 (~0%)|    46 (~0%)|    -|
    |  o Loop 1                       |     -|  5.55|        7|  53.200|         1|        1|     7|       yes|     -|       -|          -|           -|    -|
    | + dut_Pipeline_2                |     -|  2.10|        9|  68.400|         -|        9|     -|        no|     -|       -|    5 (~0%)|    46 (~0%)|    -|
    |  o Loop 1                       |     -|  5.55|        7|  53.200|         1|        1|     7|       yes|     -|       -|          -|           -|    -|
    | + dut_Pipeline_3                |     -|  2.10|        9|  68.400|         -|        9|     -|        no|     -|       -|    5 (~0%)|    46 (~0%)|    -|
    |  o Loop 1                       |     -|  5.55|        7|  53.200|         1|        1|     7|       yes|     -|       -|          -|           -|    -|
    | + dut_Pipeline_VITIS_LOOP_38_1  |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|       -|  519 (~0%)|    921 (1%)|    -|
    |  o VITIS_LOOP_38_1              |    II|  5.55|        -|       -|        35|       10|     -|       yes|     -|       -|          -|           -|    -|
    | + dut_Pipeline_VITIS_LOOP_73_2  |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|       -|  3840 (3%)|   3894 (7%)|    -|
    |  o VITIS_LOOP_73_2              |     -|  5.55|        -|       -|       172|       20|     -|       yes|     -|       -|          -|           -|    -|
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+-------------------------+
| Interface     | Register   | Offset | Width | Access | Description             |
+---------------+------------+--------+-------+--------+-------------------------+
| s_axi_control | src_buff_1 | 0x10   | 32    | W      | Data signal of src_buff |
| s_axi_control | src_buff_2 | 0x14   | 32    | W      | Data signal of src_buff |
| s_axi_control | src_sz     | 0x1c   | 32    | W      | Data signal of src_sz   |
| s_axi_control | dst_buff_1 | 0x24   | 32    | W      | Data signal of dst_buff |
| s_axi_control | dst_buff_2 | 0x28   | 32    | W      | Data signal of dst_buff |
+---------------+------------+--------+-------+--------+-------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| src_buff | inout     | char*    |
| src_sz   | in        | int      |
| dst_buff | inout     | char*    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| src_buff | m_axi_gmem    | interface |          |                                      |
| src_buff | s_axi_control | register  | offset   | name=src_buff_1 offset=0x10 range=32 |
| src_buff | s_axi_control | register  | offset   | name=src_buff_2 offset=0x14 range=32 |
| src_sz   | s_axi_control | register  |          | name=src_sz offset=0x1c range=32     |
| dst_buff | m_axi_gmem    | interface |          |                                      |
| dst_buff | s_axi_control | register  | offset   | name=dst_buff_1 offset=0x24 range=32 |
| dst_buff | s_axi_control | register  | offset   | name=dst_buff_2 offset=0x28 range=32 |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------------------+
| HW Interface | Direction | Length | Width | Location                    |
+--------------+-----------+--------+-------+-----------------------------+
| m_axi_gmem   | write     | 4      | 8     | Big_Data_Ser/top.cpp:60:29  |
| m_axi_gmem   | write     | 4      | 8     | Big_Data_Ser/top.cpp:64:21  |
| m_axi_gmem   | read      | 8      | 8     | Big_Data_Ser/top.cpp:93:38  |
| m_axi_gmem   | write     | 8      | 8     | Big_Data_Ser/top.cpp:91:31  |
| m_axi_gmem   | write     | 4      | 8     | Big_Data_Ser/top.cpp:118:22 |
+--------------+-----------+--------+-------+-----------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                              | Resolution | Location                    |
+--------------+----------+-----------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------+
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Stride is incompatible                                                                               | 214-230    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Stride is incompatible                                                                               | 214-230    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access load is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access load is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access load is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access load is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access load is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access load is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access load is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access load is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | src_buff | VITIS_LOOP_73_2 | Access call is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access store is in the conditional branch                                                            | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access store is in the conditional branch                                                            | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access store is in the conditional branch                                                            | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access store is in the conditional branch                                                            | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access store is in the conditional branch                                                            | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access store is in the conditional branch                                                            | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access store is in the conditional branch                                                            | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access store is in the conditional branch                                                            | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access call is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_73_2 | Access call is in the conditional branch                                                             | 214-232    | Big_Data_Ser/top.cpp:73:19  |
| m_axi_gmem   | dst_buff |                 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Big_Data_Ser/top.cpp:60:29  |
| m_axi_gmem   | dst_buff |                 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Big_Data_Ser/top.cpp:64:21  |
| m_axi_gmem   | src_buff |                 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Big_Data_Ser/top.cpp:93:38  |
| m_axi_gmem   | dst_buff |                 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Big_Data_Ser/top.cpp:91:31  |
| m_axi_gmem   | dst_buff |                 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Big_Data_Ser/top.cpp:118:22 |
+--------------+----------+-----------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+---------------------------------+-----+--------+--------------+-----+--------+---------+
| + dut                           | 3   |        |              |     |        |         |
|   add_ln41_fu_173_p2            | -   |        | add_ln41     | add | fabric | 0       |
|   mul_32s_34ns_65_5_1_U19       | 3   |        | mul          | mul | auto   | 4       |
|   neg_mul_fu_212_p2             | -   |        | neg_mul      | sub | fabric | 0       |
|   neg_ti_fu_232_p2              | -   |        | neg_ti       | sub | fabric | 0       |
|   sub_fu_244_p2                 | -   |        | sub          | add | fabric | 0       |
|  + dut_Pipeline_1               | 0   |        |              |     |        |         |
|    empty_39_fu_56_p2            | -   |        | empty_39     | add | fabric | 0       |
|  + dut_Pipeline_2               | 0   |        |              |     |        |         |
|    empty_37_fu_56_p2            | -   |        | empty_37     | add | fabric | 0       |
|  + dut_Pipeline_3               | 0   |        |              |     |        |         |
|    empty_35_fu_56_p2            | -   |        | empty_35     | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_38_1 | 0   |        |              |     |        |         |
|    cur_src_fu_254_p2            | -   |        | cur_src      | add | fabric | 0       |
|    add_ln41_1_fu_289_p2         | -   |        | add_ln41_1   | add | fabric | 0       |
|    add_ln42_fu_299_p2           | -   |        | add_ln42     | add | fabric | 0       |
|    ptr_col_d1                   | -   |        | add_ln53     | add | fabric | 0       |
|    grp_fu_236_p2                | -   |        | ret_V        | add | fabric | 0       |
|    add_ln54_fu_362_p2           | -   |        | add_ln54     | add | fabric | 0       |
|    add_ln56_fu_372_p2           | -   |        | add_ln56     | add | fabric | 0       |
|    add_ln60_fu_345_p2           | -   |        | add_ln60     | add | fabric | 0       |
|    add_ln60_1_fu_386_p2         | -   |        | add_ln60_1   | add | fabric | 0       |
|    add_ln64_fu_397_p2           | -   |        | add_ln64     | add | fabric | 0       |
|    add_ln49_fu_403_p2           | -   |        | add_ln49     | add | fabric | 0       |
|    grp_fu_236_p2                | -   |        | ret_V_1      | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_73_2 | 0   |        |              |     |        |         |
|    add_ln73_fu_651_p2           | -   |        | add_ln73     | add | fabric | 0       |
|    add_ln71_fu_697_p2           | -   |        | add_ln71     | add | fabric | 0       |
|    add_ln71_1_fu_725_p2         | -   |        | add_ln71_1   | add | fabric | 0       |
|    cur_src_fu_661_p2            | -   |        | cur_src      | add | fabric | 0       |
|    add_ln82_fu_672_p2           | -   |        | add_ln82     | add | fabric | 0       |
|    add_ln82_1_fu_686_p2         | -   |        | add_ln82_1   | add | fabric | 0       |
|    add_ln104_fu_740_p2          | -   |        | add_ln104    | add | fabric | 0       |
|    add_ln104_1_fu_823_p2        | -   |        | add_ln104_1  | add | fabric | 0       |
|    add_ln104_2_fu_864_p2        | -   |        | add_ln104_2  | add | fabric | 0       |
|    add_ln104_3_fu_875_p2        | -   |        | add_ln104_3  | add | fabric | 0       |
|    add_ln104_4_fu_883_p2        | -   |        | add_ln104_4  | add | fabric | 0       |
|    add_ln104_5_fu_922_p2        | -   |        | add_ln104_5  | add | fabric | 0       |
|    add_ln104_6_fu_930_p2        | -   |        | add_ln104_6  | add | fabric | 0       |
|    add_ln104_7_fu_941_p2        | -   |        | add_ln104_7  | add | fabric | 0       |
|    add_ln104_8_fu_969_p2        | -   |        | add_ln104_8  | add | fabric | 0       |
|    add_ln104_9_fu_1036_p2       | -   |        | add_ln104_9  | add | fabric | 0       |
|    add_ln104_10_fu_1044_p2      | -   |        | add_ln104_10 | add | fabric | 0       |
|    add_ln104_11_fu_946_p2       | -   |        | add_ln104_11 | add | fabric | 0       |
|    add_ln104_12_fu_983_p2       | -   |        | add_ln104_12 | add | fabric | 0       |
|    add_ln104_13_fu_1055_p2      | -   |        | add_ln104_13 | add | fabric | 0       |
|    add_ln104_14_fu_1083_p2      | -   |        | add_ln104_14 | add | fabric | 0       |
|    add_ln104_15_fu_951_p2       | -   |        | add_ln104_15 | add | fabric | 0       |
|    add_ln104_16_fu_997_p2       | -   |        | add_ln104_16 | add | fabric | 0       |
|    add_ln104_17_fu_1060_p2      | -   |        | add_ln104_17 | add | fabric | 0       |
|    add_ln104_18_fu_1097_p2      | -   |        | add_ln104_18 | add | fabric | 0       |
|    add_ln104_19_fu_956_p2       | -   |        | add_ln104_19 | add | fabric | 0       |
|    add_ln104_20_fu_1011_p2      | -   |        | add_ln104_20 | add | fabric | 0       |
|    add_ln104_21_fu_1065_p2      | -   |        | add_ln104_21 | add | fabric | 0       |
|    add_ln104_22_fu_1111_p2      | -   |        | add_ln104_22 | add | fabric | 0       |
|    add_ln104_23_fu_961_p2       | -   |        | add_ln104_23 | add | fabric | 0       |
|    add_ln104_24_fu_1025_p2      | -   |        | add_ln104_24 | add | fabric | 0       |
|    add_ln104_25_fu_1070_p2      | -   |        | add_ln104_25 | add | fabric | 0       |
|    add_ln104_26_fu_1125_p2      | -   |        | add_ln104_26 | add | fabric | 0       |
|    add_ln104_27_fu_1075_p2      | -   |        | add_ln104_27 | add | fabric | 0       |
|    add_ln104_28_fu_1139_p2      | -   |        | add_ln104_28 | add | fabric | 0       |
|    ptr_col2_d0                  | -   |        | add_ln107    | add | fabric | 0       |
|    val_fu_1150_p2               | -   |        | val          | sub | fabric | 0       |
|    add_ln112_fu_911_p2          | -   |        | add_ln112    | add | fabric | 0       |
|    add_ln118_fu_855_p2          | -   |        | add_ln118    | add | fabric | 0       |
|    add_ln93_fu_897_p2           | -   |        | add_ln93     | add | fabric | 0       |
|    add_ln96_fu_845_p2           | -   |        | add_ln96     | add | fabric | 0       |
|    add_ln122_fu_806_p2          | -   |        | add_ln122    | add | fabric | 0       |
+---------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+---------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+-------------------+------+------+--------+---------------+---------+------+---------+
| + dut             | 0    | 0    |        |               |         |      |         |
|   ptr_col_U       | -    | -    |        | ptr_col       | ram_t2p | auto | 1       |
|   ptr_col2_U      | -    | -    |        | ptr_col2      | ram_1p  | auto | 1       |
|   ptr_col2_base_U | -    | -    |        | ptr_col2_base | ram_1p  | auto | 1       |
+-------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------+------------------------------------------+
| Type      | Options                                         | Location                                 |
+-----------+-------------------------------------------------+------------------------------------------+
| interface | mode=m_axi port=src_buff depth=SRC_INTERFACE_SZ | Big_Data_Ser/top.cpp:23 in dut, src_buff |
| interface | mode=m_axi port=dst_buff depth=DST_INTERFACE_SZ | Big_Data_Ser/top.cpp:24 in dut, dst_buff |
| interface | mode=s_axilite port=src_sz                      | Big_Data_Ser/top.cpp:25 in dut, src_sz   |
| pipeline  | II=20                                           | Big_Data_Ser/top.cpp:75 in dut           |
+-----------+-------------------------------------------------+------------------------------------------+


