Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_Copy_tb_behav xil_defaultlib.CPU_Copy_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we_im' [D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/CPU_Copy.v:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MEMWB_npc' [D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/CPU_Copy.v:445]
WARNING: [VRFC 10-5021] port 'dra0' is not connected on this instance [D:/COD_Projects/LABH6/LABH6.srcs/sim_1/new/CPU_Copy_tb.v:54]
WARNING: [VRFC 10-5021] port 'write_data' is not connected on this instance [D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/CPU_Copy.v:86]
WARNING: [VRFC 10-5021] port 'addr_sdu' is not connected on this instance [D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/CPU_Copy.v:402]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.MUX_3_1
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.ALUA_Gen
Compiling module xil_defaultlib.ALUB_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Cond
Compiling module xil_defaultlib.npc_Gen
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.EXMEM
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Mem_sdu
Compiling module xil_defaultlib.DataMem_default
Compiling module xil_defaultlib.Dcache_default
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.CPU_Copy
Compiling module xil_defaultlib.CPU_Copy_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Copy_tb_behav
