m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Maven Learning/Verilog_labs/lab2/sim
vhalf_adder
Z0 !s110 1649309427
!i10b 1
!s100 ^WlgKf7iF4Rl?RVgPK`AJ3
I[zPI4kh<n_bna2KCb9[UF1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs
w1649309402
8D:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/rtl/half_adder.v
FD:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/rtl/half_adder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1649309427.000000
!s107 D:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/rtl/half_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/rtl/half_adder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vhalf_adder_tb
R0
!i10b 1
!s100 V@gg9=<e[W@JRGLnV][C^0
I=:2Vl1`;1DU4W^e0DR8<i2
R1
R2
w1649309266
8D:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/test_bench/half_adder_tb.v
FD:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/test_bench/half_adder_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/test_bench/half_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/test_bench/half_adder_tb.v|
!i113 1
R5
R6
