// MIR for `<impl at programs/switchboard/src/lib.rs:61:66: 61:68>::assert_receiver_is_total_eq` after PreCodegen

fn <impl at programs/switchboard/src/lib.rs:61:66: 61:68>::assert_receiver_is_total_eq(_1: &AggregatorResolutionMode) -> () {
    debug self => _1;
    let mut _0: ();

    bb0: {
        _0 = const ();
        return;
    }
}
