Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 21 11:07:07 2023
| Host         : Simulacion10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (22)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: U_UART/U_CLOCK/UART_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.481    -2043.086                   2200                 5854        0.128        0.000                      0                 5854        3.750        0.000                       0                   879  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.481    -2043.086                   2200                 5854        0.128        0.000                      0                 5854        3.750        0.000                       0                   879  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2200  Failing Endpoints,  Worst Slack       -8.481ns,  Total Violation    -2043.086ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[0]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[10]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[10]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X49Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[11]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[14]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[14]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[15]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X49Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[15]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[20]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[20]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[23]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X49Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[23]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[25]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X48Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X48Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[25]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[30]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X49Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[30]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    

Slack (VIOLATED) :        -8.481ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.203ns  (logic 7.532ns (57.046%)  route 5.671ns (42.954%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.571     5.092    arquitecture/control_unit/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=39, routed)          0.912     6.460    arquitecture/control_unit/Q[0]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.722     7.306    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X54Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.430 r  arquitecture/U_REGISTER_A/multOp__0_i_13/O
                         net (fo=11, routed)          0.584     8.015    arquitecture/U_ALU/tmpAluSrcA[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    12.051 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.053    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.571 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.882    14.453    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    15.049 f  arquitecture/U_ALU/multOp_carry/O[3]
                         net (fo=1, routed)           0.302    15.351    arquitecture/control_unit/O[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.306    15.657 f  arquitecture/control_unit/reg_output[19]_i_5/O
                         net (fo=1, routed)           0.439    16.096    arquitecture/control_unit/reg_output[19]_i_5_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.220 f  arquitecture/control_unit/reg_output[19]_i_1__0/O
                         net (fo=3, routed)           1.152    17.373    arquitecture/control_unit/D[19]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.497 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.263    17.759    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I1_O)        0.124    17.883 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.412    18.296    arquitecture/U_PC/E[0]
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         1.451     9.792    arquitecture/U_PC/CLK
    SLICE_X49Y5          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X49Y5          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[3]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -8.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.152%)  route 0.125ns (42.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.566     6.449    arquitecture/U_REGISTER_B/CLK
    SLICE_X54Y5          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.167     6.616 r  arquitecture/U_REGISTER_B/reg_output_reg[19]/Q
                         net (fo=20, routed)          0.125     6.741    U_MEMORY/memoria_reg_256_511_19_19/D
    SLICE_X54Y4          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.837     6.964    U_MEMORY/memoria_reg_256_511_19_19/WCLK
    SLICE_X54Y4          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.465    
    SLICE_X54Y4          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.613    U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.167ns (52.334%)  route 0.152ns (47.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.564     6.447    arquitecture/U_REGISTER_B/CLK
    SLICE_X54Y11         FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.167     6.614 r  arquitecture/U_REGISTER_B/reg_output_reg[16]/Q
                         net (fo=19, routed)          0.152     6.766    U_MEMORY/memoria_reg_256_511_16_16/D
    SLICE_X56Y11         RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.835     6.962    U_MEMORY/memoria_reg_256_511_16_16/WCLK
    SLICE_X56Y11         RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.478     6.484    
    SLICE_X56Y11         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.632    U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.632    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_B/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.152%)  route 0.125ns (42.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.566     6.449    arquitecture/U_REGISTER_B/CLK
    SLICE_X54Y5          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.167     6.616 r  arquitecture/U_REGISTER_B/reg_output_reg[19]/Q
                         net (fo=20, routed)          0.125     6.741    U_MEMORY/memoria_reg_256_511_19_19/D
    SLICE_X54Y4          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.837     6.964    U_MEMORY/memoria_reg_256_511_19_19/WCLK
    SLICE_X54Y4          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.465    
    SLICE_X54Y4          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.109     6.574    U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_768_1023_11_11/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.560%)  route 0.205ns (58.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.567     6.450    arquitecture/U_REGISTER_B/CLK
    SLICE_X55Y0          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDCE (Prop_fdce_C_Q)         0.146     6.596 r  arquitecture/U_REGISTER_B/reg_output_reg[11]/Q
                         net (fo=18, routed)          0.205     6.801    U_MEMORY/memoria_reg_768_1023_11_11/D
    SLICE_X56Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.837     6.964    U_MEMORY/memoria_reg_768_1023_11_11/WCLK
    SLICE_X56Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_11_11/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.478     6.486    
    SLICE_X56Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.634    U_MEMORY/memoria_reg_768_1023_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_C/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.152%)  route 0.125ns (42.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.566     6.449    arquitecture/U_REGISTER_B/CLK
    SLICE_X54Y5          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.167     6.616 r  arquitecture/U_REGISTER_B/reg_output_reg[19]/Q
                         net (fo=20, routed)          0.125     6.741    U_MEMORY/memoria_reg_256_511_19_19/D
    SLICE_X54Y4          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.837     6.964    U_MEMORY/memoria_reg_256_511_19_19/WCLK
    SLICE_X54Y4          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_C/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     6.465    
    SLICE_X54Y4          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     6.570    U_MEMORY/memoria_reg_256_511_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -6.570    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_B/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.167ns (52.334%)  route 0.152ns (47.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.564     6.447    arquitecture/U_REGISTER_B/CLK
    SLICE_X54Y11         FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.167     6.614 r  arquitecture/U_REGISTER_B/reg_output_reg[16]/Q
                         net (fo=19, routed)          0.152     6.766    U_MEMORY/memoria_reg_256_511_16_16/D
    SLICE_X56Y11         RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.835     6.962    U_MEMORY/memoria_reg_256_511_16_16/WCLK
    SLICE_X56Y11         RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.478     6.484    
    SLICE_X56Y11         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.109     6.593    U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_C/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.167ns (52.334%)  route 0.152ns (47.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.564     6.447    arquitecture/U_REGISTER_B/CLK
    SLICE_X54Y11         FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.167     6.614 r  arquitecture/U_REGISTER_B/reg_output_reg[16]/Q
                         net (fo=19, routed)          0.152     6.766    U_MEMORY/memoria_reg_256_511_16_16/D
    SLICE_X56Y11         RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.835     6.962    U_MEMORY/memoria_reg_256_511_16_16/WCLK
    SLICE_X56Y11         RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_C/CLK  (IS_INVERTED)
                         clock pessimism             -0.478     6.484    
    SLICE_X56Y11         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     6.589    U_MEMORY/memoria_reg_256_511_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.766    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_256_511_10_10/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.747%)  route 0.241ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 6.965 - 5.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.567     6.450    arquitecture/U_REGISTER_B/CLK
    SLICE_X55Y0          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDCE (Prop_fdce_C_Q)         0.146     6.596 r  arquitecture/U_REGISTER_B/reg_output_reg[10]/Q
                         net (fo=18, routed)          0.241     6.837    U_MEMORY/memoria_reg_256_511_10_10/D
    SLICE_X52Y1          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.838     6.965    U_MEMORY/memoria_reg_256_511_10_10/WCLK
    SLICE_X52Y1          RAMS64E                                      r  U_MEMORY/memoria_reg_256_511_10_10/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.478     6.487    
    SLICE_X52Y1          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.635    U_MEMORY/memoria_reg_256_511_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.635    
                         arrival time                           6.837    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_768_1023_11_11/RAMS64E_B/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.560%)  route 0.205ns (58.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.567     6.450    arquitecture/U_REGISTER_B/CLK
    SLICE_X55Y0          FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDCE (Prop_fdce_C_Q)         0.146     6.596 r  arquitecture/U_REGISTER_B/reg_output_reg[11]/Q
                         net (fo=18, routed)          0.205     6.801    U_MEMORY/memoria_reg_768_1023_11_11/D
    SLICE_X56Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_11_11/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.837     6.964    U_MEMORY/memoria_reg_768_1023_11_11/WCLK
    SLICE_X56Y3          RAMS64E                                      r  U_MEMORY/memoria_reg_768_1023_11_11/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.478     6.486    
    SLICE_X56Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.109     6.595    U_MEMORY/memoria_reg_768_1023_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -6.595    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 arquitecture/U_REGISTER_B/reg_output_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MEMORY/memoria_reg_0_255_16_16/RAMS64E_D/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.392ns  (logic 0.167ns (42.632%)  route 0.225ns (57.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.564     6.447    arquitecture/U_REGISTER_B/CLK
    SLICE_X54Y11         FDCE                                         r  arquitecture/U_REGISTER_B/reg_output_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.167     6.614 r  arquitecture/U_REGISTER_B/reg_output_reg[16]/Q
                         net (fo=19, routed)          0.225     6.839    U_MEMORY/memoria_reg_0_255_16_16/D
    SLICE_X56Y10         RAMS64E                                      r  U_MEMORY/memoria_reg_0_255_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=878, routed)         0.835     6.962    U_MEMORY/memoria_reg_0_255_16_16/WCLK
    SLICE_X56Y10         RAMS64E                                      r  U_MEMORY/memoria_reg_0_255_16_16/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.478     6.484    
    SLICE_X56Y10         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.148     6.632    U_MEMORY/memoria_reg_0_255_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -6.632    
                         arrival time                           6.839    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X41Y8    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y17   arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y3    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X53Y3    arquitecture/U_ALUOUT/reg_output_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y7    arquitecture/U_ALUOUT/reg_output_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X53Y8    arquitecture/U_ALUOUT/reg_output_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X53Y10   arquitecture/U_ALUOUT/reg_output_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y9    arquitecture/U_ALUOUT/reg_output_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X50Y14   arquitecture/U_ALUOUT/reg_output_reg[14]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y10   U_MEMORY/memoria_reg_0_255_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y10   U_MEMORY/memoria_reg_0_255_16_16/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y10   U_MEMORY/memoria_reg_0_255_16_16/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y10   U_MEMORY/memoria_reg_0_255_16_16/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y10   U_MEMORY/memoria_reg_0_255_17_17/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y10   U_MEMORY/memoria_reg_0_255_17_17/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y10   U_MEMORY/memoria_reg_0_255_17_17/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y10   U_MEMORY/memoria_reg_0_255_17_17/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y3    U_MEMORY/memoria_reg_0_255_18_18/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y3    U_MEMORY/memoria_reg_0_255_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y15   U_MEMORY/memoria_reg_0_255_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y15   U_MEMORY/memoria_reg_0_255_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y15   U_MEMORY/memoria_reg_0_255_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y15   U_MEMORY/memoria_reg_0_255_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y3    U_MEMORY/memoria_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y3    U_MEMORY/memoria_reg_0_255_2_2/RAMS64E_B/CLK



