Classic Timing Analyzer report for DE2Bot
Sun Nov 12 17:10:27 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                 ; To                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 37.080 ns                                      ; KEY[0]                                                                                                               ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                                                    ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 12.307 ns                                      ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                       ; HEX7[0]                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 17.605 ns                                      ; KEY[0]                                                                                                               ; WATCH_ST                                                                                            ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 1.433 ns                                       ; SW[5]                                                                                                                ; DIG_IN:inst5|B_DI[5]                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -6.943 ns ; 25.00 MHz ( period = 40.000 ns )  ; 18.56 MHz ( period = 53.886 ns )               ; VEL_CONTROL:inst52|POSITION_INT[2]                                                                                   ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                                                    ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 1663         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.705 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                                                                      ; VEL_CONTROL:inst51|MOTOR_PHASE                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 9.693 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[7]                                                                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.665 ns ; 14.73 MHz ( period = 67.901 ns )  ; 236.07 MHz ( period = 4.236 ns )               ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A       ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]                                                                                             ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A       ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]                                                                      ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]                                                     ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -2.266 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 46           ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -2.096 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                    ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                       ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 90           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.521 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                      ;                                                                                                     ;                                              ;                                              ; 1799         ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                  ; To                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.665 ns                               ; 236.07 MHz ( period = 4.236 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 4.023 ns                ;
; 63.677 ns                               ; 236.74 MHz ( period = 4.224 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 4.011 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.714 ns                               ; 238.83 MHz ( period = 4.187 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.974 ns                ;
; 63.716 ns                               ; 238.95 MHz ( period = 4.185 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.972 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.827 ns                               ; 245.46 MHz ( period = 4.074 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.861 ns                ;
; 63.871 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.774 ns                ;
; 63.871 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.774 ns                ;
; 63.871 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.774 ns                ;
; 63.871 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.774 ns                ;
; 63.871 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.774 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.772 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.772 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.772 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.772 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.772 ns                ;
; 63.878 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.767 ns                ;
; 63.878 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.767 ns                ;
; 63.878 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.767 ns                ;
; 63.878 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.767 ns                ;
; 63.878 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.767 ns                ;
; 63.885 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.760 ns                ;
; 63.885 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.760 ns                ;
; 63.885 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.760 ns                ;
; 63.885 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.760 ns                ;
; 63.885 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.760 ns                ;
; 63.902 ns                               ; 250.06 MHz ( period = 3.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.785 ns                ;
; 63.957 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.731 ns                ;
; 63.969 ns                               ; 254.32 MHz ( period = 3.932 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.719 ns                ;
; 64.007 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.638 ns                ;
; 64.007 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.638 ns                ;
; 64.007 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.638 ns                ;
; 64.007 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.638 ns                ;
; 64.007 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.638 ns                ;
; 64.046 ns                               ; 259.40 MHz ( period = 3.855 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.649 ns                ;
; 64.046 ns                               ; 259.40 MHz ( period = 3.855 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.649 ns                ;
; 64.046 ns                               ; 259.40 MHz ( period = 3.855 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.649 ns                ;
; 64.046 ns                               ; 259.40 MHz ( period = 3.855 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.649 ns                ;
; 64.046 ns                               ; 259.40 MHz ( period = 3.855 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.649 ns                ;
; 64.046 ns                               ; 259.40 MHz ( period = 3.855 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.649 ns                ;
; 64.046 ns                               ; 259.40 MHz ( period = 3.855 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.649 ns                ;
; 64.076 ns                               ; 261.44 MHz ( period = 3.825 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.619 ns                ;
; 64.076 ns                               ; 261.44 MHz ( period = 3.825 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.619 ns                ;
; 64.076 ns                               ; 261.44 MHz ( period = 3.825 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.619 ns                ;
; 64.076 ns                               ; 261.44 MHz ( period = 3.825 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.619 ns                ;
; 64.076 ns                               ; 261.44 MHz ( period = 3.825 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.619 ns                ;
; 64.076 ns                               ; 261.44 MHz ( period = 3.825 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.619 ns                ;
; 64.076 ns                               ; 261.44 MHz ( period = 3.825 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.619 ns                ;
; 64.116 ns                               ; 264.20 MHz ( period = 3.785 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.572 ns                ;
; 64.127 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.567 ns                ;
; 64.127 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.567 ns                ;
; 64.127 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.567 ns                ;
; 64.127 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.567 ns                ;
; 64.127 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.567 ns                ;
; 64.127 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.567 ns                ;
; 64.127 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.567 ns                ;
; 64.185 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.510 ns                ;
; 64.185 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.510 ns                ;
; 64.185 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.510 ns                ;
; 64.185 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.510 ns                ;
; 64.185 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.510 ns                ;
; 64.185 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.510 ns                ;
; 64.185 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.510 ns                ;
; 64.226 ns                               ; 272.11 MHz ( period = 3.675 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.461 ns                ;
; 64.317 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.378 ns                ;
; 64.317 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.378 ns                ;
; 64.317 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.378 ns                ;
; 64.317 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.378 ns                ;
; 64.317 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.378 ns                ;
; 64.317 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.378 ns                ;
; 64.317 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.378 ns                ;
; 64.346 ns                               ; 281.29 MHz ( period = 3.555 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.341 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.370 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.322 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.382 ns                               ; 284.17 MHz ( period = 3.519 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.310 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.419 ns                               ; 287.19 MHz ( period = 3.482 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.273 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.421 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.271 ns                ;
; 64.424 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.271 ns                ;
; 64.424 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.271 ns                ;
; 64.454 ns                               ; 290.11 MHz ( period = 3.447 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.241 ns                ;
; 64.454 ns                               ; 290.11 MHz ( period = 3.447 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.241 ns                ;
; 64.467 ns                               ; 291.21 MHz ( period = 3.434 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.228 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.219 ns                ;
; 64.485 ns                               ; 292.74 MHz ( period = 3.416 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.207 ns                ;
; 64.497 ns                               ; 293.77 MHz ( period = 3.404 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.198 ns                ;
; 64.505 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.189 ns                ;
; 64.505 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.189 ns                ;
; 64.522 ns                               ; 295.95 MHz ( period = 3.379 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.170 ns                ;
; 64.524 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.168 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.532 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.160 ns                ;
; 64.548 ns                               ; 298.24 MHz ( period = 3.353 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.146 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.132 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.132 ns                ;
; 64.590 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.102 ns                ;
; 64.591 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.101 ns                ;
; 64.602 ns                               ; 303.12 MHz ( period = 3.299 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.090 ns                ;
; 64.603 ns                               ; 303.21 MHz ( period = 3.298 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.089 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.089 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.607 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.084 ns                ;
; 64.614 ns                               ; 304.23 MHz ( period = 3.287 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.078 ns                ;
; 64.626 ns                               ; 305.34 MHz ( period = 3.275 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.066 ns                ;
; 64.635 ns                               ; 306.18 MHz ( period = 3.266 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.057 ns                ;
; 64.637 ns                               ; 306.37 MHz ( period = 3.264 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.043 ns                ;
; 64.639 ns                               ; 306.56 MHz ( period = 3.262 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.053 ns                ;
; 64.640 ns                               ; 306.65 MHz ( period = 3.261 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.052 ns                ;
; 64.640 ns                               ; 306.65 MHz ( period = 3.261 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.040 ns                ;
; 64.641 ns                               ; 306.75 MHz ( period = 3.260 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.051 ns                ;
; 64.642 ns                               ; 306.84 MHz ( period = 3.259 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.050 ns                ;
; 64.658 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.029 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.030 ns                ;
; 64.663 ns                               ; 308.83 MHz ( period = 3.238 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.029 ns                ;
; 64.665 ns                               ; 309.02 MHz ( period = 3.236 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.027 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.674 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.018 ns                ;
; 64.685 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.005 ns                ;
; 64.685 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.005 ns                ;
; 64.685 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.005 ns                ;
; 64.685 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.005 ns                ;
; 64.685 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.005 ns                ;
; 64.685 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.005 ns                ;
; 64.685 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.005 ns                ;
; 64.695 ns                               ; 311.92 MHz ( period = 3.206 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.000 ns                ;
; 64.695 ns                               ; 311.92 MHz ( period = 3.206 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.000 ns                ;
; 64.710 ns                               ; 313.38 MHz ( period = 3.191 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.981 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                       ;                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 9.693 ns                                ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 10.109 ns               ;
; 9.895 ns                                ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.907 ns                ;
; 10.174 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.628 ns                ;
; 10.215 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.587 ns                ;
; 10.233 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[4]                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.411 ns                 ; 7.178 ns                ;
; 10.267 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.535 ns                ;
; 10.347 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 10.285 ns               ;
; 10.348 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 10.284 ns               ;
; 10.363 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.439 ns                ;
; 10.366 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.436 ns                ;
; 10.376 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.426 ns                ;
; 10.398 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 10.234 ns               ;
; 10.417 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.385 ns                ;
; 10.436 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 10.196 ns               ;
; 10.440 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; DAC_BEEP:inst35|timer[15]~latch   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.905 ns                 ; 8.465 ns                ;
; 10.450 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.352 ns                ;
; 10.469 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.333 ns                ;
; 10.486 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.316 ns                ;
; 10.487 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 10.145 ns               ;
; 10.508 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.294 ns                ;
; 10.560 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 10.072 ns               ;
; 10.585 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 10.047 ns               ;
; 10.588 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.214 ns                ;
; 10.596 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.206 ns                ;
; 10.652 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.150 ns                ;
; 10.661 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.141 ns                ;
; 10.688 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.114 ns                ;
; 10.689 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.943 ns                ;
; 10.710 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.092 ns                ;
; 10.755 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.047 ns                ;
; 10.757 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.875 ns                ;
; 10.790 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 9.012 ns                ;
; 10.816 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.986 ns                ;
; 10.828 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.804 ns                ;
; 10.829 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.803 ns                ;
; 10.844 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.958 ns                ;
; 10.847 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.955 ns                ;
; 10.869 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.763 ns                ;
; 10.870 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.762 ns                ;
; 10.879 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.753 ns                ;
; 10.885 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.917 ns                ;
; 10.888 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.914 ns                ;
; 10.901 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.731 ns                ;
; 10.917 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.715 ns                ;
; 10.920 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.712 ns                ;
; 10.921 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.711 ns                ;
; 10.922 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.710 ns                ;
; 10.937 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.865 ns                ;
; 10.940 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.862 ns                ;
; 10.943 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.859 ns                ;
; 10.958 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.674 ns                ;
; 10.968 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.664 ns                ;
; 10.972 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.660 ns                ;
; 10.999 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.803 ns                ;
; 11.009 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.623 ns                ;
; 11.010 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.622 ns                ;
; 11.018 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.784 ns                ;
; 11.041 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.591 ns                ;
; 11.061 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.571 ns                ;
; 11.066 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.566 ns                ;
; 11.077 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.725 ns                ;
; 11.082 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.550 ns                ;
; 11.089 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[7]                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.423 ns                 ; 6.334 ns                ;
; 11.104 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.528 ns                ;
; 11.105 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.527 ns                ;
; 11.107 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.525 ns                ;
; 11.118 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.684 ns                ;
; 11.120 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.682 ns                ;
; 11.123 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.679 ns                ;
; 11.134 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.498 ns                ;
; 11.140 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.492 ns                ;
; 11.141 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.491 ns                ;
; 11.142 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.660 ns                ;
; 11.145 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.657 ns                ;
; 11.149 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[5]                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.410 ns                 ; 6.261 ns                ;
; 11.155 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.477 ns                ;
; 11.156 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.646 ns                ;
; 11.159 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.643 ns                ;
; 11.159 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.473 ns                ;
; 11.162 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.470 ns                ;
; 11.163 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.469 ns                ;
; 11.170 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.632 ns                ;
; 11.170 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.462 ns                ;
; 11.178 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.624 ns                ;
; 11.181 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.621 ns                ;
; 11.182 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[15]                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.420 ns                 ; 6.238 ns                ;
; 11.183 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.619 ns                ;
; 11.191 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.441 ns                ;
; 11.193 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.439 ns                ;
; 11.194 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.608 ns                ;
; 11.203 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.599 ns                ;
; 11.211 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; DAC_BEEP:inst35|timer[15]~latch   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.905 ns                 ; 7.694 ns                ;
; 11.211 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.421 ns                ;
; 11.213 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.419 ns                ;
; 11.221 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.581 ns                ;
; 11.229 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.403 ns                ;
; 11.235 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.567 ns                ;
; 11.236 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.566 ns                ;
; 11.238 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.394 ns                ;
; 11.242 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.390 ns                ;
; 11.243 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.389 ns                ;
; 11.244 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.388 ns                ;
; 11.251 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.381 ns                ;
; 11.258 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.544 ns                ;
; 11.261 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.541 ns                ;
; 11.263 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.369 ns                ;
; 11.277 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.525 ns                ;
; 11.279 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.353 ns                ;
; 11.280 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.352 ns                ;
; 11.293 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.339 ns                ;
; 11.302 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.330 ns                ;
; 11.317 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.315 ns                ;
; 11.329 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.473 ns                ;
; 11.331 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.301 ns                ;
; 11.331 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.301 ns                ;
; 11.333 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.469 ns                ;
; 11.342 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.290 ns                ;
; 11.353 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.449 ns                ;
; 11.353 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.279 ns                ;
; 11.375 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.257 ns                ;
; 11.378 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.254 ns                ;
; 11.382 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.250 ns                ;
; 11.382 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.250 ns                ;
; 11.389 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.413 ns                ;
; 11.400 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.232 ns                ;
; 11.405 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.397 ns                ;
; 11.411 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.391 ns                ;
; 11.418 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.384 ns                ;
; 11.423 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.379 ns                ;
; 11.423 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.209 ns                ;
; 11.440 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; DAC_BEEP:inst35|timer[15]~latch   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.905 ns                 ; 7.465 ns                ;
; 11.446 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.186 ns                ;
; 11.454 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.348 ns                ;
; 11.455 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.177 ns                ;
; 11.470 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.162 ns                ;
; 11.471 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.161 ns                ;
; 11.475 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.157 ns                ;
; 11.476 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.326 ns                ;
; 11.480 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.152 ns                ;
; 11.480 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.322 ns                ;
; 11.482 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.150 ns                ;
; 11.486 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.316 ns                ;
; 11.489 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.313 ns                ;
; 11.491 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.311 ns                ;
; 11.504 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.128 ns                ;
; 11.512 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.290 ns                ;
; 11.514 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.118 ns                ;
; 11.521 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.111 ns                ;
; 11.521 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.281 ns                ;
; 11.548 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.254 ns                ;
; 11.550 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.082 ns                ;
; 11.556 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.246 ns                ;
; 11.559 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.073 ns                ;
; 11.570 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.232 ns                ;
; 11.572 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.060 ns                ;
; 11.573 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.229 ns                ;
; 11.584 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.048 ns                ;
; 11.597 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.035 ns                ;
; 11.598 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.034 ns                ;
; 11.610 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 9.022 ns                ;
; 11.613 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.189 ns                ;
; 11.616 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.186 ns                ;
; 11.648 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.984 ns                ;
; 11.650 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.152 ns                ;
; 11.652 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.980 ns                ;
; 11.656 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; DAC_BEEP:inst35|timer[15]~latch   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.905 ns                 ; 7.249 ns                ;
; 11.658 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.974 ns                ;
; 11.675 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.127 ns                ;
; 11.683 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.949 ns                ;
; 11.686 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.946 ns                ;
; 11.694 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.938 ns                ;
; 11.708 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.924 ns                ;
; 11.716 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.086 ns                ;
; 11.716 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.916 ns                ;
; 11.719 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.083 ns                ;
; 11.737 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.895 ns                ;
; 11.756 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.046 ns                ;
; 11.768 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.034 ns                ;
; 11.784 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.018 ns                ;
; 11.792 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 8.010 ns                ;
; 11.796 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.836 ns                ;
; 11.810 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.822 ns                ;
; 11.812 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.820 ns                ;
; 11.814 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.988 ns                ;
; 11.814 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.988 ns                ;
; 11.823 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.979 ns                ;
; 11.826 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.976 ns                ;
; 11.835 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.797 ns                ;
; 11.846 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.956 ns                ;
; 11.855 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.947 ns                ;
; 11.857 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.775 ns                ;
; 11.858 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.774 ns                ;
; 11.873 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.929 ns                ;
; 11.875 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.757 ns                ;
; 11.876 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.756 ns                ;
; 11.876 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.926 ns                ;
; 11.878 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.924 ns                ;
; 11.880 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.632 ns                 ; 8.752 ns                ;
; 11.891 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.911 ns                ;
; 11.894 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 7.908 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                   ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -6.943 ns                               ; 18.56 MHz ( period = 53.886 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.712 ns               ;
; -6.943 ns                               ; 18.56 MHz ( period = 53.886 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.712 ns               ;
; -6.918 ns                               ; 18.57 MHz ( period = 53.836 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.687 ns               ;
; -6.914 ns                               ; 18.58 MHz ( period = 53.828 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.683 ns               ;
; -6.903 ns                               ; 18.59 MHz ( period = 53.806 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.672 ns               ;
; -6.903 ns                               ; 18.59 MHz ( period = 53.806 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.672 ns               ;
; -6.878 ns                               ; 18.60 MHz ( period = 53.756 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.647 ns               ;
; -6.874 ns                               ; 18.61 MHz ( period = 53.748 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.643 ns               ;
; -6.833 ns                               ; 18.63 MHz ( period = 53.666 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.602 ns               ;
; -6.833 ns                               ; 18.63 MHz ( period = 53.666 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.602 ns               ;
; -6.808 ns                               ; 18.65 MHz ( period = 53.616 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.577 ns               ;
; -6.804 ns                               ; 18.65 MHz ( period = 53.608 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.573 ns               ;
; -6.803 ns                               ; 18.65 MHz ( period = 53.606 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.572 ns               ;
; -6.803 ns                               ; 18.65 MHz ( period = 53.606 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.572 ns               ;
; -6.778 ns                               ; 18.67 MHz ( period = 53.556 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.547 ns               ;
; -6.774 ns                               ; 18.67 MHz ( period = 53.548 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.543 ns               ;
; -6.703 ns                               ; 18.72 MHz ( period = 53.406 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.474 ns               ;
; -6.701 ns                               ; 18.73 MHz ( period = 53.402 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.472 ns               ;
; -6.683 ns                               ; 18.74 MHz ( period = 53.366 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.452 ns               ;
; -6.683 ns                               ; 18.74 MHz ( period = 53.366 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.452 ns               ;
; -6.676 ns                               ; 18.74 MHz ( period = 53.352 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.447 ns               ;
; -6.675 ns                               ; 18.74 MHz ( period = 53.350 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.446 ns               ;
; -6.674 ns                               ; 18.74 MHz ( period = 53.348 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.445 ns               ;
; -6.674 ns                               ; 18.74 MHz ( period = 53.348 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.445 ns               ;
; -6.663 ns                               ; 18.75 MHz ( period = 53.326 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.434 ns               ;
; -6.661 ns                               ; 18.75 MHz ( period = 53.322 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.432 ns               ;
; -6.658 ns                               ; 18.76 MHz ( period = 53.316 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.427 ns               ;
; -6.654 ns                               ; 18.76 MHz ( period = 53.308 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.423 ns               ;
; -6.636 ns                               ; 18.77 MHz ( period = 53.272 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.407 ns               ;
; -6.635 ns                               ; 18.77 MHz ( period = 53.270 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.406 ns               ;
; -6.634 ns                               ; 18.77 MHz ( period = 53.268 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.405 ns               ;
; -6.634 ns                               ; 18.77 MHz ( period = 53.268 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.405 ns               ;
; -6.593 ns                               ; 18.80 MHz ( period = 53.186 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.364 ns               ;
; -6.591 ns                               ; 18.80 MHz ( period = 53.182 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.362 ns               ;
; -6.579 ns                               ; 18.81 MHz ( period = 53.158 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.348 ns               ;
; -6.579 ns                               ; 18.81 MHz ( period = 53.158 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.348 ns               ;
; -6.566 ns                               ; 18.82 MHz ( period = 53.132 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.337 ns               ;
; -6.565 ns                               ; 18.82 MHz ( period = 53.130 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.336 ns               ;
; -6.564 ns                               ; 18.82 MHz ( period = 53.128 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.335 ns               ;
; -6.564 ns                               ; 18.82 MHz ( period = 53.128 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.335 ns               ;
; -6.563 ns                               ; 18.82 MHz ( period = 53.126 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.334 ns               ;
; -6.561 ns                               ; 18.82 MHz ( period = 53.122 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.332 ns               ;
; -6.554 ns                               ; 18.83 MHz ( period = 53.108 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.323 ns               ;
; -6.550 ns                               ; 18.83 MHz ( period = 53.100 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.319 ns               ;
; -6.536 ns                               ; 18.84 MHz ( period = 53.072 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.307 ns               ;
; -6.535 ns                               ; 18.84 MHz ( period = 53.070 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.306 ns               ;
; -6.534 ns                               ; 18.84 MHz ( period = 53.068 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.305 ns               ;
; -6.534 ns                               ; 18.84 MHz ( period = 53.068 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.305 ns               ;
; -6.507 ns                               ; 18.86 MHz ( period = 53.014 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.276 ns               ;
; -6.507 ns                               ; 18.86 MHz ( period = 53.014 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.276 ns               ;
; -6.506 ns                               ; 18.86 MHz ( period = 53.012 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.275 ns               ;
; -6.505 ns                               ; 18.86 MHz ( period = 53.010 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.274 ns               ;
; -6.502 ns                               ; 18.87 MHz ( period = 53.004 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.271 ns               ;
; -6.499 ns                               ; 18.87 MHz ( period = 52.998 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.268 ns               ;
; -6.497 ns                               ; 18.87 MHz ( period = 52.994 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.266 ns               ;
; -6.492 ns                               ; 18.87 MHz ( period = 52.984 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.261 ns               ;
; -6.477 ns                               ; 18.88 MHz ( period = 52.954 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.249 ns               ;
; -6.475 ns                               ; 18.89 MHz ( period = 52.950 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.247 ns               ;
; -6.475 ns                               ; 18.89 MHz ( period = 52.950 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.247 ns               ;
; -6.474 ns                               ; 18.89 MHz ( period = 52.948 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.246 ns               ;
; -6.472 ns                               ; 18.89 MHz ( period = 52.944 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.241 ns               ;
; -6.472 ns                               ; 18.89 MHz ( period = 52.944 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.241 ns               ;
; -6.471 ns                               ; 18.89 MHz ( period = 52.942 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.240 ns               ;
; -6.471 ns                               ; 18.89 MHz ( period = 52.942 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.240 ns               ;
; -6.467 ns                               ; 18.89 MHz ( period = 52.934 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.236 ns               ;
; -6.467 ns                               ; 18.89 MHz ( period = 52.934 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.236 ns               ;
; -6.466 ns                               ; 18.89 MHz ( period = 52.932 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.235 ns               ;
; -6.465 ns                               ; 18.89 MHz ( period = 52.930 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.234 ns               ;
; -6.462 ns                               ; 18.90 MHz ( period = 52.924 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.231 ns               ;
; -6.459 ns                               ; 18.90 MHz ( period = 52.918 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.228 ns               ;
; -6.457 ns                               ; 18.90 MHz ( period = 52.914 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.226 ns               ;
; -6.453 ns                               ; 18.90 MHz ( period = 52.906 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.225 ns               ;
; -6.452 ns                               ; 18.90 MHz ( period = 52.904 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.221 ns               ;
; -6.449 ns                               ; 18.90 MHz ( period = 52.898 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.221 ns               ;
; -6.447 ns                               ; 18.91 MHz ( period = 52.894 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.216 ns               ;
; -6.446 ns                               ; 18.91 MHz ( period = 52.892 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.215 ns               ;
; -6.446 ns                               ; 18.91 MHz ( period = 52.892 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.218 ns               ;
; -6.443 ns                               ; 18.91 MHz ( period = 52.886 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.214 ns               ;
; -6.443 ns                               ; 18.91 MHz ( period = 52.886 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.212 ns               ;
; -6.442 ns                               ; 18.91 MHz ( period = 52.884 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.211 ns               ;
; -6.441 ns                               ; 18.91 MHz ( period = 52.882 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.212 ns               ;
; -6.438 ns                               ; 18.91 MHz ( period = 52.876 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.207 ns               ;
; -6.438 ns                               ; 18.91 MHz ( period = 52.876 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.207 ns               ;
; -6.437 ns                               ; 18.91 MHz ( period = 52.874 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.209 ns               ;
; -6.435 ns                               ; 18.91 MHz ( period = 52.870 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.207 ns               ;
; -6.435 ns                               ; 18.91 MHz ( period = 52.870 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.207 ns               ;
; -6.434 ns                               ; 18.92 MHz ( period = 52.868 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.206 ns               ;
; -6.416 ns                               ; 18.93 MHz ( period = 52.832 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.187 ns               ;
; -6.415 ns                               ; 18.93 MHz ( period = 52.830 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.186 ns               ;
; -6.414 ns                               ; 18.93 MHz ( period = 52.828 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.185 ns               ;
; -6.414 ns                               ; 18.93 MHz ( period = 52.828 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.185 ns               ;
; -6.413 ns                               ; 18.93 MHz ( period = 52.826 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.182 ns               ;
; -6.413 ns                               ; 18.93 MHz ( period = 52.826 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.185 ns               ;
; -6.409 ns                               ; 18.93 MHz ( period = 52.818 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.181 ns               ;
; -6.409 ns                               ; 18.93 MHz ( period = 52.818 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.178 ns               ;
; -6.406 ns                               ; 18.94 MHz ( period = 52.812 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.178 ns               ;
; -6.397 ns                               ; 18.94 MHz ( period = 52.794 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.166 ns               ;
; -6.397 ns                               ; 18.94 MHz ( period = 52.794 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.166 ns               ;
; -6.396 ns                               ; 18.94 MHz ( period = 52.792 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.165 ns               ;
; -6.395 ns                               ; 18.94 MHz ( period = 52.790 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.164 ns               ;
; -6.392 ns                               ; 18.95 MHz ( period = 52.784 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.161 ns               ;
; -6.389 ns                               ; 18.95 MHz ( period = 52.778 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.158 ns               ;
; -6.387 ns                               ; 18.95 MHz ( period = 52.774 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.156 ns               ;
; -6.382 ns                               ; 18.95 MHz ( period = 52.764 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.151 ns               ;
; -6.367 ns                               ; 18.96 MHz ( period = 52.734 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.136 ns               ;
; -6.367 ns                               ; 18.96 MHz ( period = 52.734 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.136 ns               ;
; -6.367 ns                               ; 18.96 MHz ( period = 52.734 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.139 ns               ;
; -6.366 ns                               ; 18.96 MHz ( period = 52.732 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.135 ns               ;
; -6.365 ns                               ; 18.96 MHz ( period = 52.730 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.134 ns               ;
; -6.365 ns                               ; 18.96 MHz ( period = 52.730 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.137 ns               ;
; -6.365 ns                               ; 18.96 MHz ( period = 52.730 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.137 ns               ;
; -6.364 ns                               ; 18.97 MHz ( period = 52.728 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.136 ns               ;
; -6.362 ns                               ; 18.97 MHz ( period = 52.724 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.131 ns               ;
; -6.361 ns                               ; 18.97 MHz ( period = 52.722 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[9]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.130 ns               ;
; -6.361 ns                               ; 18.97 MHz ( period = 52.722 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[9]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.130 ns               ;
; -6.359 ns                               ; 18.97 MHz ( period = 52.718 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.128 ns               ;
; -6.357 ns                               ; 18.97 MHz ( period = 52.714 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.126 ns               ;
; -6.352 ns                               ; 18.97 MHz ( period = 52.704 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.121 ns               ;
; -6.343 ns                               ; 18.98 MHz ( period = 52.686 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.115 ns               ;
; -6.339 ns                               ; 18.98 MHz ( period = 52.678 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.110 ns               ;
; -6.339 ns                               ; 18.98 MHz ( period = 52.678 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.111 ns               ;
; -6.337 ns                               ; 18.98 MHz ( period = 52.674 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.108 ns               ;
; -6.337 ns                               ; 18.98 MHz ( period = 52.674 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.109 ns               ;
; -6.336 ns                               ; 18.99 MHz ( period = 52.672 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[9]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.105 ns               ;
; -6.336 ns                               ; 18.99 MHz ( period = 52.672 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.108 ns               ;
; -6.335 ns                               ; 18.99 MHz ( period = 52.670 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.107 ns               ;
; -6.335 ns                               ; 18.99 MHz ( period = 52.670 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.107 ns               ;
; -6.334 ns                               ; 18.99 MHz ( period = 52.668 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.106 ns               ;
; -6.332 ns                               ; 18.99 MHz ( period = 52.664 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[9]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.101 ns               ;
; -6.313 ns                               ; 19.00 MHz ( period = 52.626 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.085 ns               ;
; -6.312 ns                               ; 19.00 MHz ( period = 52.624 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.083 ns               ;
; -6.311 ns                               ; 19.00 MHz ( period = 52.622 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.082 ns               ;
; -6.310 ns                               ; 19.00 MHz ( period = 52.620 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.081 ns               ;
; -6.310 ns                               ; 19.00 MHz ( period = 52.620 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.081 ns               ;
; -6.309 ns                               ; 19.00 MHz ( period = 52.618 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.081 ns               ;
; -6.306 ns                               ; 19.01 MHz ( period = 52.612 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.078 ns               ;
; -6.294 ns                               ; 19.02 MHz ( period = 52.588 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.073 ns               ;
; -6.291 ns                               ; 19.02 MHz ( period = 52.582 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.070 ns               ;
; -6.290 ns                               ; 19.02 MHz ( period = 52.580 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.069 ns               ;
; -6.290 ns                               ; 19.02 MHz ( period = 52.580 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.069 ns               ;
; -6.289 ns                               ; 19.02 MHz ( period = 52.578 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.068 ns               ;
; -6.282 ns                               ; 19.02 MHz ( period = 52.564 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[10] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.051 ns               ;
; -6.282 ns                               ; 19.02 MHz ( period = 52.564 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[10] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.051 ns               ;
; -6.257 ns                               ; 19.04 MHz ( period = 52.514 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[10] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.026 ns               ;
; -6.253 ns                               ; 19.05 MHz ( period = 52.506 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[10] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.022 ns               ;
; -6.247 ns                               ; 19.05 MHz ( period = 52.494 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.016 ns               ;
; -6.247 ns                               ; 19.05 MHz ( period = 52.494 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.016 ns               ;
; -6.246 ns                               ; 19.05 MHz ( period = 52.492 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.015 ns               ;
; -6.245 ns                               ; 19.05 MHz ( period = 52.490 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.014 ns               ;
; -6.242 ns                               ; 19.05 MHz ( period = 52.484 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.011 ns               ;
; -6.239 ns                               ; 19.06 MHz ( period = 52.478 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.008 ns               ;
; -6.237 ns                               ; 19.06 MHz ( period = 52.474 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.006 ns               ;
; -6.232 ns                               ; 19.06 MHz ( period = 52.464 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 26.001 ns               ;
; -6.232 ns                               ; 19.06 MHz ( period = 52.464 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.003 ns               ;
; -6.231 ns                               ; 19.06 MHz ( period = 52.462 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.002 ns               ;
; -6.230 ns                               ; 19.06 MHz ( period = 52.460 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.001 ns               ;
; -6.229 ns                               ; 19.06 MHz ( period = 52.458 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.000 ns               ;
; -6.221 ns                               ; 19.07 MHz ( period = 52.442 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.000 ns               ;
; -6.218 ns                               ; 19.07 MHz ( period = 52.436 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 25.997 ns               ;
; -6.217 ns                               ; 19.07 MHz ( period = 52.434 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 25.989 ns               ;
; -6.217 ns                               ; 19.07 MHz ( period = 52.434 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 25.996 ns               ;
; -6.217 ns                               ; 19.07 MHz ( period = 52.434 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 25.996 ns               ;
; -6.216 ns                               ; 19.07 MHz ( period = 52.432 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 25.995 ns               ;
; -6.215 ns                               ; 19.07 MHz ( period = 52.430 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 25.987 ns               ;
; -6.215 ns                               ; 19.07 MHz ( period = 52.430 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 25.987 ns               ;
; -6.214 ns                               ; 19.07 MHz ( period = 52.428 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 25.986 ns               ;
; -6.205 ns                               ; 19.08 MHz ( period = 52.410 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.976 ns               ;
; -6.204 ns                               ; 19.08 MHz ( period = 52.408 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.975 ns               ;
; -6.204 ns                               ; 19.08 MHz ( period = 52.408 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.975 ns               ;
; -6.203 ns                               ; 19.08 MHz ( period = 52.406 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.974 ns               ;
; -6.203 ns                               ; 19.08 MHz ( period = 52.406 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.974 ns               ;
; -6.203 ns                               ; 19.08 MHz ( period = 52.406 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.974 ns               ;
; -6.202 ns                               ; 19.08 MHz ( period = 52.404 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.973 ns               ;
; -6.202 ns                               ; 19.08 MHz ( period = 52.404 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.973 ns               ;
; -6.198 ns                               ; 19.09 MHz ( period = 52.396 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.969 ns               ;
; -6.196 ns                               ; 19.09 MHz ( period = 52.392 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.967 ns               ;
; -6.193 ns                               ; 19.09 MHz ( period = 52.386 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 25.965 ns               ;
; -6.189 ns                               ; 19.09 MHz ( period = 52.378 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 25.961 ns               ;
; -6.186 ns                               ; 19.09 MHz ( period = 52.372 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 25.958 ns               ;
; -6.182 ns                               ; 19.10 MHz ( period = 52.364 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 25.959 ns               ;
; -6.179 ns                               ; 19.10 MHz ( period = 52.358 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 25.956 ns               ;
; -6.178 ns                               ; 19.10 MHz ( period = 52.356 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 25.955 ns               ;
; -6.178 ns                               ; 19.10 MHz ( period = 52.356 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 25.955 ns               ;
; -6.177 ns                               ; 19.10 MHz ( period = 52.354 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 25.954 ns               ;
; -6.171 ns                               ; 19.11 MHz ( period = 52.342 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.942 ns               ;
; -6.170 ns                               ; 19.11 MHz ( period = 52.340 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.941 ns               ;
; -6.169 ns                               ; 19.11 MHz ( period = 52.338 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.940 ns               ;
; -6.169 ns                               ; 19.11 MHz ( period = 52.338 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.940 ns               ;
; -6.147 ns                               ; 19.12 MHz ( period = 52.294 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[12] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.916 ns               ;
; -6.147 ns                               ; 19.12 MHz ( period = 52.294 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[12] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.916 ns               ;
; -6.143 ns                               ; 19.13 MHz ( period = 52.286 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.912 ns               ;
; -6.143 ns                               ; 19.13 MHz ( period = 52.286 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.912 ns               ;
; -6.142 ns                               ; 19.13 MHz ( period = 52.284 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.911 ns               ;
; -6.141 ns                               ; 19.13 MHz ( period = 52.282 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.910 ns               ;
; -6.138 ns                               ; 19.13 MHz ( period = 52.276 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.907 ns               ;
; -6.135 ns                               ; 19.13 MHz ( period = 52.270 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.904 ns               ;
; -6.133 ns                               ; 19.13 MHz ( period = 52.266 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.902 ns               ;
; -6.128 ns                               ; 19.14 MHz ( period = 52.256 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.897 ns               ;
; -6.122 ns                               ; 19.14 MHz ( period = 52.244 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[12] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.891 ns               ;
; -6.121 ns                               ; 19.14 MHz ( period = 52.242 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[9]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.892 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.705 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.584 ns                  ; 5.879 ns                ;
; 0.736 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.584 ns                  ; 5.848 ns                ;
; 0.763 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.584 ns                  ; 5.821 ns                ;
; 0.770 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.579 ns                  ; 5.809 ns                ;
; 0.777 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 5.804 ns                ;
; 0.780 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 5.801 ns                ;
; 0.813 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.579 ns                  ; 5.766 ns                ;
; 0.905 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.577 ns                  ; 5.672 ns                ;
; 0.917 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.572 ns                  ; 5.655 ns                ;
; 0.930 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.578 ns                  ; 5.648 ns                ;
; 0.971 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 5.610 ns                ;
; 0.974 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 5.607 ns                ;
; 0.977 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.579 ns                  ; 5.602 ns                ;
; 0.988 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 5.593 ns                ;
; 1.019 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.584 ns                  ; 5.565 ns                ;
; 1.022 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.584 ns                  ; 5.562 ns                ;
; 1.054 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.584 ns                  ; 5.530 ns                ;
; 1.086 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 5.495 ns                ;
; 1.093 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.579 ns                  ; 5.486 ns                ;
; 1.111 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.577 ns                  ; 5.466 ns                ;
; 1.166 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.572 ns                  ; 5.406 ns                ;
; 1.180 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 5.401 ns                ;
; 1.196 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.572 ns                  ; 5.376 ns                ;
; 1.223 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.584 ns                  ; 5.361 ns                ;
; 1.286 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 5.295 ns                ;
; 1.330 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.584 ns                  ; 5.254 ns                ;
; 1.854 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.574 ns                  ; 4.720 ns                ;
; 1.938 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.572 ns                  ; 4.634 ns                ;
; 2.037 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.568 ns                  ; 4.531 ns                ;
; 2.151 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.577 ns                  ; 4.426 ns                ;
; 2.197 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 4.384 ns                ;
; 2.216 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 4.365 ns                ;
; 2.259 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.577 ns                  ; 4.318 ns                ;
; 2.290 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.574 ns                  ; 4.284 ns                ;
; 2.296 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 4.285 ns                ;
; 2.367 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.577 ns                  ; 4.210 ns                ;
; 2.396 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.574 ns                  ; 4.178 ns                ;
; 2.502 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.574 ns                  ; 4.072 ns                ;
; 2.541 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.572 ns                  ; 4.031 ns                ;
; 2.549 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.579 ns                  ; 4.030 ns                ;
; 2.578 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.578 ns                  ; 4.000 ns                ;
; 2.584 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.579 ns                  ; 3.995 ns                ;
; 2.644 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.581 ns                  ; 3.937 ns                ;
; 2.718 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.574 ns                  ; 3.856 ns                ;
; 2.737 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.572 ns                  ; 3.835 ns                ;
; 2.773 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.578 ns                  ; 3.805 ns                ;
; 2.808 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.578 ns                  ; 3.770 ns                ;
; 2.874 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.572 ns                  ; 3.698 ns                ;
; 2.916 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.578 ns                  ; 3.662 ns                ;
; 2.972 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.578 ns                  ; 3.606 ns                ;
; 3.373 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.574 ns                  ; 3.201 ns                ;
; 3.907 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.578 ns                  ; 2.671 ns                ;
; 6.593 ns                                ; 293.51 MHz ( period = 3.407 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 3.199 ns                ;
; 6.885 ns                                ; 321.03 MHz ( period = 3.115 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.907 ns                ;
; 6.889 ns                                ; 321.44 MHz ( period = 3.111 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.899 ns                ;
; 6.907 ns                                ; 323.31 MHz ( period = 3.093 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.885 ns                ;
; 6.921 ns                                ; 324.78 MHz ( period = 3.079 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.867 ns                ;
; 6.939 ns                                ; 326.69 MHz ( period = 3.061 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.849 ns                ;
; 6.961 ns                                ; 329.06 MHz ( period = 3.039 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.831 ns                ;
; 7.012 ns                                ; 334.67 MHz ( period = 2.988 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.776 ns                ;
; 7.023 ns                                ; 335.91 MHz ( period = 2.977 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.769 ns                ;
; 7.042 ns                                ; 338.07 MHz ( period = 2.958 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.750 ns                ;
; 7.074 ns                                ; 341.76 MHz ( period = 2.926 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.718 ns                ;
; 7.096 ns                                ; 344.35 MHz ( period = 2.904 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.696 ns                ;
; 7.179 ns                                ; 354.48 MHz ( period = 2.821 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.609 ns                ;
; 7.214 ns                                ; 358.94 MHz ( period = 2.786 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.574 ns                ;
; 7.257 ns                                ; 364.56 MHz ( period = 2.743 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.531 ns                ;
; 7.270 ns                                ; 366.30 MHz ( period = 2.730 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.522 ns                ;
; 7.289 ns                                ; 368.87 MHz ( period = 2.711 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.499 ns                ;
; 7.301 ns                                ; 370.51 MHz ( period = 2.699 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.487 ns                ;
; 7.302 ns                                ; 370.64 MHz ( period = 2.698 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.490 ns                ;
; 7.414 ns                                ; 386.70 MHz ( period = 2.586 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.378 ns                ;
; 7.427 ns                                ; 388.65 MHz ( period = 2.573 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.361 ns                ;
; 7.443 ns                                ; 391.08 MHz ( period = 2.557 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.345 ns                ;
; 7.517 ns                                ; 402.74 MHz ( period = 2.483 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 2.271 ns                ;
; 7.576 ns                                ; 412.54 MHz ( period = 2.424 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.216 ns                ;
; 7.733 ns                                ; 441.11 MHz ( period = 2.267 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.053 ns                ;
; 7.776 ns                                ; 449.64 MHz ( period = 2.224 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.010 ns                ;
; 7.804 ns                                ; 455.37 MHz ( period = 2.196 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.982 ns                ;
; 7.811 ns                                ; 456.83 MHz ( period = 2.189 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.975 ns                ;
; 7.847 ns                                ; 464.47 MHz ( period = 2.153 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.939 ns                ;
; 7.858 ns                                ; 466.85 MHz ( period = 2.142 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.928 ns                ;
; 7.875 ns                                ; 470.59 MHz ( period = 2.125 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.911 ns                ;
; 7.875 ns                                ; 470.59 MHz ( period = 2.125 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.911 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.918 ns                                ; 480.31 MHz ( period = 2.082 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.868 ns                ;
; 7.921 ns                                ; 481.00 MHz ( period = 2.079 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.865 ns                ;
; 7.929 ns                                ; 482.86 MHz ( period = 2.071 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.857 ns                ;
; 7.945 ns                                ; 486.62 MHz ( period = 2.055 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.841 ns                ;
; 7.946 ns                                ; 486.85 MHz ( period = 2.054 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.840 ns                ;
; 7.946 ns                                ; 486.85 MHz ( period = 2.054 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.840 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.956 ns                                ; 489.24 MHz ( period = 2.044 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.830 ns                ;
; 7.989 ns                                ; 497.27 MHz ( period = 2.011 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.797 ns                ;
; 7.992 ns                                ; 498.01 MHz ( period = 2.008 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.794 ns                ;
; 8.000 ns                                ; 500.00 MHz ( period = 2.000 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.786 ns                ;
; 8.016 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.770 ns                ;
; 8.017 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.769 ns                ;
; 8.017 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.769 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.060 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.726 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.067 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.719 ns                ;
; 8.071 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.715 ns                ;
; 8.087 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.699 ns                ;
; 8.088 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.698 ns                ;
; 8.088 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.698 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.130 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.656 ns                ;
; 8.131 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.655 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.138 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.648 ns                ;
; 8.142 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.644 ns                ;
; 8.158 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.628 ns                ;
; 8.159 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.627 ns                ;
; 8.159 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.627 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.188 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.598 ns                ;
; 8.201 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.585 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.209 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.577 ns                ;
; 8.213 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.573 ns                ;
; 8.229 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.557 ns                ;
; 8.230 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.556 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.259 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.527 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.272 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.514 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.280 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.506 ns                ;
; 8.284 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.502 ns                ;
; 8.290 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.496 ns                ;
; 8.297 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.489 ns                ;
; 8.300 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.486 ns                ;
; 8.301 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.485 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.318 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.468 ns                ;
; 8.325 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.461 ns                ;
; 8.329 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.457 ns                ;
; 8.330 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.456 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.343 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.443 ns                ;
; 8.351 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.435 ns                ;
; 8.361 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.425 ns                ;
; 8.368 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.418 ns                ;
; 8.371 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.415 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.382 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.404 ns                ;
; 8.389 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.397 ns                ;
; 8.396 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.390 ns                ;
; 8.400 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.386 ns                ;
; 8.401 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.385 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.414 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.372 ns                ;
; 8.422 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.364 ns                ;
; 8.432 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.354 ns                ;
; 8.435 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.351 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.460 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.326 ns                ;
; 8.460 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.326 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.468 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.318 ns                ;
; 8.470 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.316 ns                ;
; 8.471 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.315 ns                ;
; 8.472 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.314 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.485 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.301 ns                ;
; 8.493 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.293 ns                ;
; 8.503 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.283 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.530 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.256 ns                ;
; 8.531 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.255 ns                ;
; 8.531 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.255 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.539 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.247 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.542 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.244 ns                ;
; 8.543 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.243 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.251 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.731 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.717 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.747 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.411 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[0]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.815 ns                ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.078 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.990 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.990 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.955 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.807 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.535 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.560 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.561 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.561 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.561 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[0]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.564 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.564 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.572 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.574 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.590 ns                 ;
; 0.574 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.590 ns                 ;
; 0.579 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.579 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.580 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.596 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.674 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.676 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.676 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.677 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.678 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.679 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.685 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.687 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.702 ns                 ;
; 0.687 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.703 ns                 ;
; 0.687 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.703 ns                 ;
; 0.780 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.782 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.791 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.799 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.801 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.808 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.821 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.829 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.861 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.852 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.852 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.861 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.863 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.864 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.870 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.886 ns                 ;
; 0.892 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.908 ns                 ;
; 0.926 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.942 ns                 ;
; 0.931 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.947 ns                 ;
; 0.935 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.951 ns                 ;
; 0.946 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.960 ns                 ;
; 0.948 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.962 ns                 ;
; 0.958 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.972 ns                 ;
; 0.965 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.980 ns                 ;
; 0.969 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.985 ns                 ;
; 0.978 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.994 ns                 ;
; 0.979 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.995 ns                 ;
; 0.981 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.997 ns                 ;
; 0.982 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.996 ns                 ;
; 0.983 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.999 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.990 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.006 ns                 ;
; 0.998 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.014 ns                 ;
; 0.998 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.014 ns                 ;
; 0.999 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.012 ns                 ;
; 1.012 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.035 ns                   ; 1.047 ns                 ;
; 1.030 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.046 ns                 ;
; 1.031 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.035 ns                   ; 1.066 ns                 ;
; 1.035 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.051 ns                 ;
; 1.038 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.054 ns                 ;
; 1.043 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.059 ns                 ;
; 1.053 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.069 ns                 ;
; 1.059 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.075 ns                 ;
; 1.063 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.079 ns                 ;
; 1.063 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.076 ns                 ;
; 1.069 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.086 ns                 ;
; 1.076 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.092 ns                 ;
; 1.079 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.094 ns                 ;
; 1.081 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.097 ns                 ;
; 1.099 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.115 ns                 ;
; 1.106 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.122 ns                 ;
; 1.129 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.130 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.146 ns                 ;
; 1.146 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 1.150 ns                 ;
; 1.160 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.176 ns                 ;
; 1.160 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.035 ns                   ; 1.195 ns                 ;
; 1.171 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.187 ns                 ;
; 1.173 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.189 ns                 ;
; 1.186 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.069 ns                   ; 1.255 ns                 ;
; 1.187 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.194 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.069 ns                   ; 1.263 ns                 ;
; 1.201 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.206 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[4]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.222 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.266 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.654 ns                   ; 1.388 ns                 ;
; -2.100 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.654 ns                   ; 1.554 ns                 ;
; -1.644 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.300 ns                 ;
; -1.640 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.304 ns                 ;
; -1.633 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.303 ns                 ;
; -1.622 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.314 ns                 ;
; -1.597 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.347 ns                 ;
; -1.594 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.342 ns                 ;
; -1.546 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.398 ns                 ;
; -1.420 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.524 ns                 ;
; -1.389 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.547 ns                 ;
; -1.356 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.580 ns                 ;
; -1.353 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.583 ns                 ;
; -1.272 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.190 ns                   ; 1.918 ns                 ;
; -1.257 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.687 ns                 ;
; -1.250 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.686 ns                 ;
; -1.239 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.697 ns                 ;
; -1.211 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.733 ns                 ;
; -1.207 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.729 ns                 ;
; -1.179 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.757 ns                 ;
; -1.168 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.768 ns                 ;
; -1.158 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.786 ns                 ;
; -1.136 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.800 ns                 ;
; -1.108 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.828 ns                 ;
; -1.106 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.190 ns                   ; 2.084 ns                 ;
; -1.087 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.944 ns                   ; 1.857 ns                 ;
; -1.065 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.871 ns                 ;
; -1.037 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.899 ns                 ;
; -1.006 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.930 ns                 ;
; -0.994 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.942 ns                 ;
; -0.970 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.966 ns                 ;
; -0.967 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 1.969 ns                 ;
; -0.935 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.001 ns                 ;
; -0.923 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.013 ns                 ;
; -0.899 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.037 ns                 ;
; -0.896 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.040 ns                 ;
; -0.868 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.068 ns                 ;
; -0.864 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.072 ns                 ;
; -0.828 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.108 ns                 ;
; -0.825 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.111 ns                 ;
; -0.754 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.182 ns                 ;
; -0.485 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.451 ns                 ;
; -0.414 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.522 ns                 ;
; -0.343 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.593 ns                 ;
; -0.272 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.664 ns                 ;
; -0.201 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.936 ns                   ; 2.735 ns                 ;
; 0.128 ns                                ; SCOMP:inst8|IR[1]                                                                                                                                          ; DAC_BEEP:inst35|step[2]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.992 ns                   ; 4.120 ns                 ;
; 0.213 ns                                ; SCOMP:inst8|IR[1]                                                                                                                                          ; DAC_BEEP:inst35|step[7]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.999 ns                   ; 4.212 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[1]                                                                                                                                         ; SCOMP:inst8|IIE[1]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[2]                                                                                                                                         ; SCOMP:inst8|IIE[2]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[0]                                                                                                                                         ; SCOMP:inst8|IIE[0]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[3]                                                                                                                                         ; SCOMP:inst8|IIE[3]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|GIE                                                                                                                                            ; SCOMP:inst8|GIE                                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|MW                                                                                                                                             ; SCOMP:inst8|MW                                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.392 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.021 ns                 ;
; 0.392 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.021 ns                 ;
; 0.392 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.021 ns                 ;
; 0.392 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.021 ns                 ;
; 0.392 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.021 ns                 ;
; 0.392 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.021 ns                 ;
; 0.395 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.024 ns                 ;
; 0.395 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.024 ns                 ;
; 0.395 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.024 ns                 ;
; 0.395 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.024 ns                 ;
; 0.395 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.024 ns                 ;
; 0.395 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.024 ns                 ;
; 0.402 ns                                ; SCOMP:inst8|IR[1]                                                                                                                                          ; DAC_BEEP:inst35|timer[6]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.017 ns                   ; 4.419 ns                 ;
; 0.410 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.039 ns                 ;
; 0.410 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.039 ns                 ;
; 0.410 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.039 ns                 ;
; 0.410 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.039 ns                 ;
; 0.410 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.039 ns                 ;
; 0.410 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.629 ns                   ; 4.039 ns                 ;
; 0.429 ns                                ; SCOMP:inst8|IR[3]                                                                                                                                          ; DAC_BEEP:inst35|step[2]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.992 ns                   ; 4.421 ns                 ;
; 0.459 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.327 ns                   ; 1.786 ns                 ;
; 0.496 ns                                ; SCOMP:inst8|IR[3]                                                                                                                                          ; DAC_BEEP:inst35|timer[6]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.017 ns                   ; 4.513 ns                 ;
; 0.514 ns                                ; SCOMP:inst8|IR[3]                                                                                                                                          ; DAC_BEEP:inst35|step[7]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.999 ns                   ; 4.513 ns                 ;
; 0.515 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[0]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[0]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[4]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[1]                  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|parity9                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; SCOMP:inst8|PC_STACK[3][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[6]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; SCOMP:inst8|PC[8]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; SCOMP:inst8|STATE.FETCH                                                                                                                                    ; SCOMP:inst8|STATE.DECODE                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC[5]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[1]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[6]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC[6]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[9][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[5][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[1][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[7][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[5][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[8][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[8][10]                                                                                                                                ; SCOMP:inst8|PC_STACK[9][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[7][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[6][5]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[0][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC[4]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC[7]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC[0]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC_STACK[8][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC_STACK[4][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC_STACK[1][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[0][2]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|sub_parity12a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|parity11                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.545 ns                                ; SCOMP:inst8|PC[1]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.550 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|sub_parity12a0                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.550 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.550 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.552 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|parity11                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|parity11                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.567 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.567 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.568 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[0]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.578 ns                                ; SCOMP:inst8|IR[12]                                                                                                                                         ; SCOMP:inst8|STATE.EX_JUMP                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.594 ns                 ;
; 0.578 ns                                ; SCOMP:inst8|IR[12]                                                                                                                                         ; SCOMP:inst8|STATE.EX_RETURN                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.594 ns                 ;
; 0.579 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.004 ns                 ;
; 0.579 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.004 ns                 ;
; 0.579 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.004 ns                 ;
; 0.579 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.004 ns                 ;
; 0.579 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.004 ns                 ;
; 0.579 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.004 ns                 ;
; 0.584 ns                                ; SCOMP:inst8|IR[12]                                                                                                                                         ; SCOMP:inst8|STATE.EX_LOAD                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.600 ns                 ;
; 0.584 ns                                ; SCOMP:inst8|IR[12]                                                                                                                                         ; SCOMP:inst8|STATE.EX_ADD                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.600 ns                 ;
; 0.585 ns                                ; SCOMP:inst8|IR[12]                                                                                                                                         ; SCOMP:inst8|STATE.EX_JPOS                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.601 ns                 ;
; 0.586 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.011 ns                 ;
; 0.586 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.011 ns                 ;
; 0.586 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.011 ns                 ;
; 0.586 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.011 ns                 ;
; 0.586 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.011 ns                 ;
; 0.586 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.011 ns                 ;
; 0.587 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.012 ns                 ;
; 0.587 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.012 ns                 ;
; 0.587 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.012 ns                 ;
; 0.587 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.012 ns                 ;
; 0.587 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.012 ns                 ;
; 0.587 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.012 ns                 ;
; 0.599 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.024 ns                 ;
; 0.599 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.024 ns                 ;
; 0.599 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.024 ns                 ;
; 0.599 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.024 ns                 ;
; 0.599 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.024 ns                 ;
; 0.599 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.425 ns                   ; 4.024 ns                 ;
; 0.610 ns                                ; SCOMP:inst8|GIE                                                                                                                                            ; SCOMP:inst8|INT_ACK[0]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.626 ns                 ;
; 0.632 ns                                ; SCOMP:inst8|PC[10]                                                                                                                                         ; SCOMP:inst8|PC_SAVED[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.648 ns                 ;
; 0.637 ns                                ; SCOMP:inst8|STATE.EX_ISTORE                                                                                                                                ; SCOMP:inst8|STATE.EX_STORE                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.653 ns                 ;
; 0.642 ns                                ; SCOMP:inst8|PC[3]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.658 ns                 ;
; 0.649 ns                                ; SCOMP:inst8|PC_SAVED[7]                                                                                                                                    ; SCOMP:inst8|PC[7]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.651 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[0]                  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|parity9                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.651 ns                                ; SCOMP:inst8|PC_SAVED[6]                                                                                                                                    ; SCOMP:inst8|PC[6]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.652 ns                                ; SCOMP:inst8|PC_SAVED[4]                                                                                                                                    ; SCOMP:inst8|PC[4]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.653 ns                                ; SCOMP:inst8|PC_SAVED[9]                                                                                                                                    ; SCOMP:inst8|PC[9]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.655 ns                                ; SCOMP:inst8|PC_SAVED[8]                                                                                                                                    ; SCOMP:inst8|PC[8]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; SCOMP:inst8|PC_STACK[2][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[1]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[5]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; SCOMP:inst8|PC_STACK[5][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; SCOMP:inst8|PC_SAVED[3]                                                                                                                                    ; SCOMP:inst8|PC[3]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[5]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[1]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; SCOMP:inst8|PC_STACK[2][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|sub_parity12a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|parity11                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; SCOMP:inst8|PC_STACK[8][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; SCOMP:inst8|PC_STACK[6][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.096 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.345 ns                   ; 1.249 ns                 ;
; -2.033 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.766 ns                   ; 0.733 ns                 ;
; -1.907 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.766 ns                   ; 0.859 ns                 ;
; -1.897 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.766 ns                   ; 0.869 ns                 ;
; -1.889 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack1                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.345 ns                   ; 1.456 ns                 ;
; -1.878 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.579 ns                   ; 0.701 ns                 ;
; -1.874 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.766 ns                   ; 0.892 ns                 ;
; -1.849 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.581 ns                   ; 0.732 ns                 ;
; -1.812 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.766 ns                   ; 0.954 ns                 ;
; -1.675 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.766 ns                   ; 1.091 ns                 ;
; -1.669 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.765 ns                   ; 1.096 ns                 ;
; -1.585 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.766 ns                   ; 1.181 ns                 ;
; -1.491 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.706 ns                   ; 1.215 ns                 ;
; -1.259 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.932 ns                   ; 0.673 ns                 ;
; -1.056 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.934 ns                   ; 0.878 ns                 ;
; -0.916 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.948 ns                   ; 1.032 ns                 ;
; -0.826 ns                               ; DAC_BEEP:inst35|timer[3]~latch                                                                                                  ; DAC_BEEP:inst35|timer[3]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.317 ns                   ; 0.491 ns                 ;
; -0.817 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.377 ns                   ; 0.560 ns                 ;
; -0.780 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.948 ns                   ; 1.168 ns                 ;
; -0.683 ns                               ; DAC_BEEP:inst35|step[4]~latch                                                                                                   ; DAC_BEEP:inst35|step[4]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.319 ns                   ; 0.636 ns                 ;
; -0.643 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.284 ns                 ;
; -0.641 ns                               ; DAC_BEEP:inst35|timer[2]~latch                                                                                                  ; DAC_BEEP:inst35|timer[2]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.265 ns                   ; 0.624 ns                 ;
; -0.629 ns                               ; DAC_BEEP:inst35|step[0]~latch                                                                                                   ; DAC_BEEP:inst35|step[0]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.265 ns                   ; 0.636 ns                 ;
; -0.621 ns                               ; DAC_BEEP:inst35|step[3]~latch                                                                                                   ; DAC_BEEP:inst35|step[3]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.269 ns                   ; 0.648 ns                 ;
; -0.590 ns                               ; DAC_BEEP:inst35|step[1]~latch                                                                                                   ; DAC_BEEP:inst35|step[1]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.239 ns                   ; 0.649 ns                 ;
; -0.587 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.340 ns                 ;
; -0.572 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.830 ns                 ;
; -0.572 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.830 ns                 ;
; -0.572 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.830 ns                 ;
; -0.572 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.830 ns                 ;
; -0.572 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.830 ns                 ;
; -0.572 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.830 ns                 ;
; -0.572 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.830 ns                 ;
; -0.572 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.830 ns                 ;
; -0.565 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.948 ns                   ; 1.383 ns                 ;
; -0.549 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.948 ns                   ; 1.399 ns                 ;
; -0.519 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.408 ns                 ;
; -0.517 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.948 ns                   ; 1.431 ns                 ;
; -0.514 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 2.701 ns                 ;
; -0.491 ns                               ; DAC_BEEP:inst35|timer[5]~latch                                                                                                  ; DAC_BEEP:inst35|timer[5]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.270 ns                   ; 0.779 ns                 ;
; -0.470 ns                               ; DAC_BEEP:inst35|timer[4]~latch                                                                                                  ; DAC_BEEP:inst35|timer[4]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.237 ns                   ; 0.767 ns                 ;
; -0.452 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.475 ns                 ;
; -0.443 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 2.772 ns                 ;
; -0.441 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 2.774 ns                 ;
; -0.435 ns                               ; DAC_BEEP:inst35|step[7]~latch                                                                                                   ; DAC_BEEP:inst35|step[7]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.239 ns                   ; 0.804 ns                 ;
; -0.425 ns                               ; DAC_BEEP:inst35|step[6]~latch                                                                                                   ; DAC_BEEP:inst35|step[6]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.242 ns                   ; 0.817 ns                 ;
; -0.425 ns                               ; DAC_BEEP:inst35|step[2]~latch                                                                                                   ; DAC_BEEP:inst35|step[2]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.237 ns                   ; 0.812 ns                 ;
; -0.423 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.953 ns                   ; 1.530 ns                 ;
; -0.421 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 2.794 ns                 ;
; -0.418 ns                               ; DAC_BEEP:inst35|step[5]~latch                                                                                                   ; DAC_BEEP:inst35|step[5]~_emulated                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.242 ns                   ; 0.824 ns                 ;
; -0.412 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.990 ns                 ;
; -0.412 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.990 ns                 ;
; -0.412 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.990 ns                 ;
; -0.412 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.990 ns                 ;
; -0.412 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.990 ns                 ;
; -0.412 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.990 ns                 ;
; -0.412 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.990 ns                 ;
; -0.412 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.402 ns                   ; 2.990 ns                 ;
; -0.382 ns                               ; DAC_BEEP:inst35|timer[9]~latch                                                                                                  ; DAC_BEEP:inst35|timer[9]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.213 ns                   ; 0.831 ns                 ;
; -0.308 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.948 ns                   ; 1.640 ns                 ;
; -0.293 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.966 ns                   ; 0.673 ns                 ;
; -0.286 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.641 ns                 ;
; -0.279 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.648 ns                 ;
; -0.267 ns                               ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[9]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 2.971 ns                 ;
; -0.261 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.955 ns                   ; 1.694 ns                 ;
; -0.259 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.668 ns                 ;
; -0.249 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.924 ns                   ; 0.675 ns                 ;
; -0.206 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; ODOMETRY:inst53|RPOS[15]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.750 ns                   ; 1.544 ns                 ;
; -0.170 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.757 ns                 ;
; -0.149 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; ODOMETRY:inst53|RPOS[12]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 1.600 ns                 ;
; -0.146 ns                               ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[8]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.092 ns                 ;
; -0.142 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.953 ns                   ; 1.811 ns                 ;
; -0.133 ns                               ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[5]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.105 ns                 ;
; -0.132 ns                               ; DAC_BEEP:inst35|timer[8]~latch                                                                                                  ; DAC_BEEP:inst35|timer[8]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.211 ns                   ; 1.079 ns                 ;
; -0.123 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.092 ns                 ;
; -0.123 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; ODOMETRY:inst53|RPOS[13]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 1.626 ns                 ;
; -0.120 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.955 ns                   ; 1.835 ns                 ;
; -0.117 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; ODOMETRY:inst53|LPOS[13]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.715 ns                   ; 1.598 ns                 ;
; -0.114 ns                               ; DAC_BEEP:inst35|timer[6]~latch                                                                                                  ; DAC_BEEP:inst35|timer[6]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.217 ns                   ; 1.103 ns                 ;
; -0.096 ns                               ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[12]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.142 ns                 ;
; -0.087 ns                               ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[14]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.151 ns                 ;
; -0.052 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.163 ns                 ;
; -0.050 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.165 ns                 ;
; -0.036 ns                               ; DAC_BEEP:inst35|timer[7]~latch                                                                                                  ; DAC_BEEP:inst35|timer[7]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.265 ns                   ; 1.229 ns                 ;
; -0.030 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.185 ns                 ;
; -0.011 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.204 ns                 ;
; -0.011 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.204 ns                 ;
; -0.011 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.204 ns                 ;
; -0.011 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.204 ns                 ;
; -0.010 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.228 ns                 ;
; 0.012 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[10]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.250 ns                 ;
; 0.017 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[13]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.255 ns                 ;
; 0.030 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[15]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.268 ns                 ;
; 0.030 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; ODOMETRY:inst53|RPOS[14]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.749 ns                   ; 1.779 ns                 ;
; 0.059 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.wr                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.949 ns                   ; 2.008 ns                 ;
; 0.065 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[6]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.303 ns                 ;
; 0.129 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|scl_req                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.955 ns                   ; 2.084 ns                 ;
; 0.140 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1p                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.354 ns                   ; 1.494 ns                 ;
; 0.144 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[11]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.238 ns                   ; 3.382 ns                 ;
; 0.157 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; ODOMETRY:inst53|RPOS[0]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.753 ns                   ; 1.910 ns                 ;
; 0.158 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; ODOMETRY:inst53|RPOS[4]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.753 ns                   ; 1.911 ns                 ;
; 0.160 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; ODOMETRY:inst53|LPOS[2]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.714 ns                   ; 1.874 ns                 ;
; 0.178 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[14]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.288 ns                   ; 1.466 ns                 ;
; 0.178 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[15]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.288 ns                   ; 1.466 ns                 ;
; 0.181 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[12]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.288 ns                   ; 1.469 ns                 ;
; 0.186 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; ODOMETRY:inst53|RPOS[2]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.753 ns                   ; 1.939 ns                 ;
; 0.191 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[11]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.288 ns                   ; 1.479 ns                 ;
; 0.207 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.763 ns                   ; 2.970 ns                 ;
; 0.207 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.763 ns                   ; 2.970 ns                 ;
; 0.207 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.763 ns                   ; 2.970 ns                 ;
; 0.207 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.763 ns                   ; 2.970 ns                 ;
; 0.207 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.763 ns                   ; 2.970 ns                 ;
; 0.207 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.763 ns                   ; 2.970 ns                 ;
; 0.207 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.763 ns                   ; 2.970 ns                 ;
; 0.207 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.763 ns                   ; 2.970 ns                 ;
; 0.240 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.455 ns                 ;
; 0.246 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; ODOMETRY:inst53|RPOS[7]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.752 ns                   ; 1.998 ns                 ;
; 0.265 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.394 ns                   ; 2.659 ns                 ;
; 0.267 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.394 ns                   ; 2.661 ns                 ;
; 0.267 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.394 ns                   ; 2.661 ns                 ;
; 0.268 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.394 ns                   ; 2.662 ns                 ;
; 0.269 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.394 ns                   ; 2.663 ns                 ;
; 0.271 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.394 ns                   ; 2.665 ns                 ;
; 0.271 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.394 ns                   ; 2.665 ns                 ;
; 0.272 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.394 ns                   ; 2.666 ns                 ;
; 0.287 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 2.678 ns                 ;
; 0.289 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 2.680 ns                 ;
; 0.291 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 2.682 ns                 ;
; 0.291 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 2.682 ns                 ;
; 0.292 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 2.683 ns                 ;
; 0.293 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 2.684 ns                 ;
; 0.293 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.953 ns                   ; 2.246 ns                 ;
; 0.295 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 2.686 ns                 ;
; 0.296 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 2.687 ns                 ;
; 0.298 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.099 ns                   ; 1.397 ns                 ;
; 0.308 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; ODOMETRY:inst53|RPOS[8]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.752 ns                   ; 2.060 ns                 ;
; 0.311 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.526 ns                 ;
; 0.313 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.528 ns                 ;
; 0.315 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.937 ns                   ; 2.252 ns                 ;
; 0.318 ns                                ; DAC_BEEP:inst35|timer[15]~latch                                                                                                 ; DAC_BEEP:inst35|timer[13]~_emulated                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.288 ns                   ; 1.606 ns                 ;
; 0.322 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[27]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.223 ns                   ; 3.545 ns                 ;
; 0.325 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[29]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.223 ns                   ; 3.548 ns                 ;
; 0.326 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; ODOMETRY:inst53|LPOS[11]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.728 ns                   ; 2.054 ns                 ;
; 0.333 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.548 ns                 ;
; 0.335 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[9]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.223 ns                   ; 3.558 ns                 ;
; 0.338 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; ODOMETRY:inst53|RPOS[6]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.752 ns                   ; 2.090 ns                 ;
; 0.354 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[0]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.245 ns                   ; 3.599 ns                 ;
; 0.355 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; ODOMETRY:inst53|LPOS[7]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.719 ns                   ; 2.074 ns                 ;
; 0.357 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; ODOMETRY:inst53|LPOS[14]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.722 ns                   ; 2.079 ns                 ;
; 0.364 ns                                ; SCOMP:inst8|IR[2]                                                                                                               ; DAC_BEEP:inst35|timer[7]~_emulated                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.233 ns                   ; 3.597 ns                 ;
; 0.368 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; ODOMETRY:inst53|LPOS[6]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.719 ns                   ; 2.087 ns                 ;
; 0.373 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.611 ns                 ;
; 0.380 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.595 ns                 ;
; 0.380 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.595 ns                 ;
; 0.380 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.595 ns                 ;
; 0.380 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; ODOMETRY:inst53|RPOS[9]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.743 ns                   ; 2.123 ns                 ;
; 0.380 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.215 ns                   ; 3.595 ns                 ;
; 0.380 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.099 ns                   ; 1.479 ns                 ;
; 0.388 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                              ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.537 ns                 ;
; 0.388 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.537 ns                 ;
; 0.389 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.538 ns                 ;
; 0.389 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.538 ns                 ;
; 0.390 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.539 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.540 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.540 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.521 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.527 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.841 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.853 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.196 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.227 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.243 ns                 ;
; 1.228 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.231 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.239 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.239 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.267 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.277 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.285 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.301 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.298 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.314 ns                 ;
; 1.299 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.300 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.316 ns                 ;
; 1.302 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.310 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.326 ns                 ;
; 1.310 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.326 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.335 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.338 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.348 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.364 ns                 ;
; 1.356 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.369 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.385 ns                 ;
; 1.370 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.386 ns                 ;
; 1.374 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.375 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.393 ns                 ;
; 1.381 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.397 ns                 ;
; 1.388 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.404 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.399 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.402 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.409 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.419 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.435 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.445 ns                 ;
; 1.427 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.443 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.440 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.456 ns                 ;
; 1.441 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.457 ns                 ;
; 1.445 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.461 ns                 ;
; 1.452 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.468 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.469 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.485 ns                 ;
; 1.470 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.473 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.480 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.496 ns                 ;
; 1.486 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.502 ns                 ;
; 1.490 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.498 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.511 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.527 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.540 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.556 ns                 ;
; 1.541 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.557 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.573 ns                 ;
; 1.561 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.577 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.569 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.585 ns                 ;
; 1.582 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.598 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.611 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.627 ns                 ;
; 1.611 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.627 ns                 ;
; 1.612 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.628 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.644 ns                 ;
; 1.629 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.651 ns                 ;
; 1.632 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.639 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.640 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.656 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.694 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.682 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.698 ns                 ;
; 1.682 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.698 ns                 ;
; 1.683 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.699 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.715 ns                 ;
; 1.703 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.710 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.757 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.748 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.766 ns                 ;
; 1.753 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.769 ns                 ;
; 1.753 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.769 ns                 ;
; 1.754 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.770 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.786 ns                 ;
; 1.778 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.794 ns                 ;
; 1.781 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.797 ns                 ;
; 1.814 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.830 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.824 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.840 ns                 ;
; 1.824 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.840 ns                 ;
; 1.825 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.841 ns                 ;
; 1.837 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.855 ns                 ;
; 1.841 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.857 ns                 ;
; 1.849 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.865 ns                 ;
; 1.852 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.868 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.895 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.911 ns                 ;
; 1.895 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.911 ns                 ;
; 1.912 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.928 ns                 ;
; 1.923 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.939 ns                 ;
; 1.948 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.966 ns                 ;
; 1.959 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.975 ns                 ;
; 1.966 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.982 ns                 ;
; 1.977 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.999 ns                 ;
; 1.994 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.010 ns                 ;
; 1.997 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.019 ns                 ;
; 2.024 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.046 ns                 ;
; 2.037 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.053 ns                 ;
; 2.054 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.072 ns                 ;
; 2.102 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.124 ns                 ;
; 2.111 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.129 ns                 ;
; 2.116 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.138 ns                 ;
; 2.137 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.159 ns                 ;
; 2.179 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.201 ns                 ;
; 2.241 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.259 ns                 ;
; 2.251 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.269 ns                 ;
; 2.322 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.344 ns                 ;
; 2.418 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.436 ns                 ;
; 2.456 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.474 ns                 ;
; 2.624 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.642 ns                 ;
; 2.726 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.748 ns                 ;
; 5.176 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.192 ns                  ; 1.984 ns                 ;
; 5.873 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.196 ns                  ; 2.677 ns                 ;
; 5.908 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.192 ns                  ; 2.716 ns                 ;
; 5.928 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.189 ns                  ; 2.739 ns                 ;
; 5.964 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.192 ns                  ; 2.772 ns                 ;
; 6.107 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.192 ns                  ; 2.915 ns                 ;
; 6.118 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.196 ns                  ; 2.922 ns                 ;
; 6.219 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.192 ns                  ; 3.027 ns                 ;
; 6.248 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.191 ns                  ; 3.057 ns                 ;
; 6.255 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.189 ns                  ; 3.066 ns                 ;
; 6.275 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.192 ns                  ; 3.083 ns                 ;
; 6.287 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.196 ns                  ; 3.091 ns                 ;
; 6.296 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.191 ns                  ; 3.105 ns                 ;
; 6.322 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.198 ns                  ; 3.124 ns                 ;
; 6.361 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.189 ns                  ; 3.172 ns                 ;
; 6.374 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.196 ns                  ; 3.178 ns                 ;
; 6.377 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.193 ns                  ; 3.184 ns                 ;
; 6.391 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.198 ns                  ; 3.193 ns                 ;
; 6.398 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.196 ns                  ; 3.202 ns                 ;
; 6.422 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.193 ns                  ; 3.229 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                                          ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+-----------+
; N/A                                     ; None                                                ; 37.080 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.080 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.055 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 37.051 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.840 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.838 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.813 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.812 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.811 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.811 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.644 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.644 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.643 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.642 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.639 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.636 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.634 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.629 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.614 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.612 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.612 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.611 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.590 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.586 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.583 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.385 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.382 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.381 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.381 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.380 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.102 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.098 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.097 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.096 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.095 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.007 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[7]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.982 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[3]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.980 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[6]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.977 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[5]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.926 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[2]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.925 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[0]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.922 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[1]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.920 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[4]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.914 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.914 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.913 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.910 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.907 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.907 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.906 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.380 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[31]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 32.610 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[31]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 28.103 ns  ; KEY[0] ; VEL_CONTROL:inst52|I_WARN_INT                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 26.770 ns  ; KEY[0] ; VEL_CONTROL:inst51|I_WARN_INT                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 25.481 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[30]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.885 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[29]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.748 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[28]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.747 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[25]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.743 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[24]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.742 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[26]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.740 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[16]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.736 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[20]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.735 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[27]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.705 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[22]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.701 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[17]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.700 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[19]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.681 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[15]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.667 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[23]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.665 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[18]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.661 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[21]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.593 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[0]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.560 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[2]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.560 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[8]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.559 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[7]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.557 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[6]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.557 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[9]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.551 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[3]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.547 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[11]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.547 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[12]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.544 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[13]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.540 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[4]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.540 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[14]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.536 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[10]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.465 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[1]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.226 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[5]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.043 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[31]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.519 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[28]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.516 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[30]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.475 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[29]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.375 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[25]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.375 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[22]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.373 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[24]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.373 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[26]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.372 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[23]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.372 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[27]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.369 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[19]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.367 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[20]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.367 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[18]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.366 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[21]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.279 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[17]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.276 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[15]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.273 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[16]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.238 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[4]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.237 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[7]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.237 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[5]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.237 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[9]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.236 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[13]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.236 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[12]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.231 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[6]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.231 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[14]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.229 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[11]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.228 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[10]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.227 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[2]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.227 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[8]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.137 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[0]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.105 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[1]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.764 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[3]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.757 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[31]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[2]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[1]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[0]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[3]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[4]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[5]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[6]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[7]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[8]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[9]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.564 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[10]                                   ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.244 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[31]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.793 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[30]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.949 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[27]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.938 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[20]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.807 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[23]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.774 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[29]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.735 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[26]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.704 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[28]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.698 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[25]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.582 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[10]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.490 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[13]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.454 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[21]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.402 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[9]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.351 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[31]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.339 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[29]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.334 ns  ; KEY[0] ; I2C_INTERFACE:inst16|i2c_master:inst|data_clk               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.308 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[15]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.169 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[12]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.142 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[24]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.105 ns  ; KEY[0] ; oneshot_i2c:inst18|i2c_master:inst|data_clk                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.021 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb        ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.000 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[22]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.985 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[27]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.877 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[30]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.798 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.798 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.798 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.798 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.798 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.798 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.798 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.792 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[19]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.742 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[28]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.655 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[11]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.653 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[18]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.609 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[11]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.609 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[15]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.609 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[14]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.609 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[12]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.609 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[13]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.582 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[17]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.513 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[26]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.512 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[16]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.511 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[19]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.430 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[25]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.422 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[21]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.420 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.420 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.377 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.366 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[14]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.363 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[23]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.316 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]            ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.290 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[8]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.216 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[10]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.213 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]            ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.173 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[4]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.173 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[7]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.164 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[24]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.160 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[5]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.160 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[6]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.160 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[9]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.160 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[10]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.160 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[8]~_emulated                          ; CLOCK_50  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                             ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                               ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 12.307 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.256 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.200 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.198 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.187 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.178 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.134 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.095 ns  ; SCOMP:inst8|IO_WRITE_INT                           ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.056 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.029 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[2]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.025 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.005 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.944 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.941 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.914 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.911 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.909 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.898 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.895 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.882 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.802 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.798 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.758 ns  ; SCOMP:inst8|IR[1]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.750 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.743 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.740 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.689 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.681 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.675 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.640 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.638 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.637 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.633 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.622 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.592 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[5]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.529 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.516 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.511 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.511 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.498 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.498 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[6]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.493 ns  ; SCOMP:inst8|IR[4]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.481 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.459 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.459 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.441 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[3]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.418 ns  ; VEL_CONTROL:inst51|MOTOR_EN                        ; NMOTR_R  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.408 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.398 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.395 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.392 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.384 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.368 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.365 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.357 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.350 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.349 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.341 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.336 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.335 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.334 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.stop    ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.331 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.330 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.315 ns  ; oneshot_i2c:inst18|i2c_master:inst|state.stop      ; SDA_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.315 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.309 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.303 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.298 ns  ; SCOMP:inst8|IR[7]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.285 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.282 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.274 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.273 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.273 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.264 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.263 ns  ; SCOMP:inst8|IO_CYCLE                               ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.261 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.259 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.254 ns  ; SCOMP:inst8|IR[5]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.249 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.243 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.232 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.225 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated       ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.217 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.214 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.213 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.start   ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.211 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int       ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.209 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.206 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.198 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.187 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.185 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.184 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.179 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.177 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.175 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.172 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.161 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.155 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|scl_ena       ; SCL_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.139 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.126 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.117 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.115 ns  ; SCOMP:inst8|IR[0]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.112 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.110 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.097 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.084 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.082 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.077 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.075 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.071 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[4]~_emulated       ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.067 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.058 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.044 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.025 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.023 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.019 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.018 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.018 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.010 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.007 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.004 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.969 ns  ; SCOMP:inst8|IR[2]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.964 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.960 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.939 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.924 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.923 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.916 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.908 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.908 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.901 ns  ; LEDS:inst58|BLED[6]                                ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.898 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.898 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.894 ns  ; oneshot_i2c:inst18|i2c_master:inst|scl_ena         ; SCL_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.891 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.889 ns  ; SCOMP:inst8|IR[6]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.880 ns  ; SAFETY_ENABLE:inst4|inst                           ; WATCH_ST ; SW[17]     ;
; N/A                                     ; None                                                ; 10.876 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.865 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.844 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|scl_clk~en    ; SCL_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.835 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.834 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.832 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.826 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.822 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.817 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.812 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.808 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.803 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.782 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.775 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.772 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.761 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.752 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.743 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.743 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.740 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.726 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.722 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.706 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.691 ns  ; LEDS:inst59|BLED[0]                                ; LEDG[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.688 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.679 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.674 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.649 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.645 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.644 ns  ; LEDS:inst59|BLED[1]                                ; LEDG[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.638 ns  ; SCOMP:inst8|IR[3]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.636 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.633 ns  ; SAFETY_ENABLE:inst4|inst1                          ; WATCH_ST ; SW[17]     ;
; N/A                                     ; None                                                ; 10.620 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.613 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.612 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.598 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.587 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.586 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.573 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.559 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.557 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.546 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.545 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.538 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[1]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.533 ns  ; LEDS:inst58|BLED[7]                                ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.531 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.530 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.525 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.509 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.505 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.497 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.495 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.493 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.484 ns  ; LEDS:inst59|BLED[2]                                ; LEDG[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.482 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.475 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.465 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.462 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.460 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.446 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.440 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.438 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[4]  ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                    ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+-----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To       ;
+-------+-------------------+-----------------+-----------+----------+
; N/A   ; None              ; 17.605 ns       ; KEY[0]    ; WATCH_ST ;
; N/A   ; None              ; 11.510 ns       ; ASLEEP    ; LEDG[8]  ;
; N/A   ; None              ; 11.197 ns       ; BATT_GOOD ; LEDG[8]  ;
+-------+-------------------+-----------------+-----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 1.433 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.426 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.196 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.188 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.082 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.999 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.996 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.932 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.927 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.842 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.746 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.686 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.677 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.140 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.141 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.141 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.260 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.775 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.777 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.780 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.783 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.784 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.908 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.670 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.685 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.730 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.777 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.850 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.914 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.925 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.934 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.943 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.950 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.953 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.982 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.078 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.110 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.116 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.133 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.168 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.323 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.336 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.416 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.439 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.445 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.445 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.446 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.458 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.458 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.459 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.459 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.460 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.461 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.487 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.488 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.493 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.496 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.497 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.499 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.500 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.501 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.523 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.526 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.530 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.534 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.614 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.618 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.695 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.697 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.703 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.711 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.941 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.977 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.000 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.064 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.133 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_ena                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.134 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.134 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.134 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.134 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.134 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.134 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.134 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.215 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.239 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.261 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.264 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.382 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.399 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.407 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.552 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.556 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.791 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.971 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.052 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.059 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.067 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.067 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.067 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.067 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.067 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.067 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.067 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.067 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.073 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.082 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.084 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.085 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.093 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.093 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.093 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.093 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.093 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.093 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.093 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.093 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.291 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.346 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.460 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.567 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.573 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.574 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.574 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.587 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.626 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.647 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.647 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.647 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.647 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.647 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.647 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.649 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.649 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.723 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.775 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.792 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|prev_busy                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.815 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.815 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.815 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.844 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.844 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.844 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.844 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.844 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.844 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.894 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.894 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.894 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.894 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.894 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.894 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.894 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.894 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.031 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.031 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.092 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.092 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.092 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.124 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.124 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.124 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.124 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.136 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.136 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.136 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.159 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.159 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.159 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.181 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.181 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.181 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.181 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.181 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.295 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.295 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.295 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.295 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.295 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.295 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.295 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.295 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.311 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.347 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.347 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.347 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.347 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.349 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][6]                                    ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Sun Nov 12 17:10:23 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "VEL_CONTROL:inst52|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "VEL_CONTROL:inst51|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[0]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[9]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[15]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[8]~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 91 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70~0" as buffer
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~17" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "inst25~2" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH~0" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst1" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst5" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst7" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17~0" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal27~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~2" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~2" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~0" as buffer
    Info: Detected gated clock "inst48" as buffer
    Info: Detected gated clock "inst45" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~2" as buffer
    Info: Detected gated clock "inst77~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_CYCLE" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 63.665 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|baud_counter[3]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb"
    Info: Fmax is 236.07 MHz (period= 4.236 ns)
    Info: + Largest register to register requirement is 67.688 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.635 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X29_Y7_N25; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb'
                Info: Total cell delay = 0.537 ns ( 20.38 % )
                Info: Total interconnect delay = 2.098 ns ( 79.62 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.634 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X24_Y15_N21; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|UART:inst2|baud_counter[3]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.097 ns ( 79.61 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.023 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N21; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|UART:inst2|baud_counter[3]'
        Info: 2: + IC(0.338 ns) + CELL(0.436 ns) = 0.774 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1'
        Info: 3: + IC(0.398 ns) + CELL(0.275 ns) = 1.447 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 8; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2'
        Info: 4: + IC(0.738 ns) + CELL(0.415 ns) = 2.600 ns; Loc. = LCCOMB_X28_Y15_N12; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector13~1'
        Info: 5: + IC(1.057 ns) + CELL(0.366 ns) = 4.023 ns; Loc. = LCFF_X29_Y7_N25; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb'
        Info: Total cell delay = 1.492 ns ( 37.09 % )
        Info: Total interconnect delay = 2.531 ns ( 62.91 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is 9.693 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[7]" and destination register "VEL_CONTROL:inst51|IO_DATA_INT[4]"
    Info: + Largest register to register requirement is 19.802 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.016 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 2.675 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 0.533 ns; Loc. = LCFF_X31_Y11_N9; Fanout = 16; REG Node = 'SCOMP:inst8|IR[6]'
                Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 0.856 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 14; COMB Node = 'VEL_CONTROL:inst51|LATCH'
                Info: 5: + IC(1.282 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X35_Y18_N23; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|IO_DATA_INT[4]'
                Info: Total cell delay = 1.647 ns ( 32.72 % )
                Info: Total interconnect delay = 3.386 ns ( 67.28 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.659 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.589 ns) + CELL(0.000 ns) = 1.145 ns; Loc. = CLKCTRL_G7; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(0.977 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X37_Y9_N13; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[7]'
                Info: Total cell delay = 1.324 ns ( 26.39 % )
                Info: Total interconnect delay = 3.693 ns ( 73.61 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 10.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y9_N13; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[7]'
        Info: 2: + IC(1.038 ns) + CELL(0.389 ns) = 1.427 ns; Loc. = LCCOMB_X34_Y12_N4; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[7]~160'
        Info: 3: + IC(0.681 ns) + CELL(0.150 ns) = 2.258 ns; Loc. = LCCOMB_X32_Y12_N28; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[7]~166'
        Info: 4: + IC(0.747 ns) + CELL(0.438 ns) = 3.443 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 17; COMB Node = 'I2C_INTERFACE:inst16|inst1[7]~169'
        Info: 5: + IC(0.777 ns) + CELL(0.398 ns) = 4.618 ns; Loc. = LCCOMB_X34_Y11_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Equal2~0'
        Info: 6: + IC(0.734 ns) + CELL(0.150 ns) = 5.502 ns; Loc. = LCCOMB_X34_Y15_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|process_0~0'
        Info: 7: + IC(0.440 ns) + CELL(0.415 ns) = 6.357 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|process_0~1'
        Info: 8: + IC(0.260 ns) + CELL(0.410 ns) = 7.027 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51|process_0~3'
        Info: 9: + IC(0.797 ns) + CELL(0.419 ns) = 8.243 ns; Loc. = LCCOMB_X34_Y16_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|IO_DATA_INT~5'
        Info: 10: + IC(1.500 ns) + CELL(0.366 ns) = 10.109 ns; Loc. = LCFF_X35_Y18_N23; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|IO_DATA_INT[4]'
        Info: Total cell delay = 3.135 ns ( 31.01 % )
        Info: Total interconnect delay = 6.974 ns ( 68.99 % )
Info: Slack time is -6.943 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst52|POSITION_INT[2]" and destination register "VEL_CONTROL:inst52|MOTOR_CMD[13]"
    Info: Fmax is 18.56 MHz (period= 53.886 ns)
    Info: + Largest register to register requirement is 19.769 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.017 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 5.841 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y26_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.411 ns) + CELL(0.000 ns) = 4.302 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.002 ns) + CELL(0.537 ns) = 5.841 ns; Loc. = LCFF_X36_Y15_N23; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]'
                Info: Total cell delay = 1.324 ns ( 22.67 % )
                Info: Total interconnect delay = 4.517 ns ( 77.33 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 5.858 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y26_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.411 ns) + CELL(0.000 ns) = 4.302 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 5.858 ns; Loc. = LCFF_X31_Y24_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|POSITION_INT[2]'
                Info: Total cell delay = 1.324 ns ( 22.60 % )
                Info: Total interconnect delay = 4.534 ns ( 77.40 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 26.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y24_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|POSITION_INT[2]'
        Info: 2: + IC(0.477 ns) + CELL(0.414 ns) = 0.891 ns; Loc. = LCCOMB_X32_Y24_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~5'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.962 ns; Loc. = LCCOMB_X32_Y24_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~7'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.033 ns; Loc. = LCCOMB_X32_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~9'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.443 ns; Loc. = LCCOMB_X32_Y24_N10; Fanout = 6; COMB Node = 'VEL_CONTROL:inst52|Add3~10'
        Info: 6: + IC(0.489 ns) + CELL(0.414 ns) = 2.346 ns; Loc. = LCCOMB_X33_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.417 ns; Loc. = LCCOMB_X33_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~13'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.576 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~15'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.647 ns; Loc. = LCCOMB_X33_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~17'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.718 ns; Loc. = LCCOMB_X33_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~19'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.789 ns; Loc. = LCCOMB_X33_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~21'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.860 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~23'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.931 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~25'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.002 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~27'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.073 ns; Loc. = LCCOMB_X33_Y24_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~29'
        Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 3.219 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~31'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.290 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~33'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.361 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~35'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.432 ns; Loc. = LCCOMB_X33_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~37'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.503 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~39'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.574 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~41'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.645 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~43'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.716 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~45'
        Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 3.875 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~47'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.946 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~49'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.017 ns; Loc. = LCCOMB_X33_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~51'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.088 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~53'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.159 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~55'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.230 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~57'
        Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 4.640 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52|Add4~58'
        Info: 31: + IC(0.758 ns) + CELL(0.438 ns) = 5.836 ns; Loc. = LCCOMB_X34_Y23_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~8'
        Info: 32: + IC(0.251 ns) + CELL(0.242 ns) = 6.329 ns; Loc. = LCCOMB_X34_Y23_N12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|LessThan4~9'
        Info: 33: + IC(0.943 ns) + CELL(0.275 ns) = 7.547 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~31'
        Info: 34: + IC(0.459 ns) + CELL(0.393 ns) = 8.399 ns; Loc. = LCCOMB_X34_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~1'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 8.470 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~3'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 8.541 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~5'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 8.612 ns; Loc. = LCCOMB_X34_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~7'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.683 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~9'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.754 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~11'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.825 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~13'
        Info: 41: + IC(0.000 ns) + CELL(0.159 ns) = 8.984 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.055 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.126 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.197 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.268 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.339 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.410 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.481 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 49: + IC(0.000 ns) + CELL(0.146 ns) = 9.627 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.698 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.769 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.840 ns; Loc. = LCCOMB_X34_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.911 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.982 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 10.053 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 10.124 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~45'
        Info: 57: + IC(0.000 ns) + CELL(0.159 ns) = 10.283 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~47'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.354 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~49'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 10.425 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~51'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 10.496 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~53'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 10.567 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~55'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 10.638 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~57'
        Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 11.048 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add6~58'
        Info: 64: + IC(0.679 ns) + CELL(0.438 ns) = 12.165 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan6~4'
        Info: 65: + IC(0.253 ns) + CELL(0.150 ns) = 12.568 ns; Loc. = LCCOMB_X35_Y20_N28; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52|LessThan6~5'
        Info: 66: + IC(0.284 ns) + CELL(0.420 ns) = 13.272 ns; Loc. = LCCOMB_X35_Y20_N10; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~30'
        Info: 67: + IC(0.747 ns) + CELL(0.275 ns) = 14.294 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~33'
        Info: 68: + IC(0.439 ns) + CELL(2.663 ns) = 17.396 ns; Loc. = DSPMULT_X39_Y20_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 69: + IC(0.000 ns) + CELL(0.224 ns) = 17.620 ns; Loc. = DSPOUT_X39_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 70: + IC(0.687 ns) + CELL(0.393 ns) = 18.700 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 19.110 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 72: + IC(0.669 ns) + CELL(0.485 ns) = 20.264 ns; Loc. = LCCOMB_X38_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 20.674 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16'
        Info: 74: + IC(0.750 ns) + CELL(0.393 ns) = 21.817 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~49'
        Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 22.227 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~50'
        Info: 76: + IC(0.671 ns) + CELL(0.414 ns) = 23.312 ns; Loc. = LCCOMB_X37_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~51'
        Info: 77: + IC(0.000 ns) + CELL(0.410 ns) = 23.722 ns; Loc. = LCCOMB_X37_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~52'
        Info: 78: + IC(0.467 ns) + CELL(0.149 ns) = 24.338 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan10~10'
        Info: 79: + IC(0.260 ns) + CELL(0.242 ns) = 24.840 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan10~11'
        Info: 80: + IC(0.445 ns) + CELL(0.150 ns) = 25.435 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|LessThan10~12'
        Info: 81: + IC(0.773 ns) + CELL(0.420 ns) = 26.628 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]~11'
        Info: 82: + IC(0.000 ns) + CELL(0.084 ns) = 26.712 ns; Loc. = LCFF_X36_Y15_N23; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]'
        Info: Total cell delay = 16.211 ns ( 60.69 % )
        Info: Total interconnect delay = 10.501 ns ( 39.31 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 1663 path(s). See Report window for details.
Info: Slack time is 705 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|MOTOR_CMD[2]" and destination register "VEL_CONTROL:inst51|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.584 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.202 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.265 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 0.265 ns; Loc. = LCFF_X38_Y26_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.47 % )
                Info: Total interconnect delay = 2.086 ns ( 79.53 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.467 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 0.533 ns; Loc. = LCFF_X31_Y26_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.411 ns) + CELL(0.000 ns) = 1.944 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(0.986 ns) + CELL(0.537 ns) = 3.467 ns; Loc. = LCFF_X36_Y25_N25; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[2]'
                Info: Total cell delay = 1.324 ns ( 22.73 % )
                Info: Total interconnect delay = 4.501 ns ( 77.27 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y25_N25; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[2]'
        Info: 2: + IC(0.328 ns) + CELL(0.438 ns) = 0.766 ns; Loc. = LCCOMB_X36_Y25_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~1'
        Info: 3: + IC(0.735 ns) + CELL(0.438 ns) = 1.939 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~3'
        Info: 4: + IC(0.243 ns) + CELL(0.393 ns) = 2.575 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.646 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.717 ns; Loc. = LCCOMB_X37_Y26_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.788 ns; Loc. = LCCOMB_X37_Y26_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~7'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.947 ns; Loc. = LCCOMB_X37_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.018 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.089 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~13'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.160 ns; Loc. = LCCOMB_X37_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.231 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~17'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.302 ns; Loc. = LCCOMB_X37_Y26_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~19'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.373 ns; Loc. = LCCOMB_X37_Y26_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~21'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.444 ns; Loc. = LCCOMB_X37_Y26_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Add12~23'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 3.854 ns; Loc. = LCCOMB_X37_Y26_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~24'
        Info: 17: + IC(0.257 ns) + CELL(0.416 ns) = 4.527 ns; Loc. = LCCOMB_X37_Y26_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0'
        Info: 18: + IC(0.465 ns) + CELL(0.410 ns) = 5.402 ns; Loc. = LCCOMB_X38_Y26_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4'
        Info: 19: + IC(0.243 ns) + CELL(0.150 ns) = 5.795 ns; Loc. = LCCOMB_X38_Y26_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 5.879 ns; Loc. = LCFF_X38_Y26_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
        Info: Total cell delay = 3.608 ns ( 61.37 % )
        Info: Total interconnect delay = 2.271 ns ( 38.63 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst35|phase[4]" and destination memory "DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 2.251 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[4]'
            Info: 2: + IC(2.109 ns) + CELL(0.142 ns) = 2.251 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2'
            Info: Total cell delay = 0.142 ns ( 6.31 % )
            Info: Total interconnect delay = 2.109 ns ( 93.69 % )
        Info: - Smallest clock skew is 0.913 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.297 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.776 ns) + CELL(0.661 ns) = 3.297 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2'
                Info: Total cell delay = 1.521 ns ( 46.13 % )
                Info: Total interconnect delay = 1.776 ns ( 53.87 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.384 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.987 ns) + CELL(0.537 ns) = 2.384 ns; Loc. = LCFF_X2_Y32_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[4]'
                Info: Total cell delay = 1.397 ns ( 58.60 % )
                Info: Total interconnect delay = 0.987 ns ( 41.40 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]" and destination register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.647 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]'
            Info: 2: + IC(0.309 ns) + CELL(0.420 ns) = 0.729 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~16'
            Info: 3: + IC(0.685 ns) + CELL(0.149 ns) = 1.563 ns; Loc. = LCCOMB_X1_Y35_N28; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.647 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]'
            Info: Total cell delay = 0.653 ns ( 39.65 % )
            Info: Total interconnect delay = 0.994 ns ( 60.35 % )
        Info: - Smallest clock skew is -0.010 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.369 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.962 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]'
                Info: Total cell delay = 1.407 ns ( 59.39 % )
                Info: Total interconnect delay = 0.962 ns ( 40.61 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.379 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.972 ns) + CELL(0.537 ns) = 2.379 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]'
                Info: Total cell delay = 1.407 ns ( 59.14 % )
                Info: Total interconnect delay = 0.972 ns ( 40.86 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y16_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y16_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X27_Y16_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.105 ns ( 79.67 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X27_Y16_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.105 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.266 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]"
    Info: + Shortest register to register delay is 1.388 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y7_N3; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb'
        Info: 2: + IC(1.062 ns) + CELL(0.242 ns) = 1.304 ns; Loc. = LCCOMB_X29_Y11_N8; Fanout = 2; COMB Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|int_rdempty'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.388 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]'
        Info: Total cell delay = 0.326 ns ( 23.49 % )
        Info: Total interconnect delay = 1.062 ns ( 76.51 % )
    Info: - Smallest register to register requirement is 3.654 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.638 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.297 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y11_N11; Fanout = 7; REG Node = 'SCOMP:inst8|IR[7]'
                Info: 4: + IC(0.519 ns) + CELL(0.275 ns) = 3.685 ns; Loc. = LCCOMB_X31_Y11_N24; Fanout = 10; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 5: + IC(0.302 ns) + CELL(0.438 ns) = 4.425 ns; Loc. = LCCOMB_X31_Y11_N28; Fanout = 7; COMB Node = 'IO_DECODER:inst24|Equal18~0'
                Info: 6: + IC(0.458 ns) + CELL(0.415 ns) = 5.298 ns; Loc. = LCCOMB_X30_Y11_N16; Fanout = 28; COMB Node = 'UART_INTERFACE:inst1|inst6'
                Info: 7: + IC(0.462 ns) + CELL(0.537 ns) = 6.297 ns; Loc. = LCFF_X29_Y11_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]'
                Info: Total cell delay = 2.452 ns ( 38.94 % )
                Info: Total interconnect delay = 3.845 ns ( 61.06 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X28_Y7_N3; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 46 path(s). See Report window for details.
Info: Minimum slack time is -2.096 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2" and destination register "oneshot_i2c:inst18|i2c_master:inst|state.stop"
    Info: + Shortest register to register delay is 1.249 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 6; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2'
        Info: 2: + IC(0.727 ns) + CELL(0.438 ns) = 1.165 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 2; COMB Node = 'oneshot_i2c:inst18|i2c_master:inst|Selector24~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.249 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 4; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|state.stop'
        Info: Total cell delay = 0.522 ns ( 41.79 % )
        Info: Total interconnect delay = 0.727 ns ( 58.21 % )
    Info: - Smallest register to register requirement is 3.345 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.329 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 8.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.787 ns) = 2.890 ns; Loc. = LCFF_X3_Y24_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
                Info: 4: + IC(0.487 ns) + CELL(0.787 ns) = 4.164 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_clk'
                Info: 5: + IC(3.802 ns) + CELL(0.537 ns) = 8.503 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 4; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|state.stop'
                Info: Total cell delay = 2.111 ns ( 24.83 % )
                Info: Total interconnect delay = 6.392 ns ( 75.17 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 5.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.787 ns) = 2.890 ns; Loc. = LCFF_X3_Y24_N1; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
                Info: 4: + IC(0.487 ns) + CELL(0.787 ns) = 4.164 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_clk'
                Info: 5: + IC(0.473 ns) + CELL(0.537 ns) = 5.174 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 6; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2'
                Info: Total cell delay = 2.111 ns ( 40.80 % )
                Info: Total interconnect delay = 3.063 ns ( 59.20 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 90 path(s). See Report window for details.
Info: Minimum slack time is 521 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X34_Y14_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 43.58 % )
        Info: Total interconnect delay = 0.303 ns ( 56.42 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.634 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.097 ns ( 79.61 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.634 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X34_Y14_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.097 ns ( 79.61 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "VEL_CONTROL:inst52|MOTOR_CMD[14]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 37.080 ns
    Info: + Longest pin to register delay is 40.599 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.499 ns) + CELL(0.150 ns) = 7.511 ns; Loc. = LCCOMB_X32_Y9_N12; Fanout = 791; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
        Info: 3: + IC(2.912 ns) + CELL(0.275 ns) = 10.698 ns; Loc. = LCCOMB_X33_Y29_N28; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut'
        Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 11.105 ns; Loc. = LCCOMB_X33_Y29_N0; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52|Mux0~2'
        Info: 5: + IC(0.773 ns) + CELL(0.438 ns) = 12.316 ns; Loc. = LCCOMB_X35_Y29_N26; Fanout = 47; COMB Node = 'VEL_CONTROL:inst52|Add0~54'
        Info: 6: + IC(0.817 ns) + CELL(0.393 ns) = 13.526 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~7'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 13.597 ns; Loc. = LCCOMB_X34_Y26_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~9'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.756 ns; Loc. = LCCOMB_X34_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~11'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 14.166 ns; Loc. = LCCOMB_X34_Y26_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add0~12'
        Info: 10: + IC(0.461 ns) + CELL(0.437 ns) = 15.064 ns; Loc. = LCCOMB_X33_Y26_N0; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|CMD_VEL[11]~20'
        Info: 11: + IC(1.269 ns) + CELL(0.414 ns) = 16.747 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~23'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 16.818 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~25'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 16.889 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~27'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 16.960 ns; Loc. = LCCOMB_X33_Y24_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~29'
        Info: 15: + IC(0.000 ns) + CELL(0.146 ns) = 17.106 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~31'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 17.177 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~33'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 17.248 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~35'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 17.319 ns; Loc. = LCCOMB_X33_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~37'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 17.390 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~39'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 17.461 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~41'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 17.532 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~43'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 17.603 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~45'
        Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 17.762 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~47'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 17.833 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~49'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 17.904 ns; Loc. = LCCOMB_X33_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~51'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 17.975 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~53'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 18.046 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~55'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 18.117 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~57'
        Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 18.527 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52|Add4~58'
        Info: 30: + IC(0.758 ns) + CELL(0.438 ns) = 19.723 ns; Loc. = LCCOMB_X34_Y23_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~8'
        Info: 31: + IC(0.251 ns) + CELL(0.242 ns) = 20.216 ns; Loc. = LCCOMB_X34_Y23_N12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|LessThan4~9'
        Info: 32: + IC(0.943 ns) + CELL(0.275 ns) = 21.434 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~31'
        Info: 33: + IC(0.459 ns) + CELL(0.393 ns) = 22.286 ns; Loc. = LCCOMB_X34_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~1'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 22.357 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~3'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 22.428 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~5'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 22.499 ns; Loc. = LCCOMB_X34_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~7'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.570 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~9'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 22.641 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~11'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 22.712 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~13'
        Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 22.871 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.942 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 23.013 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 23.084 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 23.155 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 23.226 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 23.297 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 23.368 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 48: + IC(0.000 ns) + CELL(0.146 ns) = 23.514 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 23.585 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 23.656 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 23.727 ns; Loc. = LCCOMB_X34_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 23.798 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 23.869 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 23.940 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 24.011 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~45'
        Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 24.170 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~47'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 24.241 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~49'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 24.312 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~51'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 24.383 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~53'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 24.454 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~55'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 24.525 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~57'
        Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 24.935 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add6~58'
        Info: 63: + IC(0.679 ns) + CELL(0.438 ns) = 26.052 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan6~4'
        Info: 64: + IC(0.253 ns) + CELL(0.150 ns) = 26.455 ns; Loc. = LCCOMB_X35_Y20_N28; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52|LessThan6~5'
        Info: 65: + IC(0.284 ns) + CELL(0.420 ns) = 27.159 ns; Loc. = LCCOMB_X35_Y20_N10; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~30'
        Info: 66: + IC(0.747 ns) + CELL(0.275 ns) = 28.181 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~33'
        Info: 67: + IC(0.439 ns) + CELL(2.663 ns) = 31.283 ns; Loc. = DSPMULT_X39_Y20_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 68: + IC(0.000 ns) + CELL(0.224 ns) = 31.507 ns; Loc. = DSPOUT_X39_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 69: + IC(0.687 ns) + CELL(0.393 ns) = 32.587 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 32.997 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 71: + IC(0.669 ns) + CELL(0.485 ns) = 34.151 ns; Loc. = LCCOMB_X38_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 34.561 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16'
        Info: 73: + IC(0.750 ns) + CELL(0.393 ns) = 35.704 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~49'
        Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 36.114 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~50'
        Info: 75: + IC(0.671 ns) + CELL(0.414 ns) = 37.199 ns; Loc. = LCCOMB_X37_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~51'
        Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 37.609 ns; Loc. = LCCOMB_X37_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~52'
        Info: 77: + IC(0.467 ns) + CELL(0.149 ns) = 38.225 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan10~10'
        Info: 78: + IC(0.260 ns) + CELL(0.242 ns) = 38.727 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan10~11'
        Info: 79: + IC(0.445 ns) + CELL(0.150 ns) = 39.322 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|LessThan10~12'
        Info: 80: + IC(0.773 ns) + CELL(0.420 ns) = 40.515 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[14]~10'
        Info: 81: + IC(0.000 ns) + CELL(0.084 ns) = 40.599 ns; Loc. = LCFF_X36_Y15_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[14]'
        Info: Total cell delay = 18.076 ns ( 44.52 % )
        Info: Total interconnect delay = 22.523 ns ( 55.48 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 5.841 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y26_N15; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
        Info: 4: + IC(1.411 ns) + CELL(0.000 ns) = 4.302 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
        Info: 5: + IC(1.002 ns) + CELL(0.537 ns) = 5.841 ns; Loc. = LCFF_X36_Y15_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[14]'
        Info: Total cell delay = 1.324 ns ( 22.67 % )
        Info: Total interconnect delay = 4.517 ns ( 77.33 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX7[0]" through register "QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]" is 12.307 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 7.229 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y11_N21; Fanout = 7; REG Node = 'SCOMP:inst8|IR[5]'
        Info: 4: + IC(0.355 ns) + CELL(0.398 ns) = 3.644 ns; Loc. = LCCOMB_X31_Y11_N10; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 5: + IC(0.293 ns) + CELL(0.410 ns) = 4.347 ns; Loc. = LCCOMB_X31_Y11_N4; Fanout = 5; COMB Node = 'inst25~2'
        Info: 6: + IC(1.208 ns) + CELL(0.150 ns) = 5.705 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 16; COMB Node = 'inst73'
        Info: 7: + IC(0.987 ns) + CELL(0.537 ns) = 7.229 ns; Loc. = LCFF_X33_Y15_N5; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]'
        Info: Total cell delay = 2.282 ns ( 31.57 % )
        Info: Total interconnect delay = 4.947 ns ( 68.43 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.186 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N5; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]'
        Info: 2: + IC(1.017 ns) + CELL(0.438 ns) = 1.455 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 1; COMB Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|Mux6~0'
        Info: 3: + IC(3.051 ns) + CELL(2.680 ns) = 7.186 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'HEX7[0]'
        Info: Total cell delay = 3.118 ns ( 43.39 % )
        Info: Total interconnect delay = 4.068 ns ( 56.61 % )
Info: Longest tpd from source pin "KEY[0]" to destination pin "WATCH_ST" is 17.605 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
    Info: 2: + IC(6.499 ns) + CELL(0.150 ns) = 7.511 ns; Loc. = LCCOMB_X32_Y9_N12; Fanout = 791; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
    Info: 3: + IC(2.912 ns) + CELL(0.275 ns) = 10.698 ns; Loc. = LCCOMB_X33_Y29_N28; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut'
    Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 11.105 ns; Loc. = LCCOMB_X33_Y29_N0; Fanout = 22; COMB Node = 'VEL_CONTROL:inst52|Mux0~2'
    Info: 5: + IC(1.341 ns) + CELL(0.275 ns) = 12.721 ns; Loc. = LCCOMB_X34_Y22_N22; Fanout = 1; COMB Node = 'inst7~0'
    Info: 6: + IC(2.234 ns) + CELL(2.650 ns) = 17.605 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'
    Info: Total cell delay = 4.362 ns ( 24.78 % )
    Info: Total interconnect delay = 13.243 ns ( 75.22 % )
Info: th for register "DIG_IN:inst5|B_DI[5]" (data pin = "SW[5]", clock pin = "CLOCK_50") is 1.433 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.223 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X31_Y11_N21; Fanout = 7; REG Node = 'SCOMP:inst8|IR[5]'
        Info: 4: + IC(0.355 ns) + CELL(0.398 ns) = 3.644 ns; Loc. = LCCOMB_X31_Y11_N10; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 5: + IC(0.274 ns) + CELL(0.150 ns) = 4.068 ns; Loc. = LCCOMB_X31_Y11_N0; Fanout = 2; COMB Node = 'IO_DECODER:inst24|Equal2~2'
        Info: 6: + IC(0.692 ns) + CELL(0.437 ns) = 5.197 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 33; COMB Node = 'inst77'
        Info: 7: + IC(0.489 ns) + CELL(0.537 ns) = 6.223 ns; Loc. = LCFF_X31_Y12_N15; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[5]'
        Info: Total cell delay = 2.309 ns ( 37.10 % )
        Info: Total interconnect delay = 3.914 ns ( 62.90 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'SW[5]'
        Info: 2: + IC(1.343 ns) + CELL(0.366 ns) = 2.698 ns; Loc. = LCFF_X31_Y12_N15; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[5]'
        Info: Total cell delay = 1.355 ns ( 50.22 % )
        Info: Total interconnect delay = 1.343 ns ( 49.78 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Sun Nov 12 17:10:28 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


