;redcode
;assert 1
	SPL 0, <-101
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	JMZ -207, @-820
	JMZ -207, @-820
	SUB 0, @20
	JMZ 0, -10
	ADD -5, -20
	SUB @-127, 100
	SLT -127, 830
	SLT #270, <0
	CMP @10, 0
	SUB @535, 103
	DAT #0, <-2
	CMP @-127, 100
	SPL 0, <-101
	CMP 207, <-120
	SUB 12, @10
	SPL 0, <-101
	SUB -207, <-120
	SUB #0, -10
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	CMP -207, <-120
	SLT -130, 9
	SUB #72, @200
	SUB #72, @200
	CMP #300, 90
	SUB -207, <-120
	SUB 12, @10
	CMP -207, <-120
	CMP -207, <-120
	JMN 0, <-101
	ADD #270, <1
	SUB -207, <-120
	SUB -207, <-120
	MOV -1, <-20
	DJN -1, @-20
	CMP #300, 90
	SUB -407, <-120
	SPL 0, <-101
	ADD #270, <1
	CMP @-127, 100
	ADD #270, <1
