<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1016" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1016{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1016{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1016{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1016{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1016{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.59px;}
#t6_1016{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t7_1016{left:96px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.88px;}
#t8_1016{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t9_1016{left:96px;bottom:953px;letter-spacing:0.1px;word-spacing:-0.5px;}
#ta_1016{left:96px;bottom:916px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tb_1016{left:281px;bottom:916px;letter-spacing:0.08px;word-spacing:-0.55px;}
#tc_1016{left:96px;bottom:894px;letter-spacing:0.11px;word-spacing:-0.49px;}
#td_1016{left:96px;bottom:873px;letter-spacing:0.12px;word-spacing:-0.67px;}
#te_1016{left:96px;bottom:851px;letter-spacing:0.12px;word-spacing:-0.58px;}
#tf_1016{left:96px;bottom:830px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_1016{left:96px;bottom:809px;letter-spacing:0.11px;word-spacing:-0.45px;}
#th_1016{left:96px;bottom:773px;letter-spacing:0.12px;word-spacing:-1.08px;}
#ti_1016{left:96px;bottom:752px;letter-spacing:0.11px;word-spacing:-0.62px;}
#tj_1016{left:96px;bottom:731px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tk_1016{left:96px;bottom:709px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tl_1016{left:96px;bottom:674px;letter-spacing:0.11px;word-spacing:-0.93px;}
#tm_1016{left:96px;bottom:653px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tn_1016{left:96px;bottom:631px;letter-spacing:0.1px;word-spacing:-0.43px;}
#to_1016{left:96px;bottom:610px;letter-spacing:0.11px;word-spacing:-0.5px;}
#tp_1016{left:96px;bottom:589px;letter-spacing:0.11px;word-spacing:-0.52px;}
#tq_1016{left:96px;bottom:552px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tr_1016{left:259px;bottom:551px;letter-spacing:0.11px;word-spacing:-0.56px;}
#ts_1016{left:96px;bottom:530px;letter-spacing:0.11px;word-spacing:-0.96px;}
#tt_1016{left:96px;bottom:509px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tu_1016{left:96px;bottom:487px;letter-spacing:0.07px;word-spacing:-0.67px;}
#tv_1016{left:96px;bottom:466px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tw_1016{left:96px;bottom:429px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tx_1016{left:311px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.43px;}
#ty_1016{left:96px;bottom:407px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_1016{left:96px;bottom:386px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_1016{left:96px;bottom:355px;}
#t11_1016{left:124px;bottom:355px;letter-spacing:0.12px;word-spacing:-0.55px;}
#t12_1016{left:124px;bottom:334px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_1016{left:96px;bottom:306px;}
#t14_1016{left:124px;bottom:306px;letter-spacing:0.13px;word-spacing:0.01px;}
#t15_1016{left:124px;bottom:285px;letter-spacing:0.12px;word-spacing:0.7px;}
#t16_1016{left:124px;bottom:264px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t17_1016{left:96px;bottom:229px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t18_1016{left:96px;bottom:207px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_1016{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1016{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1016{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1016{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1016{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_1016{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1016{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1016" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1016Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1016" style="-webkit-user-select: none;"><object width="935" height="1210" data="1016/1016.svg" type="image/svg+xml" id="pdf1016" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1016" class="t s1_1016">561 </span><span id="t2_1016" class="t s2_1016">Secure Virtual Machine </span>
<span id="t3_1016" class="t s1_1016">AMD64 Technology </span><span id="t4_1016" class="t s1_1016">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1016" class="t s3_1016">INIT IPI to all APs and wait for its local APIC busy indication to clear. This places the APs into a </span>
<span id="t6_1016" class="t s3_1016">halted state which is responsive only to a subsequent Startup IPI. APs will still respond to snoops for </span>
<span id="t7_1016" class="t s3_1016">cache coherency. The driver may execute SKINIT at any time after this point. Depending on processor </span>
<span id="t8_1016" class="t s3_1016">implementation, a fixed delay of no more than 1000 processor cycles may be necessary before </span>
<span id="t9_1016" class="t s3_1016">executing SKINIT to ensure reliable sensing of APIC INIT state by the SKINIT. </span>
<span id="ta_1016" class="t s4_1016">AP Startup Sequence. </span><span id="tb_1016" class="t s3_1016">While the SL starts executing on the BSP, the APs remain halted in APIC </span>
<span id="tc_1016" class="t s3_1016">INIT state. Either the SL or the SK may issue the Startup IPI for the APs at whatever point is deemed </span>
<span id="td_1016" class="t s3_1016">appropriate. The Startup IPI conveys an 8-bit vector specified by the software that issues the IPI to the </span>
<span id="te_1016" class="t s3_1016">APs. This vector provides the upper 8 bits of a 20-bit physical address. Therefore, the AP startup code </span>
<span id="tf_1016" class="t s3_1016">must reside in the lower 1Mbyte of physical memory—with the entry point at offset 0 on that </span>
<span id="tg_1016" class="t s3_1016">particular page. </span>
<span id="th_1016" class="t s3_1016">In response to the Startup IPI, the APs start executing at the specified location in 16-bit real mode. This </span>
<span id="ti_1016" class="t s3_1016">AP startup code must set up protections on each processor as determined by the SL or SK. It must also </span>
<span id="tj_1016" class="t s3_1016">set GIF to re-enable interrupts, and restore the pre-SKINIT system context (as directed by the SL or </span>
<span id="tk_1016" class="t s3_1016">SK executing on the BSP), before resuming normal system operation. </span>
<span id="tl_1016" class="t s3_1016">The SL must ensure the integrity of the AP startup sequence, for example by including the startup code </span>
<span id="tm_1016" class="t s3_1016">in the hashed SL image and setting up DEV protection for it before copying it to the desired area. The </span>
<span id="tn_1016" class="t s3_1016">AP startup code does not need to (and should not) execute SKINIT. Care must also be taken to avoid </span>
<span id="to_1016" class="t s3_1016">issuing another INIT IPI from any processor after the BSP executes SKINIT and before all APs have </span>
<span id="tp_1016" class="t s3_1016">received a Startup IPI, as this could compromise the integrity of AP initialization. </span>
<span id="tq_1016" class="t s4_1016">Pending interrupts. </span><span id="tr_1016" class="t s3_1016">Device interrupts that may be pending on an AP prior to the APIC INIT IPI due </span>
<span id="ts_1016" class="t s3_1016">to EFLAGS.IF being clear, or that assert any time after the processor has accepted the INIT IPI, will be </span>
<span id="tt_1016" class="t s3_1016">held pending through the subsequent Startup IPI, and remain pending until software sets GIF to 1 on </span>
<span id="tu_1016" class="t s3_1016">that AP. Similarly, SMI, INIT, and NMI interrupts that assert after the processor has accepted the INIT </span>
<span id="tv_1016" class="t s3_1016">IPI will also be held pending until GIF is set to 1. </span>
<span id="tw_1016" class="t s4_1016">Aborting MP initialization. </span><span id="tx_1016" class="t s3_1016">In the event that the SL or SK on the BSP decides to abort SVM system </span>
<span id="ty_1016" class="t s3_1016">initialization for any reason, the following clean-up actions must be performed by SL code executing </span>
<span id="tz_1016" class="t s3_1016">on each processor before returning control to the original operating environment: </span>
<span id="t10_1016" class="t s5_1016">• </span><span id="t11_1016" class="t s3_1016">The BSP and all APs that responded to the Startup IPI must restore GIF and clear VM_CR on each </span>
<span id="t12_1016" class="t s3_1016">processor for normal operation. </span>
<span id="t13_1016" class="t s5_1016">• </span><span id="t14_1016" class="t s3_1016">For each processor that has a distinct memory controller associated with it, the SL_DEV_EN flag </span>
<span id="t15_1016" class="t s3_1016">in the DEV control register must be cleared in order to restore normal device accessibility to the </span>
<span id="t16_1016" class="t s3_1016">64KB SL memory range. </span>
<span id="t17_1016" class="t s3_1016">Any secure context created by the SL that should not be exposed to untrusted code should be cleaned </span>
<span id="t18_1016" class="t s3_1016">up as appropriate before these steps are taken. </span>
<span id="t19_1016" class="t s6_1016">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
