Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 492badede3b4491295cef8ff36086d43 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.ShiftLeftTwo
Compiling module xil_defaultlib.Mux32x1
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Mux4x1
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav
