;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ss */
ss__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
ss__0__MASK EQU 0x02
ss__0__PC EQU CYREG_PRT0_PC1
ss__0__PORT EQU 0
ss__0__SHIFT EQU 1
ss__AG EQU CYREG_PRT0_AG
ss__AMUX EQU CYREG_PRT0_AMUX
ss__BIE EQU CYREG_PRT0_BIE
ss__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ss__BYP EQU CYREG_PRT0_BYP
ss__CTL EQU CYREG_PRT0_CTL
ss__DM0 EQU CYREG_PRT0_DM0
ss__DM1 EQU CYREG_PRT0_DM1
ss__DM2 EQU CYREG_PRT0_DM2
ss__DR EQU CYREG_PRT0_DR
ss__INP_DIS EQU CYREG_PRT0_INP_DIS
ss__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ss__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ss__LCD_EN EQU CYREG_PRT0_LCD_EN
ss__MASK EQU 0x02
ss__PORT EQU 0
ss__PRT EQU CYREG_PRT0_PRT
ss__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ss__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ss__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ss__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ss__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ss__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ss__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ss__PS EQU CYREG_PRT0_PS
ss__SHIFT EQU 1
ss__SLW EQU CYREG_PRT0_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* SPI_1 */
SPI_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPI_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPI_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPI_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPI_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPI_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPI_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPI_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPI_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_1_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
SPI_1_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_1_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
SPI_1_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_1_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
SPI_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPI_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPI_1_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
SPI_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPI_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPI_1_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPI_1_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
SPI_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPI_1_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPI_1_BSPIS_RxStsReg__3__MASK EQU 0x08
SPI_1_BSPIS_RxStsReg__3__POS EQU 3
SPI_1_BSPIS_RxStsReg__4__MASK EQU 0x10
SPI_1_BSPIS_RxStsReg__4__POS EQU 4
SPI_1_BSPIS_RxStsReg__5__MASK EQU 0x20
SPI_1_BSPIS_RxStsReg__5__POS EQU 5
SPI_1_BSPIS_RxStsReg__6__MASK EQU 0x40
SPI_1_BSPIS_RxStsReg__6__POS EQU 6
SPI_1_BSPIS_RxStsReg__MASK EQU 0x78
SPI_1_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SPI_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPI_1_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
SPI_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SPI_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SPI_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SPI_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SPI_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SPI_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SPI_1_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SPI_1_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB11_A0
SPI_1_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB11_A1
SPI_1_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SPI_1_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB11_D0
SPI_1_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB11_D1
SPI_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_1_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SPI_1_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB11_F0
SPI_1_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB11_F1
SPI_1_BSPIS_TxStsReg__0__MASK EQU 0x01
SPI_1_BSPIS_TxStsReg__0__POS EQU 0
SPI_1_BSPIS_TxStsReg__1__MASK EQU 0x02
SPI_1_BSPIS_TxStsReg__1__POS EQU 1
SPI_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPI_1_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPI_1_BSPIS_TxStsReg__2__MASK EQU 0x04
SPI_1_BSPIS_TxStsReg__2__POS EQU 2
SPI_1_BSPIS_TxStsReg__6__MASK EQU 0x40
SPI_1_BSPIS_TxStsReg__6__POS EQU 6
SPI_1_BSPIS_TxStsReg__MASK EQU 0x47
SPI_1_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPI_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPI_1_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST
SPI_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_1_IntClock__INDEX EQU 0x00
SPI_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_1_IntClock__PM_ACT_MSK EQU 0x01
SPI_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_1_IntClock__PM_STBY_MSK EQU 0x01
SPI_1_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_1_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_1_RxInternalInterrupt__INTC_MASK EQU 0x100
SPI_1_RxInternalInterrupt__INTC_NUMBER EQU 8
SPI_1_RxInternalInterrupt__INTC_PRIOR_NUM EQU 0
SPI_1_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
SPI_1_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_1_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Echo_1 */
Echo_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Echo_1__0__MASK EQU 0x08
Echo_1__0__PC EQU CYREG_PRT3_PC3
Echo_1__0__PORT EQU 3
Echo_1__0__SHIFT EQU 3
Echo_1__AG EQU CYREG_PRT3_AG
Echo_1__AMUX EQU CYREG_PRT3_AMUX
Echo_1__BIE EQU CYREG_PRT3_BIE
Echo_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Echo_1__BYP EQU CYREG_PRT3_BYP
Echo_1__CTL EQU CYREG_PRT3_CTL
Echo_1__DM0 EQU CYREG_PRT3_DM0
Echo_1__DM1 EQU CYREG_PRT3_DM1
Echo_1__DM2 EQU CYREG_PRT3_DM2
Echo_1__DR EQU CYREG_PRT3_DR
Echo_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Echo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Echo_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Echo_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Echo_1__MASK EQU 0x08
Echo_1__PORT EQU 3
Echo_1__PRT EQU CYREG_PRT3_PRT
Echo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Echo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Echo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Echo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Echo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Echo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Echo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Echo_1__PS EQU CYREG_PRT3_PS
Echo_1__SHIFT EQU 3
Echo_1__SLW EQU CYREG_PRT3_SLW

/* Echo_2 */
Echo_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Echo_2__0__MASK EQU 0x10
Echo_2__0__PC EQU CYREG_PRT3_PC4
Echo_2__0__PORT EQU 3
Echo_2__0__SHIFT EQU 4
Echo_2__AG EQU CYREG_PRT3_AG
Echo_2__AMUX EQU CYREG_PRT3_AMUX
Echo_2__BIE EQU CYREG_PRT3_BIE
Echo_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Echo_2__BYP EQU CYREG_PRT3_BYP
Echo_2__CTL EQU CYREG_PRT3_CTL
Echo_2__DM0 EQU CYREG_PRT3_DM0
Echo_2__DM1 EQU CYREG_PRT3_DM1
Echo_2__DM2 EQU CYREG_PRT3_DM2
Echo_2__DR EQU CYREG_PRT3_DR
Echo_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Echo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Echo_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Echo_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Echo_2__MASK EQU 0x10
Echo_2__PORT EQU 3
Echo_2__PRT EQU CYREG_PRT3_PRT
Echo_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Echo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Echo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Echo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Echo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Echo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Echo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Echo_2__PS EQU CYREG_PRT3_PS
Echo_2__SHIFT EQU 4
Echo_2__SLW EQU CYREG_PRT3_SLW

/* Pin_X1 */
Pin_X1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_X1__0__MASK EQU 0x80
Pin_X1__0__PC EQU CYREG_PRT2_PC7
Pin_X1__0__PORT EQU 2
Pin_X1__0__SHIFT EQU 7
Pin_X1__AG EQU CYREG_PRT2_AG
Pin_X1__AMUX EQU CYREG_PRT2_AMUX
Pin_X1__BIE EQU CYREG_PRT2_BIE
Pin_X1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_X1__BYP EQU CYREG_PRT2_BYP
Pin_X1__CTL EQU CYREG_PRT2_CTL
Pin_X1__DM0 EQU CYREG_PRT2_DM0
Pin_X1__DM1 EQU CYREG_PRT2_DM1
Pin_X1__DM2 EQU CYREG_PRT2_DM2
Pin_X1__DR EQU CYREG_PRT2_DR
Pin_X1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_X1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_X1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_X1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_X1__MASK EQU 0x80
Pin_X1__PORT EQU 2
Pin_X1__PRT EQU CYREG_PRT2_PRT
Pin_X1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_X1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_X1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_X1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_X1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_X1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_X1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_X1__PS EQU CYREG_PRT2_PS
Pin_X1__SHIFT EQU 7
Pin_X1__SLW EQU CYREG_PRT2_SLW

/* Pin_X2 */
Pin_X2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_X2__0__MASK EQU 0x40
Pin_X2__0__PC EQU CYREG_PRT2_PC6
Pin_X2__0__PORT EQU 2
Pin_X2__0__SHIFT EQU 6
Pin_X2__AG EQU CYREG_PRT2_AG
Pin_X2__AMUX EQU CYREG_PRT2_AMUX
Pin_X2__BIE EQU CYREG_PRT2_BIE
Pin_X2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_X2__BYP EQU CYREG_PRT2_BYP
Pin_X2__CTL EQU CYREG_PRT2_CTL
Pin_X2__DM0 EQU CYREG_PRT2_DM0
Pin_X2__DM1 EQU CYREG_PRT2_DM1
Pin_X2__DM2 EQU CYREG_PRT2_DM2
Pin_X2__DR EQU CYREG_PRT2_DR
Pin_X2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_X2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_X2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_X2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_X2__MASK EQU 0x40
Pin_X2__PORT EQU 2
Pin_X2__PRT EQU CYREG_PRT2_PRT
Pin_X2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_X2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_X2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_X2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_X2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_X2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_X2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_X2__PS EQU CYREG_PRT2_PS
Pin_X2__SHIFT EQU 6
Pin_X2__SLW EQU CYREG_PRT2_SLW

/* Pin_X3 */
Pin_X3__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_X3__0__MASK EQU 0x20
Pin_X3__0__PC EQU CYREG_PRT2_PC5
Pin_X3__0__PORT EQU 2
Pin_X3__0__SHIFT EQU 5
Pin_X3__AG EQU CYREG_PRT2_AG
Pin_X3__AMUX EQU CYREG_PRT2_AMUX
Pin_X3__BIE EQU CYREG_PRT2_BIE
Pin_X3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_X3__BYP EQU CYREG_PRT2_BYP
Pin_X3__CTL EQU CYREG_PRT2_CTL
Pin_X3__DM0 EQU CYREG_PRT2_DM0
Pin_X3__DM1 EQU CYREG_PRT2_DM1
Pin_X3__DM2 EQU CYREG_PRT2_DM2
Pin_X3__DR EQU CYREG_PRT2_DR
Pin_X3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_X3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_X3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_X3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_X3__MASK EQU 0x20
Pin_X3__PORT EQU 2
Pin_X3__PRT EQU CYREG_PRT2_PRT
Pin_X3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_X3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_X3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_X3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_X3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_X3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_X3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_X3__PS EQU CYREG_PRT2_PS
Pin_X3__SHIFT EQU 5
Pin_X3__SLW EQU CYREG_PRT2_SLW

/* Pin_Y1 */
Pin_Y1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_Y1__0__MASK EQU 0x10
Pin_Y1__0__PC EQU CYREG_PRT2_PC4
Pin_Y1__0__PORT EQU 2
Pin_Y1__0__SHIFT EQU 4
Pin_Y1__AG EQU CYREG_PRT2_AG
Pin_Y1__AMUX EQU CYREG_PRT2_AMUX
Pin_Y1__BIE EQU CYREG_PRT2_BIE
Pin_Y1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Y1__BYP EQU CYREG_PRT2_BYP
Pin_Y1__CTL EQU CYREG_PRT2_CTL
Pin_Y1__DM0 EQU CYREG_PRT2_DM0
Pin_Y1__DM1 EQU CYREG_PRT2_DM1
Pin_Y1__DM2 EQU CYREG_PRT2_DM2
Pin_Y1__DR EQU CYREG_PRT2_DR
Pin_Y1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Y1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Y1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Y1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Y1__MASK EQU 0x10
Pin_Y1__PORT EQU 2
Pin_Y1__PRT EQU CYREG_PRT2_PRT
Pin_Y1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Y1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Y1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Y1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Y1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Y1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Y1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Y1__PS EQU CYREG_PRT2_PS
Pin_Y1__SHIFT EQU 4
Pin_Y1__SLW EQU CYREG_PRT2_SLW

/* Pin_Y2 */
Pin_Y2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_Y2__0__MASK EQU 0x08
Pin_Y2__0__PC EQU CYREG_PRT2_PC3
Pin_Y2__0__PORT EQU 2
Pin_Y2__0__SHIFT EQU 3
Pin_Y2__AG EQU CYREG_PRT2_AG
Pin_Y2__AMUX EQU CYREG_PRT2_AMUX
Pin_Y2__BIE EQU CYREG_PRT2_BIE
Pin_Y2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Y2__BYP EQU CYREG_PRT2_BYP
Pin_Y2__CTL EQU CYREG_PRT2_CTL
Pin_Y2__DM0 EQU CYREG_PRT2_DM0
Pin_Y2__DM1 EQU CYREG_PRT2_DM1
Pin_Y2__DM2 EQU CYREG_PRT2_DM2
Pin_Y2__DR EQU CYREG_PRT2_DR
Pin_Y2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Y2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Y2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Y2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Y2__MASK EQU 0x08
Pin_Y2__PORT EQU 2
Pin_Y2__PRT EQU CYREG_PRT2_PRT
Pin_Y2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Y2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Y2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Y2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Y2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Y2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Y2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Y2__PS EQU CYREG_PRT2_PS
Pin_Y2__SHIFT EQU 3
Pin_Y2__SLW EQU CYREG_PRT2_SLW

/* Pin_Y3 */
Pin_Y3__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_Y3__0__MASK EQU 0x01
Pin_Y3__0__PC EQU CYREG_PRT2_PC0
Pin_Y3__0__PORT EQU 2
Pin_Y3__0__SHIFT EQU 0
Pin_Y3__AG EQU CYREG_PRT2_AG
Pin_Y3__AMUX EQU CYREG_PRT2_AMUX
Pin_Y3__BIE EQU CYREG_PRT2_BIE
Pin_Y3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Y3__BYP EQU CYREG_PRT2_BYP
Pin_Y3__CTL EQU CYREG_PRT2_CTL
Pin_Y3__DM0 EQU CYREG_PRT2_DM0
Pin_Y3__DM1 EQU CYREG_PRT2_DM1
Pin_Y3__DM2 EQU CYREG_PRT2_DM2
Pin_Y3__DR EQU CYREG_PRT2_DR
Pin_Y3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Y3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Y3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Y3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Y3__MASK EQU 0x01
Pin_Y3__PORT EQU 2
Pin_Y3__PRT EQU CYREG_PRT2_PRT
Pin_Y3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Y3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Y3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Y3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Y3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Y3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Y3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Y3__PS EQU CYREG_PRT2_PS
Pin_Y3__SHIFT EQU 0
Pin_Y3__SLW EQU CYREG_PRT2_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* SPI_ISR */
SPI_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_ISR__INTC_MASK EQU 0x20
SPI_ISR__INTC_NUMBER EQU 5
SPI_ISR__INTC_PRIOR_NUM EQU 0
SPI_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
SPI_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_uart */
ISR_uart__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_uart__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_uart__INTC_MASK EQU 0x10
ISR_uart__INTC_NUMBER EQU 4
ISR_uart__INTC_PRIOR_NUM EQU 2
ISR_uart__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ISR_uart__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_uart__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_delay */
ISR_delay__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_delay__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_delay__INTC_MASK EQU 0x02
ISR_delay__INTC_NUMBER EQU 1
ISR_delay__INTC_PRIOR_NUM EQU 4
ISR_delay__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_delay__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_delay__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Slave_clk */
Slave_clk__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Slave_clk__0__MASK EQU 0x40
Slave_clk__0__PC EQU CYREG_PRT0_PC6
Slave_clk__0__PORT EQU 0
Slave_clk__0__SHIFT EQU 6
Slave_clk__AG EQU CYREG_PRT0_AG
Slave_clk__AMUX EQU CYREG_PRT0_AMUX
Slave_clk__BIE EQU CYREG_PRT0_BIE
Slave_clk__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Slave_clk__BYP EQU CYREG_PRT0_BYP
Slave_clk__CTL EQU CYREG_PRT0_CTL
Slave_clk__DM0 EQU CYREG_PRT0_DM0
Slave_clk__DM1 EQU CYREG_PRT0_DM1
Slave_clk__DM2 EQU CYREG_PRT0_DM2
Slave_clk__DR EQU CYREG_PRT0_DR
Slave_clk__INP_DIS EQU CYREG_PRT0_INP_DIS
Slave_clk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Slave_clk__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Slave_clk__LCD_EN EQU CYREG_PRT0_LCD_EN
Slave_clk__MASK EQU 0x40
Slave_clk__PORT EQU 0
Slave_clk__PRT EQU CYREG_PRT0_PRT
Slave_clk__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Slave_clk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Slave_clk__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Slave_clk__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Slave_clk__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Slave_clk__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Slave_clk__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Slave_clk__PS EQU CYREG_PRT0_PS
Slave_clk__SHIFT EQU 6
Slave_clk__SLW EQU CYREG_PRT0_SLW

/* Trigger_1 */
Trigger_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Trigger_1__0__MASK EQU 0x20
Trigger_1__0__PC EQU CYREG_PRT3_PC5
Trigger_1__0__PORT EQU 3
Trigger_1__0__SHIFT EQU 5
Trigger_1__AG EQU CYREG_PRT3_AG
Trigger_1__AMUX EQU CYREG_PRT3_AMUX
Trigger_1__BIE EQU CYREG_PRT3_BIE
Trigger_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Trigger_1__BYP EQU CYREG_PRT3_BYP
Trigger_1__CTL EQU CYREG_PRT3_CTL
Trigger_1__DM0 EQU CYREG_PRT3_DM0
Trigger_1__DM1 EQU CYREG_PRT3_DM1
Trigger_1__DM2 EQU CYREG_PRT3_DM2
Trigger_1__DR EQU CYREG_PRT3_DR
Trigger_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Trigger_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Trigger_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Trigger_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Trigger_1__MASK EQU 0x20
Trigger_1__PORT EQU 3
Trigger_1__PRT EQU CYREG_PRT3_PRT
Trigger_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Trigger_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Trigger_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Trigger_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Trigger_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Trigger_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Trigger_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Trigger_1__PS EQU CYREG_PRT3_PS
Trigger_1__SHIFT EQU 5
Trigger_1__SLW EQU CYREG_PRT3_SLW

/* Trigger_2 */
Trigger_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Trigger_2__0__MASK EQU 0x40
Trigger_2__0__PC EQU CYREG_PRT3_PC6
Trigger_2__0__PORT EQU 3
Trigger_2__0__SHIFT EQU 6
Trigger_2__AG EQU CYREG_PRT3_AG
Trigger_2__AMUX EQU CYREG_PRT3_AMUX
Trigger_2__BIE EQU CYREG_PRT3_BIE
Trigger_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Trigger_2__BYP EQU CYREG_PRT3_BYP
Trigger_2__CTL EQU CYREG_PRT3_CTL
Trigger_2__DM0 EQU CYREG_PRT3_DM0
Trigger_2__DM1 EQU CYREG_PRT3_DM1
Trigger_2__DM2 EQU CYREG_PRT3_DM2
Trigger_2__DR EQU CYREG_PRT3_DR
Trigger_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Trigger_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Trigger_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Trigger_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Trigger_2__MASK EQU 0x40
Trigger_2__PORT EQU 3
Trigger_2__PRT EQU CYREG_PRT3_PRT
Trigger_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Trigger_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Trigger_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Trigger_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Trigger_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Trigger_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Trigger_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Trigger_2__PS EQU CYREG_PRT3_PS
Trigger_2__SHIFT EQU 6
Trigger_2__SLW EQU CYREG_PRT3_SLW

/* PWM_WaSens */
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_WaSens_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_WaSens_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_WaSens_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_WaSens_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_WaSens_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_WaSens_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_WaSens_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_WaSens_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_WaSens_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_WaSens_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PWM_WaSens_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_WaSens_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_WaSens_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_WaSens_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_WaSens_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_WaSens_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
PWM_WaSens_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_WaSens_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PWM_WaSens_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1

/* Pin_Low_WL */
Pin_Low_WL__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_Low_WL__0__MASK EQU 0x80
Pin_Low_WL__0__PC EQU CYREG_PRT3_PC7
Pin_Low_WL__0__PORT EQU 3
Pin_Low_WL__0__SHIFT EQU 7
Pin_Low_WL__AG EQU CYREG_PRT3_AG
Pin_Low_WL__AMUX EQU CYREG_PRT3_AMUX
Pin_Low_WL__BIE EQU CYREG_PRT3_BIE
Pin_Low_WL__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Low_WL__BYP EQU CYREG_PRT3_BYP
Pin_Low_WL__CTL EQU CYREG_PRT3_CTL
Pin_Low_WL__DM0 EQU CYREG_PRT3_DM0
Pin_Low_WL__DM1 EQU CYREG_PRT3_DM1
Pin_Low_WL__DM2 EQU CYREG_PRT3_DM2
Pin_Low_WL__DR EQU CYREG_PRT3_DR
Pin_Low_WL__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Low_WL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Low_WL__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Low_WL__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Low_WL__MASK EQU 0x80
Pin_Low_WL__PORT EQU 3
Pin_Low_WL__PRT EQU CYREG_PRT3_PRT
Pin_Low_WL__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Low_WL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Low_WL__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Low_WL__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Low_WL__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Low_WL__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Low_WL__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Low_WL__PS EQU CYREG_PRT3_PS
Pin_Low_WL__SHIFT EQU 7
Pin_Low_WL__SLW EQU CYREG_PRT3_SLW

/* Slave_Miso */
Slave_Miso__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Slave_Miso__0__MASK EQU 0x20
Slave_Miso__0__PC EQU CYREG_PRT0_PC5
Slave_Miso__0__PORT EQU 0
Slave_Miso__0__SHIFT EQU 5
Slave_Miso__AG EQU CYREG_PRT0_AG
Slave_Miso__AMUX EQU CYREG_PRT0_AMUX
Slave_Miso__BIE EQU CYREG_PRT0_BIE
Slave_Miso__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Slave_Miso__BYP EQU CYREG_PRT0_BYP
Slave_Miso__CTL EQU CYREG_PRT0_CTL
Slave_Miso__DM0 EQU CYREG_PRT0_DM0
Slave_Miso__DM1 EQU CYREG_PRT0_DM1
Slave_Miso__DM2 EQU CYREG_PRT0_DM2
Slave_Miso__DR EQU CYREG_PRT0_DR
Slave_Miso__INP_DIS EQU CYREG_PRT0_INP_DIS
Slave_Miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Slave_Miso__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Slave_Miso__LCD_EN EQU CYREG_PRT0_LCD_EN
Slave_Miso__MASK EQU 0x20
Slave_Miso__PORT EQU 0
Slave_Miso__PRT EQU CYREG_PRT0_PRT
Slave_Miso__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Slave_Miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Slave_Miso__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Slave_Miso__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Slave_Miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Slave_Miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Slave_Miso__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Slave_Miso__PS EQU CYREG_PRT0_PS
Slave_Miso__SHIFT EQU 5
Slave_Miso__SLW EQU CYREG_PRT0_SLW

/* Slave_mosi */
Slave_mosi__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Slave_mosi__0__MASK EQU 0x01
Slave_mosi__0__PC EQU CYREG_PRT0_PC0
Slave_mosi__0__PORT EQU 0
Slave_mosi__0__SHIFT EQU 0
Slave_mosi__AG EQU CYREG_PRT0_AG
Slave_mosi__AMUX EQU CYREG_PRT0_AMUX
Slave_mosi__BIE EQU CYREG_PRT0_BIE
Slave_mosi__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Slave_mosi__BYP EQU CYREG_PRT0_BYP
Slave_mosi__CTL EQU CYREG_PRT0_CTL
Slave_mosi__DM0 EQU CYREG_PRT0_DM0
Slave_mosi__DM1 EQU CYREG_PRT0_DM1
Slave_mosi__DM2 EQU CYREG_PRT0_DM2
Slave_mosi__DR EQU CYREG_PRT0_DR
Slave_mosi__INP_DIS EQU CYREG_PRT0_INP_DIS
Slave_mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Slave_mosi__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Slave_mosi__LCD_EN EQU CYREG_PRT0_LCD_EN
Slave_mosi__MASK EQU 0x01
Slave_mosi__PORT EQU 0
Slave_mosi__PRT EQU CYREG_PRT0_PRT
Slave_mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Slave_mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Slave_mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Slave_mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Slave_mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Slave_mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Slave_mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Slave_mosi__PS EQU CYREG_PRT0_PS
Slave_mosi__SHIFT EQU 0
Slave_mosi__SLW EQU CYREG_PRT0_SLW

/* Delay_Timer */
Delay_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Delay_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Delay_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Delay_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Delay_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Delay_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Delay_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Delay_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Delay_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Delay_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Delay_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Delay_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Delay_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Delay_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Delay_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Delay_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Delay_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Delay_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Delay_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Delay_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Delay_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Delay_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Delay_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Delay_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Delay_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Delay_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Delay_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Delay_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Delay_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Delay_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Delay_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Delay_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Delay_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Delay_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Delay_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Delay_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Delay_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Delay_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Delay_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Delay_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Delay_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Timer_Sonar */
Timer_Sonar_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Sonar_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Sonar_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_Sonar_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Timer_Sonar_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Sonar_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Sonar_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Sonar_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Sonar_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Sonar_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Timer_Sonar_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_Sonar_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_Sonar_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_Sonar_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_Sonar_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_Sonar_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_Sonar_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_Sonar_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_Sonar_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_Sonar_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_Sonar_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_Sonar_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_Sonar_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_Sonar_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_Sonar_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer_Sonar_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer_Sonar_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer_Sonar_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer_Sonar_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_Sonar_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_Sonar_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer_Sonar_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

/* ADC_Moisture */
ADC_Moisture_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_Moisture_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_Moisture_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_Moisture_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_Moisture_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_Moisture_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_Moisture_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_Moisture_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_Moisture_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_Moisture_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_Moisture_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_Moisture_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_Moisture_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_Moisture_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_Moisture_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_Moisture_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_Moisture_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_Moisture_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_Moisture_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_Moisture_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_Moisture_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_Moisture_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_Moisture_IRQ__INTC_MASK EQU 0x40
ADC_Moisture_IRQ__INTC_NUMBER EQU 6
ADC_Moisture_IRQ__INTC_PRIOR_NUM EQU 7
ADC_Moisture_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
ADC_Moisture_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_Moisture_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_Moisture_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_Moisture_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_Moisture_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_Moisture_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Moisture_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_Moisture_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_Moisture_theACLK__INDEX EQU 0x00
ADC_Moisture_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_Moisture_theACLK__PM_ACT_MSK EQU 0x01
ADC_Moisture_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_Moisture_theACLK__PM_STBY_MSK EQU 0x01

/* ISR_stepperX */
ISR_stepperX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_stepperX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_stepperX__INTC_MASK EQU 0x04
ISR_stepperX__INTC_NUMBER EQU 2
ISR_stepperX__INTC_PRIOR_NUM EQU 3
ISR_stepperX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ISR_stepperX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_stepperX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_stepperY */
ISR_stepperY__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_stepperY__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_stepperY__INTC_MASK EQU 0x08
ISR_stepperY__INTC_NUMBER EQU 3
ISR_stepperY__INTC_PRIOR_NUM EQU 3
ISR_stepperY__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ISR_stepperY__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_stepperY__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SPI_read_req */
SPI_read_req__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
SPI_read_req__0__MASK EQU 0x80
SPI_read_req__0__PC EQU CYREG_PRT0_PC7
SPI_read_req__0__PORT EQU 0
SPI_read_req__0__SHIFT EQU 7
SPI_read_req__AG EQU CYREG_PRT0_AG
SPI_read_req__AMUX EQU CYREG_PRT0_AMUX
SPI_read_req__BIE EQU CYREG_PRT0_BIE
SPI_read_req__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SPI_read_req__BYP EQU CYREG_PRT0_BYP
SPI_read_req__CTL EQU CYREG_PRT0_CTL
SPI_read_req__DM0 EQU CYREG_PRT0_DM0
SPI_read_req__DM1 EQU CYREG_PRT0_DM1
SPI_read_req__DM2 EQU CYREG_PRT0_DM2
SPI_read_req__DR EQU CYREG_PRT0_DR
SPI_read_req__INP_DIS EQU CYREG_PRT0_INP_DIS
SPI_read_req__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SPI_read_req__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SPI_read_req__LCD_EN EQU CYREG_PRT0_LCD_EN
SPI_read_req__MASK EQU 0x80
SPI_read_req__PORT EQU 0
SPI_read_req__PRT EQU CYREG_PRT0_PRT
SPI_read_req__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SPI_read_req__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SPI_read_req__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SPI_read_req__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SPI_read_req__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SPI_read_req__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SPI_read_req__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SPI_read_req__PS EQU CYREG_PRT0_PS
SPI_read_req__SHIFT EQU 7
SPI_read_req__SLW EQU CYREG_PRT0_SLW

/* Pin_WaterPump */
Pin_WaterPump__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_WaterPump__0__MASK EQU 0x80
Pin_WaterPump__0__PC EQU CYREG_PRT1_PC7
Pin_WaterPump__0__PORT EQU 1
Pin_WaterPump__0__SHIFT EQU 7
Pin_WaterPump__AG EQU CYREG_PRT1_AG
Pin_WaterPump__AMUX EQU CYREG_PRT1_AMUX
Pin_WaterPump__BIE EQU CYREG_PRT1_BIE
Pin_WaterPump__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_WaterPump__BYP EQU CYREG_PRT1_BYP
Pin_WaterPump__CTL EQU CYREG_PRT1_CTL
Pin_WaterPump__DM0 EQU CYREG_PRT1_DM0
Pin_WaterPump__DM1 EQU CYREG_PRT1_DM1
Pin_WaterPump__DM2 EQU CYREG_PRT1_DM2
Pin_WaterPump__DR EQU CYREG_PRT1_DR
Pin_WaterPump__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_WaterPump__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_WaterPump__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_WaterPump__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_WaterPump__MASK EQU 0x80
Pin_WaterPump__PORT EQU 1
Pin_WaterPump__PRT EQU CYREG_PRT1_PRT
Pin_WaterPump__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_WaterPump__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_WaterPump__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_WaterPump__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_WaterPump__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_WaterPump__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_WaterPump__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_WaterPump__PS EQU CYREG_PRT1_PS
Pin_WaterPump__SHIFT EQU 7
Pin_WaterPump__SLW EQU CYREG_PRT1_SLW

/* ADC_SAR_WaSens */
ADC_SAR_WaSens_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_WaSens_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_WaSens_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_WaSens_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_WaSens_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_WaSens_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_WaSens_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_WaSens_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_WaSens_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_WaSens_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_WaSens_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_WaSens_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_WaSens_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_WaSens_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_WaSens_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_WaSens_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_WaSens_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_WaSens_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_WaSens_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_WaSens_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_WaSens_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_WaSens_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_WaSens_IRQ__INTC_MASK EQU 0x80
ADC_SAR_WaSens_IRQ__INTC_NUMBER EQU 7
ADC_SAR_WaSens_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_WaSens_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
ADC_SAR_WaSens_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_WaSens_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_WaSens_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_WaSens_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_WaSens_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_WaSens_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_WaSens_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_WaSens_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_WaSens_theACLK__INDEX EQU 0x01
ADC_SAR_WaSens_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_WaSens_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_WaSens_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_WaSens_theACLK__PM_STBY_MSK EQU 0x02

/* ISR_WaterLevel */
ISR_WaterLevel__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_WaterLevel__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_WaterLevel__INTC_MASK EQU 0x01
ISR_WaterLevel__INTC_NUMBER EQU 0
ISR_WaterLevel__INTC_PRIOR_NUM EQU 1
ISR_WaterLevel__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_WaterLevel__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_WaterLevel__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_ADC_WaSens */
Pin_ADC_WaSens__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_ADC_WaSens__0__MASK EQU 0x01
Pin_ADC_WaSens__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_ADC_WaSens__0__PORT EQU 15
Pin_ADC_WaSens__0__SHIFT EQU 0
Pin_ADC_WaSens__AG EQU CYREG_PRT15_AG
Pin_ADC_WaSens__AMUX EQU CYREG_PRT15_AMUX
Pin_ADC_WaSens__BIE EQU CYREG_PRT15_BIE
Pin_ADC_WaSens__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_ADC_WaSens__BYP EQU CYREG_PRT15_BYP
Pin_ADC_WaSens__CTL EQU CYREG_PRT15_CTL
Pin_ADC_WaSens__DM0 EQU CYREG_PRT15_DM0
Pin_ADC_WaSens__DM1 EQU CYREG_PRT15_DM1
Pin_ADC_WaSens__DM2 EQU CYREG_PRT15_DM2
Pin_ADC_WaSens__DR EQU CYREG_PRT15_DR
Pin_ADC_WaSens__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_ADC_WaSens__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_ADC_WaSens__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_ADC_WaSens__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_ADC_WaSens__MASK EQU 0x01
Pin_ADC_WaSens__PORT EQU 15
Pin_ADC_WaSens__PRT EQU CYREG_PRT15_PRT
Pin_ADC_WaSens__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_ADC_WaSens__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_ADC_WaSens__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_ADC_WaSens__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_ADC_WaSens__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_ADC_WaSens__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_ADC_WaSens__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_ADC_WaSens__PS EQU CYREG_PRT15_PS
Pin_ADC_WaSens__SHIFT EQU 0
Pin_ADC_WaSens__SLW EQU CYREG_PRT15_SLW

/* Pin_ISR_WaSens */
Pin_ISR_WaSens__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_ISR_WaSens__0__MASK EQU 0x04
Pin_ISR_WaSens__0__PC EQU CYREG_PRT3_PC2
Pin_ISR_WaSens__0__PORT EQU 3
Pin_ISR_WaSens__0__SHIFT EQU 2
Pin_ISR_WaSens__AG EQU CYREG_PRT3_AG
Pin_ISR_WaSens__AMUX EQU CYREG_PRT3_AMUX
Pin_ISR_WaSens__BIE EQU CYREG_PRT3_BIE
Pin_ISR_WaSens__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_ISR_WaSens__BYP EQU CYREG_PRT3_BYP
Pin_ISR_WaSens__CTL EQU CYREG_PRT3_CTL
Pin_ISR_WaSens__DM0 EQU CYREG_PRT3_DM0
Pin_ISR_WaSens__DM1 EQU CYREG_PRT3_DM1
Pin_ISR_WaSens__DM2 EQU CYREG_PRT3_DM2
Pin_ISR_WaSens__DR EQU CYREG_PRT3_DR
Pin_ISR_WaSens__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_ISR_WaSens__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_ISR_WaSens__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_ISR_WaSens__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_ISR_WaSens__MASK EQU 0x04
Pin_ISR_WaSens__PORT EQU 3
Pin_ISR_WaSens__PRT EQU CYREG_PRT3_PRT
Pin_ISR_WaSens__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_ISR_WaSens__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_ISR_WaSens__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_ISR_WaSens__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_ISR_WaSens__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_ISR_WaSens__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_ISR_WaSens__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_ISR_WaSens__PS EQU CYREG_PRT3_PS
Pin_ISR_WaSens__SHIFT EQU 2
Pin_ISR_WaSens__SLW EQU CYREG_PRT3_SLW

/* Pin_PWM_WaSens */
Pin_PWM_WaSens__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_PWM_WaSens__0__MASK EQU 0x01
Pin_PWM_WaSens__0__PC EQU CYREG_PRT3_PC0
Pin_PWM_WaSens__0__PORT EQU 3
Pin_PWM_WaSens__0__SHIFT EQU 0
Pin_PWM_WaSens__AG EQU CYREG_PRT3_AG
Pin_PWM_WaSens__AMUX EQU CYREG_PRT3_AMUX
Pin_PWM_WaSens__BIE EQU CYREG_PRT3_BIE
Pin_PWM_WaSens__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PWM_WaSens__BYP EQU CYREG_PRT3_BYP
Pin_PWM_WaSens__CTL EQU CYREG_PRT3_CTL
Pin_PWM_WaSens__DM0 EQU CYREG_PRT3_DM0
Pin_PWM_WaSens__DM1 EQU CYREG_PRT3_DM1
Pin_PWM_WaSens__DM2 EQU CYREG_PRT3_DM2
Pin_PWM_WaSens__DR EQU CYREG_PRT3_DR
Pin_PWM_WaSens__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PWM_WaSens__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_PWM_WaSens__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PWM_WaSens__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PWM_WaSens__MASK EQU 0x01
Pin_PWM_WaSens__PORT EQU 3
Pin_PWM_WaSens__PRT EQU CYREG_PRT3_PRT
Pin_PWM_WaSens__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PWM_WaSens__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PWM_WaSens__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PWM_WaSens__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PWM_WaSens__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PWM_WaSens__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PWM_WaSens__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PWM_WaSens__PS EQU CYREG_PRT3_PS
Pin_PWM_WaSens__SHIFT EQU 0
Pin_PWM_WaSens__SLW EQU CYREG_PRT3_SLW

/* Timer_StepperX */
Timer_StepperX_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_StepperX_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_StepperX_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_StepperX_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Timer_StepperX_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_StepperX_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_StepperX_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_StepperX_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_StepperX_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_StepperX_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Timer_StepperX_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_StepperX_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_StepperX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Timer_StepperX_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_StepperX_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_StepperX_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_StepperX_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_StepperX_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_StepperX_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_StepperX_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_StepperX_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_StepperX_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_StepperX_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_StepperX_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_StepperX_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_StepperX_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_StepperX_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_StepperX_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_StepperX_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_StepperX_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_StepperX_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_StepperX_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_StepperX_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_StepperX_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_StepperX_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_StepperX_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_StepperX_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_StepperX_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_StepperX_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

/* Timer_StepperY */
Timer_StepperY_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_StepperY_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_StepperY_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_StepperY_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Timer_StepperY_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_StepperY_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_StepperY_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_StepperY_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_StepperY_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_StepperY_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Timer_StepperY_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_StepperY_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_StepperY_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_StepperY_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_StepperY_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_StepperY_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_StepperY_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Timer_StepperY_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_StepperY_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_StepperY_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_StepperY_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_StepperY_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_StepperY_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_StepperY_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_StepperY_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_StepperY_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_StepperY_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_StepperY_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_StepperY_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_StepperY_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_StepperY_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_StepperY_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_StepperY_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_StepperY_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_StepperY_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_StepperY_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_StepperY_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Timer_StepperY_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_StepperY_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* Moisture_Analog_Input */
Moisture_Analog_Input__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Moisture_Analog_Input__0__MASK EQU 0x20
Moisture_Analog_Input__0__PC EQU CYREG_PRT1_PC5
Moisture_Analog_Input__0__PORT EQU 1
Moisture_Analog_Input__0__SHIFT EQU 5
Moisture_Analog_Input__AG EQU CYREG_PRT1_AG
Moisture_Analog_Input__AMUX EQU CYREG_PRT1_AMUX
Moisture_Analog_Input__BIE EQU CYREG_PRT1_BIE
Moisture_Analog_Input__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Moisture_Analog_Input__BYP EQU CYREG_PRT1_BYP
Moisture_Analog_Input__CTL EQU CYREG_PRT1_CTL
Moisture_Analog_Input__DM0 EQU CYREG_PRT1_DM0
Moisture_Analog_Input__DM1 EQU CYREG_PRT1_DM1
Moisture_Analog_Input__DM2 EQU CYREG_PRT1_DM2
Moisture_Analog_Input__DR EQU CYREG_PRT1_DR
Moisture_Analog_Input__INP_DIS EQU CYREG_PRT1_INP_DIS
Moisture_Analog_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Moisture_Analog_Input__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Moisture_Analog_Input__LCD_EN EQU CYREG_PRT1_LCD_EN
Moisture_Analog_Input__MASK EQU 0x20
Moisture_Analog_Input__PORT EQU 1
Moisture_Analog_Input__PRT EQU CYREG_PRT1_PRT
Moisture_Analog_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Moisture_Analog_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Moisture_Analog_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Moisture_Analog_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Moisture_Analog_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Moisture_Analog_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Moisture_Analog_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Moisture_Analog_Input__PS EQU CYREG_PRT1_PS
Moisture_Analog_Input__SHIFT EQU 5
Moisture_Analog_Input__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000001FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
