Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Wed Oct 19 18:58:01 2022
| Host             : LAPTOP-M3DNELKA running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_top_U_power_routed.rpt -pb fpga_top_U_power_summary_routed.pb -rpx fpga_top_U_power_routed.rpx
| Design           : fpga_top_U
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.303        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.241        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.016 |        5 |       --- |             --- |
| Slice Logic             |     0.027 |    14920 |       --- |             --- |
|   LUT as Logic          |     0.024 |     4937 |     20800 |           23.74 |
|   CARRY4                |     0.002 |      445 |      8150 |            5.46 |
|   Register              |     0.001 |     7146 |     41600 |           17.18 |
|   Others                |     0.000 |       72 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      204 |     32600 |            0.63 |
|   LUT as Shift Register |     0.000 |     1024 |      9600 |           10.67 |
| Signals                 |     0.038 |    11536 |       --- |             --- |
| Block RAM               |     0.041 |     10.5 |        50 |           21.00 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| DSPs                    |     0.012 |       12 |        90 |           13.33 |
| I/O                     |    <0.001 |        6 |       210 |            2.86 |
| Static Power            |     0.062 |          |           |                 |
| Total                   |     0.303 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.145 |       0.139 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.003 |       0.003 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| clk_100M           | clk_100M                      |            10.0 |
| clk_sys_clk_wiz_0  | CLOCK/inst/clk_sys_clk_wiz_0  |            10.0 |
| clkfbout_clk_wiz_0 | CLOCK/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| fpga_top_U                    |     0.241 |
|   CLOCK                       |     0.106 |
|     inst                      |     0.106 |
|   DFTBD_RAMs                  |     0.042 |
|     DFTBD_RAM1                |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAM2                |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAM3                |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAM4                |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAM5                |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAM6                |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAM7                |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAM8                |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAMI1               |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAMI2               |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAMI3               |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAMI4               |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAMI5               |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAMI6               |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAMI7               |     0.002 |
|       U0                      |     0.002 |
|     DFTBD_RAMI8               |     0.002 |
|       U0                      |     0.002 |
|   FFT_RAM1_UART               |     0.008 |
|     FFT_RAMs                  |     0.006 |
|       U0                      |     0.006 |
|   Series_recombination_loop   |     0.067 |
|     DFT_TD_DSPs[1].DFT_TD_DSP |     0.033 |
|       first                   |     0.002 |
|       firstI                  |     0.002 |
|     DFT_TD_DSPs[2].DFT_TD_DSP |     0.033 |
|       first                   |     0.002 |
|       firstI                  |     0.002 |
|   TWiddle1                    |     0.006 |
|     Twiddle_1                 |     0.002 |
|       U0                      |     0.002 |
|     Twiddle_2                 |     0.002 |
|       U0                      |     0.002 |
|   inputs                      |     0.011 |
+-------------------------------+-----------+


