INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sources_1/imports/FPGALab3/part1/wallace_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/src/wallace_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
