@N: CD630 :"C:\Users\ofith\OneDrive\Documents\Projects\FPGAs\Lattice\seg7\src\top.vhd":22:7:22:9|Synthesizing work.top.rtl.
Post processing for work.top.rtl
@W: CL240 :"C:\Users\ofith\OneDrive\Documents\Projects\FPGAs\Lattice\seg7\src\top.vhd":30:4:30:12|Signal digit_sel is floating; a simulation mismatch is possible.
@N: CL159 :"C:\Users\ofith\OneDrive\Documents\Projects\FPGAs\Lattice\seg7\src\top.vhd":27:4:27:6|Input clk is unused.
@N: CL159 :"C:\Users\ofith\OneDrive\Documents\Projects\FPGAs\Lattice\seg7\src\top.vhd":28:4:28:8|Input rst_n is unused.
