Analysis & Synthesis report for Ver2
Thu Jan 26 15:04:56 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver
 11. State Machine - |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. State Machine - |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller
 14. State Machine - |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize
 15. State Machine - |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch
 23. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 25. Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated
 26. Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram
 27. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd
 28. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm
 29. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init
 30. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 31. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 32. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
 34. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
 35. scfifo Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
 38. Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
 39. Port Connectivity Checks: "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm"
 40. Port Connectivity Checks: "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 26 15:04:56 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Ver2                                        ;
; Top-level Entity Name              ; Lab2                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,718                                       ;
;     Total combinational functions  ; 2,441                                       ;
;     Dedicated logic registers      ; 1,452                                       ;
; Total registers                    ; 1452                                        ;
; Total pins                         ; 121                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 358,336                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Lab2               ; Ver2               ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Maximum processors allowed for parallel compilation              ; 4                  ; 1                  ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; StudentDesign.bdf                                                  ; yes             ; User Block Diagram/Schematic File            ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/StudentDesign.bdf                                                  ;             ;
; Lab2.bdf                                                           ; yes             ; User Block Diagram/Schematic File            ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Lab2.bdf                                                           ;             ;
; wb_hexTo7segAll.vhd                                                ; yes             ; User VHDL File                               ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segAll.vhd                                                ;             ;
; wb_hexTo7segOne.vhd                                                ; yes             ; User VHDL File                               ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segOne.vhd                                                ;             ;
; wb_NiosProcessor.vhd                                               ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd                                               ;             ;
; A_reg_pio.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/A_reg_pio.vhd                                                      ;             ;
; B_reg_pio.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/B_reg_pio.vhd                                                      ;             ;
; character_lcd.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/character_lcd.v                                                    ;             ;
; Altera_UP_Character_LCD_Communication.v                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Character_LCD_Communication.v                            ;             ;
; Altera_UP_Character_LCD_Initialization.v                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Character_LCD_Initialization.v                           ;             ;
; cpu.vhd                                                            ; yes             ; Encrypted Auto-Found VHDL File               ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd                                                            ;             ;
; cpu_test_bench.vhd                                                 ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_test_bench.vhd                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_udd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_udd1.tdf                                             ;             ;
; db/altsyncram_i2g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_i2g1.tdf                                             ;             ;
; cpu_ic_tag_ram.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_ic_tag_ram.mif                                                 ;             ;
; db/altsyncram_lrf1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_lrf1.tdf                                             ;             ;
; cpu_rf_ram_a.mif                                                   ; yes             ; Auto-Found Memory Initialization File        ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_rf_ram_a.mif                                                   ;             ;
; db/altsyncram_mrf1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_mrf1.tdf                                             ;             ;
; cpu_rf_ram_b.mif                                                   ; yes             ; Auto-Found Memory Initialization File        ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_rf_ram_b.mif                                                   ;             ;
; db/altsyncram_f572.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_f572.tdf                                             ;             ;
; cpu_ociram_default_contents.mif                                    ; yes             ; Auto-Found Memory Initialization File        ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_ociram_default_contents.mif                                    ;             ;
; db/altsyncram_0a02.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf                                             ;             ;
; cpu_jtag_debug_module_wrapper.vhd                                  ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd                                  ;             ;
; cpu_jtag_debug_module_tck.vhd                                      ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_tck.vhd                                      ;             ;
; cpu_jtag_debug_module_sysclk.vhd                                   ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_sysclk.vhd                                   ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; jtag_uart.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd                                                      ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                                       ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                    ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                     ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                     ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                     ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                     ;             ;
; db/scfifo_jr21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/scfifo_jr21.tdf                                                 ;             ;
; db/a_dpfifo_l011.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_l011.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_do7.tdf                                                    ;             ;
; db/altsyncram_nio1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_nio1.tdf                                             ;             ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_1ob.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                              ;             ;
; onchip_mem.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.vhd                                                     ;             ;
; db/altsyncram_aqb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_aqb1.tdf                                             ;             ;
; onchip_mem.hex                                                     ; yes             ; Auto-Found Memory Initialization File        ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex                                                     ;             ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/decode_jsa.tdf                                                  ;             ;
; db/mux_gob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/mux_gob.tdf                                                     ;             ;
; ps2_keyboard.vhd                                                   ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/ps2_keyboard.vhd                                                   ;             ;
; Altera_UP_Avalon_PS2.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Avalon_PS2.v                                             ;             ;
; Altera_UP_PS2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_PS2.v                                                    ;             ;
; Altera_UP_PS2_Data_In.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_PS2_Data_In.v                                            ;             ;
; Altera_UP_PS2_Command_Out.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_PS2_Command_Out.v                                        ;             ;
; db/scfifo_f041.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/scfifo_f041.tdf                                                 ;             ;
; db/a_dpfifo_2o31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_2o31.tdf                                               ;             ;
; db/altsyncram_7bh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_7bh1.tdf                                             ;             ;
; db/cmpr_ls8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cmpr_ls8.tdf                                                    ;             ;
; db/cntr_0ab.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_0ab.tdf                                                    ;             ;
; db/cntr_da7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_da7.tdf                                                    ;             ;
; db/cntr_1ab.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_1ab.tdf                                                    ;             ;
; sys_clk_timer.vhd                                                  ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/sys_clk_timer.vhd                                                  ;             ;
; sysid.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/sysid.vhd                                                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,718          ;
;                                             ;                ;
; Total combinational functions               ; 2441           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1218           ;
;     -- 3 input functions                    ; 761            ;
;     -- <=2 input functions                  ; 462            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2132           ;
;     -- arithmetic mode                      ; 309            ;
;                                             ;                ;
; Total registers                             ; 1452           ;
;     -- Dedicated logic registers            ; 1452           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 121            ;
; Total memory bits                           ; 358336         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1516           ;
; Total fan-out                               ; 17679          ;
; Average fan-out                             ; 4.03           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |Lab2                                                                                                                                   ; 2441 (1)            ; 1452 (0)                  ; 358336      ; 0            ; 0       ; 0         ; 121  ; 0            ; |Lab2                                                                                                                                                                                                                                                                                                                                            ; Lab2                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 83 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 83 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (105)           ; 77 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                 ; altera_sld   ;
;    |wb_NiosProcessor:inst|                                                                                                              ; 2292 (1)            ; 1369 (0)                  ; 358336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst                                                                                                                                                                                                                                                                                                                      ; wb_NiosProcessor                               ; work         ;
;       |character_lcd:the_character_lcd|                                                                                                 ; 150 (26)            ; 115 (18)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd                                                                                                                                                                                                                                                                                      ; character_lcd                                  ; work         ;
;          |Altera_UP_Character_LCD_Communication:Char_LCD_Comm|                                                                          ; 52 (52)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm                                                                                                                                                                                                                                  ; Altera_UP_Character_LCD_Communication          ; work         ;
;          |Altera_UP_Character_LCD_Initialization:Char_LCD_Init|                                                                         ; 72 (72)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init                                                                                                                                                                                                                                 ; Altera_UP_Character_LCD_Initialization         ; work         ;
;       |character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave|                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave                                                                                                                                                                                                                                         ; character_lcd_avalon_lcd_slave_arbitrator      ; work         ;
;       |cpu:the_cpu|                                                                                                                     ; 1251 (993)          ; 809 (627)                 ; 27584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                          ; cpu                                            ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                               ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                           ; cpu_ic_data_module                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; altsyncram                                     ; work         ;
;                |altsyncram_udd1:auto_generated|                                                                                         ; 1 (1)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated                                                                                                                                                                                                                  ; altsyncram_udd1                                ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                             ; cpu_ic_tag_module                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_i2g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated                                                                                                                                                                                                                    ; altsyncram_i2g1                                ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                              ; 224 (19)            ; 181 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                          ; cpu_nios2_oci                                  ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                           ; 101 (0)             ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                          ; cpu_jtag_debug_module_wrapper                  ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                          ; 5 (5)               ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                            ; cpu_jtag_debug_module_sysclk                   ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                ; 92 (92)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                  ; cpu_jtag_debug_module_tck                      ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                         ; sld_virtual_jtag_basic                         ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                             ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                            ; cpu_nios2_avalon_reg                           ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                               ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                              ; cpu_nios2_oci_break                            ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                              ; cpu_nios2_oci_debug                            ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                     ; 54 (54)             ; 44 (44)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                    ; cpu_nios2_ocimem                               ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                         ; cpu_ociram_lpm_dram_bdp_component_module       ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                               ; altsyncram                                     ; work         ;
;                      |altsyncram_f572:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                                                                                                ; altsyncram_f572                                ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                           ; cpu_register_bank_a_module                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                     ; work         ;
;                |altsyncram_lrf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated                                                                                                                                                                                                  ; altsyncram_lrf1                                ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                           ; cpu_register_bank_b_module                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                     ; work         ;
;                |altsyncram_mrf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated                                                                                                                                                                                                  ; altsyncram_mrf1                                ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                            ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                        ; cpu_test_bench                                 ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                  ; 138 (138)           ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                       ; cpu_data_master_arbitrator                     ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                    ; 59 (59)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                         ; cpu_instruction_master_arbitrator              ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                      ; 32 (32)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                           ; cpu_jtag_debug_module_arbitrator               ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                         ; 152 (48)            ; 112 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                              ; jtag_uart                                      ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                ; 53 (53)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                ; alt_jtag_atlantic                              ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                    ; jtag_uart_scfifo_r                             ; work         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                       ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                            ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                       ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                               ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                          ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                               ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                 ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                       ; cntr_1ob                                       ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                    ; jtag_uart_scfifo_w                             ; work         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                       ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                            ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                       ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                               ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                          ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                               ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                 ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                       ; cntr_1ob                                       ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                               ; jtag_uart_avalon_jtag_slave_arbitrator         ; work         ;
;       |onchip_mem:the_onchip_mem|                                                                                                       ; 30 (0)              ; 1 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem                                                                                                                                                                                                                                                                                            ; onchip_mem                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 30 (0)              ; 1 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ; altsyncram                                     ; work         ;
;             |altsyncram_aqb1:auto_generated|                                                                                            ; 30 (0)              ; 1 (1)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_aqb1                                ; work         ;
;                |decode_jsa:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                ; decode_jsa                                     ; work         ;
;                |mux_gob:mux2|                                                                                                           ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|mux_gob:mux2                                                                                                                                                                                                                      ; mux_gob                                        ; work         ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                                      ; 25 (25)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                                                                                                                           ; onchip_mem_s1_arbitrator                       ; work         ;
;       |ps2_keyboard:the_ps2_keyboard|                                                                                                   ; 308 (0)             ; 175 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard                                                                                                                                                                                                                                                                                        ; ps2_keyboard                                   ; work         ;
;          |Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|                                                                                ; 308 (31)            ; 175 (21)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2                                                                                                                                                                                                                                          ; Altera_UP_Avalon_PS2                           ; work         ;
;             |Altera_UP_PS2:PS2_Serial_Port|                                                                                             ; 212 (33)            ; 115 (16)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port                                                                                                                                                                                                            ; Altera_UP_PS2                                  ; work         ;
;                |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                                                              ; 149 (149)           ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                  ; Altera_UP_PS2_Command_Out                      ; work         ;
;                |Altera_UP_PS2_Data_In:PS2_Data_In|                                                                                      ; 30 (30)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                          ; Altera_UP_PS2_Data_In                          ; work         ;
;             |scfifo:Incoming_Data_FIFO|                                                                                                 ; 65 (0)              ; 39 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO                                                                                                                                                                                                                ; scfifo                                         ; work         ;
;                |scfifo_f041:auto_generated|                                                                                             ; 65 (0)              ; 39 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated                                                                                                                                                                                     ; scfifo_f041                                    ; work         ;
;                   |a_dpfifo_2o31:dpfifo|                                                                                                ; 65 (39)             ; 39 (16)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo                                                                                                                                                                ; a_dpfifo_2o31                                  ; work         ;
;                      |altsyncram_7bh1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram                                                                                                                                        ; altsyncram_7bh1                                ; work         ;
;                      |cntr_0ab:rd_ptr_msb|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb                                                                                                                                            ; cntr_0ab                                       ; work         ;
;                      |cntr_1ab:wr_ptr|                                                                                                  ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr                                                                                                                                                ; cntr_1ab                                       ; work         ;
;                      |cntr_da7:usedw_counter|                                                                                           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter                                                                                                                                         ; cntr_da7                                       ; work         ;
;       |ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave|                                                      ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave                                                                                                                                                                                                                                           ; ps2_keyboard_avalon_PS2_slave_arbitrator       ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                 ; 128 (128)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                                                                      ; sys_clk_timer                                  ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                                                                     ; sys_clk_timer_s1_arbitrator                    ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                               ; sysid_control_slave_arbitrator                 ; work         ;
;       |wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch                                                                                                                                                                                                                               ; wb_NiosProcessor_reset_clk_domain_synch_module ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                            ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 15           ; 64           ; 15           ; 960    ; cpu_ic_tag_ram.mif              ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680 ; onchip_mem.hex                  ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu                                                                                                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                  ;                 ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver                                                                                      ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                   ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                 ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; Name                                          ; s_lcd_controller.LCD_STATE_6_COMPLETE ; s_lcd_controller.LCD_STATE_5_TRANSFER ; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER ; s_lcd_controller.LCD_STATE_3_CHECK_BUSY ; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; s_lcd_controller.LCD_STATE_1_INITIALIZE ; s_lcd_controller.LCD_STATE_0_IDLE ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; s_lcd_controller.LCD_STATE_0_IDLE             ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 0                                 ;
; s_lcd_controller.LCD_STATE_1_INITIALIZE       ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 1                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 1                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_3_CHECK_BUSY       ; 0                                     ; 0                                     ; 0                                           ; 1                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER   ; 0                                     ; 0                                     ; 1                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_5_TRANSFER         ; 0                                     ; 1                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_6_COMPLETE         ; 1                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize                                                                                          ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; Name                                            ; s_lcd_initialize.LCD_INIT_STATE_3_DONE ; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE ; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND ; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ; 0                                      ; 0                                            ; 0                                              ; 0                                               ;
; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND  ; 0                                      ; 0                                            ; 1                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE    ; 0                                      ; 1                                            ; 0                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_3_DONE          ; 1                                      ; 0                                            ; 0                                              ; 1                                               ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd                          ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; Name                        ; s_lcd.LCD_STATE_0_OPERATION ; s_lcd.LCD_STATE_3_END ; s_lcd.LCD_STATE_2_HOLD ; s_lcd.LCD_STATE_1_ENABLE ; s_lcd.LCD_STATE_4_IDLE ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; s_lcd.LCD_STATE_4_IDLE      ; 0                           ; 0                     ; 0                      ; 0                        ; 0                      ;
; s_lcd.LCD_STATE_1_ENABLE    ; 0                           ; 0                     ; 0                      ; 1                        ; 1                      ;
; s_lcd.LCD_STATE_2_HOLD      ; 0                           ; 0                     ; 1                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_3_END       ; 0                           ; 1                     ; 0                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_0_OPERATION ; 1                           ; 0                     ; 0                      ; 0                        ; 1                      ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_out   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_in_d1 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                      ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid             ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled               ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                        ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                     ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 27                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                 ; Reason for Removal                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1..7,9,11..31]                                                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[1..7,9..15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ipending_reg[1..7,9..15,17..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0..6]                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                    ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3                                                                         ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1..7,9..15,17..31]                                      ; Stuck at VCC due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|the_command[6..8]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[1..7,9..15]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                  ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter                                                                                              ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter                                                                      ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11..15,24..31]                                                                     ; Merged with wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]             ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]                                                                                                  ; Merged with wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                              ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                            ; Merged with wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                       ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1                                                                ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1                                                                       ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1]                                                                                  ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer                                                                                              ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                        ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                               ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                          ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                      ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|E_logic_op[1]                                                                                                                                               ; Merged with wb_NiosProcessor:inst|cpu:the_cpu|E_compare_op[1]                                                                         ;
; wb_NiosProcessor:inst|cpu:the_cpu|E_logic_op[0]                                                                                                                                               ; Merged with wb_NiosProcessor:inst|cpu:the_cpu|E_compare_op[0]                                                                         ;
; wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[24..31]                                                                              ; Merged with wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[11]              ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|the_command[5]                                                                     ; Merged with wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|the_command[4] ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                              ; Merged with wb_NiosProcessor:inst|cpu:the_cpu|reset_d1                                                                                ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                                                                                  ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~2                                           ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~3                                           ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2 ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3 ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4 ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2            ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3            ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller~2                                                                                                                      ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller~3                                                                                                                      ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller~4                                                                                                                      ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize~2                                                                 ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize~3                                                                 ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd~2                                                                             ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd~3                                                                             ; Lost fanout                                                                                                                           ;
; Total Number of Removed Registers = 252                                                                                                                                                       ;                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[6] ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0],              ;
;                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9],              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34],             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]              ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                             ; Stuck at GND              ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable,                               ;
;                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1,      ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1],                        ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                         ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0           ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3,               ;
;                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break,              ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0,            ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1             ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break,     ;
;                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype            ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable   ; Stuck at GND              ; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1] ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[9]           ; Stuck at GND              ; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                        ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[1]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[1]                                                                     ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[2]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[2]                                                                     ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[3]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[3]                                                                     ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[4]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[4]                                                                     ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[5]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[5]                                                                     ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[6]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[6]                                                                     ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[7]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[7]                                                                     ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[9]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[9]                                                                     ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[10]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[10]                                                                    ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[11]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[11]                                                                    ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[12]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[12]                                                                    ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[13]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[13]                                                                    ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[14]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[14]                                                                    ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[15]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[15]                                                                    ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1452  ;
; Number of registers using Synchronous Clear  ; 154   ;
; Number of registers using Synchronous Load   ; 246   ;
; Number of registers using Asynchronous Clear ; 930   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1010  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                      ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                      ; 3       ;
; wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest                                                                                                                                                                                                                       ; 16      ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                            ; 5       ;
; wb_NiosProcessor:inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                                                ; 39      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                            ; 11      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                  ; 11      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                                                                                                                                                                                                           ; 1       ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                                                                             ; 3       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_wr_dst_reg                                                                                                                                                                                                                                                                                  ; 67      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                ; 3       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[0]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                                                                                       ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                         ; 1       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush_waddr[14]                                                                                                                                                                                                                                                                        ; 1       ;
; wb_NiosProcessor:inst|cpu:the_cpu|reset_d1                                                                                                                                                                                                                                                                                      ; 9       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                     ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|idle_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|LCD_RW                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_1_counter[4]                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|data_out[7]                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_2_counter[2]                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_0_counter[2]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|waiting_power_up[16]                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|E_src2_prelim[15]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|av_ld_data_aligned_or_div[7]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|M_shift_rot_result[7]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|E_src2_imm[21]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|E_src1_prelim[7]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|D_iw[14]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|data_to_send[6]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|data_to_send[1]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|command_counter[3]                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[16]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[21]                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|F_pc[9]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[20]                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[10]                                                                                                                                                                                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                                                                                                                                                           ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|waiting_to_send[2]                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[18]                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[29]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11]                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37]                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[34]                                                                                                                                                ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[2]                                                                                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[20]                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|idle_counter[0]                                                                                                                                                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush_waddr[5]                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|M_alu_result[31]                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|M_alu_result[2]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|M_wr_data_unfiltered[18]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[16]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab2|wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[16]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Lab2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                    ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; CURSOR_ON      ; 1     ; Unsigned Binary                                                           ;
; BLINKING_ON    ; 0     ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_IDLE_STATE      ; 1111111 ; Unsigned Binary                                                                                           ;
; NUM_BITS_FOR_IDLE_COUNTER        ; 7       ; Signed Integer                                                                                            ;
; IDLE_COUNTER_INCREMENT           ; 0000001 ; Unsigned Binary                                                                                           ;
; CLOCK_CYCLES_FOR_OPERATION_STATE ; 3       ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_ENABLE_STATE    ; 15      ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_HOLD_STATE      ; 1       ; Signed Integer                                                                                            ;
; NUM_BITS_FOR_STATES_COUNTER      ; 4       ; Signed Integer                                                                                            ;
; COUNTER_INCREMENT                ; 0001    ; Unsigned Binary                                                                                           ;
; LCD_STATE_4_IDLE                 ; 100     ; Unsigned Binary                                                                                           ;
; LCD_STATE_0_OPERATION            ; 000     ; Unsigned Binary                                                                                           ;
; LCD_STATE_1_ENABLE               ; 001     ; Unsigned Binary                                                                                           ;
; LCD_STATE_2_HOLD                 ; 010     ; Unsigned Binary                                                                                           ;
; LCD_STATE_3_END                  ; 011     ; Unsigned Binary                                                                                           ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                ; Type                                                                                                ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; CURSOR_ON                  ; 1                    ; Unsigned Binary                                                                                     ;
; BLINKING_ON                ; 0                    ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_15MS      ; 750000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_15MS    ; 20                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_15MS ; 00000000000000000001 ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_5MS       ; 250000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_5MS     ; 18                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_5MS  ; 000000000000000001   ; Unsigned Binary                                                                                     ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 10240                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 10240                ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_aqb1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_f041  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                           ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                         ;
; Entity Instance                           ; wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 10240                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                    ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                            ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+
; on            ; Input ; Info     ; Stuck at VCC                                                                                       ;
; back_light_on ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 1369                        ;
;     CLR               ; 200                         ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 48                          ;
;     ENA               ; 202                         ;
;     ENA CLR           ; 510                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SCLR SLD  ; 14                          ;
;     ENA CLR SLD       ; 120                         ;
;     ENA SCLR          ; 66                          ;
;     ENA SLD           ; 42                          ;
;     SCLR              ; 54                          ;
;     SLD               ; 6                           ;
;     plain             ; 99                          ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 2294                        ;
;     arith             ; 301                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 202                         ;
;         3 data inputs ; 98                          ;
;     normal            ; 1993                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 165                         ;
;         3 data inputs ; 626                         ;
;         4 data inputs ; 1147                        ;
; cycloneiii_ram_block  ; 231                         ;
;                       ;                             ;
; Max LUT depth         ; 11.20                       ;
; Average LUT depth     ; 3.81                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 21                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 148                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 140                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 37                                       ;
;         4 data inputs ; 71                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.04                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Thu Jan 26 15:04:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Ver2
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file StudentDesign.bdf
    Info (12023): Found entity 1: StudentDesign
Info (12021): Found 1 design units, including 1 entities, in source file Lab2.bdf
    Info (12023): Found entity 1: Lab2
Info (12021): Found 1 design units, including 1 entities, in source file Krets_12.bdf
    Info (12023): Found entity 1: Krets_12
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexTo7segAll.vhd
    Info (12022): Found design unit 1: wb_hexTo7segAll-behavior File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segAll.vhd Line: 20
    Info (12023): Found entity 1: wb_hexTo7segAll File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segAll.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexTo7segOne.vhd
    Info (12022): Found design unit 1: wb_hexTo7segOne-behavior File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segOne.vhd Line: 17
    Info (12023): Found entity 1: wb_hexTo7segOne File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segOne.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ABSLT.bdf
    Info (12023): Found entity 1: ABSLT
Info (12127): Elaborating entity "Lab2" for the top level hierarchy
Warning (12125): Using design file wb_NiosProcessor.vhd, which is not specified as a design file for the current project, but contains definitions for 26 design units and 13 entities in project
    Info (12022): Found design unit 1: A_reg_pio_s1_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 57
    Info (12022): Found design unit 2: B_reg_pio_s1_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 294
    Info (12022): Found design unit 3: character_lcd_avalon_lcd_slave_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 535
    Info (12022): Found design unit 4: wb_NiosProcessor_reset_clk_domain_synch_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 766
    Info (12022): Found design unit 5: cpu_jtag_debug_module_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 861
    Info (12022): Found design unit 6: cpu_data_master_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1297
    Info (12022): Found design unit 7: cpu_instruction_master_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1402
    Info (12022): Found design unit 8: jtag_uart_avalon_jtag_slave_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1603
    Info (12022): Found design unit 9: onchip_mem_s1_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1870
    Info (12022): Found design unit 10: ps2_keyboard_avalon_PS2_slave_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 2297
    Info (12022): Found design unit 11: sys_clk_timer_s1_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 2573
    Info (12022): Found design unit 12: sysid_control_slave_arbitrator-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 2810
    Info (12022): Found design unit 13: wb_NiosProcessor-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3043
    Info (12023): Found entity 1: A_reg_pio_s1_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 31
    Info (12023): Found entity 2: B_reg_pio_s1_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 268
    Info (12023): Found entity 3: character_lcd_avalon_lcd_slave_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 505
    Info (12023): Found entity 4: wb_NiosProcessor_reset_clk_domain_synch_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 753
    Info (12023): Found entity 5: cpu_jtag_debug_module_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 818
    Info (12023): Found entity 6: cpu_data_master_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1219
    Info (12023): Found entity 7: cpu_instruction_master_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1372
    Info (12023): Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1566
    Info (12023): Found entity 9: onchip_mem_s1_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1832
    Info (12023): Found entity 10: ps2_keyboard_avalon_PS2_slave_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 2262
    Info (12023): Found entity 11: sys_clk_timer_s1_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 2543
    Info (12023): Found entity 12: sysid_control_slave_arbitrator File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 2788
    Info (12023): Found entity 13: wb_NiosProcessor File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3016
Info (12128): Elaborating entity "wb_NiosProcessor" for hierarchy "wb_NiosProcessor:inst"
Info (12128): Elaborating entity "A_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3778
Warning (10541): VHDL Signal Declaration warning at wb_NiosProcessor.vhd(50): used implicit default value for signal "cpu_data_master_read_data_valid_A_reg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 50
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Warning (12125): Using design file A_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: A_reg_pio-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/A_reg_pio.vhd Line: 42
    Info (12023): Found entity 1: A_reg_pio File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/A_reg_pio.vhd Line: 26
Info (12128): Elaborating entity "A_reg_pio" for hierarchy "wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3801
Info (12128): Elaborating entity "B_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3814
Warning (10541): VHDL Signal Declaration warning at wb_NiosProcessor.vhd(287): used implicit default value for signal "cpu_data_master_read_data_valid_B_reg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 287
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Warning (12125): Using design file B_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: B_reg_pio-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/B_reg_pio.vhd Line: 42
    Info (12023): Found entity 1: B_reg_pio File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/B_reg_pio.vhd Line: 26
Info (12128): Elaborating entity "B_reg_pio" for hierarchy "wb_NiosProcessor:inst|B_reg_pio:the_B_reg_pio" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3837
Info (12128): Elaborating entity "character_lcd_avalon_lcd_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3850
Warning (10541): VHDL Signal Declaration warning at wb_NiosProcessor.vhd(528): used implicit default value for signal "cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 528
Info (12128): Elaborating entity "wb_NiosProcessor_reset_clk_domain_synch_module" for hierarchy "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3879
Warning (12125): Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: character_lcd File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/character_lcd.v Line: 9
Info (12128): Elaborating entity "character_lcd" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3892
Warning (12125): Using design file Altera_UP_Character_LCD_Communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Character_LCD_Communication File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Character_LCD_Communication.v Line: 10
Info (12128): Elaborating entity "Altera_UP_Character_LCD_Communication" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/character_lcd.v Line: 384
Warning (12125): Using design file Altera_UP_Character_LCD_Initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Character_LCD_Initialization File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Character_LCD_Initialization.v Line: 11
Info (12128): Elaborating entity "Altera_UP_Character_LCD_Initialization" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/character_lcd.v Line: 402
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3913
Warning (10541): VHDL Signal Declaration warning at wb_NiosProcessor.vhd(839): used implicit default value for signal "cpu_data_master_read_data_valid_cpu_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 839
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 3953
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4028
Info (12021): Found 52 design units, including 26 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu_ic_data_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 51
    Info (12022): Found design unit 2: cpu_ic_tag_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 151
    Info (12022): Found design unit 3: cpu_register_bank_a_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 253
    Info (12022): Found design unit 4: cpu_register_bank_b_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 355
    Info (12022): Found design unit 5: cpu_nios2_oci_debug-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 461
    Info (12022): Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 575
    Info (12022): Found design unit 7: cpu_nios2_ocimem-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 713
    Info (12022): Found design unit 8: cpu_nios2_avalon_reg-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 874
    Info (12022): Found design unit 9: cpu_nios2_oci_break-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 990
    Info (12022): Found design unit 10: cpu_nios2_oci_xbrk-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1462
    Info (12022): Found design unit 11: cpu_nios2_oci_match_paired-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1659
    Info (12022): Found design unit 12: cpu_nios2_oci_match_single-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1698
    Info (12022): Found design unit 13: cpu_nios2_oci_dbrk-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1764
    Info (12022): Found design unit 14: cpu_nios2_oci_itrace-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2017
    Info (12022): Found design unit 15: cpu_nios2_oci_td_mode-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2227
    Info (12022): Found design unit 16: cpu_nios2_oci_dtrace-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2312
    Info (12022): Found design unit 17: cpu_nios2_oci_compute_tm_count-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2410
    Info (12022): Found design unit 18: cpu_nios2_oci_fifowp_inc-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2488
    Info (12022): Found design unit 19: cpu_nios2_oci_fifocount_inc-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2537
    Info (12022): Found design unit 20: cpu_nios2_oci_fifo-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2594
    Info (12022): Found design unit 21: cpu_nios2_oci_pib-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3039
    Info (12022): Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3127
    Info (12022): Found design unit 23: cpu_nios2_oci_im-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3262
    Info (12022): Found design unit 24: cpu_nios2_performance_monitors-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3405
    Info (12022): Found design unit 25: cpu_nios2_oci-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3479
    Info (12022): Found design unit 26: cpu-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4337
    Info (12023): Found entity 1: cpu_ic_data_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 32
    Info (12023): Found entity 2: cpu_ic_tag_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 132
    Info (12023): Found entity 3: cpu_register_bank_a_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 234
    Info (12023): Found entity 4: cpu_register_bank_b_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 336
    Info (12023): Found entity 5: cpu_nios2_oci_debug File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 432
    Info (12023): Found entity 6: cpu_ociram_lpm_dram_bdp_component_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 550
    Info (12023): Found entity 7: cpu_nios2_ocimem File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 688
    Info (12023): Found entity 8: cpu_nios2_avalon_reg File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 849
    Info (12023): Found entity 9: cpu_nios2_oci_break File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 942
    Info (12023): Found entity 10: cpu_nios2_oci_xbrk File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1431
    Info (12023): Found entity 11: cpu_nios2_oci_match_paired File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1643
    Info (12023): Found entity 12: cpu_nios2_oci_match_single File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1683
    Info (12023): Found entity 13: cpu_nios2_oci_dbrk File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1722
    Info (12023): Found entity 14: cpu_nios2_oci_itrace File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1974
    Info (12023): Found entity 15: cpu_nios2_oci_td_mode File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2216
    Info (12023): Found entity 16: cpu_nios2_oci_dtrace File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2292
    Info (12023): Found entity 17: cpu_nios2_oci_compute_tm_count File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2397
    Info (12023): Found entity 18: cpu_nios2_oci_fifowp_inc File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2475
    Info (12023): Found entity 19: cpu_nios2_oci_fifocount_inc File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2523
    Info (12023): Found entity 20: cpu_nios2_oci_fifo File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2574
    Info (12023): Found entity 21: cpu_nios2_oci_pib File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3024
    Info (12023): Found entity 22: cpu_traceram_lpm_dram_bdp_component_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3103
    Info (12023): Found entity 23: cpu_nios2_oci_im File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3236
    Info (12023): Found entity 24: cpu_nios2_performance_monitors File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3401
    Info (12023): Found entity 25: cpu_nios2_oci File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3426
    Info (12023): Found entity 26: cpu File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4301
Info (12128): Elaborating entity "cpu" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4055
Warning (12125): Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_test_bench-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_test_bench.vhd Line: 80
    Info (12023): Found entity 1: cpu_test_bench File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_test_bench.vhd Line: 29
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 5697
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 6579
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 83
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 83
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf
    Info (12023): Found entity 1: altsyncram_udd1 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_udd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_udd1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 6651
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 184
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 184
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 184
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf
    Info (12023): Found entity 1: altsyncram_i2g1 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_i2g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i2g1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 7248
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 286
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 286
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 286
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrf1.tdf
    Info (12023): Found entity 1: altsyncram_lrf1 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_lrf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lrf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 7264
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 388
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 388
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 388
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrf1.tdf
    Info (12023): Found entity 1: altsyncram_mrf1 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_mrf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mrf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 7642
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3937
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3963
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 800
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 624
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 624
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 624
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info (12023): Found entity 1: altsyncram_f572 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_f572.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f572" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3985
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4007
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4052
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4080
Info (12128): Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1830
Info (12128): Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 1843
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4119
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4159
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2342
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4176
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2722
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2733
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 2743
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4193
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4205
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3339
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3174
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3174
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 3174
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_wrapper-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd Line: 71
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu.vhd Line: 4231
Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd Line: 306
Warning (12125): Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_tck-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_tck.vhd Line: 66
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_tck.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd Line: 196
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_sysclk-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_sysclk.vhd Line: 54
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_sysclk.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd Line: 233
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd Line: 300
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd Line: 300
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/cpu_jtag_debug_module_wrapper.vhd Line: 300
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "1"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4088
Warning (10541): VHDL Signal Declaration warning at wb_NiosProcessor.vhd(1585): used implicit default value for signal "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1585
Warning (12125): Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_log_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 40
    Info (12022): Found design unit 2: jtag_uart_sim_scfifo_w-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 237
    Info (12022): Found design unit 3: jtag_uart_scfifo_w-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 310
    Info (12022): Found design unit 4: jtag_uart_drom_module-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 449
    Info (12022): Found design unit 5: jtag_uart_sim_scfifo_r-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 835
    Info (12022): Found design unit 6: jtag_uart_scfifo_r-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 952
    Info (12022): Found design unit 7: jtag_uart-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 1098
    Info (12023): Found entity 1: jtag_uart_log_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 29
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 221
    Info (12023): Found entity 3: jtag_uart_scfifo_w File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 292
    Info (12023): Found entity 4: jtag_uart_drom_module File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 430
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 819
    Info (12023): Found entity 6: jtag_uart_scfifo_r File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 933
    Info (12023): Found entity 7: jtag_uart File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 1075
Info (12128): Elaborating entity "jtag_uart" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4122
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 1200
Info (12128): Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 385
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 385
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 385
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 1215
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 1353
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 1353
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/jtag_uart.vhd Line: 1353
    Info (12134): Parameter "INSTANCE_ID" = "1"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4140
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Warning (12125): Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: onchip_mem-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.vhd Line: 49
    Info (12023): Found entity 1: onchip_mem File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.vhd Line: 32
Info (12128): Elaborating entity "onchip_mem" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4175
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.vhd Line: 140
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.vhd Line: 140
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10240"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aqb1.tdf
    Info (12023): Found entity 1: altsyncram_aqb1 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_aqb1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_aqb1" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/onchip_mem.hex Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|decode_jsa:decode3" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_aqb1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/mux_gob.tdf Line: 23
Info (12128): Elaborating entity "mux_gob" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|mux_gob:mux2" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_aqb1.tdf Line: 45
Info (12128): Elaborating entity "ps2_keyboard_avalon_PS2_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4189
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Warning (12125): Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ps2_keyboard-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/ps2_keyboard.vhd Line: 48
    Info (12023): Found entity 1: ps2_keyboard File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/ps2_keyboard.vhd Line: 26
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4221
Warning (12125): Using design file Altera_UP_Avalon_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Avalon_PS2 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Avalon_PS2.v Line: 19
Info (12128): Elaborating entity "Altera_UP_Avalon_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/ps2_keyboard.vhd Line: 77
Warning (12125): Using design file Altera_UP_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_PS2.v Line: 9
Info (12128): Elaborating entity "Altera_UP_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Avalon_PS2.v Line: 179
Warning (12125): Using design file Altera_UP_PS2_Data_In.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_PS2_Data_In.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_PS2.v Line: 222
Warning (12125): Using design file Altera_UP_PS2_Command_Out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_PS2.v Line: 242
Info (12128): Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Avalon_PS2.v Line: 205
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Avalon_PS2.v Line: 205
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" with the following parameter: File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Avalon_PS2.v Line: 205
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf
    Info (12023): Found entity 1: scfifo_f041 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/scfifo_f041.tdf Line: 25
Info (12128): Elaborating entity "scfifo_f041" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf
    Info (12023): Found entity 1: a_dpfifo_2o31 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_2o31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_2o31" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/scfifo_f041.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf
    Info (12023): Found entity 1: altsyncram_7bh1 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_7bh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7bh1" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_2o31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cmpr_ls8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:almost_full_comparer" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_2o31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:three_comparison" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_2o31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_2o31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf
    Info (12023): Found entity 1: cntr_da7 File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_da7.tdf Line: 26
Info (12128): Elaborating entity "cntr_da7" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_2o31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/cntr_1ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/a_dpfifo_2o31.tdf Line: 59
Info (12128): Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4240
Warning (10541): VHDL Signal Declaration warning at wb_NiosProcessor.vhd(2559): used implicit default value for signal "cpu_data_master_read_data_valid_sys_clk_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 2559
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Warning (12125): Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sys_clk_timer-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/sys_clk_timer.vhd Line: 43
    Info (12023): Found entity 1: sys_clk_timer File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/sys_clk_timer.vhd Line: 26
Info (12128): Elaborating entity "sys_clk_timer" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4267
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(351): used initial value expression for variable "arg_copy" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 351
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(355): used initial value expression for variable "arg_length" because variable was never assigned a value File: /opt/intelFPGA/21.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 355
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4281
Warning (10541): VHDL Signal Declaration warning at wb_NiosProcessor.vhd(2801): used implicit default value for signal "cpu_data_master_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 2801
Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sysid-europa File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/sysid.vhd Line: 37
    Info (12023): Found entity 1: sysid File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/sysid.vhd Line: 26
Info (12128): Elaborating entity "sysid" for hierarchy "wb_NiosProcessor:inst|sysid:the_sysid" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 4300
Info (12128): Elaborating entity "wb_hexTo7segAll" for hierarchy "wb_hexTo7segAll:inst2"
Info (12129): Elaborating entity "wb_hexTo7segOne" using architecture "A:behavior" for hierarchy "wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segAll.vhd Line: 24
Info (12128): Elaborating entity "StudentDesign" for hierarchy "StudentDesign:inst1"
Warning (275043): Pin "DVO" is missing source
Warning (275043): Pin "RESULT_A[15..0]" is missing source
Warning (275043): Pin "RESULT_B[15..0]" is missing source
Warning (275043): Pin "STATUS[7..0]" is missing source
Warning (275009): Pin "CLK" not connected
Warning (275009): Pin "RESET_N" not connected
Warning (275009): Pin "DVI" not connected
Warning (275009): Pin "A" not connected
Warning (275009): Pin "B" not connected
Warning (275009): Pin "C" not connected
Warning (275009): Pin "D" not connected
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Altera_UP_Avalon_PS2.v Line: 205
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.01.26.15:04:44 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 44
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 78
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 112
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 146
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 180
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 214
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 248
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 282
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 316
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 350
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 384
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 418
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 452
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 486
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 520
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 554
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 588
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 622
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 656
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 690
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 724
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 758
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 792
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 826
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 860
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 894
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 928
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 962
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 996
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 1030
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 1064
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 1098
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 1132
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 1166
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 1200
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]" File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/db/altsyncram_0a02.tdf Line: 1234
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_NiosProcessor.vhd Line: 1319
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 79 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 3217 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 89 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 2860 logic cells
    Info (21064): Implemented 231 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Thu Jan 26 15:04:56 2023
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:38


