
---------- Begin Simulation Statistics ----------
final_tick                               164634327496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19009                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827548                       # Number of bytes of host memory used
host_op_rate                                    32771                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   526.07                       # Real time elapsed on the host
host_tick_rate                               56457856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      17240056                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029701                       # Number of seconds simulated
sim_ticks                                 29700852750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       706861                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1415949                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6617084                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       562637                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7109899                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2774831                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6617084                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3842253                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7262287                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           82824                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       385688                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17780696                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11498227                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       562659                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1013487                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19952419                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240035                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     56302960                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.306201                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.266703                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     51457554     91.39%     91.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1694553      3.01%     94.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       402458      0.71%     95.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       928058      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       416639      0.74%     97.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       228241      0.41%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        93055      0.17%     98.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        68915      0.12%     98.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1013487      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     56302960                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177963                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454881                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093978     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454881     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240035                       # Class of committed instruction
system.switch_cpus.commit.refs                4088994                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.940168                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.940168                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      50097040                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44763643                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2429401                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4795593                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         563137                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1512666                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5424026                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                787033                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              979668                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25155                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7262287                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2499329                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              56042321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120351                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29928700                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1126274                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.122257                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2792228                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2857655                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.503836                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     59397843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.871512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.301860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         50833268     85.58%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           404686      0.68%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           591618      1.00%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           555273      0.93%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           868336      1.46%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           987079      1.66%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           385726      0.65%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           385762      0.65%     92.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4386095      7.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     59397843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       737613                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3771401                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.613071                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12721301                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             979582                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24227106                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6799847                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        75652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1478663                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37169065                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11741719                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1268078                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      36417477                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         245212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5799691                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         563137                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6209209                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       615973                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       116534                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          936                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          904                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3344966                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       844550                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          904                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       585781                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151832                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30779494                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29003703                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.686400                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21127048                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.488264                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29147389                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         50249541                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24023172                       # number of integer regfile writes
system.switch_cpus.ipc                       0.168345                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.168345                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       337602      0.90%      0.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24310845     64.51%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1049      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11988499     31.81%     97.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1047560      2.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       37685555                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1609216                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042701                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          282890     17.58%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1284054     79.79%     97.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42272      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38957169                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    136884256                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29003703                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     57098756                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37169065                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          37685555                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19929030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       506087                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     27476940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59397843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.634460                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.564992                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     47831953     80.53%     80.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3283390      5.53%     86.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1685096      2.84%     88.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1537012      2.59%     91.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1887621      3.18%     94.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1304456      2.20%     96.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1059961      1.78%     98.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478425      0.81%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       329929      0.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59397843                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.634419                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2499352                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       466754                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       556309                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6799847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1478663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21623658                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 59401684                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        36980931                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5540819                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3121834                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       10570337                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        253746                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     107918061                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41971477                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     51167546                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5307675                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         140795                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         563137                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      13418677                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29755663                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57883577                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         5583                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6722                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7897089                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6688                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             92481927                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            77513499                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       206571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913286                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         206571                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             700328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88398                       # Transaction distribution
system.membus.trans_dist::CleanEvict           618463                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8760                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        700328                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2125037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2125037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2125037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     51039104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     51039104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                51039104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            709088                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  709088    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              709088                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1889825000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3930985000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29700852750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936320                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247533                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1464214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20866                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936258                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     71440576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               71444544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          755647                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5657472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1712833                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120602                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325664                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1506262     87.94%     87.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 206571     12.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1712833                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1115775000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435678500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       248098                       # number of demand (read+write) hits
system.l2.demand_hits::total                   248098                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       248098                       # number of overall hits
system.l2.overall_hits::total                  248098                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       709021                       # number of demand (read+write) misses
system.l2.demand_misses::total                 709088                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       709021                       # number of overall misses
system.l2.overall_misses::total                709088                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5108500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  71011348000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      71016456500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5108500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  71011348000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     71016456500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957186                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957186                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.740787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.740805                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.740787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.740805                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83745.901639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100154.082883                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100151.823892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83745.901639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100154.082883                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100151.823892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88398                       # number of writebacks
system.l2.writebacks::total                     88398                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       709021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            709082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       709021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           709082                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4498500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  63921138000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63925636500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4498500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  63921138000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63925636500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.740787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740799                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.740787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.740799                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73745.901639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90154.082883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90152.671341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73745.901639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90154.082883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90152.671341                       # average overall mshr miss latency
system.l2.replacements                         755647                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       159135                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           159135                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       159135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       159135                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       157785                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        157785                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        12106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8760                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    734607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     734607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.419822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.419822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83859.246575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83859.246575                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    647007000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    647007000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.419822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.419822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73859.246575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73859.246575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5108500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5108500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83745.901639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82395.161290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4498500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4498500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73745.901639                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73745.901639                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       235992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            235992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       700261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          700266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  70276741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  70276741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.747940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.747941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100357.925116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100357.208546                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       700261                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       700261                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  63274131000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  63274131000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.747940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.747936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90357.925116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90357.925116                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.731683                       # Cycle average of tags in use
system.l2.tags.total_refs                     1748315                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    755647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.313666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     136.178705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.003779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.016915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.112405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1909.419879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.066494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.932334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998892                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1453                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16063983                       # Number of tag accesses
system.l2.tags.data_accesses                 16063983                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     45377344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45381632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5657472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5657472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       709021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              709088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       131444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1527812834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1527957207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       131444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           133599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190481804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190481804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190481804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       131444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1527812834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1718439010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    705793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000291900750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5455                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5455                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1392240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82971                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      709082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88398                       # Number of write requests accepted
system.mem_ctrls.readBursts                    709082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88398                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    81                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             45073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             44596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            45283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21392799000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3529270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             34627561500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30307.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49057.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   120846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34681                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                709082                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88398                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  208098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  268939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  188634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   40180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       638608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.586501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.911702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    52.127072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       546723     85.61%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        77387     12.12%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10063      1.58%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2744      0.43%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          905      0.14%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          391      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          200      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          105      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           90      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       638608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.388634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.602565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.667248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4115     75.44%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          346      6.34%     81.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          388      7.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          303      5.55%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          177      3.24%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           86      1.58%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           30      0.55%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5455                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.186434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.630393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4966     91.04%     91.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.65%     92.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              283      5.19%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              103      1.89%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5455                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45174656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  206592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5651008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45381248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5657472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1520.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1527.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29699572500                       # Total gap between requests
system.mem_ctrls.avgGap                      37241.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     45170752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5651008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 131444.037410676712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1520857073.708094120026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190264166.741811811924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       709021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88398                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1989750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  34625571750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 728431501250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32618.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48835.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8240361.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2262087660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1202297745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2501584680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          233495820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2344236960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13177885860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        307901280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22029490005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        741.712374                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    691289750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    991640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28017912250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2297687700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1221219615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2538212880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          227414520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2344236960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13149106560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        332170560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22110048795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        744.424713                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    754706500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    991640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27954495500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29700842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2499213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2499223                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2499213                       # number of overall hits
system.cpu.icache.overall_hits::total         2499223                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8273500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8273500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8273500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8273500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2499329                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2499340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2499329                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2499340                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71323.275862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70713.675214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71323.275862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70713.675214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5201000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5201000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85262.295082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85262.295082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85262.295082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85262.295082                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2499213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2499223                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8273500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8273500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2499329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2499340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71323.275862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70713.675214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5201000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5201000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85262.295082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85262.295082                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011166                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4998742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4998742                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3556331                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3556333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3556331                       # number of overall hits
system.cpu.dcache.overall_hits::total         3556333                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1999630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1999635                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1999630                       # number of overall misses
system.cpu.dcache.overall_misses::total       1999635                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 139889974483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 139889974483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 139889974483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 139889974483                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5555961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5555968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5555961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5555968                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.359907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.359908                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.359907                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.359908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69957.929458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69957.754532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69957.929458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69957.754532                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25757945                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            626028                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.145037                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       159135                       # number of writebacks
system.cpu.dcache.writebacks::total            159135                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1042511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1042511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1042511                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1042511                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  75141784047                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75141784047                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  75141784047                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75141784047                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172269                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172269                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172269                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78508.298390                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78508.298390                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78508.298390                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78508.298390                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956100                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2943173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2943173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1978675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1978680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 138969861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 138969861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4921848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4921853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.402019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.402019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70233.798375                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70233.620899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1042076                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1042076                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  74249650000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  74249650000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79275.816011                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79275.816011                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    920113483                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    920113483                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43909.018516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43909.018516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    892134047                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    892134047                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43476.318080                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43476.318080                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164634327496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.184605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4507399                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.714359                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.184603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12069060                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12069060                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164723463781500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25946                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827680                       # Number of bytes of host memory used
host_op_rate                                    44797                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1541.65                       # Real time elapsed on the host
host_tick_rate                               57818702                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089136                       # Number of seconds simulated
sim_ticks                                 89136285000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2050994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4101988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     20153729                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1686451                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21611868                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8477991                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20153729                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11675738                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        22070885                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          248335                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1135459                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53778136                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34815427                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1686451                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2992157                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     61313285                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821449                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    168794281                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.307010                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.264995                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    154130344     91.31%     91.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5195199      3.08%     94.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1184721      0.70%     95.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2827107      1.67%     96.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1221860      0.72%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       715871      0.42%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       317718      0.19%     98.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       209304      0.12%     98.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2992157      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    168794281                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631826                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399636                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312330     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399636     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821449                       # Class of committed instruction
system.switch_cpus.commit.refs               12331796                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.942419                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.942419                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     150153951                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      135750441                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7295805                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14602484                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1687829                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4532501                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16535177                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2326006                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2984757                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70711                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            22070885                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7586163                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             168133989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        356560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               90659944                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3375658                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.123804                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8450752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8726326                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.508547                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    178272570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.880605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.311531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        152287216     85.42%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1216351      0.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1842906      1.03%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1662461      0.93%     88.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2593538      1.45%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2982010      1.67%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1255756      0.70%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1179178      0.66%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13253154      7.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    178272570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2205502                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11411765                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.611071                       # Inst execution rate
system.switch_cpus.iew.exec_refs             37011185                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2982601                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        75836101                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20731512                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       207673                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4495505                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    113063750                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      34028584                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3767126                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     108937180                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         727006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      16110411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1687829                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      17331952                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1731117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       355153                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2571                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3122                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10331853                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2563341                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3122                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1733034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       472468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93862784                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              88040734                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684789                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          64276212                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.493855                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               88474527                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        149253272                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72961299                       # number of integer regfile writes
system.switch_cpus.ipc                       0.168282                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.168282                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1019171      0.90%      0.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73734574     65.42%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3215      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     34762351     30.84%     97.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3184997      2.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      112704308                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4543946                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.040317                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          851692     18.74%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3577865     78.74%     97.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        114389      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      116229083                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    409799092                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     88040734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    174307851                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          113063750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         112704308                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61242194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1573962                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     84535445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    178272570                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.632202                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.565998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    143735842     80.63%     80.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9806038      5.50%     86.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5051184      2.83%     88.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4635808      2.60%     91.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5525619      3.10%     94.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3868689      2.17%     96.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3153083      1.77%     98.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1446397      0.81%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1049910      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    178272570                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.632202                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7586163                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1395339                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1576092                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20731512                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4495505                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        64032149                       # number of misc regfile reads
system.switch_cpus.numCycles                178272570                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       112648206                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16052452                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9366608                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       29855846                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        745954                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     327723938                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      127397708                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    155349390                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16132621                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         440469                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1687829                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      38422573                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         91079711                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    175798507                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14733                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20070                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          23563492                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20001                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            278936858                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           235849581                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       601019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         601019                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89136285000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2025362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       272614                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1778380                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25632                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2025362                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6152982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6152982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6152982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    148710912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    148710912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               148710912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2050994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2050994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2050994                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5558770500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11366944000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  89136285000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89136285000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  89136285000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89136285000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2732777                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       783525                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4220243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69409                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2732779                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8406560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8406560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    212038144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212038144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2201582                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17447360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5003770                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325094                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4402751     87.99%     87.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 601019     12.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5003770                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3313097000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203279000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89136285000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       751194                       # number of demand (read+write) hits
system.l2.demand_hits::total                   751194                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       751194                       # number of overall hits
system.l2.overall_hits::total                  751194                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2050994                       # number of demand (read+write) misses
system.l2.demand_misses::total                2050994                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2050994                       # number of overall misses
system.l2.overall_misses::total               2050994                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 204934427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     204934427500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 204934427500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    204934427500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802188                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802188                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802188                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802188                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.731926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.731926                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.731926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.731926                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 99919.564611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99919.564611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99919.564611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99919.564611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              272615                       # number of writebacks
system.l2.writebacks::total                    272615                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2050994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2050994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2050994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2050994                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 184424487500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 184424487500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 184424487500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 184424487500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.731926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.731926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.731926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.731926                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89919.564611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89919.564611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89919.564611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89919.564611                       # average overall mshr miss latency
system.l2.replacements                        2201582                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       510910                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           510910                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       510910                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       510910                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       450433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        450433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        43777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43777                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        25632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25632                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2141156000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2141156000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.369289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.369289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83534.488140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83534.488140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1884836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1884836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.369289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.369289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73534.488140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73534.488140                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       707417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            707417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2025362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2025362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 202793271500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 202793271500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2732779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2732779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.741136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.741136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100126.926199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100126.926199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2025362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2025362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 182539651500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 182539651500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.741136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.741136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90126.926199                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90126.926199                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89136285000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     5161127                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2203630                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.342102                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     148.602922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1899.397078                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.072560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.927440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47036574                       # Number of tag accesses
system.l2.tags.data_accesses                 47036574                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89136285000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    131263616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          131263616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17447296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17447296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2050994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2050994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       272614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             272614                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1472617083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1472617083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195737303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195737303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195737303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1472617083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1668354386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    272117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2039710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000340750250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16795                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16795                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4046135                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             255602                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2050994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     272614                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2050994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   272614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   497                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            126431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            129451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            128033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            126098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           120922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           129978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           128164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61426594250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10198550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99671156750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30115.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48865.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   353782                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  100953                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2050994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               272614                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  630066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  773116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  527044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  109484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1857085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.671011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.992960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.905234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1586962     85.45%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       227871     12.27%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29586      1.59%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7708      0.42%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2783      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1129      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          546      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          223      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          277      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1857085                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     121.447455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.566554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.472157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11926     71.01%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1054      6.28%     77.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          424      2.52%     79.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          502      2.99%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          568      3.38%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          561      3.34%     89.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          514      3.06%     92.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          419      2.49%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          283      1.69%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          225      1.34%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          129      0.77%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           95      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           37      0.22%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           27      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           17      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16795                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.201608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.189364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.656648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15190     90.44%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              273      1.63%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              920      5.48%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              377      2.24%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16795                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              130541440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  722176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17414784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               131263616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17447296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1464.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1472.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89137411500                       # Total gap between requests
system.mem_ctrls.avgGap                      38361.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    130541440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17414784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1464515152.274968624115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 195372557.875841468573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2050994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       272614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  99671156750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2187856376250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48596.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8025473.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6572912640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3493597305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7212820860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          714800700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7036398720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39432287070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1022196960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        65485014255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        734.661695                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2330565750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2976480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  83829239250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6686645700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3554040270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7350708540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          705592620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7036398720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39378662040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1067354880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        65779402770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        737.964374                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2449126000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2976480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  83710679000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   118837127000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10085376                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10085386                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10085376                       # number of overall hits
system.cpu.icache.overall_hits::total        10085386                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8273500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8273500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8273500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8273500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10085492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10085503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10085492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10085503                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71323.275862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70713.675214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71323.275862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70713.675214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5201000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5201000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85262.295082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85262.295082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85262.295082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85262.295082                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10085376                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10085386                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8273500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8273500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10085492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10085503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71323.275862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70713.675214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5201000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5201000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85262.295082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85262.295082                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.044709                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10085448                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          162668.516129                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.043988                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20171068                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20171068                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14515296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14515298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14515296                       # number of overall hits
system.cpu.dcache.overall_hits::total        14515298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7950954                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7950959                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7950954                       # number of overall misses
system.cpu.dcache.overall_misses::total       7950959                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 550912592927                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 550912592927                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 550912592927                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 550912592927                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22466250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22466257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22466250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22466257                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.353907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.353907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.353907                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.353907                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69288.866836                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69288.823264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69288.866836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69288.823264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     97818147                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1966                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2384128                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              34                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.028899                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.823529                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       670045                       # number of writebacks
system.cpu.dcache.writebacks::total            670045                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4191647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4191647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4191647                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4191647                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759307                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 292459633633                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 292459633633                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 292459633633                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 292459633633                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167331                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167331                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167331                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167331                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77796.155949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77796.155949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77796.155949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77796.155949                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12039620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12039620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7860357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7860362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 547198022500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 547198022500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19899977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19899982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.394993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.394993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69614.907122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69614.862840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4189950                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4189950                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 288862215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 288862215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78700.322607                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78700.322607                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90597                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90597                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3714570427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3714570427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41001.031237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41001.031237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3597418633                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3597418633                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 40465.901384                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40465.901384                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164723463781500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.738619                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18274608                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.861160                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.738617                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48691824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48691824                       # Number of data accesses

---------- End Simulation Statistics   ----------
