
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.962478                       # Number of seconds simulated
sim_ticks                                1962478265000                       # Number of ticks simulated
final_tick                               1962478265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1312072                       # Simulator instruction rate (inst/s)
host_op_rate                                  2101709                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2763731205                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663620                       # Number of bytes of host memory used
host_seconds                                   710.08                       # Real time elapsed on the host
sim_insts                                   931679902                       # Number of instructions simulated
sim_ops                                    1492387778                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           694                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                694                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             557793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                569207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            557793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               591839                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684110                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342483                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3924956530                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679902                       # Number of instructions committed
system.cpu.committedOps                    1492387778                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881064                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881064                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935036                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692944                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199327                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310526                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026587                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342482                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3924956530                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024152     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387778                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895965                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126842                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.405749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895965                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180028                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577599                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322152                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899751                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899751                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106511                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20331                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126842                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126842                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  75982839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75982839000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1082457000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1082457000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77065296000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77065296000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77065296000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77065296000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026593                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000361                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24459.220972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24459.220972                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53241.699867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53241.699867                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24646.367165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24646.367165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24646.367165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24646.367165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1433326                       # number of writebacks
system.cpu.dcache.writebacks::total           1433326                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106511                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20331                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126842                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72876328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72876328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1062126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1062126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  73938454000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73938454000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  73938454000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73938454000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23459.220972                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23459.220972                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52241.699867                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52241.699867                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23646.367165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23646.367165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23646.367165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23646.367165                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126330                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.947175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4141301.791429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.947175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.548725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911604                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455277                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455277                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455277                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          350                       # number of overall misses
system.cpu.icache.overall_misses::total           350                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57947000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57947000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57947000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57947000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57947000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 165562.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 165562.857143                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 165562.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 165562.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 165562.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 165562.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57597000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57597000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 164562.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 164562.857143                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 164562.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 164562.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 164562.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 164562.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.632760                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253562                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710862                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.506314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.120322                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999332                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51739358                       # Number of tag accesses
system.l2.tags.data_accesses                 51739358                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1433326                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1433326                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3336                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413011                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416347                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416347                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416347                       # number of overall hits
system.l2.overall_hits::total                 1416347                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              350                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693500                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710495                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710845                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data            1710495                       # number of overall misses
system.l2.overall_misses::total               1710845                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    996601500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     996601500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     57071000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57071000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53379946000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53379946000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      57071000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   54376547500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54433618500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     57071000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  54376547500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54433618500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1433326                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1433326                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127192                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127192                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.835916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.835916                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545145                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547036                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547087                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547036                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547087                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 58640.864960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58640.864960                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst       163060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       163060                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31520.487747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31520.487747                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst       163060                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 31789.948231                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31816.803100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst       163060                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 31789.948231                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31816.803100                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708431                       # number of writebacks
system.l2.writebacks::total                   1708431                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693500                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710845                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710845                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    826651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    826651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36444946000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36444946000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37271597500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37325168500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37271597500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37325168500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.835916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.835916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545145                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547087                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547087                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 48640.864960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48640.864960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst       153060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       153060                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21520.487747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21520.487747                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst       153060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 21789.948231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21816.803100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst       153060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 21789.948231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21816.803100                       # average overall mshr miss latency
system.l2.replacements                        1708814                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14225.302030                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419370                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17454                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.907528                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        143.152413                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14082.149617                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008737                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859506                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.868244                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16291                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13694934                       # Number of tag accesses
system.l3.tags.data_accesses                 13694934                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708431                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708431                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693390                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693390                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693391                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693391                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693391                       # number of overall hits
system.l3.overall_hits::total                 1693391                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          350                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          110                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             460                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17104                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17454                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                350                       # number of overall misses
system.l3.overall_misses::cpu.data              17104                       # number of overall misses
system.l3.overall_misses::total                 17454                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    639696000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     639696000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49721000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     35851000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     85572000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49721000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     675547000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        725268000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49721000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    675547000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       725268000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708431                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708431                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          350                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693500                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693850                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710495                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710845                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710495                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710845                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000065                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000272                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009999                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010202                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009999                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010202                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 37642.462045                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 37642.462045                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst       142060                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 325918.181818                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 186026.086957                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst       142060                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 39496.433583                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 41553.111035                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst       142060                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 39496.433583                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 41553.111035                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  694                       # number of writebacks
system.l3.writebacks::total                       694                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          350                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          460                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17104                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17454                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17104                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17454                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    469756000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    469756000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     46221000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     34751000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     80972000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     46221000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    504507000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    550728000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     46221000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    504507000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    550728000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000065                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009999                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010202                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009999                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010202                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 27642.462045                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 27642.462045                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst       132060                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 315918.181818                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 176026.086957                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst       132060                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 29496.433583                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 31553.111035                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst       132060                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 29496.433583                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 31553.111035                       # average overall mshr miss latency
system.l3.replacements                           1070                       # number of replacements
system.membus.snoop_filter.tot_requests         18242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          694                       # Transaction distribution
system.membus.trans_dist::CleanEvict               94                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           460                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1161472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17454                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21019000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87271000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253562                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            571                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3142451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1693763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9380014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9380754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291850752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291875712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709884                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109384000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4837076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4836505     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    571      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4837076                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4560147000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690263000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1962478265000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693850                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709125                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             470                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693850                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130215                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218833664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1070                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44416                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3420440                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000313                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.017684                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3419370     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1070      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3420440                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418116000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566267500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
