{"John Kim": [1, ["Technology-Driven, Highly-Scalable Dragonfly Topology", ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "https://doi.org/10.1109/ISCA.2008.19", 12, "isca", 2008]], "Jae W. Lee": [1, ["Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks", ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2008.31", 12, "isca", 2008]], "Dongkook Park": [0.9939965903759003, ["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", 11, "isca", 2008]], "Jeonghee Shin": [0.9984169155359268, ["A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "https://doi.org/10.1109/ISCA.2008.30", 10, "isca", 2008]]}