
*** Running vivado
    with args -log bachelor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bachelor_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bachelor_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.258 ; gain = 0.023 ; free physical = 4285 ; free virtual = 25137
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bachelor_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18079
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2085.535 ; gain = 410.715 ; free physical = 3207 ; free virtual = 24062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bachelor_wrapper' [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/hdl/bachelor_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/hdl/bachelor_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'bachelor' [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/synth/bachelor.v:13]
INFO: [Synth 8-6157] synthesizing module 'bachelor_MATRIX_VECTOR_0_0' [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/.Xil/Vivado-18053-arch/realtime/bachelor_MATRIX_VECTOR_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bachelor_MATRIX_VECTOR_0_0' (0#1) [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/.Xil/Vivado-18053-arch/realtime/bachelor_MATRIX_VECTOR_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bachelor_UART_TRANSMITTER_0_0' [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/.Xil/Vivado-18053-arch/realtime/bachelor_UART_TRANSMITTER_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bachelor_UART_TRANSMITTER_0_0' (0#1) [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/.Xil/Vivado-18053-arch/realtime/bachelor_UART_TRANSMITTER_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bachelor_vio_0_0' [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/.Xil/Vivado-18053-arch/realtime/bachelor_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bachelor_vio_0_0' (0#1) [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/.Xil/Vivado-18053-arch/realtime/bachelor_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bachelor' (0#1) [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/synth/bachelor.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bachelor_wrapper' (0#1) [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/hdl/bachelor_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/synth/bachelor.v:58]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MATRIX_VECTOR_0'. This will prevent further optimization [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/synth/bachelor.v:37]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UART_TRANSMITTER_0'. This will prevent further optimization [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/synth/bachelor.v:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2160.504 ; gain = 485.684 ; free physical = 3120 ; free virtual = 23976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.316 ; gain = 503.496 ; free physical = 3112 ; free virtual = 23968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.316 ; gain = 503.496 ; free physical = 3112 ; free virtual = 23968
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.316 ; gain = 0.000 ; free physical = 3112 ; free virtual = 23968
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_MATRIX_VECTOR_0_0/bachelor_MATRIX_VECTOR_0_0/bachelor_MATRIX_VECTOR_0_0_in_context.xdc] for cell 'bachelor_i/MATRIX_VECTOR_0'
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_MATRIX_VECTOR_0_0/bachelor_MATRIX_VECTOR_0_0/bachelor_MATRIX_VECTOR_0_0_in_context.xdc] for cell 'bachelor_i/MATRIX_VECTOR_0'
Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_UART_TRANSMITTER_0_0/bachelor_UART_TRANSMITTER_0_0/bachelor_UART_TRANSMITTER_0_0_in_context.xdc] for cell 'bachelor_i/UART_TRANSMITTER_0'
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_UART_TRANSMITTER_0_0/bachelor_UART_TRANSMITTER_0_0/bachelor_UART_TRANSMITTER_0_0_in_context.xdc] for cell 'bachelor_i/UART_TRANSMITTER_0'
Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_0/bachelor_vio_0_0/bachelor_vio_0_0_in_context.xdc] for cell 'bachelor_i/vio_0'
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_0/bachelor_vio_0_0/bachelor_vio_0_0_in_context.xdc] for cell 'bachelor_i/vio_0'
Parsing XDC File [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:375]
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bachelor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bachelor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.254 ; gain = 0.000 ; free physical = 3100 ; free virtual = 23954
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.289 ; gain = 0.000 ; free physical = 3100 ; free virtual = 23954
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3098 ; free virtual = 23952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3098 ; free virtual = 23952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bachelor_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bachelor_i/MATRIX_VECTOR_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bachelor_i/UART_TRANSMITTER_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bachelor_i/vio_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3098 ; free virtual = 23952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3098 ; free virtual = 23952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3097 ; free virtual = 23956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3107 ; free virtual = 23966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3107 ; free virtual = 23966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3107 ; free virtual = 23966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3146 ; free virtual = 24005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3146 ; free virtual = 24005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3146 ; free virtual = 24005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3146 ; free virtual = 24005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3146 ; free virtual = 24005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3146 ; free virtual = 24005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bachelor_MATRIX_VECTOR_0_0    |         1|
|2     |bachelor_UART_TRANSMITTER_0_0 |         1|
|3     |bachelor_vio_0_0              |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |bachelor_MATRIX_VECTOR_0    |     1|
|2     |bachelor_UART_TRANSMITTER_0 |     1|
|3     |bachelor_vio_0              |     1|
|4     |IBUF                        |     2|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3146 ; free virtual = 24005
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2315.289 ; gain = 503.496 ; free physical = 3146 ; free virtual = 24005
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.289 ; gain = 640.469 ; free physical = 3146 ; free virtual = 24005
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2315.289 ; gain = 0.000 ; free physical = 3146 ; free virtual = 24005
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.289 ; gain = 0.000 ; free physical = 3439 ; free virtual = 24298
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f306994f
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2315.289 ; gain = 958.031 ; free physical = 3439 ; free virtual = 24298
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1837.500; main = 1502.553; forked = 381.230
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3219.434; main = 2219.234; forked = 1000.199
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.289 ; gain = 0.000 ; free physical = 3439 ; free virtual = 24298
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/synth_1/bachelor_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bachelor_wrapper_utilization_synth.rpt -pb bachelor_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 18:56:06 2025...
