WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 10000005 cycles: 1666736 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 00 min 21 sec)
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 20000007 cycles: 3333403 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 5000070 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 30000005 cycles: 5000071 cumulative IPC: 6 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 30000005 cycles: 5000071 cumulative IPC: 6 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 6666746 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 8333552 heartbeat IPC: 5.999 cumulative IPC: 6 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 10000312 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 11667093 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 02 min 41 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 13333794 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 03 min 06 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 90000007 cycles: 15000549 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 16667308 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 03 min 54 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_fp/compute_fp_29.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 18334116 heartbeat IPC: 5.999 cumulative IPC: 6 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 120000006 cycles: 20000905 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 130000000 cycles: 21667612 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 05 min 08 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 16667543 cumulative IPC: 6 (Simulation time: 00 hr 05 min 08 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 16667543 cumulative IPC: 6 (Simulation time: 00 hr 05 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_fp/compute_fp_29.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 6 instructions: 100000001 cycles: 16667543
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0.00036 Average ROB Occupancy at Mispredict: 64.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0.00017
BRANCH_CONDITIONAL: 0.00018
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:          1 HIT:          0 MISS:          1
LLC LOAD         ACCESS:          0 HIT:          0 MISS:          0
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          1 HIT:          0 MISS:          1
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 158 cycles
cpu0_DTLB TOTAL        ACCESS:   13393425 HIT:   13393354 MISS:         71
cpu0_DTLB LOAD         ACCESS:   13393425 HIT:   13393354 MISS:         71
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.254 cycles
cpu0_ITLB TOTAL        ACCESS:       5938 HIT:       5938 MISS:          0
cpu0_ITLB LOAD         ACCESS:       5938 HIT:       5938 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   20965378 HIT:   20965377 MISS:          1
cpu0_L1D LOAD         ACCESS:   13294904 HIT:   13294903 MISS:          1
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    7670474 HIT:    7670474 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L1I TOTAL        ACCESS:       8745 HIT:       8585 MISS:        160
cpu0_L1I LOAD         ACCESS:       4808 HIT:       4684 MISS:        124
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:       3937 HIT:       3901 MISS:         36
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:       6924 ISSUED:       3937 USEFUL:         27 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.413 cycles
cpu0_L2C TOTAL        ACCESS:        228 HIT:        227 MISS:          1
cpu0_L2C LOAD         ACCESS:         88 HIT:         88 MISS:          0
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:        140 HIT:        139 MISS:          1
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:        114 ISSUED:        114 USEFUL:          1 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179 cycles
cpu0_STLB TOTAL        ACCESS:         54 HIT:         54 MISS:          0
cpu0_STLB LOAD         ACCESS:         54 HIT:         54 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0

Channel 1 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          1
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:          0
  FULL:          0
BERTI TO_L1: 0 TO_L2: 0 TO_L2_BC_MSHR: 0
BERTI AVG_LAT: 3.518 NUM_TRACK_LATENCY: 140 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 0 NO_CROSS_PAGE: 0
BERTI FOUND_BERTI: 158 NO_FOUND_BERTI: 17494742
BERTI AVERAGE_ISSUED: -nan
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 3b34 ecd00 62 / 4808
IP misses: 2251 89440 18 / 124
IP hits: 0 0 0 / 0
IP late: 3c11 f0440 9 / 68
IP wrong: 0 0 0 / 0
miss rate: 0.0257904
coverage: 0
coverage_late: 0.548388
accuracy: 0
accuracy_late: 1
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 3
max bb size: 15
formats: 3 0 7 4 1 1 0 
hist_lookups: 0 0 2 9 9 3 1 6 8 3 0 2 6 0 0 0 0 164 
hist_lookups_evict: 0 %
hist_lookups_shortlat: 76.9954 %
bb_found_hist: 0 911 417 181 45 44 18 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 2931 1625 1.8037
entangled_found_hist: 0 497 263 220 27 9 0 0 
entangled_found_summary: 1836 1016 1.80709
bb_ent_found_hist: 0 657 427 114 29 18 18 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 2302 1272 1.80975
