		cpu@CPU_NR@: cpu@@CPU_NR@ {
			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
			device_type = "cpu";
			mmu-type = @MMU_TYPE@;
			reg = <@CPU_NR@>;
			riscv,isa = @RISCV_ISA_DT@;
			riscv,isa-base = @RISCV_ISA_BASE@;
			riscv,isa-extensions = @RISCV_ISA_EXTENSIONS_DT@;
			clock-frequency = <100000000>;
			cpu@CPU_NR@_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
