#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27c0820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27c09b0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x27d2d60 .functor NOT 1, L_0x27ff8a0, C4<0>, C4<0>, C4<0>;
L_0x27ff150 .functor XOR 5, L_0x27ff5b0, L_0x27ff650, C4<00000>, C4<00000>;
L_0x27ff790 .functor XOR 5, L_0x27ff150, L_0x27ff6f0, C4<00000>, C4<00000>;
v0x27fb820_0 .net *"_ivl_10", 4 0, L_0x27ff6f0;  1 drivers
v0x27fb920_0 .net *"_ivl_12", 4 0, L_0x27ff790;  1 drivers
v0x27fba00_0 .net *"_ivl_2", 4 0, L_0x27ff510;  1 drivers
v0x27fbac0_0 .net *"_ivl_4", 4 0, L_0x27ff5b0;  1 drivers
v0x27fbba0_0 .net *"_ivl_6", 4 0, L_0x27ff650;  1 drivers
v0x27fbcd0_0 .net *"_ivl_8", 4 0, L_0x27ff150;  1 drivers
v0x27fbdb0_0 .var "clk", 0 0;
v0x27fbe50_0 .net "in", 0 0, v0x27f9190_0;  1 drivers
v0x27fbef0_0 .net "next_state_dut", 3 0, L_0x27fedc0;  1 drivers
v0x27fbf90_0 .net "next_state_ref", 3 0, L_0x27fd490;  1 drivers
v0x27fc030_0 .net "out_dut", 0 0, L_0x27ff3a0;  1 drivers
v0x27fc100_0 .net "out_ref", 0 0, L_0x27fd8d0;  1 drivers
v0x27fc1d0_0 .net "state", 3 0, v0x27f9330_0;  1 drivers
v0x27fc270_0 .var/2u "stats1", 223 0;
v0x27fc310_0 .var/2u "strobe", 0 0;
v0x27fc3d0_0 .net "tb_match", 0 0, L_0x27ff8a0;  1 drivers
v0x27fc4a0_0 .net "tb_mismatch", 0 0, L_0x27d2d60;  1 drivers
L_0x27ff510 .concat [ 1 4 0 0], L_0x27fd8d0, L_0x27fd490;
L_0x27ff5b0 .concat [ 1 4 0 0], L_0x27fd8d0, L_0x27fd490;
L_0x27ff650 .concat [ 1 4 0 0], L_0x27ff3a0, L_0x27fedc0;
L_0x27ff6f0 .concat [ 1 4 0 0], L_0x27fd8d0, L_0x27fd490;
L_0x27ff8a0 .cmp/eeq 5, L_0x27ff510, L_0x27ff790;
S_0x27c0b40 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x27c09b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x27acd80 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x27acdc0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x27ace00 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x27ace40 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x27aafb0 .functor OR 1, L_0x27fc6a0, L_0x27fc740, C4<0>, C4<0>;
L_0x27c14f0 .functor NOT 1, v0x27f9190_0, C4<0>, C4<0>, C4<0>;
L_0x27d4e90 .functor AND 1, L_0x27aafb0, L_0x27c14f0, C4<1>, C4<1>;
L_0x27fcb00 .functor OR 1, L_0x27fc990, L_0x27fca30, C4<0>, C4<0>;
L_0x27fce20 .functor OR 1, L_0x27fcb00, L_0x27fcc70, C4<0>, C4<0>;
L_0x27fcf30 .functor AND 1, L_0x27fce20, v0x27f9190_0, C4<1>, C4<1>;
L_0x27fd1b0 .functor OR 1, L_0x27fd030, L_0x27fd110, C4<0>, C4<0>;
L_0x27fd2c0 .functor NOT 1, v0x27f9190_0, C4<0>, C4<0>, C4<0>;
L_0x27fd380 .functor AND 1, L_0x27fd1b0, L_0x27fd2c0, C4<1>, C4<1>;
L_0x27fd760 .functor AND 1, L_0x27fd6c0, v0x27f9190_0, C4<1>, C4<1>;
v0x27d2ed0_0 .net *"_ivl_10", 0 0, L_0x27d4e90;  1 drivers
v0x27d2f70_0 .net *"_ivl_15", 0 0, L_0x27fc990;  1 drivers
v0x27ab0c0_0 .net *"_ivl_17", 0 0, L_0x27fca30;  1 drivers
v0x27ab190_0 .net *"_ivl_18", 0 0, L_0x27fcb00;  1 drivers
v0x27f7c10_0 .net *"_ivl_21", 0 0, L_0x27fcc70;  1 drivers
v0x27f7d40_0 .net *"_ivl_22", 0 0, L_0x27fce20;  1 drivers
v0x27f7e20_0 .net *"_ivl_24", 0 0, L_0x27fcf30;  1 drivers
v0x27f7f00_0 .net *"_ivl_29", 0 0, L_0x27fd030;  1 drivers
v0x27f7fe0_0 .net *"_ivl_3", 0 0, L_0x27fc6a0;  1 drivers
v0x27f8150_0 .net *"_ivl_31", 0 0, L_0x27fd110;  1 drivers
v0x27f8230_0 .net *"_ivl_32", 0 0, L_0x27fd1b0;  1 drivers
v0x27f8310_0 .net *"_ivl_34", 0 0, L_0x27fd2c0;  1 drivers
v0x27f83f0_0 .net *"_ivl_36", 0 0, L_0x27fd380;  1 drivers
v0x27f84d0_0 .net *"_ivl_42", 0 0, L_0x27fd6c0;  1 drivers
v0x27f85b0_0 .net *"_ivl_43", 0 0, L_0x27fd760;  1 drivers
v0x27f8690_0 .net *"_ivl_5", 0 0, L_0x27fc740;  1 drivers
v0x27f8770_0 .net *"_ivl_6", 0 0, L_0x27aafb0;  1 drivers
v0x27f8960_0 .net *"_ivl_8", 0 0, L_0x27c14f0;  1 drivers
v0x27f8a40_0 .net "in", 0 0, v0x27f9190_0;  alias, 1 drivers
v0x27f8b00_0 .net "next_state", 3 0, L_0x27fd490;  alias, 1 drivers
v0x27f8be0_0 .net "out", 0 0, L_0x27fd8d0;  alias, 1 drivers
v0x27f8ca0_0 .net "state", 3 0, v0x27f9330_0;  alias, 1 drivers
L_0x27fc6a0 .part v0x27f9330_0, 0, 1;
L_0x27fc740 .part v0x27f9330_0, 2, 1;
L_0x27fc990 .part v0x27f9330_0, 0, 1;
L_0x27fca30 .part v0x27f9330_0, 1, 1;
L_0x27fcc70 .part v0x27f9330_0, 3, 1;
L_0x27fd030 .part v0x27f9330_0, 1, 1;
L_0x27fd110 .part v0x27f9330_0, 3, 1;
L_0x27fd490 .concat8 [ 1 1 1 1], L_0x27d4e90, L_0x27fcf30, L_0x27fd380, L_0x27fd760;
L_0x27fd6c0 .part v0x27f9330_0, 2, 1;
L_0x27fd8d0 .part v0x27f9330_0, 3, 1;
S_0x27f8e00 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x27c09b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x27f8fd0_0 .net "clk", 0 0, v0x27fbdb0_0;  1 drivers
v0x27f90b0_0 .var/2s "errored1", 31 0;
v0x27f9190_0 .var "in", 0 0;
v0x27f9290_0 .var/2s "onehot_error", 31 0;
v0x27f9330_0 .var "state", 3 0;
v0x27f9440_0 .net "tb_match", 0 0, L_0x27ff8a0;  alias, 1 drivers
E_0x27b9fa0/0 .event negedge, v0x27f8fd0_0;
E_0x27b9fa0/1 .event posedge, v0x27f8fd0_0;
E_0x27b9fa0 .event/or E_0x27b9fa0/0, E_0x27b9fa0/1;
S_0x27f9590 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x27c09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7f6a8e3ae018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27fd9d0 .functor XNOR 1, v0x27f9190_0, L_0x7f6a8e3ae018, C4<0>, C4<0>;
L_0x27fdc90 .functor OR 1, L_0x27fdb50, L_0x27fdbf0, C4<0>, C4<0>;
L_0x7f6a8e3ae0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27fdf30 .functor XNOR 1, v0x27f9190_0, L_0x7f6a8e3ae0a8, C4<0>, C4<0>;
L_0x27fe370 .functor OR 1, L_0x27fdff0, L_0x27fe0c0, C4<0>, C4<0>;
L_0x27fe590 .functor OR 1, L_0x27fe370, L_0x27fe4b0, C4<0>, C4<0>;
L_0x7f6a8e3ae138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27fe880 .functor XNOR 1, v0x27f9190_0, L_0x7f6a8e3ae138, C4<0>, C4<0>;
L_0x27feb10 .functor OR 1, L_0x27fe980, L_0x27fea70, C4<0>, C4<0>;
L_0x7f6a8e3ae1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27fefa0 .functor XNOR 1, v0x27f9190_0, L_0x7f6a8e3ae1c8, C4<0>, C4<0>;
v0x27f9830_0 .net *"_ivl_10", 0 0, L_0x27fdc90;  1 drivers
L_0x7f6a8e3ae060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27f9910_0 .net/2u *"_ivl_12", 0 0, L_0x7f6a8e3ae060;  1 drivers
v0x27f99f0_0 .net *"_ivl_14", 0 0, L_0x27fdda0;  1 drivers
v0x27f9ae0_0 .net/2u *"_ivl_18", 0 0, L_0x7f6a8e3ae0a8;  1 drivers
v0x27f9bc0_0 .net/2u *"_ivl_2", 0 0, L_0x7f6a8e3ae018;  1 drivers
v0x27f9cf0_0 .net *"_ivl_20", 0 0, L_0x27fdf30;  1 drivers
L_0x7f6a8e3ae0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27f9db0_0 .net/2u *"_ivl_22", 0 0, L_0x7f6a8e3ae0f0;  1 drivers
v0x27f9e90_0 .net *"_ivl_25", 0 0, L_0x27fdff0;  1 drivers
v0x27f9f70_0 .net *"_ivl_27", 0 0, L_0x27fe0c0;  1 drivers
v0x27fa0e0_0 .net *"_ivl_28", 0 0, L_0x27fe370;  1 drivers
v0x27fa1c0_0 .net *"_ivl_31", 0 0, L_0x27fe4b0;  1 drivers
v0x27fa2a0_0 .net *"_ivl_32", 0 0, L_0x27fe590;  1 drivers
v0x27fa380_0 .net *"_ivl_34", 0 0, L_0x27fe6a0;  1 drivers
v0x27fa460_0 .net/2u *"_ivl_38", 0 0, L_0x7f6a8e3ae138;  1 drivers
v0x27fa540_0 .net *"_ivl_4", 0 0, L_0x27fd9d0;  1 drivers
v0x27fa600_0 .net *"_ivl_40", 0 0, L_0x27fe880;  1 drivers
v0x27fa6c0_0 .net *"_ivl_43", 0 0, L_0x27fe980;  1 drivers
v0x27fa8b0_0 .net *"_ivl_45", 0 0, L_0x27fea70;  1 drivers
v0x27fa990_0 .net *"_ivl_46", 0 0, L_0x27feb10;  1 drivers
L_0x7f6a8e3ae180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27faa70_0 .net/2u *"_ivl_48", 0 0, L_0x7f6a8e3ae180;  1 drivers
v0x27fab50_0 .net *"_ivl_50", 0 0, L_0x27fec20;  1 drivers
v0x27fac30_0 .net/2u *"_ivl_55", 0 0, L_0x7f6a8e3ae1c8;  1 drivers
v0x27fad10_0 .net *"_ivl_57", 0 0, L_0x27fefa0;  1 drivers
L_0x7f6a8e3ae210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27fadd0_0 .net/2u *"_ivl_59", 0 0, L_0x7f6a8e3ae210;  1 drivers
v0x27faeb0_0 .net *"_ivl_62", 0 0, L_0x27ff0b0;  1 drivers
v0x27faf90_0 .net *"_ivl_63", 0 0, L_0x27ff1c0;  1 drivers
v0x27fb070_0 .net *"_ivl_7", 0 0, L_0x27fdb50;  1 drivers
v0x27fb150_0 .net *"_ivl_9", 0 0, L_0x27fdbf0;  1 drivers
v0x27fb230_0 .net "in", 0 0, v0x27f9190_0;  alias, 1 drivers
v0x27fb2d0_0 .net "next_state", 3 0, L_0x27fedc0;  alias, 1 drivers
v0x27fb3b0_0 .net "out", 0 0, L_0x27ff3a0;  alias, 1 drivers
v0x27fb470_0 .net "state", 3 0, v0x27f9330_0;  alias, 1 drivers
L_0x27fdb50 .part v0x27f9330_0, 0, 1;
L_0x27fdbf0 .part v0x27f9330_0, 2, 1;
L_0x27fdda0 .functor MUXZ 1, L_0x7f6a8e3ae060, L_0x27fdc90, L_0x27fd9d0, C4<>;
L_0x27fdff0 .part v0x27f9330_0, 0, 1;
L_0x27fe0c0 .part v0x27f9330_0, 1, 1;
L_0x27fe4b0 .part v0x27f9330_0, 3, 1;
L_0x27fe6a0 .functor MUXZ 1, L_0x27fe590, L_0x7f6a8e3ae0f0, L_0x27fdf30, C4<>;
L_0x27fe980 .part v0x27f9330_0, 1, 1;
L_0x27fea70 .part v0x27f9330_0, 3, 1;
L_0x27fec20 .functor MUXZ 1, L_0x7f6a8e3ae180, L_0x27feb10, L_0x27fe880, C4<>;
L_0x27fedc0 .concat8 [ 1 1 1 1], L_0x27fdda0, L_0x27fe6a0, L_0x27fec20, L_0x27ff1c0;
L_0x27ff0b0 .part v0x27f9330_0, 2, 1;
L_0x27ff1c0 .functor MUXZ 1, L_0x27ff0b0, L_0x7f6a8e3ae210, L_0x27fefa0, C4<>;
L_0x27ff3a0 .part v0x27f9330_0, 3, 1;
S_0x27fb600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x27c09b0;
 .timescale -12 -12;
E_0x27ba260 .event anyedge, v0x27fc310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27fc310_0;
    %nor/r;
    %assign/vec4 v0x27fc310_0, 0;
    %wait E_0x27ba260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27f8e00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f90b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f9290_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x27f8e00;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9fa0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27f9330_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27f9190_0, 0;
    %load/vec4 v0x27f9440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f9290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27f9290_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f90b0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9fa0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x27f9330_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27f9190_0, 0;
    %load/vec4 v0x27f9440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f90b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27f90b0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x27f9290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x27f90b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x27f9290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x27f90b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x27c09b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fbdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fc310_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27c09b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x27fbdb0_0;
    %inv;
    %store/vec4 v0x27fbdb0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x27c09b0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27f8fd0_0, v0x27fc4a0_0, v0x27fbe50_0, v0x27fc1d0_0, v0x27fbf90_0, v0x27fbef0_0, v0x27fc100_0, v0x27fc030_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27c09b0;
T_6 ;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x27c09b0;
T_7 ;
    %wait E_0x27b9fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fc270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fc270_0, 4, 32;
    %load/vec4 v0x27fc3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fc270_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fc270_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fc270_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x27fbf90_0;
    %load/vec4 v0x27fbf90_0;
    %load/vec4 v0x27fbef0_0;
    %xor;
    %load/vec4 v0x27fbf90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fc270_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fc270_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x27fc100_0;
    %load/vec4 v0x27fc100_0;
    %load/vec4 v0x27fc030_0;
    %xor;
    %load/vec4 v0x27fc100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fc270_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x27fc270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fc270_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/fsm3onehot/iter0/response25/top_module.sv";
