$date
	Wed Jun 11 18:32:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module four_to_one_mux_tb $end
$scope module uut $end
$var wire 4 ! in [3:0] $end
$var wire 2 " sel [1:0] $end
$var wire 1 # out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
b0 "
b0 !
$end
#100
1#
b1 "
b1010 !
#200
0#
b0 "
b1110 !
#300
b10 "
0#
b1011 !
#400
b11 "
b10 !
#500
1#
b1 "
b11 !
#600
b0 "
b1111 !
#700
0#
b11 "
b111 !
#800
b10 "
0#
b1000 !
#900
1#
b0 "
b1001 !
#1000
