{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702051662862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702051662863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 10:07:42 2023 " "Processing started: Fri Dec 08 10:07:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702051662863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051662863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica12 -c Practica12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica12 -c Practica12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051662863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702051663809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702051663809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702051681530 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702051681530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_test_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_test_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_test_gen-arch " "Found design unit 1: font_test_gen-arch" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702051681533 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_test_gen " "Found entity 1: font_test_gen" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702051681533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702051681538 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702051681538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-behavioral " "Found design unit 1: principal-behavioral" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702051681543 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702051681543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702051681611 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin R1 4 3 " "Ignored chip_pin synthesis attribute for port \"R1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 10 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1702051681627 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin G1 4 3 " "Ignored chip_pin synthesis attribute for port \"G1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 10 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1702051681627 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin B1 4 3 " "Ignored chip_pin synthesis attribute for port \"B1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 10 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1702051681627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_rom:N1 " "Elaborating entity \"font_rom\" for hierarchy \"font_rom:N1\"" {  } { { "principal.vhd" "N1" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702051681628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:N2 " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:N2\"" {  } { { "principal.vhd" "N2" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702051681666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_test_gen font_test_gen:N3 " "Elaborating entity \"font_test_gen\" for hierarchy \"font_test_gen:N3\"" {  } { { "principal.vhd" "N3" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702051681686 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr font_test_gen.vhd(32) " "VHDL Process Statement warning at font_test_gen.vhd(32): signal \"char_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702051681704 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr font_test_gen.vhd(32) " "VHDL Process Statement warning at font_test_gen.vhd(32): signal \"row_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702051681704 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_word_in font_test_gen.vhd(34) " "VHDL Process Statement warning at font_test_gen.vhd(34): signal \"font_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702051681704 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr font_test_gen.vhd(34) " "VHDL Process Statement warning at font_test_gen.vhd(34): signal \"bit_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit font_test_gen.vhd(36) " "VHDL Process Statement warning at font_test_gen.vhd(36): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_addr font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"char_addr\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_addr font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"row_addr\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_addr font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"rom_addr\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_addr font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"bit_addr\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_bit font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"font_bit\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "text_bit_on font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"text_bit_on\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_bit_on font_test_gen.vhd(27) " "Inferred latch for \"text_bit_on\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_bit font_test_gen.vhd(27) " "Inferred latch for \"font_bit\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[0\] font_test_gen.vhd(27) " "Inferred latch for \"bit_addr\[0\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[1\] font_test_gen.vhd(27) " "Inferred latch for \"bit_addr\[1\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[2\] font_test_gen.vhd(27) " "Inferred latch for \"bit_addr\[2\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[0\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[0\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[1\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[1\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681705 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[2\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[2\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[3\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[3\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[4\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[4\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[5\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[5\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[6\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[6\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[7\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[7\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[8\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[8\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[9\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[9\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[10\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[10\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[0\] font_test_gen.vhd(27) " "Inferred latch for \"row_addr\[0\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[1\] font_test_gen.vhd(27) " "Inferred latch for \"row_addr\[1\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[2\] font_test_gen.vhd(27) " "Inferred latch for \"row_addr\[2\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[3\] font_test_gen.vhd(27) " "Inferred latch for \"row_addr\[3\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[0\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[0\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[1\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[1\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[2\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[2\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681706 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[3\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[3\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681707 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[4\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[4\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681707 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[5\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[5\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681707 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[6\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[6\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051681707 "|principal|font_test_gen:N3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|text_bit_on " "LATCH primitive \"font_test_gen:N3\|text_bit_on\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[3\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[3\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[3\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[3\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|font_bit " "LATCH primitive \"font_test_gen:N3\|font_bit\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|text_bit_on " "LATCH primitive \"font_test_gen:N3\|text_bit_on\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[3\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[3\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[3\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[3\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|font_bit " "LATCH primitive \"font_test_gen:N3\|font_bit\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702051682032 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[0\] GND " "Pin \"R1\[0\]\" is stuck at GND" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702051682604 "|principal|R1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702051682604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702051682694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702051683481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702051683481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702051683551 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702051683551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702051683551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702051683551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702051683586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 10:08:03 2023 " "Processing ended: Fri Dec 08 10:08:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702051683586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702051683586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702051683586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702051683586 ""}
