<inh f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='40' c='llvm::Matcher'/>
<def f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='467' ll='487'/>
<size>168</size>
<doc f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='463'>/// SwitchOpcodeMatcher - Switch based on the current node&apos;s opcode, dispatching
/// to one matcher per opcode.  If the opcode doesn&apos;t match any of the cases,
/// then the match fails.  This is semantically equivalent to a Scope node where
/// every child does a CheckOpcode, but is much faster.</doc>
<mbr r='llvm::SwitchOpcodeMatcher::Cases' o='192' t='SmallVector&lt;std::pair&lt;const SDNodeInfo *, Matcher *&gt;, 8&gt;'/>
<fun r='_ZN4llvm19SwitchOpcodeMatcherC1ENS_8ArrayRefISt4pairIPKNS_10SDNodeInfoEPNS_7MatcherEEEE'/>
<fun r='_ZN4llvm19SwitchOpcodeMatcherD1Ev'/>
<fun r='_ZN4llvm19SwitchOpcodeMatcher7classofEPKNS_7MatcherE'/>
<fun r='_ZNK4llvm19SwitchOpcodeMatcher11getNumCasesEv'/>
<fun r='_ZNK4llvm19SwitchOpcodeMatcher13getCaseOpcodeEj'/>
<fun r='_ZN4llvm19SwitchOpcodeMatcher14getCaseMatcherEj'/>
<fun r='_ZNK4llvm19SwitchOpcodeMatcher14getCaseMatcherEj'/>
<fun r='_ZNK4llvm19SwitchOpcodeMatcher9printImplERNS_11raw_ostreamEj'/>
<fun r='_ZNK4llvm19SwitchOpcodeMatcher11isEqualImplEPKNS_7MatcherE'/>
