#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 29 17:14:54 2025
# Process ID: 346707
# Current directory: /import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.runs/synth_1
# Command line: vivado -log serdiv_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source serdiv_wrapper.tcl
# Log file: /import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.runs/synth_1/serdiv_wrapper.vds
# Journal file: /import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source serdiv_wrapper.tcl -notrace
Command: synth_design -top serdiv_wrapper -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 346790
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2089.094 ; gain = 0.000 ; free physical = 20520 ; free virtual = 29001
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'serdiv_wrapper' [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:4]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'serdiv' [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/optimized/serdiv.sv:18]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/lzc.sv:25]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (1#1) [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/common/lzc.sv:25]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/optimized/serdiv.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'serdiv' (2#1) [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/optimized/serdiv.sv:18]
INFO: [Synth 8-226] default block is never used [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:79]
INFO: [Synth 8-226] default block is never used [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:93]
INFO: [Synth 8-155] case statement is not full and has no default [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'serdiv_wrapper' (3#1) [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.094 ; gain = 0.000 ; free physical = 20615 ; free virtual = 29115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.094 ; gain = 0.000 ; free physical = 20622 ; free virtual = 29122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.098 ; gain = 8.004 ; free physical = 20620 ; free virtual = 29120
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'serdiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                     RUN |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'one-hot' in module 'serdiv_wrapper'
WARNING: [Synth 8-327] inferring latch for variable 'res_o_d_reg' [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:142]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.098 ; gain = 8.004 ; free physical = 20594 ; free virtual = 29094
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 15    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2185.535 ; gain = 96.441 ; free physical = 20384 ; free virtual = 28855
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2192.473 ; gain = 103.379 ; free physical = 20384 ; free virtual = 28855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20393 ; free virtual = 28864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20399 ; free virtual = 28871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20399 ; free virtual = 28871
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin in_rdy_o_OBUF with 1st driver pin 'in_rdy_o_OBUF_inst_i_1/O' [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin in_rdy_o_OBUF with 2nd driver pin 'in_rdy_o_q_reg/Q' [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_vld_o_OBUF_inst_i_2_n_0 with 1st driver pin 'out_vld_o_OBUF_inst_i_2/O' [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_vld_o_OBUF_inst_i_2_n_0 with 2nd driver pin 'out_vld_o_q_reg/Q' [/import/lab/users/seckinger/Master-Thesis/masterarbeit/cva6-serdiv/serdiv_wrapper.sv:162]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20399 ; free virtual = 28871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20399 ; free virtual = 28871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20399 ; free virtual = 28871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20399 ; free virtual = 28871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |     6|
|5     |LUT3   |    12|
|6     |LUT4   |    32|
|7     |LUT5   |    36|
|8     |LUT6   |    63|
|9     |FDCE   |    47|
|10    |FDPE   |     3|
|11    |FDRE   |     2|
|12    |LD     |     8|
|13    |IBUF   |    28|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   256|
|2     |  dut    |serdiv |   160|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20399 ; free virtual = 28871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.480 ; gain = 111.387 ; free physical = 20406 ; free virtual = 28877
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.488 ; gain = 111.387 ; free physical = 20407 ; free virtual = 28878
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.418 ; gain = 0.000 ; free physical = 20479 ; free virtual = 28950
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2341.070 ; gain = 0.000 ; free physical = 20400 ; free virtual = 28865
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2341.070 ; gain = 258.238 ; free physical = 20444 ; free virtual = 28909
INFO: [Common 17-1381] The checkpoint '/import/lab/users/seckinger/Master-Thesis/masterarbeit/Vivado/Wrapper_MA_single/Wrapper_MA_single.runs/synth_1/serdiv_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file serdiv_wrapper_utilization_synth.rpt -pb serdiv_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 17:15:20 2025...
